TimeQuest Timing Analyzer report for DE2_115_CAMERA
Mon Jun 12 17:18:28 2023
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 16. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 18. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 19. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[2]'
 21. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 22. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 24. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[2]'
 25. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 26. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 28. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[2]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Output Enable Times
 42. Minimum Output Enable Times
 43. Output Disable Times
 44. Minimum Output Disable Times
 45. Slow 1200mV 85C Model Metastability Summary
 46. Slow 1200mV 0C Model Fmax Summary
 47. Slow 1200mV 0C Model Setup Summary
 48. Slow 1200mV 0C Model Hold Summary
 49. Slow 1200mV 0C Model Recovery Summary
 50. Slow 1200mV 0C Model Removal Summary
 51. Slow 1200mV 0C Model Minimum Pulse Width Summary
 52. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 53. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 54. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 55. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[2]'
 56. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 57. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 58. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[2]'
 60. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 61. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 63. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[2]'
 64. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 65. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[2]'
 66. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[2]'
 74. Setup Times
 75. Hold Times
 76. Clock to Output Times
 77. Minimum Clock to Output Times
 78. Propagation Delay
 79. Minimum Propagation Delay
 80. Output Enable Times
 81. Minimum Output Enable Times
 82. Output Disable Times
 83. Minimum Output Disable Times
 84. Slow 1200mV 0C Model Metastability Summary
 85. Fast 1200mV 0C Model Setup Summary
 86. Fast 1200mV 0C Model Hold Summary
 87. Fast 1200mV 0C Model Recovery Summary
 88. Fast 1200mV 0C Model Removal Summary
 89. Fast 1200mV 0C Model Minimum Pulse Width Summary
 90. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 92. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
 93. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[2]'
 94. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
 95. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 96. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 97. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[2]'
 98. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 99. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
100. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
101. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[2]'
102. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
103. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[2]'
104. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
105. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[2]'
112. Setup Times
113. Hold Times
114. Clock to Output Times
115. Minimum Clock to Output Times
116. Propagation Delay
117. Minimum Propagation Delay
118. Output Enable Times
119. Minimum Output Enable Times
120. Output Disable Times
121. Minimum Output Disable Times
122. Fast 1200mV 0C Model Metastability Summary
123. Multicorner Timing Analysis Summary
124. Setup Times
125. Hold Times
126. Clock to Output Times
127. Minimum Clock to Output Times
128. Propagation Delay
129. Minimum Propagation Delay
130. Board Trace Model Assignments
131. Input Transition Times
132. Signal Integrity Metrics (Slow 1200mv 0c Model)
133. Signal Integrity Metrics (Slow 1200mv 85c Model)
134. Signal Integrity Metrics (Fast 1200mv 0c Model)
135. Setup Transfers
136. Hold Transfers
137. Recovery Transfers
138. Removal Transfers
139. Report TCCS
140. Report RSKM
141. Unconstrained Paths
142. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115_CAMERA                                      ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                             ;
+-----------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                         ; Status ; Read at                  ;
+-----------------------------------------------------------------------+--------+--------------------------+
; Image_Loader_Wrapper/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Mon Jun 12 17:18:24 2023 ;
; DE2_115_D5M_VGA.sdc                                                   ; OK     ; Mon Jun 12 17:18:24 2023 ;
+-----------------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK2_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK2_50 }                                      ;
; CLOCK3_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK3_50 }                                      ;
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                  ; { CLOCK_50 }                                       ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[0] } ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -2.916 ; 2.084  ; 50.00      ; 1         ; 2           ; -105.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[1] } ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[2] } ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000  ; 12.500 ; 50.00      ; 5         ; 4           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[4] } ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 85.7 MHz   ; 85.7 MHz        ; u6|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 121.52 MHz ; 121.52 MHz      ; CLOCK2_50                                      ;      ;
; 122.61 MHz ; 122.61 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 274.27 MHz ; 274.27 MHz      ; u6|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 1.452  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 6.666  ; 0.000         ;
; CLOCK2_50                                      ; 11.771 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; 14.314 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK2_50                                      ; -3.116 ; -11.660       ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.386  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.401  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.403  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -4.273 ; -413.209      ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.959  ; 0.000         ;
; CLOCK2_50                                      ; 14.366 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; 33.690 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 0.829 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; 1.440 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.161 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.163 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.693  ; 0.000         ;
; CLOCK2_50                                      ; 9.558  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.184 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; 19.697 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.452 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[9]                                                                                                                     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 5.270      ;
; 1.452 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[10]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 5.270      ;
; 1.452 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[11]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 5.270      ;
; 1.452 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[12]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 5.270      ;
; 1.452 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[14]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.226     ; 5.270      ;
; 1.454 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[18]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 5.267      ;
; 1.454 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[22]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 5.267      ;
; 1.454 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[13]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 5.267      ;
; 1.454 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[19]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 5.267      ;
; 1.454 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[20]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.227     ; 5.267      ;
; 1.471 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[7]                                                                                                                     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.229     ; 5.248      ;
; 1.471 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[15]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.229     ; 5.248      ;
; 1.471 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[16]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.229     ; 5.248      ;
; 1.471 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[17]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.229     ; 5.248      ;
; 1.500 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[21]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.228     ; 5.220      ;
; 1.603 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mRD                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.215     ; 5.130      ;
; 1.603 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|RD_MASK[0]                                                                                                                   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.215     ; 5.130      ;
; 1.603 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|RD_MASK[1]                                                                                                                   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.215     ; 5.130      ;
; 1.650 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mWR                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.215     ; 5.083      ;
; 1.650 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|WR_MASK[0]                                                                                                                   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.215     ; 5.083      ;
; 1.650 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|WR_MASK[1]                                                                                                                   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.215     ; 5.083      ;
; 1.766 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[8]                                                                                                                     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.217     ; 4.965      ;
; 1.844 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 8.092      ;
; 1.844 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 8.092      ;
; 1.844 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 8.092      ;
; 1.922 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mLENGTH[7]                                                                                                                   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.217     ; 4.809      ;
; 1.922 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 8.014      ;
; 1.922 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 8.014      ;
; 1.922 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 8.014      ;
; 1.987 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.949      ;
; 1.987 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.949      ;
; 1.987 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.949      ;
; 2.019 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.917      ;
; 2.019 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.917      ;
; 2.019 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.917      ;
; 2.021 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.915      ;
; 2.028 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.118      ;
; 2.028 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.118      ;
; 2.028 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.118      ;
; 2.028 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.118      ;
; 2.028 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.118      ;
; 2.028 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.118      ;
; 2.028 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.118      ;
; 2.028 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.118      ;
; 2.028 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.118      ;
; 2.028 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.118      ;
; 2.028 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.118      ;
; 2.028 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.118      ;
; 2.028 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.118      ;
; 2.028 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.118      ;
; 2.028 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.118      ;
; 2.028 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.118      ;
; 2.047 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.889      ;
; 2.069 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.867      ;
; 2.069 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.867      ;
; 2.069 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.867      ;
; 2.099 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.837      ;
; 2.106 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.040      ;
; 2.106 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.040      ;
; 2.106 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.040      ;
; 2.106 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.040      ;
; 2.106 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.040      ;
; 2.106 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.040      ;
; 2.106 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.040      ;
; 2.106 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.040      ;
; 2.106 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.040      ;
; 2.106 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.040      ;
; 2.106 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.040      ;
; 2.106 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.040      ;
; 2.106 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.040      ;
; 2.106 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.040      ;
; 2.106 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.040      ;
; 2.106 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 8.040      ;
; 2.125 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.811      ;
; 2.137 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.799      ;
; 2.146 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[1]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.785      ;
; 2.146 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[7]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.785      ;
; 2.159 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.777      ;
; 2.170 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 7.976      ;
; 2.170 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 7.976      ;
; 2.170 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 7.976      ;
; 2.170 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 7.976      ;
; 2.170 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 7.976      ;
; 2.170 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 7.976      ;
; 2.170 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 7.976      ;
; 2.170 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 7.976      ;
; 2.170 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 7.976      ;
; 2.170 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 7.976      ;
; 2.170 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 7.976      ;
; 2.170 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 7.976      ;
; 2.170 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 7.976      ;
; 2.170 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 7.976      ;
; 2.170 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 7.976      ;
; 2.170 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 7.976      ;
; 2.188 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.748      ;
; 2.188 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.748      ;
; 2.188 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.748      ;
; 2.196 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 7.740      ;
; 2.203 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 7.943      ;
; 2.203 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.224      ; 7.943      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 6.666  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 5.409      ;
; 6.667  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 5.408      ;
; 6.668  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 5.407      ;
; 6.687  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 5.388      ;
; 6.705  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 5.370      ;
; 6.731  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.422     ; 5.345      ;
; 6.731  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.422     ; 5.345      ;
; 6.731  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.422     ; 5.345      ;
; 6.764  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.450     ; 5.284      ;
; 6.765  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.450     ; 5.283      ;
; 6.766  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.450     ; 5.282      ;
; 6.784  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.450     ; 5.264      ;
; 6.822  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.450     ; 5.226      ;
; 6.908  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.417     ; 5.173      ;
; 6.908  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.417     ; 5.173      ;
; 6.928  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.432     ; 5.138      ;
; 6.929  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.432     ; 5.137      ;
; 6.930  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.432     ; 5.136      ;
; 6.937  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 5.138      ;
; 6.937  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 5.138      ;
; 6.937  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 5.138      ;
; 6.937  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 5.138      ;
; 6.937  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 5.138      ;
; 6.952  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.432     ; 5.114      ;
; 7.036  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.450     ; 5.012      ;
; 7.036  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.450     ; 5.012      ;
; 7.036  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.450     ; 5.012      ;
; 7.036  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.450     ; 5.012      ;
; 7.042  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 5.033      ;
; 7.059  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.448     ; 4.991      ;
; 7.059  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.448     ; 4.991      ;
; 7.064  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.432     ; 5.002      ;
; 7.064  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.432     ; 5.002      ;
; 7.064  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.432     ; 5.002      ;
; 7.064  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.432     ; 5.002      ;
; 7.064  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.432     ; 5.002      ;
; 7.064  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.432     ; 5.002      ;
; 7.064  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.432     ; 5.002      ;
; 7.064  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.432     ; 5.002      ;
; 7.064  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.432     ; 5.002      ;
; 7.074  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 5.001      ;
; 7.137  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 4.938      ;
; 7.137  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 4.938      ;
; 7.137  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 4.938      ;
; 7.137  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 4.938      ;
; 7.137  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 4.938      ;
; 7.137  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 4.938      ;
; 7.137  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 4.938      ;
; 7.142  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.450     ; 4.906      ;
; 7.146  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.450     ; 4.902      ;
; 7.173  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.450     ; 4.875      ;
; 7.243  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.449     ; 4.806      ;
; 7.243  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.449     ; 4.806      ;
; 7.243  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.449     ; 4.806      ;
; 7.243  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.449     ; 4.806      ;
; 7.243  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.449     ; 4.806      ;
; 7.243  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.449     ; 4.806      ;
; 7.243  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.449     ; 4.806      ;
; 7.243  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.449     ; 4.806      ;
; 7.247  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.450     ; 4.801      ;
; 7.304  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.432     ; 4.762      ;
; 7.304  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.003     ; 5.191      ;
; 7.305  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.432     ; 4.761      ;
; 7.426  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 4.864      ;
; 7.426  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 4.864      ;
; 7.426  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 4.864      ;
; 7.426  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 4.864      ;
; 7.426  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 4.864      ;
; 7.426  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 4.864      ;
; 7.426  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 4.864      ;
; 7.426  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 4.864      ;
; 7.426  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 4.864      ;
; 7.426  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 4.864      ;
; 7.426  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 4.864      ;
; 7.426  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 4.864      ;
; 7.426  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 4.864      ;
; 7.426  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 4.864      ;
; 7.426  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 4.864      ;
; 7.426  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.132     ; 4.864      ;
; 7.429  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.430     ; 4.639      ;
; 7.429  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.430     ; 4.639      ;
; 7.429  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.430     ; 4.639      ;
; 7.592  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.126     ; 4.820      ;
; 7.608  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.423     ; 4.467      ;
; 7.801  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.003     ; 4.694      ;
; 9.990  ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 2.469      ;
; 10.064 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.039     ; 2.395      ;
; 10.346 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.034     ; 2.118      ;
; 10.367 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.034     ; 2.097      ;
; 10.379 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.034     ; 2.085      ;
; 10.395 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.034     ; 2.069      ;
; 10.409 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.034     ; 2.055      ;
; 10.413 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.034     ; 2.051      ;
; 10.420 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.034     ; 2.044      ;
; 10.464 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15] ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.034     ; 2.000      ;
; 10.476 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.034     ; 1.988      ;
; 10.505 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.034     ; 1.959      ;
; 10.608 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.034     ; 1.856      ;
; 10.637 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.034     ; 1.827      ;
; 10.646 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.034     ; 1.818      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.771 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[14]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 8.144      ;
; 11.771 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[13]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 8.144      ;
; 11.771 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[12]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 8.144      ;
; 11.771 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[11]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 8.144      ;
; 11.771 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[10]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 8.144      ;
; 11.771 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[9]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 8.144      ;
; 11.771 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[8]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 8.144      ;
; 11.863 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[15]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 8.053      ;
; 12.118 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[7]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.797      ;
; 12.118 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[6]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.797      ;
; 12.118 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[5]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.797      ;
; 12.118 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[4]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.797      ;
; 12.118 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[3]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.797      ;
; 12.118 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[2]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.797      ;
; 12.118 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[1]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.797      ;
; 12.118 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[0]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.797      ;
; 12.277 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[14]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.638      ;
; 12.277 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[13]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.638      ;
; 12.277 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[12]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.638      ;
; 12.277 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[11]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.638      ;
; 12.277 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[10]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.638      ;
; 12.277 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[9]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.638      ;
; 12.277 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[8]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.638      ;
; 12.364 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[15]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 7.552      ;
; 12.376 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[14]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.539      ;
; 12.376 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[13]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.539      ;
; 12.376 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[12]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.539      ;
; 12.376 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[11]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.539      ;
; 12.376 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[10]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.539      ;
; 12.376 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[9]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.539      ;
; 12.376 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[8]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.539      ;
; 12.411 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0]                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 7.507      ;
; 12.411 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1]                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 7.507      ;
; 12.417 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[23]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 7.500      ;
; 12.417 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[22]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 7.500      ;
; 12.417 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[21]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 7.500      ;
; 12.417 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[20]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 7.500      ;
; 12.417 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[19]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 7.500      ;
; 12.417 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[18]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 7.500      ;
; 12.417 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[17]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 7.500      ;
; 12.417 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[16]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 7.500      ;
; 12.468 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[15]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 7.448      ;
; 12.611 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[7]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.304      ;
; 12.611 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[6]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.304      ;
; 12.611 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[5]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.304      ;
; 12.611 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[4]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.304      ;
; 12.611 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[3]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.304      ;
; 12.611 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[2]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.304      ;
; 12.611 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[1]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.304      ;
; 12.611 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[0]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.304      ;
; 12.715 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[7]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.200      ;
; 12.715 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[6]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.200      ;
; 12.715 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[5]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.200      ;
; 12.715 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[4]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.200      ;
; 12.715 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[3]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.200      ;
; 12.715 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[2]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.200      ;
; 12.715 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[1]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.200      ;
; 12.715 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[0]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 7.200      ;
; 12.942 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_we_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.278      ; 7.374      ;
; 12.942 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_re_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.278      ; 7.374      ;
; 12.942 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.278      ; 7.374      ;
; 12.944 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.284      ; 7.378      ;
; 12.985 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0]                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 6.933      ;
; 12.985 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1]                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 6.933      ;
; 12.992 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[14]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 6.923      ;
; 12.992 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[13]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 6.923      ;
; 12.992 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[12]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 6.923      ;
; 12.992 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[11]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 6.923      ;
; 12.992 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[10]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 6.923      ;
; 12.992 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[9]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 6.923      ;
; 12.992 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[8]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 6.923      ;
; 12.999 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_we_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.279      ; 7.318      ;
; 12.999 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_we_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.268      ; 7.307      ;
; 12.999 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_re_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.279      ; 7.318      ;
; 12.999 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.279      ; 7.318      ;
; 12.999 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_re_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.268      ; 7.307      ;
; 12.999 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.268      ; 7.307      ;
; 13.001 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.274      ; 7.311      ;
; 13.001 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.285      ; 7.322      ;
; 13.031 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_we_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.278      ; 7.285      ;
; 13.031 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_re_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.278      ; 7.285      ;
; 13.031 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.278      ; 7.285      ;
; 13.033 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.284      ; 7.289      ;
; 13.050 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[23]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 6.867      ;
; 13.050 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[22]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 6.867      ;
; 13.050 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[21]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 6.867      ;
; 13.050 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[20]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 6.867      ;
; 13.050 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[19]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 6.867      ;
; 13.050 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[18]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 6.867      ;
; 13.050 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[17]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 6.867      ;
; 13.050 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[16]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 6.867      ;
; 13.084 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[15]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 6.832      ;
; 13.112 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[7]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 6.803      ;
; 13.112 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[6]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 6.803      ;
; 13.112 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[5]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 6.803      ;
; 13.112 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[4]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 6.803      ;
; 13.112 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[3]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 6.803      ;
; 13.112 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[2]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 6.803      ;
; 13.112 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[1]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 6.803      ;
; 13.112 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[0]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.083     ; 6.803      ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 14.314 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                                                                              ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.194     ; 2.440      ;
; 14.329 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.194     ; 2.425      ;
; 15.059 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                                                                              ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.187     ; 1.702      ;
; 15.079 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                                                                              ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                              ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.187     ; 1.682      ;
; 15.091 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.194     ; 1.663      ;
; 15.265 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.194     ; 1.489      ;
; 15.268 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.194     ; 1.486      ;
; 15.269 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.194     ; 1.485      ;
; 15.271 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.194     ; 1.483      ;
; 15.272 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.194     ; 1.482      ;
; 15.273 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.194     ; 1.481      ;
; 15.307 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.194     ; 1.447      ;
; 15.382 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                                                                              ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.187     ; 1.379      ;
; 15.414 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                                                                              ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -3.187     ; 1.347      ;
; 36.354 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted    ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 3.564      ;
; 36.534 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.382      ;
; 36.541 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.508     ; 2.949      ;
; 36.647 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                     ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                              ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 3.271      ;
; 36.653 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                     ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted    ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 3.265      ;
; 36.708 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 3.210      ;
; 36.737 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 3.164      ;
; 36.750 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                              ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 3.168      ;
; 36.820 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                     ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 3.098      ;
; 36.841 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 3.060      ;
; 36.850 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 3.051      ;
; 36.863 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 3.038      ;
; 36.865 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 3.036      ;
; 36.865 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 3.036      ;
; 36.875 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 3.026      ;
; 36.880 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 3.021      ;
; 36.880 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 3.021      ;
; 36.889 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.508     ; 2.601      ;
; 36.949 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.952      ;
; 36.949 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.952      ;
; 36.952 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.949      ;
; 36.954 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.947      ;
; 36.962 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 2.957      ;
; 36.965 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.936      ;
; 36.971 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted    ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.947      ;
; 36.971 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 2.948      ;
; 36.976 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.925      ;
; 36.979 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.922      ;
; 36.980 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.921      ;
; 36.988 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 2.931      ;
; 37.009 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                     ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.909      ;
; 37.018 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.883      ;
; 37.049 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.852      ;
; 37.053 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 2.866      ;
; 37.056 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.845      ;
; 37.062 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 2.857      ;
; 37.079 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 2.840      ;
; 37.102 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.799      ;
; 37.118 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.783      ;
; 37.130 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.771      ;
; 37.141 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.760      ;
; 37.189 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 2.732      ;
; 37.216 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.685      ;
; 37.218 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.683      ;
; 37.230 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.671      ;
; 37.236 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.665      ;
; 37.278 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 2.643      ;
; 37.288 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 2.631      ;
; 37.291 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 2.628      ;
; 37.293 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 2.626      ;
; 37.315 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.506     ; 2.177      ;
; 37.315 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.506     ; 2.177      ;
; 37.315 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.506     ; 2.177      ;
; 37.315 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.506     ; 2.177      ;
; 37.315 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.506     ; 2.177      ;
; 37.315 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.506     ; 2.177      ;
; 37.315 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.506     ; 2.177      ;
; 37.315 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.506     ; 2.177      ;
; 37.315 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.506     ; 2.177      ;
; 37.318 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 2.601      ;
; 37.365 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.553      ;
; 37.365 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.553      ;
; 37.365 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.553      ;
; 37.365 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.553      ;
; 37.365 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.553      ;
; 37.365 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.553      ;
; 37.365 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.553      ;
; 37.365 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.553      ;
; 37.365 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.553      ;
; 37.379 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 2.540      ;
; 37.382 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 2.537      ;
; 37.384 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 2.535      ;
; 37.409 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 2.510      ;
; 37.474 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.427      ;
; 37.489 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.412      ;
; 37.513 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 2.388      ;
; 37.558 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.360      ;
; 37.558 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.360      ;
; 37.558 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.360      ;
; 37.558 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.360      ;
; 37.558 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.360      ;
; 37.558 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.360      ;
; 37.558 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.360      ;
; 37.628 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted    ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.283      ;
; 37.653 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 2.266      ;
; 37.669 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 2.250      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                                                              ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; -3.116 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r                                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 7.393      ; 4.533      ;
; -3.061 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r                                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 7.393      ; 4.588      ;
; -2.848 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 7.392      ; 4.800      ;
; -2.848 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r                                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 7.392      ; 4.800      ;
; -2.848 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 7.392      ; 4.800      ;
; -2.774 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 7.392      ; 4.874      ;
; -2.774 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r                                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 7.392      ; 4.874      ;
; -2.774 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 7.392      ; 4.874      ;
; 0.374  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[6]        ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_datain_reg0 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.442      ; 1.038      ;
; 0.402  ; Reset_Delay:u2|oRST_0                                                                          ; Reset_Delay:u2|oRST_0                                                                                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Reset_Delay:u2|oRST_2                                                                          ; Reset_Delay:u2|oRST_2                                                                                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Reset_Delay:u2|oRST_4                                                                          ; Reset_Delay:u2|oRST_4                                                                                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; Reset_Delay:u2|oRST_3                                                                          ; Reset_Delay:u2|oRST_3                                                                                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.403  ; Image_Controller:image_controller|addr_counter_r[0]                                            ; Image_Controller:image_controller|addr_counter_r[0]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.669      ;
; 0.405  ; I2C_CCD_Config:u8|senosr_exposure[0]                                                           ; I2C_CCD_Config:u8|senosr_exposure[0]                                                                                                                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.669      ;
; 0.407  ; Reset_Delay:u2|Cont[0]                                                                         ; Reset_Delay:u2|Cont[0]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.408  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0]                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.674      ;
; 0.408  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1]                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.674      ;
; 0.433  ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.697      ;
; 0.433  ; I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.697      ;
; 0.440  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.444  ; I2C_CCD_Config:u8|combo_cnt[24]                                                                ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.708      ;
; 0.448  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0]                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.714      ;
; 0.602  ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.866      ;
; 0.615  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_re_reg       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.271      ;
; 0.632  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[7]        ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_datain_reg0  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.444      ; 1.298      ;
; 0.637  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.901      ;
; 0.638  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[2]        ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_datain_reg0 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.437      ; 1.297      ;
; 0.641  ; I2C_CCD_Config:u8|combo_cnt[11]                                                                ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.906      ;
; 0.641  ; I2C_CCD_Config:u8|combo_cnt[9]                                                                 ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.906      ;
; 0.641  ; Reset_Delay:u2|Cont[6]                                                                         ; Reset_Delay:u2|Cont[6]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.908      ;
; 0.642  ; I2C_CCD_Config:u8|combo_cnt[7]                                                                 ; I2C_CCD_Config:u8|combo_cnt[7]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.907      ;
; 0.643  ; I2C_CCD_Config:u8|combo_cnt[15]                                                                ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.907      ;
; 0.643  ; I2C_CCD_Config:u8|combo_cnt[1]                                                                 ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.908      ;
; 0.643  ; Reset_Delay:u2|Cont[4]                                                                         ; Reset_Delay:u2|Cont[4]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.643  ; Reset_Delay:u2|Cont[5]                                                                         ; Reset_Delay:u2|Cont[5]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.644  ; I2C_CCD_Config:u8|combo_cnt[17]                                                                ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.908      ;
; 0.644  ; I2C_CCD_Config:u8|combo_cnt[13]                                                                ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.908      ;
; 0.644  ; Image_Controller:image_controller|addr_counter_r[3]                                            ; Image_Controller:image_controller|addr_counter_r[3]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.645  ; I2C_CCD_Config:u8|combo_cnt[23]                                                                ; I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.909      ;
; 0.645  ; I2C_CCD_Config:u8|combo_cnt[5]                                                                 ; I2C_CCD_Config:u8|combo_cnt[5]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.910      ;
; 0.645  ; I2C_CCD_Config:u8|combo_cnt[3]                                                                 ; I2C_CCD_Config:u8|combo_cnt[3]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.910      ;
; 0.645  ; I2C_CCD_Config:u8|combo_cnt[2]                                                                 ; I2C_CCD_Config:u8|combo_cnt[2]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.910      ;
; 0.645  ; Image_Controller:image_controller|addr_counter_r[8]                                            ; Image_Controller:image_controller|addr_counter_r[8]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.646  ; I2C_CCD_Config:u8|combo_cnt[18]                                                                ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.910      ;
; 0.646  ; I2C_CCD_Config:u8|combo_cnt[10]                                                                ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.911      ;
; 0.646  ; Reset_Delay:u2|Cont[7]                                                                         ; Reset_Delay:u2|Cont[7]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.913      ;
; 0.647  ; I2C_CCD_Config:u8|combo_cnt[21]                                                                ; I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.647  ; I2C_CCD_Config:u8|combo_cnt[19]                                                                ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.647  ; I2C_CCD_Config:u8|combo_cnt[12]                                                                ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.647  ; I2C_CCD_Config:u8|combo_cnt[8]                                                                 ; I2C_CCD_Config:u8|combo_cnt[8]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.912      ;
; 0.647  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[18]       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a42~porta_datain_reg0 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.446      ; 1.315      ;
; 0.647  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[2]        ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_datain_reg0  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.303      ;
; 0.648  ; I2C_CCD_Config:u8|combo_cnt[14]                                                                ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.912      ;
; 0.648  ; I2C_CCD_Config:u8|combo_cnt[4]                                                                 ; I2C_CCD_Config:u8|combo_cnt[4]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.913      ;
; 0.649  ; I2C_CCD_Config:u8|combo_cnt[16]                                                                ; I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.913      ;
; 0.650  ; I2C_CCD_Config:u8|combo_cnt[20]                                                                ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.914      ;
; 0.655  ; Reset_Delay:u2|Cont[22]                                                                        ; Reset_Delay:u2|Cont[22]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.656  ; Reset_Delay:u2|Cont[16]                                                                        ; Reset_Delay:u2|Cont[16]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656  ; Reset_Delay:u2|Cont[15]                                                                        ; Reset_Delay:u2|Cont[15]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656  ; Reset_Delay:u2|Cont[14]                                                                        ; Reset_Delay:u2|Cont[14]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656  ; Reset_Delay:u2|Cont[13]                                                                        ; Reset_Delay:u2|Cont[13]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656  ; Reset_Delay:u2|Cont[2]                                                                         ; Reset_Delay:u2|Cont[2]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656  ; Reset_Delay:u2|Cont[3]                                                                         ; Reset_Delay:u2|Cont[3]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.657  ; Reset_Delay:u2|Cont[29]                                                                        ; Reset_Delay:u2|Cont[29]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657  ; Reset_Delay:u2|Cont[21]                                                                        ; Reset_Delay:u2|Cont[21]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657  ; Reset_Delay:u2|Cont[20]                                                                        ; Reset_Delay:u2|Cont[20]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657  ; Reset_Delay:u2|Cont[19]                                                                        ; Reset_Delay:u2|Cont[19]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657  ; Reset_Delay:u2|Cont[18]                                                                        ; Reset_Delay:u2|Cont[18]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657  ; Reset_Delay:u2|Cont[12]                                                                        ; Reset_Delay:u2|Cont[12]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657  ; Reset_Delay:u2|Cont[8]                                                                         ; Reset_Delay:u2|Cont[8]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657  ; Reset_Delay:u2|Cont[10]                                                                        ; Reset_Delay:u2|Cont[10]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657  ; Reset_Delay:u2|Cont[11]                                                                        ; Reset_Delay:u2|Cont[11]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[21]       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_datain_reg0 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.447      ; 1.326      ;
; 0.657  ; Image_Controller:image_controller|addr_counter_r[6]                                            ; Image_Controller:image_controller|addr_counter_r[6]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.923      ;
; 0.658  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.922      ;
; 0.658  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.922      ;
; 0.658  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                   ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.922      ;
; 0.658  ; Reset_Delay:u2|Cont[28]                                                                        ; Reset_Delay:u2|Cont[28]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658  ; Reset_Delay:u2|Cont[30]                                                                        ; Reset_Delay:u2|Cont[30]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658  ; Reset_Delay:u2|Cont[27]                                                                        ; Reset_Delay:u2|Cont[27]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658  ; Reset_Delay:u2|Cont[26]                                                                        ; Reset_Delay:u2|Cont[26]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658  ; Reset_Delay:u2|Cont[24]                                                                        ; Reset_Delay:u2|Cont[24]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658  ; Image_Controller:image_controller|addr_counter_r[5]                                            ; Image_Controller:image_controller|addr_counter_r[5]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.658  ; Image_Controller:image_controller|addr_counter_r[2]                                            ; Image_Controller:image_controller|addr_counter_r[2]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.924      ;
; 0.659  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                   ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.923      ;
; 0.659  ; Reset_Delay:u2|Cont[31]                                                                        ; Reset_Delay:u2|Cont[31]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659  ; Reset_Delay:u2|Cont[17]                                                                        ; Reset_Delay:u2|Cont[17]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659  ; Image_Controller:image_controller|addr_counter_r[12]                                           ; Image_Controller:image_controller|addr_counter_r[12]                                                                                                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659  ; Image_Controller:image_controller|addr_counter_r[11]                                           ; Image_Controller:image_controller|addr_counter_r[11]                                                                                                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659  ; Image_Controller:image_controller|addr_counter_r[10]                                           ; Image_Controller:image_controller|addr_counter_r[10]                                                                                                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.659  ; Image_Controller:image_controller|addr_counter_r[4]                                            ; Image_Controller:image_controller|addr_counter_r[4]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.925      ;
; 0.660  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                   ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.924      ;
; 0.660  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.924      ;
; 0.660  ; Reset_Delay:u2|Cont[9]                                                                         ; Reset_Delay:u2|Cont[9]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660  ; Image_Controller:image_controller|addr_counter_r[13]                                           ; Image_Controller:image_controller|addr_counter_r[13]                                                                                                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.926      ;
; 0.661  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.925      ;
; 0.661  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.925      ;
; 0.661  ; Reset_Delay:u2|Cont[23]                                                                        ; Reset_Delay:u2|Cont[23]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661  ; Reset_Delay:u2|Cont[25]                                                                        ; Reset_Delay:u2|Cont[25]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.386 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.669      ;
; 0.390 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.413 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.695      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.698      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.696      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.696      ;
; 0.416 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.697      ;
; 0.420 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.687      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.696      ;
; 0.451 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.718      ;
; 0.458 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.725      ;
; 0.459 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.725      ;
; 0.459 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.725      ;
; 0.461 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.380      ; 1.063      ;
; 0.462 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.728      ;
; 0.463 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.729      ;
; 0.465 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.380      ; 1.067      ;
; 0.468 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.380      ; 1.070      ;
; 0.474 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.740      ;
; 0.481 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.380      ; 1.083      ;
; 0.496 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.762      ;
; 0.543 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.809      ;
; 0.544 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.810      ;
; 0.544 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.811      ;
; 0.565 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.831      ;
; 0.579 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.846      ;
; 0.580 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.846      ;
; 0.582 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.866      ;
; 0.583 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.866      ;
; 0.583 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.867      ;
; 0.584 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.850      ;
; 0.585 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.866      ;
; 0.585 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.866      ;
; 0.585 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.868      ;
; 0.585 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.867      ;
; 0.586 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.867      ;
; 0.586 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.867      ;
; 0.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.868      ;
; 0.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.868      ;
; 0.587 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.868      ;
; 0.588 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.855      ;
; 0.589 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.855      ;
; 0.596 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.875      ;
; 0.597 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.878      ;
; 0.603 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.869      ;
; 0.611 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.877      ;
; 0.618 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.884      ;
; 0.619 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.885      ;
; 0.619 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 0.887      ;
; 0.622 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.888      ;
; 0.625 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.892      ;
; 0.629 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.895      ;
; 0.630 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.910      ;
; 0.630 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.910      ;
; 0.633 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.900      ;
; 0.634 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.900      ;
; 0.635 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.900      ;
; 0.636 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.903      ;
; 0.636 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.916      ;
; 0.637 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.917      ;
; 0.637 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.917      ;
; 0.638 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.904      ;
; 0.638 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.918      ;
; 0.642 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.922      ;
; 0.642 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.922      ;
; 0.643 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.082      ; 0.911      ;
; 0.643 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.923      ;
; 0.643 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.923      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.694      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 0.696      ;
; 0.421 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 1.011      ;
; 0.421 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.687      ;
; 0.421 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                    ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.687      ;
; 0.425 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.693      ;
; 0.426 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.020      ;
; 0.428 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                              ; Sdram_Control:u7|SA[7]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.696      ;
; 0.428 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; Sdram_Control:u7|BA[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; Sdram_Control:u7|SA[4]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                             ; Sdram_Control:u7|SA[10]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                              ; Sdram_Control:u7|SA[8]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; Sdram_Control:u7|SA[2]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[0]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.403 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.674      ;
; 0.413 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 0.696      ;
; 0.429 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                         ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                         ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                         ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.697      ;
; 0.437 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.703      ;
; 0.444 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.710      ;
; 0.444 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.710      ;
; 0.445 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.711      ;
; 0.445 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.711      ;
; 0.450 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.718      ;
; 0.453 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.720      ;
; 0.454 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.720      ;
; 0.554 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[6]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.820      ;
; 0.557 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 0.840      ;
; 0.562 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 0.845      ;
; 0.586 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.853      ;
; 0.587 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.854      ;
; 0.611 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.878      ;
; 0.616 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.883      ;
; 0.616 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.882      ;
; 0.616 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 0.899      ;
; 0.618 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.884      ;
; 0.642 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.908      ;
; 0.653 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.919      ;
; 0.654 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.921      ;
; 0.659 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.925      ;
; 0.665 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.931      ;
; 0.670 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.936      ;
; 0.778 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.061      ;
; 0.779 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.506      ; 1.471      ;
; 0.782 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.065      ;
; 0.783 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.049      ;
; 0.784 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.067      ;
; 0.785 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.068      ;
; 0.785 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.068      ;
; 0.786 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.069      ;
; 0.788 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.071      ;
; 0.789 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.055      ;
; 0.790 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.056      ;
; 0.791 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.057      ;
; 0.794 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.077      ;
; 0.794 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.061      ;
; 0.796 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.079      ;
; 0.804 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.071      ;
; 0.807 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.073      ;
; 0.815 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.098      ;
; 0.839 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.106      ;
; 0.840 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.107      ;
; 0.866 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.138      ;
; 0.875 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.147      ;
; 0.884 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.156      ;
; 0.891 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.159      ;
; 0.893 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.160      ;
; 0.894 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 1.163      ;
; 0.895 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.167      ;
; 0.899 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.166      ;
; 0.904 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.171      ;
; 0.907 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.179      ;
; 0.908 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.181      ;
; 0.925 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.197      ;
; 0.981 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.264      ;
; 0.982 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.265      ;
; 0.984 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.267      ;
; 0.988 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.271      ;
; 0.996 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.331     ; 0.851      ;
; 1.002 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.285      ;
; 1.006 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.289      ;
; 1.007 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.290      ;
; 1.008 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.274      ;
; 1.011 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.294      ;
; 1.012 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.295      ;
; 1.014 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.297      ;
; 1.043 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.326      ;
; 1.046 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 1.318      ;
; 1.047 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.330      ;
; 1.049 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.332      ;
; 1.050 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.333      ;
; 1.050 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.333      ;
; 1.051 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.334      ;
; 1.053 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.336      ;
; 1.059 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.342      ;
; 1.078 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.331     ; 0.933      ;
; 1.094 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.360      ;
; 1.102 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.385      ;
; 1.105 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.388      ;
; 1.107 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.390      ;
; 1.111 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.394      ;
; 1.129 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.412      ;
; 1.130 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.097      ; 1.413      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                             ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -4.273 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.304     ; 3.417      ;
; -3.872 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.427      ;
; -3.872 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.427      ;
; -3.872 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.427      ;
; -3.872 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.427      ;
; -3.872 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.427      ;
; -3.872 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.427      ;
; -3.872 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.427      ;
; -3.872 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.427      ;
; -3.872 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.427      ;
; -3.872 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.427      ;
; -3.872 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.427      ;
; -3.872 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.427      ;
; -3.872 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.427      ;
; -3.872 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.893     ; 3.427      ;
; -3.861 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.892     ; 3.417      ;
; -3.861 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.892     ; 3.417      ;
; -3.861 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.892     ; 3.417      ;
; -3.861 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.892     ; 3.417      ;
; -3.861 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.892     ; 3.417      ;
; -3.861 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.892     ; 3.417      ;
; -3.861 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.892     ; 3.417      ;
; -3.861 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.892     ; 3.417      ;
; -3.861 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.892     ; 3.417      ;
; -3.861 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.892     ; 3.417      ;
; -3.861 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.892     ; 3.417      ;
; -3.861 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.892     ; 3.417      ;
; -3.861 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.892     ; 3.417      ;
; -3.861 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.892     ; 3.417      ;
; -3.861 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.892     ; 3.417      ;
; -3.861 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.892     ; 3.417      ;
; -3.859 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.897     ; 3.410      ;
; -3.859 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.897     ; 3.410      ;
; -3.859 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.897     ; 3.410      ;
; -3.859 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.897     ; 3.410      ;
; -3.859 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.897     ; 3.410      ;
; -3.859 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.897     ; 3.410      ;
; -3.859 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.897     ; 3.410      ;
; -3.859 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.897     ; 3.410      ;
; -3.859 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.897     ; 3.410      ;
; -3.859 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.897     ; 3.410      ;
; -3.859 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.897     ; 3.410      ;
; -3.859 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.897     ; 3.410      ;
; -3.859 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.897     ; 3.410      ;
; -3.859 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.898     ; 3.409      ;
; -3.859 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.898     ; 3.409      ;
; -3.859 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.898     ; 3.409      ;
; -3.859 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.898     ; 3.409      ;
; -2.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.936     ; 3.978      ;
; -2.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.936     ; 3.978      ;
; -2.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.936     ; 3.978      ;
; -2.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.936     ; 3.978      ;
; -2.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.936     ; 3.978      ;
; -2.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.936     ; 3.978      ;
; -2.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.936     ; 3.978      ;
; -2.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.936     ; 3.978      ;
; -2.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.936     ; 3.978      ;
; -2.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.936     ; 3.978      ;
; -2.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.936     ; 3.978      ;
; -2.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.936     ; 3.978      ;
; -2.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.936     ; 3.978      ;
; -2.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.936     ; 3.978      ;
; -2.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.936     ; 3.978      ;
; -2.042 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.936     ; 3.978      ;
; -1.926 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.930     ; 3.984      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.236     ; 3.509      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.236     ; 3.509      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.236     ; 3.509      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.236     ; 3.509      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.236     ; 3.509      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.236     ; 3.509      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.236     ; 3.509      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.236     ; 3.509      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.236     ; 3.509      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.236     ; 3.509      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.234     ; 3.511      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.236     ; 3.509      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.234     ; 3.511      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.234     ; 3.511      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.221     ; 3.524      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.236     ; 3.509      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.236     ; 3.509      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.236     ; 3.509      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.221     ; 3.524      ;
; -1.797 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.236     ; 3.509      ;
; -1.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.229     ; 3.436      ;
; -1.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.229     ; 3.436      ;
; -1.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.229     ; 3.436      ;
; -1.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.229     ; 3.436      ;
; -1.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.229     ; 3.436      ;
; -1.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.229     ; 3.436      ;
; -1.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.229     ; 3.436      ;
; -1.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.229     ; 3.436      ;
; -1.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.229     ; 3.436      ;
; -1.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.229     ; 3.436      ;
; -1.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.229     ; 3.436      ;
; -1.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.228     ; 3.437      ;
; -1.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.227     ; 3.438      ;
; -1.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.229     ; 3.436      ;
; -1.717 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -3.227     ; 3.438      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.959 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 3.999      ;
; 2.959 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 3.999      ;
; 2.959 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 3.999      ;
; 2.959 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 3.999      ;
; 2.959 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 3.999      ;
; 2.959 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 3.999      ;
; 2.959 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 3.999      ;
; 2.959 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 3.999      ;
; 2.959 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 3.999      ;
; 2.959 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 3.999      ;
; 2.959 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 3.999      ;
; 2.959 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 3.999      ;
; 2.959 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 3.999      ;
; 2.959 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 3.999      ;
; 2.959 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 3.999      ;
; 2.959 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.914     ; 3.999      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.046 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.924     ; 3.902      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.057 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.895     ; 3.920      ;
; 3.075 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.908     ; 4.005      ;
; 3.149 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.918     ; 3.921      ;
; 3.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.889     ; 3.938      ;
; 3.184 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[10]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.203     ; 3.561      ;
; 3.184 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[11]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.203     ; 3.561      ;
; 3.184 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[13]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.203     ; 3.561      ;
; 3.184 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[14]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.203     ; 3.561      ;
; 3.184 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[15]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.203     ; 3.561      ;
; 3.184 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[16]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.203     ; 3.561      ;
; 3.184 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[17]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.203     ; 3.561      ;
; 3.184 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[18]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.203     ; 3.561      ;
; 3.184 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[19]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.203     ; 3.561      ;
; 3.184 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[9]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.204     ; 3.560      ;
; 3.184 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[10]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.204     ; 3.560      ;
; 3.184 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[11]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.204     ; 3.560      ;
; 3.184 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[12]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.204     ; 3.560      ;
; 3.184 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[13]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.204     ; 3.560      ;
; 3.184 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[14]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.204     ; 3.560      ;
; 3.184 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[15]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.204     ; 3.560      ;
; 3.184 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[16]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.204     ; 3.560      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                         ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.366 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 5.452      ;
; 14.366 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 5.452      ;
; 14.366 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 5.452      ;
; 14.366 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 5.452      ;
; 14.366 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 5.452      ;
; 14.366 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 5.452      ;
; 14.366 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 5.452      ;
; 14.366 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 5.452      ;
; 14.366 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 5.452      ;
; 14.366 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 5.452      ;
; 14.366 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 5.452      ;
; 14.366 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 5.452      ;
; 14.366 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 5.452      ;
; 14.366 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 5.452      ;
; 14.366 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 5.452      ;
; 14.366 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 5.452      ;
; 14.974 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.429      ; 5.453      ;
; 15.365 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.548      ;
; 15.365 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.548      ;
; 15.365 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.548      ;
; 15.365 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.548      ;
; 15.365 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.548      ;
; 15.365 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.548      ;
; 15.365 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.548      ;
; 15.365 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.548      ;
; 15.365 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.548      ;
; 15.365 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.548      ;
; 15.365 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.548      ;
; 15.365 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.548      ;
; 15.365 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.548      ;
; 15.365 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.548      ;
; 15.365 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.548      ;
; 15.365 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.548      ;
; 15.367 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.540      ;
; 15.367 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.540      ;
; 15.367 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.540      ;
; 15.367 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.540      ;
; 15.367 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.540      ;
; 15.367 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.540      ;
; 15.367 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.540      ;
; 15.367 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.540      ;
; 15.367 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.540      ;
; 15.367 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.540      ;
; 15.367 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.540      ;
; 15.367 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.540      ;
; 15.367 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.540      ;
; 15.367 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.540      ;
; 15.367 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.540      ;
; 15.367 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.540      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.538      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.538      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.538      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.538      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.538      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.538      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.538      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.538      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.538      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.538      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.538      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.538      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.538      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.538      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.538      ;
; 15.375 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.538      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.431      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.431      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.431      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.431      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.431      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.431      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.431      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.431      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.431      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.431      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.431      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.431      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.431      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.431      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.431      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.085     ; 4.431      ;
; 15.527 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.380      ;
; 15.527 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.380      ;
; 15.527 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.380      ;
; 15.527 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.380      ;
; 15.527 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.380      ;
; 15.527 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.380      ;
; 15.527 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.380      ;
; 15.527 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.380      ;
; 15.527 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.380      ;
; 15.527 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.380      ;
; 15.527 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.380      ;
; 15.527 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.380      ;
; 15.527 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.380      ;
; 15.527 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.380      ;
; 15.527 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.380      ;
; 15.527 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.380      ;
; 15.529 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.378      ;
; 15.529 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.378      ;
; 15.529 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.091     ; 4.378      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 33.690 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 6.228      ;
; 33.690 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 6.228      ;
; 33.690 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 6.228      ;
; 33.690 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 6.228      ;
; 33.690 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 6.228      ;
; 33.690 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 6.228      ;
; 33.935 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 5.981      ;
; 33.935 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 5.981      ;
; 33.935 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 5.981      ;
; 33.935 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 5.981      ;
; 33.935 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 5.981      ;
; 33.935 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 5.981      ;
; 33.935 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 5.981      ;
; 37.106 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 2.804      ;
; 37.106 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 2.804      ;
; 37.106 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 2.804      ;
; 37.106 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 2.804      ;
; 37.106 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 2.804      ;
; 37.106 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 2.804      ;
; 37.106 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 2.804      ;
; 37.106 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 2.804      ;
; 37.106 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 2.804      ;
; 37.106 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 2.804      ;
; 37.106 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 2.804      ;
; 37.106 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 2.804      ;
; 37.106 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 2.804      ;
; 37.106 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 2.804      ;
; 37.106 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 2.804      ;
; 37.106 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 2.804      ;
; 37.614 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.090     ; 2.294      ;
; 38.015 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 1.896      ;
; 38.015 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 1.896      ;
; 38.015 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 1.896      ;
; 38.015 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 1.896      ;
; 38.015 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 1.896      ;
; 38.015 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 1.896      ;
; 38.015 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 1.896      ;
; 38.015 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 1.896      ;
; 38.015 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 1.896      ;
; 38.015 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 1.896      ;
; 38.015 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 1.896      ;
; 38.015 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 1.896      ;
; 38.015 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 1.896      ;
; 38.015 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 1.896      ;
; 38.025 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.321      ; 2.294      ;
; 38.025 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.321      ; 2.294      ;
; 38.025 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.321      ; 2.294      ;
; 38.025 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.321      ; 2.294      ;
; 38.025 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.321      ; 2.294      ;
; 38.025 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.321      ; 2.294      ;
; 38.025 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.321      ; 2.294      ;
; 38.025 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.321      ; 2.294      ;
; 38.025 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.321      ; 2.294      ;
; 38.025 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.321      ; 2.294      ;
; 38.025 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.321      ; 2.294      ;
; 38.025 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.321      ; 2.294      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                        ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.829 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.750      ; 1.765      ;
; 0.872 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.750      ; 1.808      ;
; 1.501 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.764      ;
; 1.501 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.764      ;
; 1.501 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.764      ;
; 1.501 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.764      ;
; 1.501 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.764      ;
; 1.501 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.764      ;
; 1.501 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.764      ;
; 1.501 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.764      ;
; 1.501 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.764      ;
; 1.501 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.764      ;
; 1.501 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.764      ;
; 1.501 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.764      ;
; 1.501 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.764      ;
; 1.501 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.764      ;
; 1.501 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.764      ;
; 1.501 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.764      ;
; 1.544 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.807      ;
; 1.544 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.807      ;
; 1.544 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.807      ;
; 1.544 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.807      ;
; 1.544 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.807      ;
; 1.544 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.807      ;
; 1.544 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.807      ;
; 1.544 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.807      ;
; 1.544 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.807      ;
; 1.544 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.807      ;
; 1.544 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.807      ;
; 1.544 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.807      ;
; 1.544 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.807      ;
; 1.544 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.807      ;
; 1.544 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.807      ;
; 1.544 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.077      ; 1.807      ;
; 2.039 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.744      ; 2.969      ;
; 2.184 ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.744      ; 3.114      ;
; 2.196 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[23]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.187      ; 5.639      ;
; 2.196 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[22]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.187      ; 5.639      ;
; 2.196 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[21]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.187      ; 5.639      ;
; 2.196 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[20]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.187      ; 5.639      ;
; 2.196 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[19]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.187      ; 5.639      ;
; 2.196 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[18]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.187      ; 5.639      ;
; 2.196 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[17]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.187      ; 5.639      ;
; 2.196 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[16]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.187      ; 5.639      ;
; 2.211 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.187      ; 5.654      ;
; 2.211 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.187      ; 5.654      ;
; 2.211 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3] ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.187      ; 5.654      ;
; 2.211 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.187      ; 5.654      ;
; 2.211 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.187      ; 5.654      ;
; 2.363 ; I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.744      ; 3.293      ;
; 2.458 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.744      ; 3.388      ;
; 2.459 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.188      ; 5.903      ;
; 2.477 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[14]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.185      ; 5.918      ;
; 2.477 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[13]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.185      ; 5.918      ;
; 2.477 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[12]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.185      ; 5.918      ;
; 2.477 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[11]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.185      ; 5.918      ;
; 2.477 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[10]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.185      ; 5.918      ;
; 2.477 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[9]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.185      ; 5.918      ;
; 2.477 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[8]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.185      ; 5.918      ;
; 2.477 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[7]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.185      ; 5.918      ;
; 2.477 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[6]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.185      ; 5.918      ;
; 2.477 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[5]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.185      ; 5.918      ;
; 2.477 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[4]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.185      ; 5.918      ;
; 2.477 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[3]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.185      ; 5.918      ;
; 2.477 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[2]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.185      ; 5.918      ;
; 2.477 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[1]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.185      ; 5.918      ;
; 2.477 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[0]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.185      ; 5.918      ;
; 2.484 ; I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.744      ; 3.414      ;
; 2.515 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[15]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 3.185      ; 5.956      ;
; 2.581 ; I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.744      ; 3.511      ;
; 2.635 ; I2C_CCD_Config:u8|combo_cnt[22]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.744      ; 3.565      ;
; 2.667 ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.744      ; 3.597      ;
; 2.670 ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.744      ; 3.600      ;
; 2.711 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 2.968      ;
; 2.711 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 2.968      ;
; 2.711 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 2.968      ;
; 2.711 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 2.968      ;
; 2.711 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 2.968      ;
; 2.711 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 2.968      ;
; 2.711 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 2.968      ;
; 2.711 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 2.968      ;
; 2.711 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 2.968      ;
; 2.711 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 2.968      ;
; 2.711 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 2.968      ;
; 2.711 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 2.968      ;
; 2.711 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 2.968      ;
; 2.711 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 2.968      ;
; 2.711 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 2.968      ;
; 2.711 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 2.968      ;
; 2.727 ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.739      ; 3.652      ;
; 2.814 ; I2C_CCD_Config:u8|combo_cnt[4]                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.739      ; 3.739      ;
; 2.817 ; I2C_CCD_Config:u8|combo_cnt[8]                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.739      ; 3.742      ;
; 2.850 ; I2C_CCD_Config:u8|combo_cnt[0]                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.739      ; 3.775      ;
; 2.856 ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.113      ;
; 2.856 ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.113      ;
; 2.856 ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.113      ;
; 2.856 ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.113      ;
; 2.856 ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.113      ;
; 2.856 ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.113      ;
; 2.856 ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.071      ; 3.113      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.440 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.498      ; 2.124      ;
; 1.440 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.498      ; 2.124      ;
; 1.440 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.498      ; 2.124      ;
; 1.440 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.498      ; 2.124      ;
; 1.440 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.498      ; 2.124      ;
; 1.440 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.498      ; 2.124      ;
; 1.440 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.498      ; 2.124      ;
; 1.440 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.498      ; 2.124      ;
; 1.440 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.498      ; 2.124      ;
; 1.440 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.498      ; 2.124      ;
; 1.440 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.498      ; 2.124      ;
; 1.440 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.498      ; 2.124      ;
; 1.488 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.747      ;
; 1.488 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.747      ;
; 1.488 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.747      ;
; 1.488 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.747      ;
; 1.488 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.747      ;
; 1.488 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.747      ;
; 1.488 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.747      ;
; 1.488 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.747      ;
; 1.488 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.747      ;
; 1.488 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.747      ;
; 1.488 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.747      ;
; 1.488 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.747      ;
; 1.488 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.747      ;
; 1.488 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.747      ;
; 1.868 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 2.124      ;
; 2.384 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.642      ;
; 2.384 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.642      ;
; 2.384 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.642      ;
; 2.384 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.642      ;
; 2.384 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.642      ;
; 2.384 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.642      ;
; 2.384 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.642      ;
; 2.384 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.642      ;
; 2.384 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.642      ;
; 2.384 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.642      ;
; 2.384 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.642      ;
; 2.384 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.642      ;
; 2.384 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.642      ;
; 2.384 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.642      ;
; 2.384 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.642      ;
; 2.384 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 2.642      ;
; 5.374 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 5.639      ;
; 5.374 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 5.639      ;
; 5.374 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 5.639      ;
; 5.374 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 5.639      ;
; 5.374 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 5.639      ;
; 5.374 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 5.639      ;
; 5.374 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 5.639      ;
; 5.637 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 5.903      ;
; 5.637 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 5.903      ;
; 5.637 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 5.903      ;
; 5.637 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 5.903      ;
; 5.637 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 5.903      ;
; 5.637 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 5.903      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.174     ; 3.273      ;
; 5.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.174     ; 3.273      ;
; 5.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.174     ; 3.273      ;
; 5.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.174     ; 3.273      ;
; 5.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.174     ; 3.273      ;
; 5.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.174     ; 3.273      ;
; 5.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.174     ; 3.273      ;
; 5.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.174     ; 3.273      ;
; 5.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.201     ; 3.252      ;
; 5.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.201     ; 3.252      ;
; 5.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.200     ; 3.279      ;
; 5.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.200     ; 3.279      ;
; 5.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.200     ; 3.279      ;
; 5.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.200     ; 3.279      ;
; 5.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.233     ; 3.255      ;
; 5.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.234     ; 3.254      ;
; 5.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.234     ; 3.254      ;
; 5.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.234     ; 3.254      ;
; 5.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.233     ; 3.255      ;
; 5.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.233     ; 3.255      ;
; 5.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.233     ; 3.255      ;
; 5.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.233     ; 3.255      ;
; 5.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.234     ; 3.254      ;
; 5.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.234     ; 3.254      ;
; 5.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.233     ; 3.255      ;
; 5.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.234     ; 3.254      ;
; 5.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.233     ; 3.255      ;
; 5.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.233     ; 3.255      ;
; 5.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.233     ; 3.255      ;
; 5.202 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.233     ; 3.255      ;
; 5.236 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.193     ; 3.329      ;
; 5.236 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.193     ; 3.329      ;
; 5.236 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.193     ; 3.329      ;
; 5.236 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.193     ; 3.329      ;
; 5.236 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.193     ; 3.329      ;
; 5.236 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.193     ; 3.329      ;
; 5.236 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.193     ; 3.329      ;
; 5.236 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.193     ; 3.329      ;
; 5.272 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.316      ;
; 5.272 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.316      ;
; 5.272 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.316      ;
; 5.272 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.316      ;
; 5.272 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.316      ;
; 5.272 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.316      ;
; 5.272 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.316      ;
; 5.272 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.316      ;
; 5.272 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.316      ;
; 5.272 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.316      ;
; 5.272 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.316      ;
; 5.272 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.242     ; 3.316      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.274      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.274      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.275      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.275      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.275      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.275      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.275      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.275      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.275      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.275      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.275      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.275      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.275      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.604     ; 3.275      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.274      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.274      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.274      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.274      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.274      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.274      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.274      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.274      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.276      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.274      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.276      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.274      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.274      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.605     ; 3.274      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.603     ; 3.276      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.253      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.253      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.253      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.253      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.253      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.252      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.253      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.253      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.253      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.253      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.253      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.253      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.631     ; 3.254      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.630     ; 3.255      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.253      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.630     ; 3.255      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.631     ; 3.254      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.631     ; 3.254      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.631     ; 3.254      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.631     ; 3.254      ;
; 5.599 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.631     ; 3.254      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.163 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.171     ; 3.278      ;
; 5.163 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.171     ; 3.278      ;
; 5.163 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.171     ; 3.278      ;
; 5.163 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.171     ; 3.278      ;
; 5.170 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.204     ; 3.252      ;
; 5.170 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.204     ; 3.252      ;
; 5.170 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.204     ; 3.252      ;
; 5.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.211     ; 3.269      ;
; 5.200 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.236     ; 3.250      ;
; 5.200 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.236     ; 3.250      ;
; 5.200 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.236     ; 3.250      ;
; 5.200 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.236     ; 3.250      ;
; 5.200 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.236     ; 3.250      ;
; 5.200 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.236     ; 3.250      ;
; 5.200 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.236     ; 3.250      ;
; 5.200 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.236     ; 3.250      ;
; 5.236 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.189     ; 3.333      ;
; 5.236 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.190     ; 3.332      ;
; 5.236 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.190     ; 3.332      ;
; 5.236 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.190     ; 3.332      ;
; 5.236 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.190     ; 3.332      ;
; 5.236 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.190     ; 3.332      ;
; 5.237 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.191     ; 3.332      ;
; 5.237 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.191     ; 3.332      ;
; 5.237 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.191     ; 3.332      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.587     ; 3.279      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.587     ; 3.279      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.581     ; 3.285      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.581     ; 3.285      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.581     ; 3.285      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.586     ; 3.280      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.586     ; 3.280      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.581     ; 3.285      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.586     ; 3.280      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.581     ; 3.285      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.581     ; 3.285      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.581     ; 3.285      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.581     ; 3.285      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.581     ; 3.285      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.581     ; 3.285      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.587     ; 3.279      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.587     ; 3.279      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.587     ; 3.279      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.588     ; 3.278      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.586     ; 3.280      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.586     ; 3.280      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.586     ; 3.280      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.581     ; 3.285      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.581     ; 3.285      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.586     ; 3.280      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.586     ; 3.280      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.586     ; 3.280      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.586     ; 3.280      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.581     ; 3.285      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.586     ; 3.280      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.588     ; 3.278      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.587     ; 3.279      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.587     ; 3.279      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.587     ; 3.279      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.586     ; 3.280      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.586     ; 3.280      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.586     ; 3.280      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.581     ; 3.285      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.587     ; 3.279      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.587     ; 3.279      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.587     ; 3.279      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.587     ; 3.279      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.587     ; 3.279      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.587     ; 3.279      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.587     ; 3.279      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.587     ; 3.279      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.588     ; 3.278      ;
; 5.580 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.588     ; 3.278      ;
; 5.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.589     ; 3.278      ;
; 5.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.589     ; 3.278      ;
; 5.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.589     ; 3.278      ;
; 5.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.589     ; 3.278      ;
; 5.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.589     ; 3.278      ;
; 5.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.589     ; 3.278      ;
; 5.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.589     ; 3.278      ;
; 5.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.589     ; 3.278      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.606     ; 3.273      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.606     ; 3.273      ;
; 5.593 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.606     ; 3.273      ;
; 5.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.269      ;
; 5.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.269      ;
; 5.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.269      ;
; 5.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.269      ;
; 5.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.269      ;
; 5.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.269      ;
; 5.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.269      ;
; 5.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.269      ;
; 5.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.269      ;
; 5.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.269      ;
; 5.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.269      ;
; 5.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.269      ;
; 5.594 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.269      ;
; 5.595 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.270      ;
; 5.595 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.270      ;
; 5.595 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.270      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CKE                                                                                                                                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[12]                                                                                                                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[22]                                                                                                                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[7]                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[10]                                                                                                                 ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[11]                                                                                                                 ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[12]                                                                                                                 ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[13]                                                                                                                 ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[14]                                                                                                                 ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[15]                                                                                                                 ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[1]                                                                                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[2]                                                                                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[3]                                                                                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[4]                                                                                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[5]                                                                                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[6]                                                                                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[7]                                                                                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[8]                                                                                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[9]                                                                                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[0]                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[10]                                                                                                                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[11]                                                                                                                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[12]                                                                                                                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[13]                                                                                                                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[14]                                                                                                                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[15]                                                                                                                      ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[1]                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[2]                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[3]                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[4]                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[5]                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[6]                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[7]                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[8]                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[9]                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[10]                                                                                                                                                            ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[11]                                                                                                                                                            ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[12]                                                                                                                                                            ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[13]                                                                                                                                                            ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[14]                                                                                                                                                            ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[15]                                                                                                                                                            ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[16]                                                                                                                                                            ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[17]                                                                                                                                                            ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[18]                                                                                                                                                            ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[19]                                                                                                                                                            ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[20]                                                                                                                                                            ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[21]                                                                                                                                                            ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[22]                                                                                                                                                            ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[7]                                                                                                                                                             ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[9]                                                                                                                                                             ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[10]                                                                                                                                                        ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[11]                                                                                                                                                        ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[12]                                                                                                                                                        ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[13]                                                                                                                                                        ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[14]                                                                                                                                                        ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[15]                                                                                                                                                        ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[16]                                                                                                                                                        ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[17]                                                                                                                                                        ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[18]                                                                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_re_reg       ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_re_reg       ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_address_reg0 ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_re_reg       ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a41~porta_we_reg       ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_address_reg0 ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_re_reg       ;
; 9.558 ; 9.793        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_we_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_re_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_re_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_re_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_re_reg        ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_we_reg        ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_re_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_we_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_re_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_we_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a24~porta_re_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_re_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_we_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_re_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_we_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_re_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_we_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_address_reg0 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_re_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_we_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_address_reg0 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_re_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_we_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_address_reg0 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_re_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_we_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a42~porta_address_reg0 ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a42~porta_re_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a42~porta_we_reg       ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_re_reg        ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_re_reg        ;
; 9.559 ; 9.794        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_re_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_we_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_re_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_we_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_re_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_we_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_re_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_we_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_re_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_re_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_we_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_re_reg        ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_re_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_we_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_re_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_address_reg0 ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_re_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_we_reg       ;
; 9.560 ; 9.795        ; 0.235          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a35~porta_address_reg0 ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.184 ; 12.404       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 12.184 ; 12.404       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 12.184 ; 12.404       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 12.184 ; 12.404       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 12.184 ; 12.404       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 12.184 ; 12.404       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 12.184 ; 12.404       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 12.184 ; 12.404       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 12.184 ; 12.404       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 12.184 ; 12.404       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 12.185 ; 12.405       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 12.185 ; 12.405       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 12.185 ; 12.405       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 12.185 ; 12.405       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 12.185 ; 12.405       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 12.185 ; 12.405       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 12.186 ; 12.406       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]                      ;
; 12.186 ; 12.406       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]                      ;
; 12.186 ; 12.406       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]                      ;
; 12.186 ; 12.406       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]                      ;
; 12.186 ; 12.406       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]                      ;
; 12.186 ; 12.406       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]                      ;
; 12.186 ; 12.406       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0]                      ;
; 12.186 ; 12.406       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1]                      ;
; 12.186 ; 12.406       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2]                      ;
; 12.186 ; 12.406       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4]                      ;
; 12.186 ; 12.406       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5]                      ;
; 12.186 ; 12.406       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7]                      ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 12.191 ; 12.411       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 12.197 ; 12.417       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 12.197 ; 12.417       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]                      ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]                      ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]                      ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3]                      ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6]                      ;
; 12.199 ; 12.419       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8]                      ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                                         ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                                     ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                                     ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                                     ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                                     ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                                     ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                                     ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                                     ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                 ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                        ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                        ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ;
; 19.697 ; 19.917       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                           ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                          ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                             ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                             ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                             ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                             ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[6]                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                         ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                         ;
; 19.703 ; 19.923       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                  ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                  ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                  ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                  ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                  ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                  ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                  ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ;
; 19.704 ; 19.924       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                  ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                  ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                  ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                  ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                  ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                  ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                  ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                  ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                  ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                  ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                  ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                  ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                  ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                  ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ;
; 19.887 ; 20.075       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ;
; 19.888 ; 20.076       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ;
; 19.888 ; 20.076       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                  ;
; 19.888 ; 20.076       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ;
; 19.888 ; 20.076       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                           ;
; 19.888 ; 20.076       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ;
; 19.888 ; 20.076       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                          ;
; 19.888 ; 20.076       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                             ;
; 19.888 ; 20.076       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ;
; 19.888 ; 20.076       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ;
; 19.888 ; 20.076       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ;
; 19.888 ; 20.076       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                             ;
; 19.888 ; 20.076       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                             ;
; 19.888 ; 20.076       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                             ;
; 19.888 ; 20.076       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ;
; 19.888 ; 20.076       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ;
; 19.888 ; 20.076       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 3.909 ; 4.418 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 3.909 ; 4.418 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.400 ; 3.927 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.400 ; 3.927 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK2_50  ; 7.005 ; 7.550 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 7.005 ; 7.550 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.488 ; 6.066 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.457 ; 6.022 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.452 ; 6.066 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.213 ; 5.800 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.216 ; 5.807 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.288 ; 5.840 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.134 ; 5.715 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.072 ; 5.647 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.105 ; 5.685 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.070 ; 5.557 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.064 ; 5.576 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.019 ; 5.523 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.071 ; 5.593 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.488 ; 6.020 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.445 ; 6.051 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.356 ; 5.916 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.415 ; 6.022 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.888 ; -2.369 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.888 ; -2.369 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.299 ; -1.750 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.299 ; -1.750 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK2_50  ; -4.911 ; -5.440 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -4.911 ; -5.440 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -4.189 ; -4.676 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -4.604 ; -5.155 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -4.598 ; -5.196 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -4.369 ; -4.942 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -4.372 ; -4.949 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -4.441 ; -4.979 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -4.294 ; -4.859 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -4.234 ; -4.794 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -4.265 ; -4.830 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -4.238 ; -4.709 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -4.232 ; -4.726 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -4.189 ; -4.676 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -4.239 ; -4.743 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -4.638 ; -5.152 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -4.592 ; -5.182 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -4.506 ; -5.052 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -4.563 ; -5.154 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 11.420 ; 11.519 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 9.931  ; 9.737  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 7.762  ; 7.623  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 5.188  ; 5.130  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 6.871  ; 6.830  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.510  ; 5.493  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 6.508  ; 6.472  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 7.674  ; 7.486  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 7.762  ; 7.623  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 6.263  ; 6.184  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 6.142  ; 6.170  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.826  ; 5.879  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 6.685  ; 6.579  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 6.268  ; 6.105  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 7.665  ; 7.612  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 6.290  ; 6.264  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 6.290  ; 6.264  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.832  ; 5.782  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.846  ; 5.822  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 7.125  ; 7.138  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 5.476  ; 5.418  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 9.966  ; 9.788  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 9.765  ; 9.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 9.730  ; 9.572  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 8.267  ; 8.137  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 8.310  ; 8.221  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 8.850  ; 8.679  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 9.313  ; 9.294  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 8.398  ; 8.251  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 8.035  ; 7.862  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 7.688  ; 7.589  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 9.966  ; 9.681  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 9.297  ; 9.347  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 9.940  ; 9.788  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 8.591  ; 8.440  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 7.679  ; 7.674  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 9.500  ; 9.421  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 8.779  ; 8.637  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 9.147  ; 9.174  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 9.558  ; 9.343  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 8.147  ; 7.963  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 8.289  ; 8.105  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 8.300  ; 8.283  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 8.511  ; 8.313  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 8.307  ; 8.117  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 7.542  ; 7.436  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 8.752  ; 8.667  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.423  ; 7.311  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.846  ; 7.728  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.779  ; 7.572  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.910  ; 7.716  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 9.270  ; 9.064  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 7.949  ; 7.925  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 8.073  ; 7.927  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.694  ; 5.563  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.804  ; 3.745  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.828  ; 4.801  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.061  ; 4.987  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.694  ; 5.563  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 6.491  ; 6.463  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.651  ; 5.629  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 10.579 ; 10.800 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 10.579 ; 10.800 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 10.337 ; 10.425 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 11.338 ; 10.961 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 9.004  ; 8.883  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 7.825  ; 7.698  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 9.454  ; 9.289  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 8.744  ; 8.556  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 7.850  ; 7.673  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 7.724  ; 7.554  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 8.328  ; 8.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 8.350  ; 8.247  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 7.688  ; 7.510  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 11.338 ; 10.961 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 7.282  ; 7.152  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 8.934  ; 8.826  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 9.798  ; 9.393  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 9.128  ; 9.036  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 8.240  ; 8.155  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 10.197 ; 9.786  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 10.206 ; 10.007 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 8.550  ; 8.302  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 8.259  ; 8.086  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 10.910 ; 10.503 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 7.589  ; 7.926  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 10.186 ; 10.069 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 7.795  ; 7.838  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 8.954  ; 8.812  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 7.941  ; 7.856  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 6.888  ; 6.884  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 8.679  ; 8.552  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 10.186 ; 10.069 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 6.957  ; 6.951  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 6.276  ; 6.287  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 7.708  ; 7.673  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 8.673  ; 8.563  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 6.792  ; 6.741  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 8.072  ; 8.031  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 9.668  ; 9.412  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 9.823  ; 9.637  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 6.683  ; 6.662  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 6.863  ; 6.871  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 7.006  ; 7.057  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.095 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.251 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 7.442  ; 7.464  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 7.442  ; 7.464  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 6.768  ; 6.707  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 6.012  ; 5.877  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.339  ; 5.249  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 6.768  ; 6.707  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 6.483  ; 6.468  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 6.749  ; 6.682  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.819  ; 4.755  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 7.337  ; 7.204  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 7.337  ; 7.204  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.940  ; 5.820  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.892  ; 5.845  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 6.165  ; 6.126  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 6.459  ; 6.325  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.712  ; 5.684  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 5.577  ; 5.480  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 6.592  ; 6.451  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.930  ; 4.871  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.586  ; 5.559  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 5.346  ; 5.266  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.817  ; 5.781  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 6.592  ; 6.451  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 6.306  ; 6.130  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 11.004 ; 11.095 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 9.577  ; 9.386  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 4.538  ; 4.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.538  ; 4.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 6.153  ; 6.110  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.841  ; 4.821  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 5.806  ; 5.768  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 6.925  ; 6.740  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 7.009  ; 6.871  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.565  ; 5.485  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.449  ; 5.472  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.150  ; 5.197  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.975  ; 5.870  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 5.569  ; 5.408  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 6.916  ; 6.861  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 5.156  ; 5.105  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.591  ; 5.563  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.156  ; 5.105  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.169  ; 5.143  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 6.399  ; 6.408  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.816  ; 4.757  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.425  ; 5.367  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 8.538  ; 8.454  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 7.779  ; 7.746  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.680  ; 6.552  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.743  ; 6.644  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 7.072  ; 6.871  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 8.248  ; 8.203  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 7.115  ; 6.958  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 6.424  ; 6.261  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 5.980  ; 5.894  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 7.946  ; 7.715  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 8.208  ; 8.168  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 8.372  ; 8.241  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 7.432  ; 7.235  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.610  ; 6.551  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 8.343  ; 8.212  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 7.616  ; 7.432  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 7.299  ; 7.255  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 7.423  ; 7.312  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 6.018  ; 5.871  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.066  ; 5.911  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.134  ; 7.129  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 6.325  ; 6.162  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 6.159  ; 6.016  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 5.425  ; 5.367  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 7.684  ; 7.586  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.293  ; 6.142  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.371  ; 6.205  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.283  ; 6.209  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 6.387  ; 6.210  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.984  ; 6.811  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.368  ; 6.251  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.537  ; 6.390  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.211  ; 3.151  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.211  ; 3.151  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.193  ; 4.163  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.418  ; 4.342  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.019  ; 4.889  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 5.788  ; 5.758  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.983  ; 4.958  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 7.006  ; 7.027  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 7.385  ; 7.447  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 7.006  ; 7.027  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 3.937  ; 3.884  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 4.872  ; 4.781  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 4.714  ; 4.600  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 5.144  ; 5.025  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 4.465  ; 4.325  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 4.561  ; 4.440  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 4.681  ; 4.588  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 4.080  ; 4.002  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 4.220  ; 4.162  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 4.596  ; 4.482  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 7.983  ; 7.598  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 3.937  ; 3.884  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 5.346  ; 5.239  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 5.998  ; 5.623  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 5.145  ; 5.082  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 4.797  ; 4.736  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 6.401  ; 6.017  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 6.422  ; 6.237  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 4.633  ; 4.531  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 4.628  ; 4.512  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 7.213  ; 6.827  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 6.561  ; 6.536  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 5.602  ; 5.608  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 7.061  ; 7.099  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 8.173  ; 8.033  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 7.201  ; 7.115  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 6.191  ; 6.182  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 7.909  ; 7.783  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 9.356  ; 9.240  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 6.256  ; 6.246  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 5.602  ; 5.608  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 6.978  ; 6.941  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 7.903  ; 7.795  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 6.099  ; 6.045  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 7.327  ; 7.284  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 8.858  ; 8.609  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 9.008  ; 8.825  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 5.993  ; 5.969  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 6.166  ; 6.170  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 6.285  ; 6.329  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.639 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.793 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.306  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.153  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 6.723  ; 6.742  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 6.723  ; 6.742  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 2.288  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 4.685  ; 4.595  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.332  ; 5.198  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.685  ; 4.595  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 6.057  ; 5.993  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.782  ; 5.764  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 6.038  ; 5.970  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.185  ; 4.119  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.134  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 5.043  ; 5.012  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 6.602  ; 6.471  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.260  ; 5.141  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.216  ; 5.167  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.478  ; 5.437  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.759  ; 5.626  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.043  ; 5.012  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 4.912  ; 4.815  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 4.291  ; 4.230  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.291  ; 4.230  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.920  ; 4.891  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.690  ; 4.609  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.143  ; 5.104  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.887  ; 5.747  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 5.615  ; 5.441  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.639  ;    ;    ; 9.182  ;
; SW[1]      ; LEDR[1]     ; 8.443  ;    ;    ; 8.975  ;
; SW[2]      ; LEDR[2]     ; 8.542  ;    ;    ; 9.005  ;
; SW[3]      ; LEDR[3]     ; 8.473  ;    ;    ; 8.897  ;
; SW[4]      ; LEDR[4]     ; 8.383  ;    ;    ; 8.892  ;
; SW[5]      ; LEDR[5]     ; 8.533  ;    ;    ; 9.090  ;
; SW[6]      ; LEDR[6]     ; 8.915  ;    ;    ; 9.466  ;
; SW[7]      ; LEDR[7]     ; 8.593  ;    ;    ; 9.154  ;
; SW[8]      ; LEDR[8]     ; 8.837  ;    ;    ; 9.400  ;
; SW[9]      ; LEDR[9]     ; 9.789  ;    ;    ; 10.420 ;
; SW[10]     ; LEDR[10]    ; 9.234  ;    ;    ; 9.830  ;
; SW[11]     ; LEDR[11]    ; 9.190  ;    ;    ; 9.761  ;
; SW[12]     ; LEDR[12]    ; 9.121  ;    ;    ; 9.647  ;
; SW[13]     ; LEDR[13]    ; 8.847  ;    ;    ; 9.427  ;
; SW[14]     ; LEDR[14]    ; 8.844  ;    ;    ; 9.423  ;
; SW[15]     ; LEDR[15]    ; 10.491 ;    ;    ; 11.144 ;
; SW[16]     ; LEDR[16]    ; 8.872  ;    ;    ; 9.461  ;
; SW[17]     ; LEDR[17]    ; 8.834  ;    ;    ; 9.406  ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.344  ;    ;    ; 8.867  ;
; SW[1]      ; LEDR[1]     ; 8.153  ;    ;    ; 8.666  ;
; SW[2]      ; LEDR[2]     ; 8.248  ;    ;    ; 8.695  ;
; SW[3]      ; LEDR[3]     ; 8.182  ;    ;    ; 8.591  ;
; SW[4]      ; LEDR[4]     ; 8.095  ;    ;    ; 8.586  ;
; SW[5]      ; LEDR[5]     ; 8.240  ;    ;    ; 8.777  ;
; SW[6]      ; LEDR[6]     ; 8.607  ;    ;    ; 9.138  ;
; SW[7]      ; LEDR[7]     ; 8.298  ;    ;    ; 8.838  ;
; SW[8]      ; LEDR[8]     ; 8.530  ;    ;    ; 9.072  ;
; SW[9]      ; LEDR[9]     ; 9.499  ;    ;    ; 10.111 ;
; SW[10]     ; LEDR[10]    ; 8.911  ;    ;    ; 9.486  ;
; SW[11]     ; LEDR[11]    ; 8.869  ;    ;    ; 9.420  ;
; SW[12]     ; LEDR[12]    ; 8.804  ;    ;    ; 9.310  ;
; SW[13]     ; LEDR[13]    ; 8.540  ;    ;    ; 9.099  ;
; SW[14]     ; LEDR[14]    ; 8.537  ;    ;    ; 9.095  ;
; SW[15]     ; LEDR[15]    ; 10.172 ;    ;    ; 10.804 ;
; SW[16]     ; LEDR[16]    ; 8.563  ;    ;    ; 9.130  ;
; SW[17]     ; LEDR[17]    ; 8.526  ;    ;    ; 9.077  ;
+------------+-------------+--------+----+----+--------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 6.099 ; 5.954 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.524 ; 6.379 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 7.329 ; 7.184 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 7.311 ; 7.166 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.916 ; 6.771 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 7.311 ; 7.166 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 7.340 ; 7.195 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 7.340 ; 7.195 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 8.053 ; 7.908 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.945 ; 6.800 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.945 ; 6.800 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 7.317 ; 7.172 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 6.539 ; 6.394 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 7.317 ; 7.172 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.922 ; 6.777 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 6.392 ; 6.254 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.945 ; 6.800 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 6.099 ; 5.954 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.391 ; 6.246 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.465 ; 6.320 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 6.383 ; 6.238 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 6.383 ; 6.238 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.700 ; 6.555 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 6.099 ; 5.954 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 6.109 ; 5.964 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.945 ; 6.800 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 8.061 ; 7.916 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 8.061 ; 7.916 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 8.061 ; 7.916 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 8.053 ; 7.908 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 7.683 ; 7.538 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 8.053 ; 7.908 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 7.660 ; 7.515 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.848 ; 5.703 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 7.364 ; 7.211 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.468 ; 6.315 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 7.606 ; 7.453 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 7.606 ; 7.453 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 7.583 ; 7.430 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 7.823 ; 7.670 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 7.823 ; 7.670 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 7.078 ; 6.925 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.189 ; 6.044 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.848 ; 5.703 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.571 ; 6.426 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 6.397 ; 6.252 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.579 ; 6.434 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 7.078 ; 6.925 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 7.583 ; 7.430 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 7.078 ; 6.925 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.421 ; 5.276 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.829 ; 5.684 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.603 ; 6.458 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.585 ; 6.440 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.206 ; 6.061 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.585 ; 6.440 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.613 ; 6.468 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.613 ; 6.468 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 7.298 ; 7.153 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.234 ; 6.089 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.234 ; 6.089 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.591 ; 6.446 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.844 ; 5.699 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.591 ; 6.446 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.212 ; 6.067 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.697 ; 5.559 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.234 ; 6.089 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.421 ; 5.276 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.702 ; 5.557 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.773 ; 5.628 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.694 ; 5.549 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.694 ; 5.549 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.998 ; 5.853 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.421 ; 5.276 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.431 ; 5.286 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.234 ; 6.089 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 7.305 ; 7.160 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 7.305 ; 7.160 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 7.305 ; 7.160 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 7.298 ; 7.153 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.943 ; 6.798 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 7.298 ; 7.153 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.920 ; 6.775 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.181 ; 5.036 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.601 ; 6.448 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.742 ; 5.589 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.834 ; 6.681 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.834 ; 6.681 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.812 ; 6.659 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 7.042 ; 6.889 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 7.042 ; 6.889 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.327 ; 6.174 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.508 ; 5.363 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.181 ; 5.036 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.875 ; 5.730 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.707 ; 5.562 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.882 ; 5.737 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.327 ; 6.174 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.812 ; 6.659 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.327 ; 6.174 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.983     ; 6.128     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.396     ; 6.541     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 7.215     ; 7.360     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 7.196     ; 7.341     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.798     ; 6.943     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 7.196     ; 7.341     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 7.230     ; 7.375     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 7.230     ; 7.375     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 7.932     ; 8.077     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.832     ; 6.977     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.832     ; 6.977     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 7.200     ; 7.345     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 6.413     ; 6.558     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 7.200     ; 7.345     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.800     ; 6.945     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 6.275     ; 6.413     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.832     ; 6.977     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.983     ; 6.128     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 6.269     ; 6.414     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 6.346     ; 6.491     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 6.246     ; 6.391     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 6.246     ; 6.391     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.570     ; 6.715     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.983     ; 6.128     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.996     ; 6.141     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.832     ; 6.977     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 7.940     ; 8.085     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 7.940     ; 8.085     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 7.940     ; 8.085     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 7.932     ; 8.077     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 7.566     ; 7.711     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 7.932     ; 8.077     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 7.540     ; 7.685     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.809     ; 5.954     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 7.298     ; 7.451     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.445     ; 6.598     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 7.509     ; 7.662     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 7.509     ; 7.662     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 7.485     ; 7.638     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 7.703     ; 7.856     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 7.703     ; 7.856     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 7.080     ; 7.233     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 6.142     ; 6.287     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.809     ; 5.954     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.566     ; 6.711     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 6.365     ; 6.510     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.577     ; 6.722     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 7.021     ; 7.174     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 7.485     ; 7.638     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 7.021     ; 7.174     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.304     ; 5.449     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.701     ; 5.846     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.487     ; 6.632     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.469     ; 6.614     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.087     ; 6.232     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.469     ; 6.614     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.502     ; 6.647     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.502     ; 6.647     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 7.176     ; 7.321     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.119     ; 6.264     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.119     ; 6.264     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.473     ; 6.618     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.718     ; 5.863     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.473     ; 6.618     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.088     ; 6.233     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.580     ; 5.718     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.119     ; 6.264     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.304     ; 5.449     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.579     ; 5.724     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.653     ; 5.798     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.557     ; 5.702     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.557     ; 5.702     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.868     ; 6.013     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.304     ; 5.449     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.317     ; 5.462     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.119     ; 6.264     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 7.184     ; 7.329     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 7.184     ; 7.329     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 7.184     ; 7.329     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 7.176     ; 7.321     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.824     ; 6.969     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 7.176     ; 7.321     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.800     ; 6.945     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.137     ; 5.282     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.533     ; 6.686     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.713     ; 5.866     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.735     ; 6.888     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.735     ; 6.888     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.712     ; 6.865     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.921     ; 7.074     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.921     ; 7.074     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.323     ; 6.476     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.457     ; 5.602     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.137     ; 5.282     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.864     ; 6.009     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.671     ; 5.816     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.875     ; 6.020     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.267     ; 6.420     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.712     ; 6.865     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.267     ; 6.420     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 82
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.310 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 94.13 MHz  ; 94.13 MHz       ; u6|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 131.13 MHz ; 131.13 MHz      ; CLOCK2_50                                      ;      ;
; 134.28 MHz ; 134.28 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 301.66 MHz ; 301.66 MHz      ; u6|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.286  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 7.188  ; 0.000         ;
; CLOCK2_50                                      ; 12.374 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; 14.920 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK2_50                                      ; -2.710 ; -10.174       ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.338  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.353  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.354  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -3.531 ; -277.530      ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 3.738  ; 0.000         ;
; CLOCK2_50                                      ; 14.916 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; 34.167 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 0.733 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; 1.313 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.522 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 4.523 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.685  ; 0.000         ;
; CLOCK2_50                                      ; 9.563  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.180 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; 19.686 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.286 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[18]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 4.836      ;
; 2.286 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[22]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 4.836      ;
; 2.286 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[13]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 4.836      ;
; 2.286 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[19]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 4.836      ;
; 2.286 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[20]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 4.836      ;
; 2.299 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[9]                                                                                                                     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.826     ; 4.824      ;
; 2.299 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[10]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.826     ; 4.824      ;
; 2.299 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[11]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.826     ; 4.824      ;
; 2.299 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[12]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.826     ; 4.824      ;
; 2.299 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[14]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.826     ; 4.824      ;
; 2.313 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[7]                                                                                                                     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 4.807      ;
; 2.313 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[15]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 4.807      ;
; 2.313 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[16]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 4.807      ;
; 2.313 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[17]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.829     ; 4.807      ;
; 2.333 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[21]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.827     ; 4.789      ;
; 2.478 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mRD                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.814     ; 4.657      ;
; 2.478 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|RD_MASK[0]                                                                                                                   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.814     ; 4.657      ;
; 2.478 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|RD_MASK[1]                                                                                                                   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.814     ; 4.657      ;
; 2.513 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mWR                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.814     ; 4.622      ;
; 2.513 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|WR_MASK[0]                                                                                                                   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.814     ; 4.622      ;
; 2.513 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|WR_MASK[1]                                                                                                                   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.814     ; 4.622      ;
; 2.553 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.392      ;
; 2.553 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.392      ;
; 2.553 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.392      ;
; 2.595 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[8]                                                                                                                     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.816     ; 4.538      ;
; 2.621 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.324      ;
; 2.621 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.324      ;
; 2.621 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.324      ;
; 2.683 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.262      ;
; 2.683 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.262      ;
; 2.683 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.262      ;
; 2.707 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.238      ;
; 2.707 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.238      ;
; 2.707 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.238      ;
; 2.726 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.219      ;
; 2.742 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.387      ;
; 2.742 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.387      ;
; 2.742 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.387      ;
; 2.742 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.387      ;
; 2.742 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.387      ;
; 2.742 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.387      ;
; 2.742 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.387      ;
; 2.742 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.387      ;
; 2.742 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.387      ;
; 2.742 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.387      ;
; 2.742 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.387      ;
; 2.742 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.387      ;
; 2.742 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.387      ;
; 2.742 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.387      ;
; 2.742 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.387      ;
; 2.742 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.387      ;
; 2.747 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.198      ;
; 2.748 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.197      ;
; 2.748 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.197      ;
; 2.748 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.197      ;
; 2.782 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mLENGTH[7]                                                                                                                   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.816     ; 4.351      ;
; 2.794 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.151      ;
; 2.810 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.319      ;
; 2.810 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.319      ;
; 2.810 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.319      ;
; 2.810 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.319      ;
; 2.810 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.319      ;
; 2.810 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.319      ;
; 2.810 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.319      ;
; 2.810 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.319      ;
; 2.810 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.319      ;
; 2.810 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.319      ;
; 2.810 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.319      ;
; 2.810 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.319      ;
; 2.810 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.319      ;
; 2.810 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.319      ;
; 2.810 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.319      ;
; 2.810 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.319      ;
; 2.815 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.130      ;
; 2.829 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[1]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.111      ;
; 2.829 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[7]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.111      ;
; 2.854 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.091      ;
; 2.854 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.091      ;
; 2.854 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.091      ;
; 2.856 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.089      ;
; 2.872 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.257      ;
; 2.872 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.257      ;
; 2.872 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.257      ;
; 2.872 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.257      ;
; 2.872 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.257      ;
; 2.872 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.257      ;
; 2.872 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.257      ;
; 2.872 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.257      ;
; 2.872 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.257      ;
; 2.872 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.257      ;
; 2.872 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.257      ;
; 2.872 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.257      ;
; 2.872 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.257      ;
; 2.872 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.257      ;
; 2.872 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.257      ;
; 2.872 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.198      ; 7.257      ;
; 2.877 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.068      ;
; 2.880 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 7.065      ;
; 2.892 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.048      ;
; 2.892 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.048      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 7.188  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.355     ; 4.956      ;
; 7.189  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.355     ; 4.955      ;
; 7.190  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.355     ; 4.954      ;
; 7.195  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.354     ; 4.950      ;
; 7.195  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.354     ; 4.950      ;
; 7.195  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.354     ; 4.950      ;
; 7.201  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.355     ; 4.943      ;
; 7.229  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.382     ; 4.888      ;
; 7.230  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.382     ; 4.887      ;
; 7.230  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.382     ; 4.887      ;
; 7.242  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.382     ; 4.875      ;
; 7.251  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.355     ; 4.893      ;
; 7.253  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.382     ; 4.864      ;
; 7.354  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.353     ; 4.792      ;
; 7.354  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.353     ; 4.792      ;
; 7.401  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.368     ; 4.730      ;
; 7.402  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.368     ; 4.729      ;
; 7.403  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.368     ; 4.728      ;
; 7.418  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.368     ; 4.713      ;
; 7.422  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.355     ; 4.722      ;
; 7.422  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.355     ; 4.722      ;
; 7.422  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.355     ; 4.722      ;
; 7.422  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.355     ; 4.722      ;
; 7.422  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.355     ; 4.722      ;
; 7.461  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.382     ; 4.656      ;
; 7.461  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.382     ; 4.656      ;
; 7.461  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.382     ; 4.656      ;
; 7.461  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.382     ; 4.656      ;
; 7.470  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.368     ; 4.661      ;
; 7.470  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.368     ; 4.661      ;
; 7.470  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.368     ; 4.661      ;
; 7.470  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.368     ; 4.661      ;
; 7.470  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.368     ; 4.661      ;
; 7.470  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.368     ; 4.661      ;
; 7.470  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.368     ; 4.661      ;
; 7.470  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.368     ; 4.661      ;
; 7.470  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.368     ; 4.661      ;
; 7.479  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.380     ; 4.640      ;
; 7.479  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.380     ; 4.640      ;
; 7.535  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.355     ; 4.609      ;
; 7.556  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.355     ; 4.588      ;
; 7.578  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.382     ; 4.539      ;
; 7.582  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.382     ; 4.535      ;
; 7.597  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.382     ; 4.520      ;
; 7.619  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.356     ; 4.524      ;
; 7.619  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.356     ; 4.524      ;
; 7.619  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.356     ; 4.524      ;
; 7.619  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.356     ; 4.524      ;
; 7.619  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.356     ; 4.524      ;
; 7.619  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.356     ; 4.524      ;
; 7.619  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.356     ; 4.524      ;
; 7.669  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.382     ; 4.448      ;
; 7.674  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.380     ; 4.445      ;
; 7.674  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.380     ; 4.445      ;
; 7.674  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.380     ; 4.445      ;
; 7.674  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.380     ; 4.445      ;
; 7.674  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.380     ; 4.445      ;
; 7.674  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.380     ; 4.445      ;
; 7.674  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.380     ; 4.445      ;
; 7.674  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.380     ; 4.445      ;
; 7.749  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.368     ; 4.382      ;
; 7.750  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.368     ; 4.381      ;
; 7.757  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.027      ; 4.769      ;
; 7.866  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.366     ; 4.267      ;
; 7.866  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.366     ; 4.267      ;
; 7.866  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.366     ; 4.267      ;
; 7.866  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.103     ; 4.462      ;
; 7.866  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.103     ; 4.462      ;
; 7.866  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.103     ; 4.462      ;
; 7.866  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.103     ; 4.462      ;
; 7.866  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.103     ; 4.462      ;
; 7.866  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.103     ; 4.462      ;
; 7.866  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.103     ; 4.462      ;
; 7.866  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.103     ; 4.462      ;
; 7.866  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.103     ; 4.462      ;
; 7.866  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.103     ; 4.462      ;
; 7.866  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.103     ; 4.462      ;
; 7.866  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.103     ; 4.462      ;
; 7.866  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.103     ; 4.462      ;
; 7.866  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.103     ; 4.462      ;
; 7.866  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.103     ; 4.462      ;
; 7.866  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.103     ; 4.462      ;
; 7.960  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.098     ; 4.472      ;
; 8.074  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.356     ; 4.069      ;
; 8.197  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.027      ; 4.329      ;
; 10.158 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.048     ; 2.293      ;
; 10.224 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.048     ; 2.227      ;
; 10.490 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.041     ; 1.968      ;
; 10.509 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.041     ; 1.949      ;
; 10.522 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.041     ; 1.936      ;
; 10.542 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.041     ; 1.916      ;
; 10.545 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.041     ; 1.913      ;
; 10.550 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.041     ; 1.908      ;
; 10.556 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.041     ; 1.902      ;
; 10.623 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15] ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.041     ; 1.835      ;
; 10.650 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.041     ; 1.808      ;
; 10.656 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.041     ; 1.802      ;
; 10.746 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.041     ; 1.712      ;
; 10.769 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.041     ; 1.689      ;
; 10.777 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.041     ; 1.681      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.374 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[14]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.550      ;
; 12.374 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[13]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.550      ;
; 12.374 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[12]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.550      ;
; 12.374 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[11]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.550      ;
; 12.374 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[10]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.550      ;
; 12.374 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[9]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.550      ;
; 12.374 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[8]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.550      ;
; 12.452 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[15]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 7.473      ;
; 12.723 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[7]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.201      ;
; 12.723 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[6]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.201      ;
; 12.723 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[5]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.201      ;
; 12.723 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[4]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.201      ;
; 12.723 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[3]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.201      ;
; 12.723 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[2]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.201      ;
; 12.723 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[1]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.201      ;
; 12.723 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[0]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.201      ;
; 12.826 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[14]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.098      ;
; 12.826 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[13]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.098      ;
; 12.826 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[12]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.098      ;
; 12.826 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[11]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.098      ;
; 12.826 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[10]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.098      ;
; 12.826 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[9]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.098      ;
; 12.826 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[8]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 7.098      ;
; 12.904 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[15]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 7.021      ;
; 12.941 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0]                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 6.986      ;
; 12.941 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1]                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 6.986      ;
; 12.978 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[23]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.948      ;
; 12.978 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[22]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.948      ;
; 12.978 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[21]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.948      ;
; 12.978 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[20]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.948      ;
; 12.978 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[19]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.948      ;
; 12.978 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[18]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.948      ;
; 12.978 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[17]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.948      ;
; 12.978 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[16]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.948      ;
; 13.010 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[14]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.914      ;
; 13.010 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[13]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.914      ;
; 13.010 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[12]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.914      ;
; 13.010 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[11]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.914      ;
; 13.010 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[10]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.914      ;
; 13.010 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[9]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.914      ;
; 13.010 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[8]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.914      ;
; 13.088 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[15]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 6.837      ;
; 13.137 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[7]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.787      ;
; 13.137 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[6]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.787      ;
; 13.137 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[5]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.787      ;
; 13.137 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[4]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.787      ;
; 13.137 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[3]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.787      ;
; 13.137 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[2]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.787      ;
; 13.137 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[1]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.787      ;
; 13.137 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[0]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.787      ;
; 13.236 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[7]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.688      ;
; 13.236 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[6]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.688      ;
; 13.236 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[5]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.688      ;
; 13.236 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[4]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.688      ;
; 13.236 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[3]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.688      ;
; 13.236 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[2]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.688      ;
; 13.236 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[1]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.688      ;
; 13.236 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[0]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.688      ;
; 13.433 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0]                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 6.494      ;
; 13.433 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1]                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 6.494      ;
; 13.526 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[23]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.400      ;
; 13.526 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[22]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.400      ;
; 13.526 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[21]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.400      ;
; 13.526 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[20]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.400      ;
; 13.526 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[19]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.400      ;
; 13.526 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[18]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.400      ;
; 13.526 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[17]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.400      ;
; 13.526 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[16]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.400      ;
; 13.592 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[7]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.332      ;
; 13.592 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[6]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.332      ;
; 13.592 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[5]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.332      ;
; 13.592 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[4]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.332      ;
; 13.592 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[3]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.332      ;
; 13.592 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[2]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.332      ;
; 13.592 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[1]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.332      ;
; 13.592 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[0]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.332      ;
; 13.592 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[23]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.334      ;
; 13.592 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[22]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.334      ;
; 13.592 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[21]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.334      ;
; 13.592 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[20]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.334      ;
; 13.592 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[19]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.334      ;
; 13.592 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[18]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.334      ;
; 13.592 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[17]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.334      ;
; 13.592 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[16]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 6.334      ;
; 13.609 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.249      ; 6.670      ;
; 13.609 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_we_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.244      ; 6.665      ;
; 13.609 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_re_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.244      ; 6.665      ;
; 13.609 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.244      ; 6.665      ;
; 13.626 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[14]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.298      ;
; 13.626 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[13]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.298      ;
; 13.626 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[12]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.298      ;
; 13.626 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[11]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.298      ;
; 13.626 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[10]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.298      ;
; 13.626 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[9]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.298      ;
; 13.626 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[8]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 6.298      ;
; 13.632 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_we_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.233      ; 6.631      ;
; 13.632 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_re_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.233      ; 6.631      ;
; 13.632 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.233      ; 6.631      ;
; 13.633 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_we_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.245      ; 6.642      ;
; 13.633 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_re_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.245      ; 6.642      ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 14.920 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                                                                              ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.792     ; 2.237      ;
; 14.941 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.792     ; 2.216      ;
; 15.637 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                                                                              ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                              ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.785     ; 1.527      ;
; 15.643 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                                                                              ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.785     ; 1.521      ;
; 15.665 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.792     ; 1.492      ;
; 15.821 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.792     ; 1.336      ;
; 15.824 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.792     ; 1.333      ;
; 15.825 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.792     ; 1.332      ;
; 15.827 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.792     ; 1.330      ;
; 15.828 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.792     ; 1.329      ;
; 15.828 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.792     ; 1.329      ;
; 15.850 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.792     ; 1.307      ;
; 15.934 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                                                                              ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.785     ; 1.230      ;
; 15.963 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                                                                              ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -2.785     ; 1.201      ;
; 36.685 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted    ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 3.242      ;
; 36.786 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.140      ;
; 36.837 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.463     ; 2.699      ;
; 36.905 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                     ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                              ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 3.022      ;
; 36.911 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                     ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted    ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 3.016      ;
; 37.010 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                              ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.917      ;
; 37.018 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.909      ;
; 37.046 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.866      ;
; 37.105 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                     ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.822      ;
; 37.131 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.463     ; 2.405      ;
; 37.138 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.774      ;
; 37.143 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.769      ;
; 37.148 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.764      ;
; 37.161 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.751      ;
; 37.164 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.748      ;
; 37.169 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.743      ;
; 37.198 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted    ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.729      ;
; 37.207 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.705      ;
; 37.228 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.684      ;
; 37.228 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.684      ;
; 37.230 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.682      ;
; 37.232 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.680      ;
; 37.233 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.679      ;
; 37.245 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.667      ;
; 37.246 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                     ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.681      ;
; 37.261 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.651      ;
; 37.271 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.641      ;
; 37.282 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 2.646      ;
; 37.289 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 2.639      ;
; 37.297 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.615      ;
; 37.305 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 2.623      ;
; 37.319 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.593      ;
; 37.335 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.577      ;
; 37.350 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 2.578      ;
; 37.355 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.557      ;
; 37.359 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 2.569      ;
; 37.366 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 2.562      ;
; 37.378 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.534      ;
; 37.393 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.519      ;
; 37.442 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.470      ;
; 37.452 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 2.478      ;
; 37.460 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.452      ;
; 37.462 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.450      ;
; 37.464 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.448      ;
; 37.465 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.447      ;
; 37.471 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 2.459      ;
; 37.478 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.434      ;
; 37.551 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.376      ;
; 37.551 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.376      ;
; 37.551 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.376      ;
; 37.551 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.376      ;
; 37.551 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.376      ;
; 37.551 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.376      ;
; 37.551 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.376      ;
; 37.551 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.376      ;
; 37.551 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.376      ;
; 37.564 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.462     ; 1.973      ;
; 37.564 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.462     ; 1.973      ;
; 37.564 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.462     ; 1.973      ;
; 37.564 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.462     ; 1.973      ;
; 37.564 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.462     ; 1.973      ;
; 37.564 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.462     ; 1.973      ;
; 37.564 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.462     ; 1.973      ;
; 37.564 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.462     ; 1.973      ;
; 37.564 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.462     ; 1.973      ;
; 37.570 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 2.358      ;
; 37.574 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 2.354      ;
; 37.577 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 2.351      ;
; 37.598 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 2.330      ;
; 37.617 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 2.311      ;
; 37.633 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 2.295      ;
; 37.638 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 2.290      ;
; 37.645 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 2.283      ;
; 37.714 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.198      ;
; 37.728 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.184      ;
; 37.773 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 2.139      ;
; 37.776 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.151      ;
; 37.776 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.151      ;
; 37.776 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.151      ;
; 37.776 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.151      ;
; 37.776 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.151      ;
; 37.776 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.151      ;
; 37.776 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 2.151      ;
; 37.876 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted    ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 2.044      ;
; 37.896 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.462     ; 1.641      ;
; 37.896 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.462     ; 1.641      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                                                              ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; -2.710 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r                                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 6.500      ; 4.031      ;
; -2.676 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r                                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 6.500      ; 4.065      ;
; -2.488 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 6.499      ; 4.252      ;
; -2.488 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r                                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 6.499      ; 4.252      ;
; -2.488 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 6.499      ; 4.252      ;
; -2.414 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 6.499      ; 4.326      ;
; -2.414 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r                                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 6.499      ; 4.326      ;
; -2.414 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 6.499      ; 4.326      ;
; 0.353  ; Reset_Delay:u2|oRST_0                                                                          ; Reset_Delay:u2|oRST_0                                                                                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Reset_Delay:u2|oRST_2                                                                          ; Reset_Delay:u2|oRST_2                                                                                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Reset_Delay:u2|oRST_4                                                                          ; Reset_Delay:u2|oRST_4                                                                                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353  ; Reset_Delay:u2|oRST_3                                                                          ; Reset_Delay:u2|oRST_3                                                                                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.354  ; Image_Controller:image_controller|addr_counter_r[0]                                            ; Image_Controller:image_controller|addr_counter_r[0]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.597      ;
; 0.357  ; I2C_CCD_Config:u8|senosr_exposure[0]                                                           ; I2C_CCD_Config:u8|senosr_exposure[0]                                                                                                                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.597      ;
; 0.364  ; Reset_Delay:u2|Cont[0]                                                                         ; Reset_Delay:u2|Cont[0]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.365  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0]                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.608      ;
; 0.365  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1]                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.608      ;
; 0.380  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[6]        ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_datain_reg0 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.395      ; 0.976      ;
; 0.387  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.399  ; I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.640      ;
; 0.400  ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.641      ;
; 0.402  ; I2C_CCD_Config:u8|combo_cnt[24]                                                                ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.643      ;
; 0.405  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0]                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.648      ;
; 0.550  ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.791      ;
; 0.563  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_re_reg       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.388      ; 1.152      ;
; 0.583  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.824      ;
; 0.586  ; I2C_CCD_Config:u8|combo_cnt[11]                                                                ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.827      ;
; 0.586  ; Reset_Delay:u2|Cont[5]                                                                         ; Reset_Delay:u2|Cont[5]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.830      ;
; 0.586  ; Reset_Delay:u2|Cont[6]                                                                         ; Reset_Delay:u2|Cont[6]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.830      ;
; 0.587  ; I2C_CCD_Config:u8|combo_cnt[9]                                                                 ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.828      ;
; 0.587  ; I2C_CCD_Config:u8|combo_cnt[7]                                                                 ; I2C_CCD_Config:u8|combo_cnt[7]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.828      ;
; 0.587  ; Image_Controller:image_controller|addr_counter_r[3]                                            ; Image_Controller:image_controller|addr_counter_r[3]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.830      ;
; 0.588  ; I2C_CCD_Config:u8|combo_cnt[17]                                                                ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.829      ;
; 0.588  ; I2C_CCD_Config:u8|combo_cnt[15]                                                                ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.829      ;
; 0.588  ; I2C_CCD_Config:u8|combo_cnt[1]                                                                 ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.829      ;
; 0.588  ; Reset_Delay:u2|Cont[4]                                                                         ; Reset_Delay:u2|Cont[4]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.832      ;
; 0.589  ; I2C_CCD_Config:u8|combo_cnt[23]                                                                ; I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.830      ;
; 0.589  ; I2C_CCD_Config:u8|combo_cnt[13]                                                                ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.830      ;
; 0.590  ; I2C_CCD_Config:u8|combo_cnt[18]                                                                ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.831      ;
; 0.590  ; I2C_CCD_Config:u8|combo_cnt[2]                                                                 ; I2C_CCD_Config:u8|combo_cnt[2]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.831      ;
; 0.590  ; Reset_Delay:u2|Cont[7]                                                                         ; Reset_Delay:u2|Cont[7]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.834      ;
; 0.590  ; Image_Controller:image_controller|addr_counter_r[8]                                            ; Image_Controller:image_controller|addr_counter_r[8]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.833      ;
; 0.591  ; I2C_CCD_Config:u8|combo_cnt[12]                                                                ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.591  ; I2C_CCD_Config:u8|combo_cnt[10]                                                                ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.591  ; I2C_CCD_Config:u8|combo_cnt[5]                                                                 ; I2C_CCD_Config:u8|combo_cnt[5]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.591  ; I2C_CCD_Config:u8|combo_cnt[3]                                                                 ; I2C_CCD_Config:u8|combo_cnt[3]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.592  ; I2C_CCD_Config:u8|combo_cnt[21]                                                                ; I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.592  ; I2C_CCD_Config:u8|combo_cnt[19]                                                                ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.592  ; I2C_CCD_Config:u8|combo_cnt[14]                                                                ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.592  ; I2C_CCD_Config:u8|combo_cnt[8]                                                                 ; I2C_CCD_Config:u8|combo_cnt[8]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.593  ; I2C_CCD_Config:u8|combo_cnt[16]                                                                ; I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.834      ;
; 0.593  ; I2C_CCD_Config:u8|combo_cnt[4]                                                                 ; I2C_CCD_Config:u8|combo_cnt[4]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.834      ;
; 0.594  ; I2C_CCD_Config:u8|combo_cnt[20]                                                                ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.835      ;
; 0.598  ; Reset_Delay:u2|Cont[15]                                                                        ; Reset_Delay:u2|Cont[15]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598  ; Reset_Delay:u2|Cont[13]                                                                        ; Reset_Delay:u2|Cont[13]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598  ; Reset_Delay:u2|Cont[3]                                                                         ; Reset_Delay:u2|Cont[3]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.599  ; Reset_Delay:u2|Cont[29]                                                                        ; Reset_Delay:u2|Cont[29]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599  ; Reset_Delay:u2|Cont[22]                                                                        ; Reset_Delay:u2|Cont[22]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599  ; Reset_Delay:u2|Cont[21]                                                                        ; Reset_Delay:u2|Cont[21]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599  ; Reset_Delay:u2|Cont[19]                                                                        ; Reset_Delay:u2|Cont[19]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599  ; Reset_Delay:u2|Cont[11]                                                                        ; Reset_Delay:u2|Cont[11]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.600  ; Reset_Delay:u2|Cont[31]                                                                        ; Reset_Delay:u2|Cont[31]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600  ; Reset_Delay:u2|Cont[27]                                                                        ; Reset_Delay:u2|Cont[27]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600  ; Reset_Delay:u2|Cont[16]                                                                        ; Reset_Delay:u2|Cont[16]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600  ; Reset_Delay:u2|Cont[14]                                                                        ; Reset_Delay:u2|Cont[14]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600  ; Reset_Delay:u2|Cont[2]                                                                         ; Reset_Delay:u2|Cont[2]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600  ; Image_Controller:image_controller|addr_counter_r[6]                                            ; Image_Controller:image_controller|addr_counter_r[6]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.601  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                   ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.842      ;
; 0.601  ; Reset_Delay:u2|Cont[30]                                                                        ; Reset_Delay:u2|Cont[30]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601  ; Reset_Delay:u2|Cont[20]                                                                        ; Reset_Delay:u2|Cont[20]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601  ; Reset_Delay:u2|Cont[18]                                                                        ; Reset_Delay:u2|Cont[18]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601  ; Reset_Delay:u2|Cont[12]                                                                        ; Reset_Delay:u2|Cont[12]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601  ; Reset_Delay:u2|Cont[8]                                                                         ; Reset_Delay:u2|Cont[8]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601  ; Reset_Delay:u2|Cont[10]                                                                        ; Reset_Delay:u2|Cont[10]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601  ; Image_Controller:image_controller|addr_counter_r[11]                                           ; Image_Controller:image_controller|addr_counter_r[11]                                                                                                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601  ; Image_Controller:image_controller|addr_counter_r[5]                                            ; Image_Controller:image_controller|addr_counter_r[5]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.602  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                   ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.602  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                   ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.843      ;
; 0.602  ; Reset_Delay:u2|Cont[28]                                                                        ; Reset_Delay:u2|Cont[28]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602  ; Reset_Delay:u2|Cont[26]                                                                        ; Reset_Delay:u2|Cont[26]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602  ; Reset_Delay:u2|Cont[24]                                                                        ; Reset_Delay:u2|Cont[24]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602  ; Reset_Delay:u2|Cont[17]                                                                        ; Reset_Delay:u2|Cont[17]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602  ; Image_Controller:image_controller|addr_counter_r[13]                                           ; Image_Controller:image_controller|addr_counter_r[13]                                                                                                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.602  ; Image_Controller:image_controller|addr_counter_r[2]                                            ; Image_Controller:image_controller|addr_counter_r[2]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.845      ;
; 0.603  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                             ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.705      ; 1.479      ;
; 0.603  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                                                                                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.844      ;
; 0.603  ; Reset_Delay:u2|Cont[9]                                                                         ; Reset_Delay:u2|Cont[9]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.603  ; Image_Controller:image_controller|addr_counter_r[12]                                           ; Image_Controller:image_controller|addr_counter_r[12]                                                                                                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603  ; Image_Controller:image_controller|addr_counter_r[10]                                           ; Image_Controller:image_controller|addr_counter_r[10]                                                                                                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603  ; Image_Controller:image_controller|addr_counter_r[4]                                            ; Image_Controller:image_controller|addr_counter_r[4]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.604  ; Reset_Delay:u2|Cont[23]                                                                        ; Reset_Delay:u2|Cont[23]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604  ; Reset_Delay:u2|Cont[25]                                                                        ; Reset_Delay:u2|Cont[25]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.605  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                                                                                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.846      ;
; 0.605  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                                                                                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.846      ;
; 0.605  ; Image_Controller:image_controller|addr_counter_r[9]                                            ; Image_Controller:image_controller|addr_counter_r[9]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.605  ; Image_Controller:image_controller|addr_counter_r[7]                                            ; Image_Controller:image_controller|addr_counter_r[7]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.606  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
; 0.606  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                                                                                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.847      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.338 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.597      ;
; 0.342 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.380 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.624      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.640      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.641      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.640      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.639      ;
; 0.383 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.639      ;
; 0.384 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.640      ;
; 0.385 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.641      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.640      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.659      ;
; 0.427 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.669      ;
; 0.428 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.670      ;
; 0.432 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.675      ;
; 0.448 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.986      ;
; 0.450 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.988      ;
; 0.455 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.697      ;
; 0.463 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 1.001      ;
; 0.473 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 1.011      ;
; 0.493 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.736      ;
; 0.493 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.735      ;
; 0.494 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.737      ;
; 0.511 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.754      ;
; 0.525 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.768      ;
; 0.526 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.768      ;
; 0.532 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.791      ;
; 0.532 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.791      ;
; 0.532 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.791      ;
; 0.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.776      ;
; 0.533 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.776      ;
; 0.534 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.792      ;
; 0.535 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.791      ;
; 0.535 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.791      ;
; 0.536 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.792      ;
; 0.536 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.792      ;
; 0.536 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.792      ;
; 0.537 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.793      ;
; 0.537 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.793      ;
; 0.537 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.793      ;
; 0.541 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.783      ;
; 0.544 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.799      ;
; 0.548 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.803      ;
; 0.550 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.793      ;
; 0.567 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.810      ;
; 0.568 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.811      ;
; 0.571 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.815      ;
; 0.571 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.813      ;
; 0.573 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.815      ;
; 0.575 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.830      ;
; 0.577 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.832      ;
; 0.579 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.823      ;
; 0.580 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.835      ;
; 0.581 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.823      ;
; 0.581 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.823      ;
; 0.581 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.824      ;
; 0.582 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.837      ;
; 0.582 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.837      ;
; 0.583 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.826      ;
; 0.583 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.837      ;
; 0.584 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.826      ;
; 0.586 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.829      ;
; 0.588 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.843      ;
; 0.588 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.843      ;
; 0.588 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.842      ;
; 0.588 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.083      ; 0.842      ;
; 0.590 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.834      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[22]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.379 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.623      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.638      ;
; 0.381 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                    ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.624      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 0.639      ;
; 0.384 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.628      ;
; 0.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; Sdram_Control:u7|BA[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                              ; Sdram_Control:u7|SA[7]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[0]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                             ; Sdram_Control:u7|SA[10]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; Sdram_Control:u7|SA[4]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; Sdram_Control:u7|SA[2]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.354 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.608      ;
; 0.381 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.639      ;
; 0.396 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                         ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                         ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                         ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.640      ;
; 0.404 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.647      ;
; 0.409 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.652      ;
; 0.409 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.652      ;
; 0.409 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.652      ;
; 0.409 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.652      ;
; 0.411 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.654      ;
; 0.411 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.654      ;
; 0.414 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.657      ;
; 0.415 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.658      ;
; 0.416 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.659      ;
; 0.418 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.661      ;
; 0.504 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.762      ;
; 0.507 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[6]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.766      ;
; 0.538 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.782      ;
; 0.540 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.784      ;
; 0.559 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.803      ;
; 0.561 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.805      ;
; 0.562 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.805      ;
; 0.562 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.820      ;
; 0.566 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.809      ;
; 0.587 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.830      ;
; 0.597 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.840      ;
; 0.602 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.845      ;
; 0.610 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.854      ;
; 0.610 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.853      ;
; 0.612 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.855      ;
; 0.699 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.957      ;
; 0.702 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.960      ;
; 0.703 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.961      ;
; 0.703 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.961      ;
; 0.705 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.963      ;
; 0.706 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.964      ;
; 0.706 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.964      ;
; 0.711 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.969      ;
; 0.713 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.956      ;
; 0.725 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.462      ; 1.358      ;
; 0.727 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.970      ;
; 0.731 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.733 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.735 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.739 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.997      ;
; 0.746 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.989      ;
; 0.746 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.990      ;
; 0.761 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.019      ;
; 0.776 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.020      ;
; 0.777 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.021      ;
; 0.786 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.034      ;
; 0.788 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.036      ;
; 0.807 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.055      ;
; 0.814 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.062      ;
; 0.817 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.061      ;
; 0.821 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.065      ;
; 0.822 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.066      ;
; 0.824 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.072      ;
; 0.825 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.075      ;
; 0.827 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.071      ;
; 0.830 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.075      ;
; 0.838 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.086      ;
; 0.882 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.140      ;
; 0.890 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.148      ;
; 0.892 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.150      ;
; 0.896 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.154      ;
; 0.905 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.163      ;
; 0.906 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.164      ;
; 0.909 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.167      ;
; 0.910 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.168      ;
; 0.911 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.169      ;
; 0.912 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.305     ; 0.778      ;
; 0.912 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.170      ;
; 0.925 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.168      ;
; 0.948 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.206      ;
; 0.952 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.210      ;
; 0.954 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.212      ;
; 0.955 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.213      ;
; 0.962 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.220      ;
; 0.963 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.221      ;
; 0.965 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.223      ;
; 0.971 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.219      ;
; 0.971 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.229      ;
; 0.984 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.242      ;
; 0.987 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.305     ; 0.853      ;
; 1.002 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.245      ;
; 1.002 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.260      ;
; 1.004 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.262      ;
; 1.008 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.266      ;
; 1.017 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.275      ;
; 1.018 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.276      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                              ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -3.531 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.906     ; 3.074      ;
; -3.179 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.544     ; 3.084      ;
; -3.179 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.544     ; 3.084      ;
; -3.179 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.544     ; 3.084      ;
; -3.179 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.544     ; 3.084      ;
; -3.179 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.544     ; 3.084      ;
; -3.179 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.544     ; 3.084      ;
; -3.179 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.544     ; 3.084      ;
; -3.179 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.544     ; 3.084      ;
; -3.179 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.544     ; 3.084      ;
; -3.179 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.544     ; 3.084      ;
; -3.179 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.544     ; 3.084      ;
; -3.179 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.544     ; 3.084      ;
; -3.179 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.544     ; 3.084      ;
; -3.179 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.544     ; 3.084      ;
; -3.171 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.551     ; 3.069      ;
; -3.171 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.551     ; 3.069      ;
; -3.171 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.551     ; 3.069      ;
; -3.171 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.551     ; 3.069      ;
; -3.170 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.550     ; 3.069      ;
; -3.170 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.550     ; 3.069      ;
; -3.170 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.550     ; 3.069      ;
; -3.170 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.550     ; 3.069      ;
; -3.170 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.550     ; 3.069      ;
; -3.170 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.550     ; 3.069      ;
; -3.170 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.550     ; 3.069      ;
; -3.170 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.550     ; 3.069      ;
; -3.170 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.550     ; 3.069      ;
; -3.170 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.550     ; 3.069      ;
; -3.170 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.550     ; 3.069      ;
; -3.170 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.550     ; 3.069      ;
; -3.170 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.550     ; 3.069      ;
; -3.167 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.541     ; 3.075      ;
; -3.167 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.541     ; 3.075      ;
; -3.167 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.541     ; 3.075      ;
; -3.167 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.541     ; 3.075      ;
; -3.167 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.541     ; 3.075      ;
; -3.167 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.541     ; 3.075      ;
; -3.167 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.541     ; 3.075      ;
; -3.167 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.541     ; 3.075      ;
; -3.167 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.541     ; 3.075      ;
; -3.167 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.541     ; 3.075      ;
; -3.167 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.541     ; 3.075      ;
; -3.167 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.541     ; 3.075      ;
; -3.167 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.541     ; 3.075      ;
; -3.167 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.542     ; 3.074      ;
; -3.167 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.542     ; 3.074      ;
; -3.167 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.542     ; 3.074      ;
; -1.264 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.571     ; 3.574      ;
; -1.264 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.571     ; 3.574      ;
; -1.264 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.571     ; 3.574      ;
; -1.264 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.571     ; 3.574      ;
; -1.264 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.571     ; 3.574      ;
; -1.264 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.571     ; 3.574      ;
; -1.264 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.571     ; 3.574      ;
; -1.264 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.571     ; 3.574      ;
; -1.264 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.571     ; 3.574      ;
; -1.264 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.571     ; 3.574      ;
; -1.264 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.571     ; 3.574      ;
; -1.264 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.571     ; 3.574      ;
; -1.264 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.571     ; 3.574      ;
; -1.264 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.571     ; 3.574      ;
; -1.264 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.571     ; 3.574      ;
; -1.264 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.571     ; 3.574      ;
; -1.160 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.566     ; 3.574      ;
; -1.049 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.821     ; 3.177      ;
; -1.049 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.821     ; 3.177      ;
; -1.048 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.161      ;
; -1.048 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.161      ;
; -1.048 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.161      ;
; -1.048 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.161      ;
; -1.048 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.161      ;
; -1.048 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.161      ;
; -1.048 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.161      ;
; -1.048 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.161      ;
; -1.048 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.161      ;
; -1.048 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.161      ;
; -1.048 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.834     ; 3.163      ;
; -1.048 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.161      ;
; -1.048 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.834     ; 3.163      ;
; -1.048 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.834     ; 3.163      ;
; -1.048 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.161      ;
; -1.048 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.161      ;
; -1.048 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.161      ;
; -1.048 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.836     ; 3.161      ;
; -0.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.828     ; 3.094      ;
; -0.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.828     ; 3.094      ;
; -0.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.828     ; 3.094      ;
; -0.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.828     ; 3.094      ;
; -0.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.828     ; 3.094      ;
; -0.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.828     ; 3.094      ;
; -0.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.828     ; 3.094      ;
; -0.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.828     ; 3.094      ;
; -0.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.828     ; 3.094      ;
; -0.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.828     ; 3.094      ;
; -0.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.828     ; 3.094      ;
; -0.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.826     ; 3.096      ;
; -0.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.828     ; 3.094      ;
; -0.973 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.826     ; 3.096      ;
; -0.972 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.828     ; 3.093      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.738 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 3.596      ;
; 3.738 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 3.596      ;
; 3.738 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 3.596      ;
; 3.738 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 3.596      ;
; 3.738 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 3.596      ;
; 3.738 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 3.596      ;
; 3.738 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 3.596      ;
; 3.738 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 3.596      ;
; 3.738 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 3.596      ;
; 3.738 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 3.596      ;
; 3.738 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 3.596      ;
; 3.738 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 3.596      ;
; 3.738 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 3.596      ;
; 3.738 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 3.596      ;
; 3.738 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 3.596      ;
; 3.738 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.547     ; 3.596      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.820 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.558     ; 3.503      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.831 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.529     ; 3.521      ;
; 3.842 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.542     ; 3.596      ;
; 3.924 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.553     ; 3.503      ;
; 3.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.524     ; 3.521      ;
; 3.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[9]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.802     ; 3.210      ;
; 3.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[14]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.802     ; 3.210      ;
; 3.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[16]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.802     ; 3.210      ;
; 3.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[17]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.802     ; 3.210      ;
; 3.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[18]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.802     ; 3.210      ;
; 3.937 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[8]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.802     ; 3.210      ;
; 3.938 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[0]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.802     ; 3.209      ;
; 3.938 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[1]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.802     ; 3.209      ;
; 3.938 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[2]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.802     ; 3.209      ;
; 3.938 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[3]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.802     ; 3.209      ;
; 3.938 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[4]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.802     ; 3.209      ;
; 3.938 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[5]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.802     ; 3.209      ;
; 3.938 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[6]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.802     ; 3.209      ;
; 3.938 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[7]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.802     ; 3.209      ;
; 3.938 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[9]                                                                                                                                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.802     ; 3.209      ;
; 3.938 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[10]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.799     ; 3.212      ;
; 3.938 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|read_addr_r[11]                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.799     ; 3.212      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.916 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.168     ; 4.915      ;
; 14.916 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.168     ; 4.915      ;
; 14.916 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.168     ; 4.915      ;
; 14.916 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.168     ; 4.915      ;
; 14.916 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.168     ; 4.915      ;
; 14.916 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.168     ; 4.915      ;
; 14.916 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.168     ; 4.915      ;
; 14.916 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.168     ; 4.915      ;
; 14.916 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.168     ; 4.915      ;
; 14.916 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.168     ; 4.915      ;
; 14.916 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.168     ; 4.915      ;
; 14.916 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.168     ; 4.915      ;
; 14.916 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.168     ; 4.915      ;
; 14.916 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.168     ; 4.915      ;
; 14.916 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.168     ; 4.915      ;
; 14.916 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.168     ; 4.915      ;
; 15.491 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.409      ; 4.917      ;
; 15.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.082      ;
; 15.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.082      ;
; 15.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.082      ;
; 15.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.082      ;
; 15.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.082      ;
; 15.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.082      ;
; 15.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.082      ;
; 15.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.082      ;
; 15.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.082      ;
; 15.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.082      ;
; 15.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.082      ;
; 15.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.082      ;
; 15.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.082      ;
; 15.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.082      ;
; 15.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.082      ;
; 15.841 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.082      ;
; 15.845 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.078      ;
; 15.845 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.078      ;
; 15.845 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.078      ;
; 15.845 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.078      ;
; 15.845 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.078      ;
; 15.845 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.078      ;
; 15.845 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.078      ;
; 15.845 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.078      ;
; 15.845 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.078      ;
; 15.845 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.078      ;
; 15.845 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.078      ;
; 15.845 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.078      ;
; 15.845 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.078      ;
; 15.845 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.078      ;
; 15.845 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.078      ;
; 15.845 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.078      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.061      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.061      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.061      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.061      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.061      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.061      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.061      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.061      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.061      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.061      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.061      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.061      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.061      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.061      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.061      ;
; 15.856 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.061      ;
; 15.925 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.998      ;
; 15.925 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.998      ;
; 15.925 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.998      ;
; 15.925 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.998      ;
; 15.925 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.998      ;
; 15.925 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.998      ;
; 15.925 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.998      ;
; 15.925 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.998      ;
; 15.925 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.998      ;
; 15.925 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.998      ;
; 15.925 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.998      ;
; 15.925 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.998      ;
; 15.925 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.998      ;
; 15.925 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.998      ;
; 15.925 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.998      ;
; 15.925 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 3.998      ;
; 15.994 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 3.923      ;
; 15.994 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 3.923      ;
; 15.994 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 3.923      ;
; 15.994 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 3.923      ;
; 15.994 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 3.923      ;
; 15.994 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 3.923      ;
; 15.994 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 3.923      ;
; 15.994 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 3.923      ;
; 15.994 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 3.923      ;
; 15.994 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 3.923      ;
; 15.994 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 3.923      ;
; 15.994 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 3.923      ;
; 15.994 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 3.923      ;
; 15.994 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 3.923      ;
; 15.994 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 3.923      ;
; 15.994 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 3.923      ;
; 15.998 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 3.919      ;
; 15.998 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 3.919      ;
; 15.998 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 3.919      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 34.167 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 5.760      ;
; 34.167 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 5.760      ;
; 34.167 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 5.760      ;
; 34.167 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 5.760      ;
; 34.167 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 5.760      ;
; 34.167 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 5.760      ;
; 34.420 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.505      ;
; 34.420 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.505      ;
; 34.420 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.505      ;
; 34.420 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.505      ;
; 34.420 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.505      ;
; 34.420 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.505      ;
; 34.420 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 5.505      ;
; 37.327 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.592      ;
; 37.327 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.592      ;
; 37.327 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.592      ;
; 37.327 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.592      ;
; 37.327 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.592      ;
; 37.327 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.592      ;
; 37.327 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.592      ;
; 37.327 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.592      ;
; 37.327 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.592      ;
; 37.327 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.592      ;
; 37.327 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.592      ;
; 37.327 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.592      ;
; 37.327 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.592      ;
; 37.327 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.592      ;
; 37.327 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.592      ;
; 37.327 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 2.592      ;
; 37.831 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 2.087      ;
; 38.197 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 1.723      ;
; 38.197 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 1.723      ;
; 38.197 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 1.723      ;
; 38.197 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 1.723      ;
; 38.197 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 1.723      ;
; 38.197 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 1.723      ;
; 38.197 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 1.723      ;
; 38.197 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 1.723      ;
; 38.197 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 1.723      ;
; 38.197 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 1.723      ;
; 38.197 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 1.723      ;
; 38.197 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 1.723      ;
; 38.197 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 1.723      ;
; 38.197 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 1.723      ;
; 38.207 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.295      ; 2.087      ;
; 38.207 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.295      ; 2.087      ;
; 38.207 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.295      ; 2.087      ;
; 38.207 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.295      ; 2.087      ;
; 38.207 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.295      ; 2.087      ;
; 38.207 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.295      ; 2.087      ;
; 38.207 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.295      ; 2.087      ;
; 38.207 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.295      ; 2.087      ;
; 38.207 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.295      ; 2.087      ;
; 38.207 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.295      ; 2.087      ;
; 38.207 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.295      ; 2.087      ;
; 38.207 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.295      ; 2.087      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                        ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.733 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.704      ; 1.608      ;
; 0.784 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.704      ; 1.659      ;
; 1.366 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.606      ;
; 1.366 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.606      ;
; 1.366 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.606      ;
; 1.366 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.606      ;
; 1.366 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.606      ;
; 1.366 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.606      ;
; 1.366 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.606      ;
; 1.366 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.606      ;
; 1.366 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.606      ;
; 1.366 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.606      ;
; 1.366 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.606      ;
; 1.366 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.606      ;
; 1.366 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.606      ;
; 1.366 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.606      ;
; 1.366 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.606      ;
; 1.366 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.606      ;
; 1.417 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.657      ;
; 1.417 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.657      ;
; 1.417 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.657      ;
; 1.417 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.657      ;
; 1.417 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.657      ;
; 1.417 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.657      ;
; 1.417 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.657      ;
; 1.417 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.657      ;
; 1.417 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.657      ;
; 1.417 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.657      ;
; 1.417 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.657      ;
; 1.417 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.657      ;
; 1.417 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.657      ;
; 1.417 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.657      ;
; 1.417 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.657      ;
; 1.417 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.657      ;
; 1.832 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.699      ; 2.702      ;
; 1.995 ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.699      ; 2.865      ;
; 2.087 ; I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.699      ; 2.957      ;
; 2.098 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[23]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.784      ; 5.123      ;
; 2.098 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[22]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.784      ; 5.123      ;
; 2.098 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[21]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.784      ; 5.123      ;
; 2.098 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[20]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.784      ; 5.123      ;
; 2.098 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[19]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.784      ; 5.123      ;
; 2.098 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[18]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.784      ; 5.123      ;
; 2.098 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[17]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.784      ; 5.123      ;
; 2.098 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[16]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.784      ; 5.123      ;
; 2.123 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.785      ; 5.149      ;
; 2.123 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.785      ; 5.149      ;
; 2.123 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3] ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.785      ; 5.149      ;
; 2.123 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.785      ; 5.149      ;
; 2.123 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.785      ; 5.149      ;
; 2.200 ; I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.699      ; 3.070      ;
; 2.250 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.699      ; 3.120      ;
; 2.305 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.786      ; 5.332      ;
; 2.341 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[14]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.782      ; 5.364      ;
; 2.341 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[13]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.782      ; 5.364      ;
; 2.341 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[12]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.782      ; 5.364      ;
; 2.341 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[11]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.782      ; 5.364      ;
; 2.341 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[10]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.782      ; 5.364      ;
; 2.341 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[9]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.782      ; 5.364      ;
; 2.341 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[8]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.782      ; 5.364      ;
; 2.341 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[7]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.782      ; 5.364      ;
; 2.341 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[6]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.782      ; 5.364      ;
; 2.341 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[5]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.782      ; 5.364      ;
; 2.341 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[4]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.782      ; 5.364      ;
; 2.341 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[3]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.782      ; 5.364      ;
; 2.341 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[2]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.782      ; 5.364      ;
; 2.341 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[1]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.782      ; 5.364      ;
; 2.341 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[0]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.782      ; 5.364      ;
; 2.359 ; I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.699      ; 3.229      ;
; 2.369 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[15]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 2.783      ; 5.393      ;
; 2.375 ; I2C_CCD_Config:u8|combo_cnt[22]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.699      ; 3.245      ;
; 2.436 ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.699      ; 3.306      ;
; 2.439 ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.699      ; 3.309      ;
; 2.465 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.700      ;
; 2.465 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.700      ;
; 2.465 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.700      ;
; 2.465 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.700      ;
; 2.465 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.700      ;
; 2.465 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.700      ;
; 2.465 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.700      ;
; 2.465 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.700      ;
; 2.465 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.700      ;
; 2.465 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.700      ;
; 2.465 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.700      ;
; 2.465 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.700      ;
; 2.465 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.700      ;
; 2.465 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.700      ;
; 2.465 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.700      ;
; 2.465 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.700      ;
; 2.499 ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.693      ; 3.363      ;
; 2.580 ; I2C_CCD_Config:u8|combo_cnt[4]                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.693      ; 3.444      ;
; 2.583 ; I2C_CCD_Config:u8|combo_cnt[8]                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.693      ; 3.447      ;
; 2.615 ; I2C_CCD_Config:u8|combo_cnt[0]                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.693      ; 3.479      ;
; 2.628 ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.863      ;
; 2.628 ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.863      ;
; 2.628 ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.863      ;
; 2.628 ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.863      ;
; 2.628 ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.863      ;
; 2.628 ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.863      ;
; 2.628 ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.064      ; 2.863      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.313 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.938      ;
; 1.313 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.938      ;
; 1.313 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.938      ;
; 1.313 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.938      ;
; 1.313 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.938      ;
; 1.313 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.938      ;
; 1.313 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.938      ;
; 1.313 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.938      ;
; 1.313 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.938      ;
; 1.313 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.938      ;
; 1.313 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.938      ;
; 1.313 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.454      ; 1.938      ;
; 1.362 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 1.598      ;
; 1.362 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 1.598      ;
; 1.362 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 1.598      ;
; 1.362 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 1.598      ;
; 1.362 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 1.598      ;
; 1.362 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 1.598      ;
; 1.362 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 1.598      ;
; 1.362 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 1.598      ;
; 1.362 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 1.598      ;
; 1.362 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 1.598      ;
; 1.362 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 1.598      ;
; 1.362 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 1.598      ;
; 1.362 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 1.598      ;
; 1.362 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.065      ; 1.598      ;
; 1.705 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.938      ;
; 2.141 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.376      ;
; 2.141 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.376      ;
; 2.141 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.376      ;
; 2.141 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.376      ;
; 2.141 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.376      ;
; 2.141 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.376      ;
; 2.141 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.376      ;
; 2.141 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.376      ;
; 2.141 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.376      ;
; 2.141 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.376      ;
; 2.141 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.376      ;
; 2.141 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.376      ;
; 2.141 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.376      ;
; 2.141 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.376      ;
; 2.141 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.376      ;
; 2.141 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.064      ; 2.376      ;
; 4.882 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 5.123      ;
; 4.882 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 5.123      ;
; 4.882 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 5.123      ;
; 4.882 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 5.123      ;
; 4.882 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 5.123      ;
; 4.882 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 5.123      ;
; 4.882 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 5.123      ;
; 5.089 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 5.332      ;
; 5.089 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 5.332      ;
; 5.089 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 5.332      ;
; 5.089 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 5.332      ;
; 5.089 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 5.332      ;
; 5.089 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 5.332      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.522 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.875     ; 2.918      ;
; 4.522 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.875     ; 2.918      ;
; 4.522 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.875     ; 2.918      ;
; 4.522 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.875     ; 2.918      ;
; 4.532 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.907     ; 2.896      ;
; 4.532 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.907     ; 2.896      ;
; 4.532 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.907     ; 2.896      ;
; 4.552 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.912     ; 2.911      ;
; 4.562 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.939     ; 2.894      ;
; 4.562 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.939     ; 2.894      ;
; 4.562 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.939     ; 2.894      ;
; 4.562 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.939     ; 2.894      ;
; 4.562 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.939     ; 2.894      ;
; 4.562 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.939     ; 2.894      ;
; 4.562 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.939     ; 2.894      ;
; 4.562 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.939     ; 2.894      ;
; 4.591 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.890     ; 2.972      ;
; 4.592 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.892     ; 2.971      ;
; 4.592 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.891     ; 2.972      ;
; 4.592 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.892     ; 2.971      ;
; 4.592 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.892     ; 2.971      ;
; 4.592 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.891     ; 2.972      ;
; 4.592 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.891     ; 2.972      ;
; 4.592 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.891     ; 2.972      ;
; 4.592 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.891     ; 2.972      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 2.927      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 2.927      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 2.927      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 2.922      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 2.922      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 2.927      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 2.922      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 2.927      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 2.927      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 2.927      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 2.927      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 2.927      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 2.927      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 2.922      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 2.922      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 2.922      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 2.927      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 2.927      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 2.922      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 2.922      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 2.922      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 2.922      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 2.927      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 2.922      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 2.922      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 2.922      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 2.922      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 2.927      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.920      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.920      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.920      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.920      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.920      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.920      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.920      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 2.921      ;
; 4.905 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.256     ; 2.920      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.917      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.916      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.916      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.916      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.916      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.917      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.917      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.917      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.916      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.917      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.917      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.917      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.916      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.271     ; 2.916      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.917      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 2.918      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.917      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.270     ; 2.917      ;
; 4.916 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 2.918      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.878     ; 2.916      ;
; 4.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.878     ; 2.916      ;
; 4.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.878     ; 2.916      ;
; 4.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.878     ; 2.916      ;
; 4.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.878     ; 2.916      ;
; 4.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.878     ; 2.916      ;
; 4.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.878     ; 2.916      ;
; 4.523 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.878     ; 2.916      ;
; 4.531 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.905     ; 2.897      ;
; 4.531 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.905     ; 2.897      ;
; 4.552 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.904     ; 2.919      ;
; 4.552 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.904     ; 2.919      ;
; 4.552 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.904     ; 2.919      ;
; 4.552 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.904     ; 2.919      ;
; 4.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.937     ; 2.900      ;
; 4.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.938     ; 2.899      ;
; 4.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.938     ; 2.899      ;
; 4.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.938     ; 2.899      ;
; 4.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.937     ; 2.900      ;
; 4.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.937     ; 2.900      ;
; 4.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.937     ; 2.900      ;
; 4.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.937     ; 2.900      ;
; 4.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.938     ; 2.899      ;
; 4.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.938     ; 2.899      ;
; 4.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.937     ; 2.900      ;
; 4.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.938     ; 2.899      ;
; 4.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.937     ; 2.900      ;
; 4.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.937     ; 2.900      ;
; 4.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.937     ; 2.900      ;
; 4.566 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.937     ; 2.900      ;
; 4.592 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.895     ; 2.968      ;
; 4.592 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.895     ; 2.968      ;
; 4.592 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.895     ; 2.968      ;
; 4.592 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.895     ; 2.968      ;
; 4.592 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.895     ; 2.968      ;
; 4.592 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.895     ; 2.968      ;
; 4.592 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.895     ; 2.968      ;
; 4.592 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.895     ; 2.968      ;
; 4.629 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.955      ;
; 4.629 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.955      ;
; 4.629 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.955      ;
; 4.629 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.955      ;
; 4.629 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.955      ;
; 4.629 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.955      ;
; 4.629 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.955      ;
; 4.629 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.955      ;
; 4.629 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.955      ;
; 4.629 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.955      ;
; 4.629 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.955      ;
; 4.629 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.955      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.272     ; 2.917      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.272     ; 2.917      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.918      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.918      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.918      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.918      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.918      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.918      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.918      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.918      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.918      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.918      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.918      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.271     ; 2.918      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.272     ; 2.917      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.272     ; 2.917      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.272     ; 2.917      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.272     ; 2.917      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.272     ; 2.917      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.272     ; 2.917      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.272     ; 2.917      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.272     ; 2.917      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.919      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.272     ; 2.917      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.919      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.272     ; 2.917      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.272     ; 2.917      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.272     ; 2.917      ;
; 4.918 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.270     ; 2.919      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.898      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.898      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.898      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.898      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.898      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.897      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.898      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.898      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.898      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.898      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.898      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.898      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.297     ; 2.899      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.296     ; 2.900      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.898      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.296     ; 2.900      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.297     ; 2.899      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.297     ; 2.899      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.297     ; 2.899      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.297     ; 2.899      ;
; 4.925 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.297     ; 2.899      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]                       ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]                       ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]                       ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]                       ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]                       ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]                       ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]                       ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]                       ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]                       ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ;
; 4.687 ; 4.905        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CS_N[0]                                                                                                                                                              ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_re_reg        ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_we_reg        ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_re_reg       ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_we_reg       ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_re_reg       ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_address_reg0 ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_re_reg       ;
; 9.563 ; 9.796        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_we_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_re_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_we_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_re_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_we_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_re_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_re_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_re_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_re_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_we_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_re_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_we_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a24~porta_re_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_datain_reg0  ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_re_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_we_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_re_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_we_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_datain_reg0  ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_address_reg0 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_re_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_we_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_address_reg0 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_re_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a34~porta_we_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_address_reg0 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_re_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a39~porta_we_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_datain_reg0  ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_address_reg0 ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_re_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_we_reg       ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_re_reg        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_re_reg        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a5~porta_we_reg        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_re_reg        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_re_reg        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a9~porta_re_reg        ;
; 9.564 ; 9.797        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a9~porta_we_reg        ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_re_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_re_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_re_reg       ;
; 9.565 ; 9.798        ; 0.233          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_we_reg       ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 12.180 ; 12.398       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]                      ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]                      ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]                      ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]                      ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]                      ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]                      ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0]                      ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1]                      ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2]                      ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4]                      ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5]                      ;
; 12.181 ; 12.399       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7]                      ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]                      ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]                      ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]                      ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3]                      ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6]                      ;
; 12.187 ; 12.405       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8]                      ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.203 ; 12.421       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.686 ; 19.904       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;
; 19.686 ; 19.904       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;
; 19.686 ; 19.904       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ;
; 19.686 ; 19.904       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ;
; 19.686 ; 19.904       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ;
; 19.686 ; 19.904       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ;
; 19.686 ; 19.904       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                        ;
; 19.686 ; 19.904       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ;
; 19.686 ; 19.904       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ;
; 19.686 ; 19.904       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                        ;
; 19.686 ; 19.904       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ;
; 19.686 ; 19.904       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ;
; 19.686 ; 19.904       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                           ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                          ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                             ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                             ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                             ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                             ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[6]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                         ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                         ;
; 19.705 ; 19.923       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                  ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                  ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                  ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                  ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                  ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                  ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                  ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                  ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                  ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                  ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                  ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                  ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                  ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                  ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ;
; 19.886 ; 20.072       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ;
; 19.887 ; 20.073       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ;
; 19.887 ; 20.073       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                  ;
; 19.887 ; 20.073       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ;
; 19.887 ; 20.073       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                           ;
; 19.887 ; 20.073       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ;
; 19.887 ; 20.073       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                          ;
; 19.887 ; 20.073       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                             ;
; 19.887 ; 20.073       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ;
; 19.887 ; 20.073       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ;
; 19.887 ; 20.073       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ;
; 19.887 ; 20.073       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                             ;
; 19.887 ; 20.073       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                             ;
; 19.887 ; 20.073       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                             ;
; 19.887 ; 20.073       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ;
; 19.887 ; 20.073       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ;
; 19.887 ; 20.073       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ;
; 19.887 ; 20.073       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 3.507 ; 3.906 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 3.507 ; 3.906 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.059 ; 3.421 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.059 ; 3.421 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK2_50  ; 6.243 ; 6.614 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 6.243 ; 6.614 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.871 ; 5.284 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 4.834 ; 5.251 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 4.837 ; 5.284 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 4.614 ; 5.056 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 4.617 ; 5.058 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 4.686 ; 5.080 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 4.541 ; 4.974 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 4.484 ; 4.910 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 4.505 ; 4.941 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 4.487 ; 4.836 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.475 ; 4.840 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 4.441 ; 4.794 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 4.486 ; 4.864 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 4.871 ; 5.252 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 4.829 ; 5.271 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 4.740 ; 5.156 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 4.804 ; 5.241 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -1.671 ; -2.024 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -1.671 ; -2.024 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -1.123 ; -1.475 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -1.123 ; -1.475 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK2_50  ; -4.335 ; -4.707 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -4.335 ; -4.707 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -3.694 ; -4.034 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -4.067 ; -4.473 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -4.070 ; -4.504 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -3.856 ; -4.285 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -3.859 ; -4.287 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -3.924 ; -4.308 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -3.786 ; -4.206 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -3.731 ; -4.145 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -3.751 ; -4.174 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -3.739 ; -4.074 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -3.726 ; -4.077 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -3.694 ; -4.034 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -3.737 ; -4.101 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -4.106 ; -4.473 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -4.062 ; -4.491 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -3.976 ; -4.380 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -4.039 ; -4.462 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 10.490 ; 10.379 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 9.060  ; 8.847  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 7.237  ; 6.858  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.798  ; 4.627  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 6.385  ; 6.146  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.136  ; 5.012  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 6.040  ; 5.819  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 7.157  ; 6.740  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 7.237  ; 6.858  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.866  ; 5.631  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.743  ; 5.609  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.381  ; 5.290  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 6.220  ; 5.922  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 5.887  ; 5.554  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 7.142  ; 6.839  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 5.893  ; 5.697  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.893  ; 5.697  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.409  ; 5.199  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.418  ; 5.232  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 6.632  ; 6.420  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 5.072  ; 4.873  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 9.314  ; 8.808  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 9.051  ; 8.808  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 9.084  ; 8.598  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 7.678  ; 7.318  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 7.718  ; 7.387  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 8.224  ; 7.790  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 8.606  ; 8.373  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 7.714  ; 7.496  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.485  ; 7.055  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 7.143  ; 6.817  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 9.314  ; 8.687  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 8.608  ; 8.445  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 9.274  ; 8.788  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 7.985  ; 7.623  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 7.110  ; 6.947  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 8.895  ; 8.562  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 8.150  ; 7.812  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 8.465  ; 8.227  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 8.893  ; 8.398  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.595  ; 7.142  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 7.714  ; 7.283  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.689  ; 7.435  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.919  ; 7.474  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.727  ; 7.288  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 7.004  ; 6.665  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 8.114  ; 7.834  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 6.882  ; 6.559  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.281  ; 6.940  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.242  ; 6.802  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.374  ; 6.922  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 8.635  ; 8.142  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 7.348  ; 7.133  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 7.511  ; 7.122  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.344  ; 5.068  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.493  ; 3.392  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.445  ; 4.340  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.672  ; 4.526  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.344  ; 5.068  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 6.034  ; 5.814  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.231  ; 5.072  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 9.672  ; 9.786  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 9.672  ; 9.786  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 9.481  ; 9.400  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 10.324 ; 9.813  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 8.281  ; 8.057  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 7.165  ; 6.992  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 8.688  ; 8.419  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 8.021  ; 7.763  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 7.121  ; 6.990  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 7.077  ; 6.886  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 7.601  ; 7.384  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 7.615  ; 7.429  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 7.050  ; 6.843  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 10.324 ; 9.813  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 6.623  ; 6.462  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 8.170  ; 7.951  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 8.913  ; 8.398  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 8.359  ; 8.132  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 7.525  ; 7.333  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 9.276  ; 8.748  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 9.375  ; 9.064  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 7.805  ; 7.606  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 7.578  ; 7.339  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 9.923  ; 9.399  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 7.069  ; 7.230  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 9.504  ; 9.130  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 7.240  ; 7.129  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 8.335  ; 8.020  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 7.410  ; 7.137  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 6.405  ; 6.264  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 8.075  ; 7.786  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 9.504  ; 9.130  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 6.462  ; 6.330  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 5.825  ; 5.722  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 7.155  ; 6.904  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 8.067  ; 7.692  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 6.283  ; 6.068  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 7.488  ; 7.224  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 9.011  ; 8.472  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 9.169  ; 8.753  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 6.220  ; 6.052  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 6.374  ; 6.245  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 6.544  ; 6.421  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.286 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.449 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.659  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.495  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 6.859  ; 6.749  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 6.859  ; 6.749  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 2.642  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 6.259  ; 6.105  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.565  ; 5.343  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.929  ; 4.787  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 6.259  ; 6.105  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 6.017  ; 5.863  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 6.243  ; 6.082  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.482  ; 4.341  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.481  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 6.818  ; 6.546  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 6.818  ; 6.546  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.526  ; 5.275  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.466  ; 5.305  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.723  ; 5.552  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 6.009  ; 5.723  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.285  ; 5.172  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 5.157  ; 4.988  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 6.133  ; 5.854  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.558  ; 4.428  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.170  ; 5.047  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.930  ; 4.799  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.405  ; 5.245  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 6.133  ; 5.854  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 5.842  ; 5.576  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 10.091 ; 9.981  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 8.720  ; 8.514  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 4.203  ; 4.034  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.203  ; 4.034  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.726  ; 5.492  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.523  ; 4.401  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 5.397  ; 5.180  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 6.468  ; 6.063  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 6.544  ; 6.176  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.224  ; 4.995  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.107  ; 4.975  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.763  ; 4.671  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.569  ; 5.277  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 5.245  ; 4.922  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 6.454  ; 6.158  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.789  ; 4.583  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.250  ; 5.059  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.789  ; 4.583  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.799  ; 4.615  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 5.964  ; 5.756  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.466  ; 4.271  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.009  ; 4.808  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.907  ; 7.596  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 7.249  ; 6.939  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.172  ; 5.936  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.232  ; 6.013  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.554  ; 6.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 7.662  ; 7.368  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.603  ; 6.261  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 5.957  ; 5.662  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 5.534  ; 5.293  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 7.394  ; 6.967  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 7.631  ; 7.337  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 7.777  ; 7.442  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.911  ; 6.498  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.104  ; 5.894  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 7.805  ; 7.437  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 7.079  ; 6.684  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 6.760  ; 6.500  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 6.876  ; 6.575  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 5.585  ; 5.267  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 5.621  ; 5.308  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 6.602  ; 6.400  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 5.864  ; 5.534  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 5.706  ; 5.400  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 5.009  ; 4.808  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 7.111  ; 6.814  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 5.803  ; 5.552  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 5.906  ; 5.610  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 5.821  ; 5.568  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.924  ; 5.612  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 6.477  ; 6.160  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 5.884  ; 5.618  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.050  ; 5.785  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.951  ; 2.849  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.951  ; 2.849  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 3.864  ; 3.759  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.083  ; 3.937  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.723  ; 4.455  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 5.389  ; 5.173  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.619  ; 4.462  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 6.483  ; 6.384  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 6.813  ; 6.775  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 6.483  ; 6.384  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 3.632  ; 3.506  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 4.539  ; 4.373  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 4.386  ; 4.206  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 4.794  ; 4.593  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 4.156  ; 3.966  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 4.224  ; 4.000  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 4.360  ; 4.195  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 3.768  ; 3.613  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 3.896  ; 3.763  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 4.295  ; 4.092  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 7.313  ; 6.794  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 3.632  ; 3.506  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 4.962  ; 4.732  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 5.480  ; 5.015  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 4.760  ; 4.590  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 4.439  ; 4.257  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 5.845  ; 5.366  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 5.986  ; 5.682  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 4.301  ; 4.150  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 4.307  ; 4.129  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 6.615  ; 6.105  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 5.961  ; 6.120  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 5.206  ; 5.104  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 6.565  ; 6.455  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 7.616  ; 7.310  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 6.729  ; 6.463  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 5.764  ; 5.625  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 7.366  ; 7.085  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 8.739  ; 8.376  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 5.819  ; 5.687  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 5.206  ; 5.104  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 6.486  ; 6.241  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 7.361  ; 6.996  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 5.649  ; 5.437  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 6.806  ; 6.548  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 8.266  ; 7.744  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 8.417  ; 8.014  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 5.585  ; 5.421  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 5.734  ; 5.606  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 5.879  ; 5.757  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.786 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.945 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.160  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.000  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 6.198  ; 6.091  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 6.198  ; 6.091  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 2.142  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 4.330  ; 4.190  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 4.941  ; 4.724  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 4.330  ; 4.190  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.606  ; 5.454  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.373  ; 5.221  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 5.591  ; 5.432  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 3.898  ; 3.759  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.984  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 4.671  ; 4.559  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 6.142  ; 5.877  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.901  ; 4.656  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.846  ; 4.687  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.093  ; 4.924  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.364  ; 5.087  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.671  ; 4.559  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 4.545  ; 4.380  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.972  ; 3.844  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 3.972  ; 3.844  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.559  ; 4.437  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 4.329  ; 4.199  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 4.785  ; 4.628  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.484  ; 5.213  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 5.206  ; 4.946  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.744 ;    ;    ; 8.136 ;
; SW[1]      ; LEDR[1]     ; 7.558 ;    ;    ; 7.938 ;
; SW[2]      ; LEDR[2]     ; 7.659 ;    ;    ; 7.964 ;
; SW[3]      ; LEDR[3]     ; 7.589 ;    ;    ; 7.865 ;
; SW[4]      ; LEDR[4]     ; 7.506 ;    ;    ; 7.862 ;
; SW[5]      ; LEDR[5]     ; 7.641 ;    ;    ; 8.050 ;
; SW[6]      ; LEDR[6]     ; 8.000 ;    ;    ; 8.391 ;
; SW[7]      ; LEDR[7]     ; 7.699 ;    ;    ; 8.102 ;
; SW[8]      ; LEDR[8]     ; 7.926 ;    ;    ; 8.317 ;
; SW[9]      ; LEDR[9]     ; 8.737 ;    ;    ; 9.171 ;
; SW[10]     ; LEDR[10]    ; 8.297 ;    ;    ; 8.703 ;
; SW[11]     ; LEDR[11]    ; 8.255 ;    ;    ; 8.646 ;
; SW[12]     ; LEDR[12]    ; 8.191 ;    ;    ; 8.544 ;
; SW[13]     ; LEDR[13]    ; 7.937 ;    ;    ; 8.345 ;
; SW[14]     ; LEDR[14]    ; 7.933 ;    ;    ; 8.342 ;
; SW[15]     ; LEDR[15]    ; 9.390 ;    ;    ; 9.821 ;
; SW[16]     ; LEDR[16]    ; 7.957 ;    ;    ; 8.371 ;
; SW[17]     ; LEDR[17]    ; 7.923 ;    ;    ; 8.323 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 7.464 ;    ;    ; 7.842 ;
; SW[1]      ; LEDR[1]     ; 7.284 ;    ;    ; 7.649 ;
; SW[2]      ; LEDR[2]     ; 7.381 ;    ;    ; 7.675 ;
; SW[3]      ; LEDR[3]     ; 7.313 ;    ;    ; 7.579 ;
; SW[4]      ; LEDR[4]     ; 7.233 ;    ;    ; 7.576 ;
; SW[5]      ; LEDR[5]     ; 7.363 ;    ;    ; 7.757 ;
; SW[6]      ; LEDR[6]     ; 7.709 ;    ;    ; 8.085 ;
; SW[7]      ; LEDR[7]     ; 7.419 ;    ;    ; 7.807 ;
; SW[8]      ; LEDR[8]     ; 7.636 ;    ;    ; 8.012 ;
; SW[9]      ; LEDR[9]     ; 8.463 ;    ;    ; 8.882 ;
; SW[10]     ; LEDR[10]    ; 7.992 ;    ;    ; 8.383 ;
; SW[11]     ; LEDR[11]    ; 7.952 ;    ;    ; 8.328 ;
; SW[12]     ; LEDR[12]    ; 7.890 ;    ;    ; 8.230 ;
; SW[13]     ; LEDR[13]    ; 7.646 ;    ;    ; 8.039 ;
; SW[14]     ; LEDR[14]    ; 7.642 ;    ;    ; 8.036 ;
; SW[15]     ; LEDR[15]    ; 9.088 ;    ;    ; 9.504 ;
; SW[16]     ; LEDR[16]    ; 7.665 ;    ;    ; 8.063 ;
; SW[17]     ; LEDR[17]    ; 7.632 ;    ;    ; 8.017 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.647 ; 5.482 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 6.040 ; 5.875 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.786 ; 6.621 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.771 ; 6.606 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.405 ; 6.240 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.771 ; 6.606 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.798 ; 6.633 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.798 ; 6.633 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 7.455 ; 7.290 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.432 ; 6.267 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.432 ; 6.267 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.776 ; 6.611 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 6.054 ; 5.889 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.776 ; 6.611 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.410 ; 6.245 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.956 ; 5.826 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.432 ; 6.267 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.647 ; 5.482 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.924 ; 5.759 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.988 ; 5.823 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.915 ; 5.750 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.915 ; 5.750 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 6.214 ; 6.049 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.647 ; 5.482 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.656 ; 5.491 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.432 ; 6.267 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 7.463 ; 7.298 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 7.463 ; 7.298 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 7.463 ; 7.298 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 7.455 ; 7.290 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 7.116 ; 6.951 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 7.455 ; 7.290 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 7.093 ; 6.928 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.393 ; 5.228 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.844 ; 6.699 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 6.021 ; 5.876 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 7.066 ; 6.921 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 7.066 ; 6.921 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 7.043 ; 6.898 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 7.267 ; 7.122 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 7.267 ; 7.122 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.591 ; 6.446 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.712 ; 5.547 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.393 ; 5.228 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 6.072 ; 5.907 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.920 ; 5.755 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 6.078 ; 5.913 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.579 ; 6.434 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 7.043 ; 6.898 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.579 ; 6.434 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.039 ; 4.874 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.417 ; 5.252 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.133 ; 5.968 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.119 ; 5.954 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.767 ; 5.602 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.119 ; 5.954 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.144 ; 5.979 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.144 ; 5.979 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.775 ; 6.610 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.793 ; 5.628 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.793 ; 5.628 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.123 ; 5.958 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.430 ; 5.265 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.123 ; 5.958 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.772 ; 5.607 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.332 ; 5.202 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.793 ; 5.628 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.039 ; 4.874 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.305 ; 5.140 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.367 ; 5.202 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.297 ; 5.132 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.297 ; 5.132 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.584 ; 5.419 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.039 ; 4.874 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.048 ; 4.883 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.793 ; 5.628 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.782 ; 6.617 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.782 ; 6.617 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.782 ; 6.617 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.775 ; 6.610 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.450 ; 6.285 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.775 ; 6.610 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.428 ; 6.263 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.796 ; 4.631 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.151 ; 6.006 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.360 ; 5.215 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.364 ; 6.219 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.364 ; 6.219 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.342 ; 6.197 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.558 ; 6.413 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.558 ; 6.413 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.908 ; 5.763 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.102 ; 4.937 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.796 ; 4.631 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.447 ; 5.282 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.302 ; 5.137 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.453 ; 5.288 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.897 ; 5.752 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.342 ; 6.197 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.897 ; 5.752 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.366     ; 5.531     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.737     ; 5.902     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 6.479     ; 6.644     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 6.462     ; 6.627     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 6.101     ; 6.266     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 6.462     ; 6.627     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 6.495     ; 6.660     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 6.495     ; 6.660     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 7.131     ; 7.296     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 6.133     ; 6.298     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 6.133     ; 6.298     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 6.464     ; 6.629     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.753     ; 5.918     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 6.464     ; 6.629     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 6.103     ; 6.268     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.692     ; 5.822     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 6.133     ; 6.298     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.366     ; 5.531     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.621     ; 5.786     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.695     ; 5.860     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.600     ; 5.765     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.600     ; 5.765     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.892     ; 6.057     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.366     ; 5.531     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.378     ; 5.543     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 6.133     ; 6.298     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 7.139     ; 7.304     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 7.139     ; 7.304     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 7.139     ; 7.304     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 7.131     ; 7.296     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.798     ; 6.963     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 7.131     ; 7.296     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.774     ; 6.939     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.222     ; 5.387     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 6.623     ; 6.768     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.852     ; 5.997     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.810     ; 6.955     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.810     ; 6.955     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.786     ; 6.931     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.981     ; 7.126     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.981     ; 7.126     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 6.420     ; 6.565     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.520     ; 5.685     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.222     ; 5.387     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.898     ; 6.063     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.715     ; 5.880     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.911     ; 6.076     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 6.373     ; 6.518     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.786     ; 6.931     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 6.373     ; 6.518     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.763     ; 4.928     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.119     ; 5.284     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.832     ; 5.997     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.815     ; 5.980     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.468     ; 5.633     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.815     ; 5.980     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.846     ; 6.011     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.846     ; 6.011     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 6.458     ; 6.623     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.500     ; 5.665     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.500     ; 5.665     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.817     ; 5.982     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.134     ; 5.299     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.817     ; 5.982     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.470     ; 5.635     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.074     ; 5.204     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.500     ; 5.665     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.763     ; 4.928     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 5.008     ; 5.173     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 5.079     ; 5.244     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.988     ; 5.153     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.988     ; 5.153     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.268     ; 5.433     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.763     ; 4.928     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.775     ; 4.940     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.500     ; 5.665     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 6.465     ; 6.630     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 6.465     ; 6.630     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 6.465     ; 6.630     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 6.458     ; 6.623     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 6.138     ; 6.303     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 6.458     ; 6.623     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 6.114     ; 6.279     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 4.625     ; 4.790     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.933     ; 6.078     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.193     ; 5.338     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 6.112     ; 6.257     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 6.112     ; 6.257     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 6.089     ; 6.234     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 6.277     ; 6.422     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 6.277     ; 6.422     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.738     ; 5.883     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 4.911     ; 5.076     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 4.625     ; 4.790     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.274     ; 5.439     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.099     ; 5.264     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.287     ; 5.452     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.693     ; 5.838     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 6.089     ; 6.234     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.693     ; 5.838     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 82
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.790 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.391  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 9.427  ; 0.000         ;
; CLOCK2_50                                      ; 15.575 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; 17.003 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK2_50                                      ; -1.784 ; -6.590        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.173  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.180  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.181  ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -1.150 ; -45.196       ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 6.221  ; 0.000         ;
; CLOCK2_50                                      ; 16.965 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; 36.523 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK2_50                                      ; 0.311 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.685 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.744 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.744 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.759  ; 0.000         ;
; CLOCK2_50                                      ; 9.206  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.259 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; CLOCK_50                                       ; 16.000 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; 19.774 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.391 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[18]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.794     ; 2.752      ;
; 5.391 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[22]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.794     ; 2.752      ;
; 5.391 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[13]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.794     ; 2.752      ;
; 5.391 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[19]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.794     ; 2.752      ;
; 5.391 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[20]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.794     ; 2.752      ;
; 5.398 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[7]                                                                                                                     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 2.743      ;
; 5.398 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[15]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 2.743      ;
; 5.398 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[9]                                                                                                                     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.792     ; 2.747      ;
; 5.398 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[10]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.792     ; 2.747      ;
; 5.398 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[11]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.792     ; 2.747      ;
; 5.398 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[12]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.792     ; 2.747      ;
; 5.398 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[14]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.792     ; 2.747      ;
; 5.398 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[16]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 2.743      ;
; 5.398 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[17]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 2.743      ;
; 5.422 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[21]                                                                                                                    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.793     ; 2.722      ;
; 5.521 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mRD                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.631      ;
; 5.521 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|RD_MASK[0]                                                                                                                   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.631      ;
; 5.521 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|RD_MASK[1]                                                                                                                   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.631      ;
; 5.547 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mWR                                                                                                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.605      ;
; 5.547 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|WR_MASK[0]                                                                                                                   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.605      ;
; 5.547 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|WR_MASK[1]                                                                                                                   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.785     ; 2.605      ;
; 5.575 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mADDR[8]                                                                                                                     ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 2.575      ;
; 5.643 ; Reset_Delay:u2|oRST_0                                                                                                               ; Sdram_Control:u7|mLENGTH[7]                                                                                                                   ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.787     ; 2.507      ;
; 5.961 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 4.004      ;
; 5.961 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 4.004      ;
; 5.961 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 4.004      ;
; 6.000 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.965      ;
; 6.000 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.965      ;
; 6.000 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.965      ;
; 6.026 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.939      ;
; 6.042 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.923      ;
; 6.042 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.923      ;
; 6.042 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.923      ;
; 6.042 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.923      ;
; 6.053 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.913      ;
; 6.053 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.913      ;
; 6.053 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.913      ;
; 6.063 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 4.012      ;
; 6.063 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 4.012      ;
; 6.063 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 4.012      ;
; 6.063 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 4.012      ;
; 6.063 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 4.012      ;
; 6.063 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 4.012      ;
; 6.063 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 4.012      ;
; 6.063 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 4.012      ;
; 6.063 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 4.012      ;
; 6.063 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 4.012      ;
; 6.063 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 4.012      ;
; 6.063 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 4.012      ;
; 6.063 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 4.012      ;
; 6.063 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 4.012      ;
; 6.063 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 4.012      ;
; 6.063 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 4.012      ;
; 6.065 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.900      ;
; 6.073 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.892      ;
; 6.073 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.892      ;
; 6.073 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.892      ;
; 6.081 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.884      ;
; 6.102 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.973      ;
; 6.102 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.973      ;
; 6.102 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.973      ;
; 6.102 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.973      ;
; 6.102 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.973      ;
; 6.102 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.973      ;
; 6.102 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.973      ;
; 6.102 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.973      ;
; 6.102 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.973      ;
; 6.102 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.973      ;
; 6.102 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.973      ;
; 6.102 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.973      ;
; 6.102 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.973      ;
; 6.102 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.973      ;
; 6.102 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.973      ;
; 6.102 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.973      ;
; 6.107 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.858      ;
; 6.118 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.848      ;
; 6.123 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.842      ;
; 6.128 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[1]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.834      ;
; 6.128 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[7]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.834      ;
; 6.134 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.832      ;
; 6.138 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.827      ;
; 6.140 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[2]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.825      ;
; 6.140 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[5]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.825      ;
; 6.140 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|rdptr_g[0]                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.022     ; 3.825      ;
; 6.144 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.931      ;
; 6.144 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.931      ;
; 6.144 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.931      ;
; 6.144 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.931      ;
; 6.144 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.931      ;
; 6.144 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.931      ;
; 6.144 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.931      ;
; 6.144 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.931      ;
; 6.144 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.931      ;
; 6.144 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.931      ;
; 6.144 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.931      ;
; 6.144 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.931      ;
; 6.144 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.931      ;
; 6.144 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.931      ;
; 6.144 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.931      ;
; 6.144 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1] ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; 0.120      ; 3.931      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 9.427  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.228     ; 2.832      ;
; 9.430  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.228     ; 2.829      ;
; 9.431  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.228     ; 2.828      ;
; 9.439  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.228     ; 2.820      ;
; 9.447  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.228     ; 2.812      ;
; 9.450  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.256     ; 2.781      ;
; 9.450  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.256     ; 2.781      ;
; 9.451  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.256     ; 2.780      ;
; 9.453  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.227     ; 2.807      ;
; 9.453  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.227     ; 2.807      ;
; 9.453  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.227     ; 2.807      ;
; 9.460  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.256     ; 2.771      ;
; 9.484  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.257     ; 2.746      ;
; 9.525  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.230     ; 2.732      ;
; 9.525  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.230     ; 2.732      ;
; 9.553  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.245     ; 2.689      ;
; 9.554  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.245     ; 2.688      ;
; 9.556  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.245     ; 2.686      ;
; 9.564  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.228     ; 2.695      ;
; 9.564  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.228     ; 2.695      ;
; 9.564  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.228     ; 2.695      ;
; 9.564  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.228     ; 2.695      ;
; 9.564  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.228     ; 2.695      ;
; 9.566  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.245     ; 2.676      ;
; 9.588  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.256     ; 2.643      ;
; 9.588  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.256     ; 2.643      ;
; 9.588  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.256     ; 2.643      ;
; 9.588  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.256     ; 2.643      ;
; 9.611  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.253     ; 2.623      ;
; 9.611  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.253     ; 2.623      ;
; 9.612  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.228     ; 2.647      ;
; 9.615  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.245     ; 2.627      ;
; 9.615  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.245     ; 2.627      ;
; 9.615  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.245     ; 2.627      ;
; 9.615  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.245     ; 2.627      ;
; 9.615  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.245     ; 2.627      ;
; 9.615  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.245     ; 2.627      ;
; 9.615  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.245     ; 2.627      ;
; 9.615  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.245     ; 2.627      ;
; 9.615  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.245     ; 2.627      ;
; 9.628  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.228     ; 2.631      ;
; 9.637  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.256     ; 2.594      ;
; 9.640  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.256     ; 2.591      ;
; 9.651  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.256     ; 2.580      ;
; 9.671  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.229     ; 2.587      ;
; 9.671  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.229     ; 2.587      ;
; 9.671  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.229     ; 2.587      ;
; 9.671  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.229     ; 2.587      ;
; 9.671  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.229     ; 2.587      ;
; 9.671  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.229     ; 2.587      ;
; 9.671  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.229     ; 2.587      ;
; 9.684  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.256     ; 2.547      ;
; 9.705  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 2.527      ;
; 9.705  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 2.527      ;
; 9.705  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 2.527      ;
; 9.705  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 2.527      ;
; 9.705  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 2.527      ;
; 9.705  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 2.527      ;
; 9.705  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 2.527      ;
; 9.705  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.255     ; 2.527      ;
; 9.716  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.036     ; 2.735      ;
; 9.736  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.245     ; 2.506      ;
; 9.738  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.245     ; 2.504      ;
; 9.812  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.243     ; 2.432      ;
; 9.812  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.243     ; 2.432      ;
; 9.812  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.243     ; 2.432      ;
; 9.818  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.089     ; 2.548      ;
; 9.818  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.089     ; 2.548      ;
; 9.818  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.089     ; 2.548      ;
; 9.818  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.089     ; 2.548      ;
; 9.818  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.089     ; 2.548      ;
; 9.818  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.089     ; 2.548      ;
; 9.818  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.089     ; 2.548      ;
; 9.818  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.089     ; 2.548      ;
; 9.818  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.089     ; 2.548      ;
; 9.818  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                              ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.089     ; 2.548      ;
; 9.818  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.089     ; 2.548      ;
; 9.818  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.089     ; 2.548      ;
; 9.818  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.089     ; 2.548      ;
; 9.818  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.089     ; 2.548      ;
; 9.818  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.089     ; 2.548      ;
; 9.818  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                             ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.089     ; 2.548      ;
; 9.845  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.089     ; 2.575      ;
; 9.895  ; VGA_Controller:u1|oRequest                                                                                                             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.229     ; 2.363      ;
; 9.948  ; VGA_Controller:u1|oRequest                                                                                                             ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.036     ; 2.503      ;
; 11.161 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13] ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.001     ; 1.325      ;
; 11.213 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]  ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.001     ; 1.273      ;
; 11.360 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]  ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.003      ; 1.130      ;
; 11.368 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]  ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.003      ; 1.122      ;
; 11.375 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]  ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.003      ; 1.115      ;
; 11.384 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]  ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.003      ; 1.106      ;
; 11.398 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.003      ; 1.092      ;
; 11.398 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]  ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.003      ; 1.092      ;
; 11.401 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]  ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.003      ; 1.089      ;
; 11.435 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12] ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.003      ; 1.055      ;
; 11.435 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15] ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.003      ; 1.055      ;
; 11.461 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]  ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.003      ; 1.029      ;
; 11.506 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]  ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.003      ; 0.984      ;
; 11.529 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14] ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.003      ; 0.961      ;
; 11.535 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10] ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.003      ; 0.955      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.575 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[14]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.369      ;
; 15.575 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[13]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.369      ;
; 15.575 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[12]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.369      ;
; 15.575 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[11]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.369      ;
; 15.575 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[10]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.369      ;
; 15.575 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[9]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.369      ;
; 15.575 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[8]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.369      ;
; 15.622 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[15]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.322      ;
; 15.832 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[14]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.112      ;
; 15.832 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[13]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.112      ;
; 15.832 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[12]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.112      ;
; 15.832 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[11]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.112      ;
; 15.832 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[10]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.112      ;
; 15.832 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[9]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.112      ;
; 15.832 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[8]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.112      ;
; 15.842 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[7]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.102      ;
; 15.842 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[6]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.102      ;
; 15.842 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[5]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.102      ;
; 15.842 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[4]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.102      ;
; 15.842 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[3]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.102      ;
; 15.842 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[2]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.102      ;
; 15.842 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[1]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.102      ;
; 15.842 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[0]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.102      ;
; 15.879 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[15]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.065      ;
; 15.921 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[14]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.023      ;
; 15.921 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[13]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.023      ;
; 15.921 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[12]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.023      ;
; 15.921 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[11]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.023      ;
; 15.921 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[10]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.023      ;
; 15.921 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[9]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.023      ;
; 15.921 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[8]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 4.023      ;
; 15.965 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[23]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.980      ;
; 15.965 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[22]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.980      ;
; 15.965 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[21]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.980      ;
; 15.965 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[20]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.980      ;
; 15.965 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[19]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.980      ;
; 15.965 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[18]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.980      ;
; 15.965 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[17]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.980      ;
; 15.965 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[16]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.980      ;
; 15.968 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[15]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.976      ;
; 16.009 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0]                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 3.937      ;
; 16.009 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1]                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 3.937      ;
; 16.082 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_we_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.133      ; 4.060      ;
; 16.082 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_re_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.133      ; 4.060      ;
; 16.082 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.133      ; 4.060      ;
; 16.084 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a44~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.136      ; 4.061      ;
; 16.084 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[7]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.860      ;
; 16.084 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[6]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.860      ;
; 16.084 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[5]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.860      ;
; 16.084 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[4]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.860      ;
; 16.084 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[3]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.860      ;
; 16.084 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[2]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.860      ;
; 16.084 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[1]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.860      ;
; 16.084 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[0]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.860      ;
; 16.089 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[7]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.855      ;
; 16.089 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[6]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.855      ;
; 16.089 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[5]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.855      ;
; 16.089 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[4]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.855      ;
; 16.089 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[3]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.855      ;
; 16.089 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[2]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.855      ;
; 16.089 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[1]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.855      ;
; 16.089 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[0]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.855      ;
; 16.123 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_we_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.135      ; 4.021      ;
; 16.123 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_re_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.135      ; 4.021      ;
; 16.123 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.135      ; 4.021      ;
; 16.124 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a15~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.138      ; 4.023      ;
; 16.126 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_we_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.127      ; 4.010      ;
; 16.126 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_re_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.127      ; 4.010      ;
; 16.126 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.127      ; 4.010      ;
; 16.127 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.130      ; 4.012      ;
; 16.141 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_we_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.134      ; 4.002      ;
; 16.141 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_re_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.134      ; 4.002      ;
; 16.141 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.134      ; 4.002      ;
; 16.143 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a36~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.137      ; 4.003      ;
; 16.193 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[14]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.751      ;
; 16.193 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[13]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.751      ;
; 16.193 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[12]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.751      ;
; 16.193 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[11]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.751      ;
; 16.193 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[10]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.751      ;
; 16.193 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[9]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.751      ;
; 16.193 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[8]                                                               ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 3.751      ;
; 16.203 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0]                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 3.743      ;
; 16.203 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1]                                                        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 3.743      ;
; 16.208 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.118      ; 3.919      ;
; 16.209 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_address_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.118      ; 3.918      ;
; 16.227 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[23]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.718      ;
; 16.227 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[22]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.718      ;
; 16.227 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[21]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.718      ;
; 16.227 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[20]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.718      ;
; 16.227 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[19]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.718      ;
; 16.227 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[18]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.718      ;
; 16.227 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[17]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.718      ;
; 16.227 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[16]                                                              ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 3.718      ;
; 16.230 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_we_reg        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.118      ; 3.897      ;
; 16.230 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_re_reg        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.118      ; 3.897      ;
; 16.231 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_datain_reg0   ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.121      ; 3.899      ;
; 16.231 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a45~porta_address_reg0 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.118      ; 3.896      ;
; 16.232 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_we_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.118      ; 3.895      ;
; 16.232 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_re_reg       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.118      ; 3.895      ;
; 16.234 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_datain_reg0  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.121      ; 3.896      ;
+--------+------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                             ; To Node                                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 17.003 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                                                                              ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.756     ; 1.178      ;
; 17.010 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                          ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.756     ; 1.171      ;
; 17.339 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.756     ; 0.842      ;
; 17.348 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                                                                              ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted    ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.753     ; 0.836      ;
; 17.359 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                                                                              ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                              ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.753     ; 0.825      ;
; 17.426 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.756     ; 0.755      ;
; 17.429 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.756     ; 0.752      ;
; 17.430 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.756     ; 0.751      ;
; 17.432 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.756     ; 0.749      ;
; 17.433 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.756     ; 0.748      ;
; 17.434 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.756     ; 0.747      ;
; 17.457 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                                                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.756     ; 0.724      ;
; 17.508 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                                                                              ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                        ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.753     ; 0.676      ;
; 17.522 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                                                                              ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                      ; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -1.753     ; 0.662      ;
; 38.037 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted    ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.908      ;
; 38.209 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.736      ;
; 38.212 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                     ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                              ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.733      ;
; 38.219 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                     ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted    ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.726      ;
; 38.229 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                              ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.716      ;
; 38.273 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 1.671      ;
; 38.288 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.241     ; 1.458      ;
; 38.298 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                     ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.647      ;
; 38.385 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.552      ;
; 38.393 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                     ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.552      ;
; 38.395 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted    ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.550      ;
; 38.441 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.496      ;
; 38.445 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.492      ;
; 38.448 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.489      ;
; 38.449 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.488      ;
; 38.450 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.487      ;
; 38.456 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.481      ;
; 38.472 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.241     ; 1.274      ;
; 38.482 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.455      ;
; 38.487 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.450      ;
; 38.501 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.445      ;
; 38.501 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.436      ;
; 38.502 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.435      ;
; 38.504 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.433      ;
; 38.508 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.438      ;
; 38.512 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.425      ;
; 38.512 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.425      ;
; 38.512 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.434      ;
; 38.521 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.416      ;
; 38.532 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.405      ;
; 38.537 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.400      ;
; 38.539 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.398      ;
; 38.548 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.398      ;
; 38.555 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.391      ;
; 38.557 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.380      ;
; 38.559 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.387      ;
; 38.573 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.364      ;
; 38.575 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.362      ;
; 38.576 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 1.372      ;
; 38.584 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.353      ;
; 38.589 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.348      ;
; 38.623 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.314      ;
; 38.623 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 1.325      ;
; 38.640 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.297      ;
; 38.658 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.288      ;
; 38.660 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.286      ;
; 38.661 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.285      ;
; 38.670 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.276      ;
; 38.675 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.262      ;
; 38.675 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.262      ;
; 38.680 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.265      ;
; 38.680 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.265      ;
; 38.680 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.265      ;
; 38.680 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.265      ;
; 38.680 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.265      ;
; 38.680 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.265      ;
; 38.680 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.265      ;
; 38.680 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.265      ;
; 38.680 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.265      ;
; 38.680 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.257      ;
; 38.695 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.240     ; 1.052      ;
; 38.695 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.240     ; 1.052      ;
; 38.695 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.240     ; 1.052      ;
; 38.695 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.240     ; 1.052      ;
; 38.695 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.240     ; 1.052      ;
; 38.695 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.240     ; 1.052      ;
; 38.695 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.240     ; 1.052      ;
; 38.695 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.240     ; 1.052      ;
; 38.695 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                            ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.240     ; 1.052      ;
; 38.705 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.241      ;
; 38.707 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.239      ;
; 38.708 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.238      ;
; 38.717 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.229      ;
; 38.743 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.194      ;
; 38.762 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.175      ;
; 38.763 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 1.174      ;
; 38.803 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted    ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 1.139      ;
; 38.822 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.123      ;
; 38.822 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.123      ;
; 38.822 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.123      ;
; 38.822 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.123      ;
; 38.822 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.123      ;
; 38.822 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.123      ;
; 38.822 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.123      ;
; 38.835 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.111      ;
; 38.839 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.041     ; 1.107      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                                                              ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; -1.784 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r                                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 4.020      ; 2.390      ;
; -1.729 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r                                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 4.020      ; 2.445      ;
; -1.602 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 4.019      ; 2.571      ;
; -1.602 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r                                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 4.019      ; 2.571      ;
; -1.602 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 4.019      ; 2.571      ;
; -1.597 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r                                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 4.019      ; 2.576      ;
; -1.597 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r                                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 4.019      ; 2.576      ;
; -1.597 ; u6|altpll_component|auto_generated|pll1|clk[2]                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 4.019      ; 2.576      ;
; 0.153  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[6]        ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_datain_reg0 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.226      ; 0.483      ;
; 0.181  ; Reset_Delay:u2|oRST_0                                                                          ; Reset_Delay:u2|oRST_0                                                                                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Reset_Delay:u2|oRST_2                                                                          ; Reset_Delay:u2|oRST_2                                                                                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Reset_Delay:u2|oRST_4                                                                          ; Reset_Delay:u2|oRST_4                                                                                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; Reset_Delay:u2|oRST_3                                                                          ; Reset_Delay:u2|oRST_3                                                                                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; Image_Controller:image_controller|addr_counter_r[0]                                            ; Image_Controller:image_controller|addr_counter_r[0]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.307      ;
; 0.184  ; I2C_CCD_Config:u8|senosr_exposure[0]                                                           ; I2C_CCD_Config:u8|senosr_exposure[0]                                                                                                                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.307      ;
; 0.188  ; Reset_Delay:u2|Cont[0]                                                                         ; Reset_Delay:u2|Cont[0]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.189  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0]                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.314      ;
; 0.189  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1]                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.314      ;
; 0.192  ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.315      ;
; 0.192  ; I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.315      ;
; 0.201  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; I2C_CCD_Config:u8|combo_cnt[24]                                                                ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.325      ;
; 0.208  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0]                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.333      ;
; 0.210  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                             ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.446      ; 0.740      ;
; 0.264  ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                                                       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.387      ;
; 0.281  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[7]        ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_datain_reg0  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.228      ; 0.613      ;
; 0.288  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[18]       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a42~porta_datain_reg0 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.229      ; 0.621      ;
; 0.291  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                                                                                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.414      ;
; 0.291  ; Reset_Delay:u2|Cont[5]                                                                         ; Reset_Delay:u2|Cont[5]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.418      ;
; 0.291  ; Reset_Delay:u2|Cont[6]                                                                         ; Reset_Delay:u2|Cont[6]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.418      ;
; 0.291  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[7]        ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_datain_reg0 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.229      ; 0.624      ;
; 0.292  ; I2C_CCD_Config:u8|combo_cnt[11]                                                                ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.416      ;
; 0.292  ; Reset_Delay:u2|Cont[4]                                                                         ; Reset_Delay:u2|Cont[4]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.419      ;
; 0.292  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[2]        ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_datain_reg0 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.220      ; 0.616      ;
; 0.292  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_re_reg       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.224      ; 0.620      ;
; 0.293  ; I2C_CCD_Config:u8|combo_cnt[17]                                                                ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.417      ;
; 0.293  ; I2C_CCD_Config:u8|combo_cnt[13]                                                                ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.417      ;
; 0.293  ; I2C_CCD_Config:u8|combo_cnt[9]                                                                 ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.417      ;
; 0.293  ; I2C_CCD_Config:u8|combo_cnt[1]                                                                 ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.417      ;
; 0.293  ; Reset_Delay:u2|Cont[7]                                                                         ; Reset_Delay:u2|Cont[7]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.420      ;
; 0.294  ; I2C_CCD_Config:u8|combo_cnt[15]                                                                ; I2C_CCD_Config:u8|combo_cnt[15]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.418      ;
; 0.294  ; I2C_CCD_Config:u8|combo_cnt[12]                                                                ; I2C_CCD_Config:u8|combo_cnt[12]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.418      ;
; 0.294  ; I2C_CCD_Config:u8|combo_cnt[7]                                                                 ; I2C_CCD_Config:u8|combo_cnt[7]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.418      ;
; 0.294  ; Image_Controller:image_controller|addr_counter_r[8]                                            ; Image_Controller:image_controller|addr_counter_r[8]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294  ; Image_Controller:image_controller|addr_counter_r[3]                                            ; Image_Controller:image_controller|addr_counter_r[3]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.295  ; I2C_CCD_Config:u8|combo_cnt[23]                                                                ; I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295  ; I2C_CCD_Config:u8|combo_cnt[19]                                                                ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295  ; I2C_CCD_Config:u8|combo_cnt[14]                                                                ; I2C_CCD_Config:u8|combo_cnt[14]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295  ; I2C_CCD_Config:u8|combo_cnt[10]                                                                ; I2C_CCD_Config:u8|combo_cnt[10]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295  ; I2C_CCD_Config:u8|combo_cnt[8]                                                                 ; I2C_CCD_Config:u8|combo_cnt[8]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295  ; I2C_CCD_Config:u8|combo_cnt[5]                                                                 ; I2C_CCD_Config:u8|combo_cnt[5]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295  ; I2C_CCD_Config:u8|combo_cnt[4]                                                                 ; I2C_CCD_Config:u8|combo_cnt[4]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295  ; I2C_CCD_Config:u8|combo_cnt[3]                                                                 ; I2C_CCD_Config:u8|combo_cnt[3]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295  ; I2C_CCD_Config:u8|combo_cnt[2]                                                                 ; I2C_CCD_Config:u8|combo_cnt[2]                                                                                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.296  ; I2C_CCD_Config:u8|combo_cnt[21]                                                                ; I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.420      ;
; 0.296  ; I2C_CCD_Config:u8|combo_cnt[20]                                                                ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.420      ;
; 0.296  ; I2C_CCD_Config:u8|combo_cnt[18]                                                                ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.420      ;
; 0.296  ; I2C_CCD_Config:u8|combo_cnt[16]                                                                ; I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                      ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.420      ;
; 0.297  ; Reset_Delay:u2|Cont[15]                                                                        ; Reset_Delay:u2|Cont[15]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.424      ;
; 0.298  ; Reset_Delay:u2|Cont[14]                                                                        ; Reset_Delay:u2|Cont[14]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298  ; Reset_Delay:u2|Cont[13]                                                                        ; Reset_Delay:u2|Cont[13]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298  ; Reset_Delay:u2|Cont[2]                                                                         ; Reset_Delay:u2|Cont[2]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298  ; Reset_Delay:u2|Cont[3]                                                                         ; Reset_Delay:u2|Cont[3]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298  ; Reset_Delay:u2|Cont[8]                                                                         ; Reset_Delay:u2|Cont[8]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.299  ; Reset_Delay:u2|Cont[31]                                                                        ; Reset_Delay:u2|Cont[31]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299  ; Reset_Delay:u2|Cont[22]                                                                        ; Reset_Delay:u2|Cont[22]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299  ; Reset_Delay:u2|Cont[16]                                                                        ; Reset_Delay:u2|Cont[16]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299  ; Reset_Delay:u2|Cont[12]                                                                        ; Reset_Delay:u2|Cont[12]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299  ; Reset_Delay:u2|Cont[10]                                                                        ; Reset_Delay:u2|Cont[10]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299  ; Reset_Delay:u2|Cont[11]                                                                        ; Reset_Delay:u2|Cont[11]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.300  ; Reset_Delay:u2|Cont[29]                                                                        ; Reset_Delay:u2|Cont[29]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; Reset_Delay:u2|Cont[30]                                                                        ; Reset_Delay:u2|Cont[30]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; Reset_Delay:u2|Cont[27]                                                                        ; Reset_Delay:u2|Cont[27]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; Reset_Delay:u2|Cont[24]                                                                        ; Reset_Delay:u2|Cont[24]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; Reset_Delay:u2|Cont[21]                                                                        ; Reset_Delay:u2|Cont[21]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; Reset_Delay:u2|Cont[20]                                                                        ; Reset_Delay:u2|Cont[20]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; Reset_Delay:u2|Cont[19]                                                                        ; Reset_Delay:u2|Cont[19]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; Reset_Delay:u2|Cont[18]                                                                        ; Reset_Delay:u2|Cont[18]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; Reset_Delay:u2|Cont[17]                                                                        ; Reset_Delay:u2|Cont[17]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; Reset_Delay:u2|Cont[9]                                                                         ; Reset_Delay:u2|Cont[9]                                                                                                                               ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.427      ;
; 0.300  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[2]        ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_datain_reg0  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.217      ; 0.621      ;
; 0.300  ; Image_Controller:image_controller|addr_counter_r[6]                                            ; Image_Controller:image_controller|addr_counter_r[6]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3]                                                       ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.301  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                                                                                   ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.424      ;
; 0.301  ; Reset_Delay:u2|Cont[23]                                                                        ; Reset_Delay:u2|Cont[23]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301  ; Reset_Delay:u2|Cont[25]                                                                        ; Reset_Delay:u2|Cont[25]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301  ; Reset_Delay:u2|Cont[28]                                                                        ; Reset_Delay:u2|Cont[28]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301  ; Reset_Delay:u2|Cont[26]                                                                        ; Reset_Delay:u2|Cont[26]                                                                                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301  ; Image_Controller:image_controller|addr_counter_r[13]                                           ; Image_Controller:image_controller|addr_counter_r[13]                                                                                                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; Image_Controller:image_controller|addr_counter_r[11]                                           ; Image_Controller:image_controller|addr_counter_r[11]                                                                                                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; Image_Controller:image_controller|addr_counter_r[5]                                            ; Image_Controller:image_controller|addr_counter_r[5]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; Image_Controller:image_controller|addr_counter_r[4]                                            ; Image_Controller:image_controller|addr_counter_r[4]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.426      ;
; 0.301  ; Image_Controller:image_controller|addr_counter_r[2]                                            ; Image_Controller:image_controller|addr_counter_r[2]                                                                                                  ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.426      ;
; 0.302  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                                                                                   ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.302  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                                                                                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.302  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                                                                                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.302  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                              ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                                                                                    ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.302  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                             ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                                                                                   ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.302  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[21]       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_datain_reg0 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.230      ; 0.636      ;
; 0.302  ; Image_Controller:image_controller|addr_counter_r[12]                                           ; Image_Controller:image_controller|addr_counter_r[12]                                                                                                 ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.427      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.173 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.316      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.315      ;
; 0.199 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.325      ;
; 0.202 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.196      ; 0.502      ;
; 0.203 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.196      ; 0.503      ;
; 0.203 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.196      ; 0.503      ;
; 0.208 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.332      ;
; 0.209 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.196      ; 0.509      ;
; 0.209 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.333      ;
; 0.209 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.335      ;
; 0.211 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.335      ;
; 0.211 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.335      ;
; 0.221 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.345      ;
; 0.226 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.350      ;
; 0.248 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.372      ;
; 0.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.374      ;
; 0.249 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.373      ;
; 0.253 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.387      ;
; 0.253 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.387      ;
; 0.254 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.387      ;
; 0.254 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.388      ;
; 0.255 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.387      ;
; 0.255 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.387      ;
; 0.256 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.388      ;
; 0.256 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.388      ;
; 0.256 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.388      ;
; 0.257 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]                      ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0]                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.389      ;
; 0.257 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.389      ;
; 0.257 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.389      ;
; 0.258 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.388      ;
; 0.259 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.383      ;
; 0.259 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.383      ;
; 0.259 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.393      ;
; 0.263 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.389      ;
; 0.266 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.393      ;
; 0.268 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.392      ;
; 0.268 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.395      ;
; 0.271 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.396      ;
; 0.272 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.398      ;
; 0.272 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.398      ;
; 0.273 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.397      ;
; 0.274 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.399      ;
; 0.274 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.400      ;
; 0.275 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.399      ;
; 0.276 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.403      ;
; 0.276 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.039      ; 0.399      ;
; 0.281 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.407      ;
; 0.283 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.409      ;
; 0.283 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.407      ;
; 0.284 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.410      ;
; 0.284 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.410      ;
; 0.285 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.410      ;
; 0.285 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.412      ;
; 0.285 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.419      ;
; 0.285 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.419      ;
; 0.286 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.420      ;
; 0.288 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.422      ;
; 0.288 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.422      ;
; 0.289 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.423      ;
; 0.289 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.051      ; 0.424      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.313      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; Sdram_Control:u7|ST[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Write                                                                                                                                                                ; Sdram_Control:u7|Write                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; Sdram_Control:u7|IN_REQ                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                          ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; Sdram_Control:u7|BA[0]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                              ; Sdram_Control:u7|SA[7]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a[8]                      ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe6|dffe8a[8]                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                              ; Sdram_Control:u7|SA[4]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[8]                                                                                                                       ; Sdram_Control:u7|command:u_command|SA[0]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                   ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                        ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Read                                                                                                                                                                 ; Sdram_Control:u7|Read                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                                    ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                        ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ; Sdram_Control:u7|CKE                                                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                              ; Sdram_Control:u7|SA[2]                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                             ; Sdram_Control:u7|SA[10]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|mADDR[15]                                                                                                                                                            ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.181 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.315      ;
; 0.182 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                         ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                         ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                         ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.315      ;
; 0.193 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.318      ;
; 0.195 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.322      ;
; 0.199 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.326      ;
; 0.203 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.328      ;
; 0.211 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.337      ;
; 0.212 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.338      ;
; 0.248 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[6]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.373      ;
; 0.252 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.378      ;
; 0.254 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.380      ;
; 0.255 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.389      ;
; 0.258 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.392      ;
; 0.261 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.387      ;
; 0.267 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.393      ;
; 0.271 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.397      ;
; 0.273 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.407      ;
; 0.274 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.400      ;
; 0.292 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.418      ;
; 0.300 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.428      ;
; 0.306 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.432      ;
; 0.339 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.465      ;
; 0.340 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.466      ;
; 0.341 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.467      ;
; 0.348 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.482      ;
; 0.349 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.483      ;
; 0.353 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.487      ;
; 0.354 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.240      ; 0.678      ;
; 0.354 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.488      ;
; 0.355 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.489      ;
; 0.355 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.481      ;
; 0.356 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.482      ;
; 0.357 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.491      ;
; 0.357 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.483      ;
; 0.359 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.493      ;
; 0.360 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.494      ;
; 0.361 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.495      ;
; 0.363 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.497      ;
; 0.371 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.497      ;
; 0.371 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                  ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.497      ;
; 0.374 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.500      ;
; 0.396 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.524      ;
; 0.400 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.528      ;
; 0.403 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.530      ;
; 0.406 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.532      ;
; 0.407 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.535      ;
; 0.408 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.536      ;
; 0.408 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.534      ;
; 0.409 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.536      ;
; 0.412 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.540      ;
; 0.412 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.541      ;
; 0.413 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.539      ;
; 0.419 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.547      ;
; 0.456 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.150     ; 0.390      ;
; 0.456 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.582      ;
; 0.462 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.596      ;
; 0.462 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.596      ;
; 0.463 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.597      ;
; 0.468 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.602      ;
; 0.468 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.602      ;
; 0.473 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                             ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 0.601      ;
; 0.475 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.609      ;
; 0.476 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.610      ;
; 0.478 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.612      ;
; 0.479 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.613      ;
; 0.479 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.613      ;
; 0.480 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.614      ;
; 0.482 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.616      ;
; 0.483 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.617      ;
; 0.485 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.619      ;
; 0.487 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.621      ;
; 0.489 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.623      ;
; 0.490 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.624      ;
; 0.491 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.625      ;
; 0.497 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.150     ; 0.431      ;
; 0.499 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.624      ;
; 0.516 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.650      ;
; 0.516 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.650      ;
; 0.522 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.656      ;
; 0.524 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.658      ;
; 0.525 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.659      ;
; 0.527 ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.661      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                              ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                            ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -1.150 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.817     ; 1.770      ;
; -0.946 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.604     ; 1.779      ;
; -0.946 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.604     ; 1.779      ;
; -0.946 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.604     ; 1.779      ;
; -0.946 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.604     ; 1.779      ;
; -0.946 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.604     ; 1.779      ;
; -0.946 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.604     ; 1.779      ;
; -0.946 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.604     ; 1.779      ;
; -0.946 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.604     ; 1.779      ;
; -0.946 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.604     ; 1.779      ;
; -0.946 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.604     ; 1.779      ;
; -0.946 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.604     ; 1.779      ;
; -0.946 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.604     ; 1.779      ;
; -0.946 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.604     ; 1.779      ;
; -0.946 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.604     ; 1.779      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.607     ; 1.764      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.607     ; 1.764      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.607     ; 1.764      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.607     ; 1.764      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.607     ; 1.764      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.607     ; 1.764      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.607     ; 1.764      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.607     ; 1.764      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.607     ; 1.764      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.607     ; 1.764      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.607     ; 1.764      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.607     ; 1.764      ;
; -0.934 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.607     ; 1.764      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.599     ; 1.771      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.599     ; 1.771      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.599     ; 1.771      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.599     ; 1.771      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.599     ; 1.771      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.599     ; 1.771      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.599     ; 1.771      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.599     ; 1.771      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.599     ; 1.771      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.599     ; 1.771      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.599     ; 1.771      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.599     ; 1.771      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.599     ; 1.771      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.608     ; 1.762      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.608     ; 1.762      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.608     ; 1.762      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.600     ; 1.770      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.600     ; 1.770      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                        ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.608     ; 1.762      ;
; -0.933 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.600     ; 1.770      ;
; 1.222  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.646     ; 2.037      ;
; 1.222  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.646     ; 2.037      ;
; 1.222  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.646     ; 2.037      ;
; 1.222  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.646     ; 2.037      ;
; 1.222  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.646     ; 2.037      ;
; 1.222  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.646     ; 2.037      ;
; 1.222  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.646     ; 2.037      ;
; 1.222  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.646     ; 2.037      ;
; 1.222  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.646     ; 2.037      ;
; 1.222  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                              ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.646     ; 2.037      ;
; 1.222  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.646     ; 2.037      ;
; 1.222  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.646     ; 2.037      ;
; 1.222  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.646     ; 2.037      ;
; 1.222  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.646     ; 2.037      ;
; 1.222  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.646     ; 2.037      ;
; 1.222  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.646     ; 2.037      ;
; 1.258  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.646     ; 2.055      ;
; 1.302  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.787     ; 1.848      ;
; 1.302  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.787     ; 1.848      ;
; 1.303  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.802     ; 1.832      ;
; 1.303  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.802     ; 1.832      ;
; 1.303  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.802     ; 1.832      ;
; 1.303  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.802     ; 1.832      ;
; 1.303  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.802     ; 1.832      ;
; 1.303  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.802     ; 1.832      ;
; 1.303  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.802     ; 1.832      ;
; 1.303  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.802     ; 1.832      ;
; 1.303  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.802     ; 1.832      ;
; 1.303  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.802     ; 1.832      ;
; 1.303  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.800     ; 1.834      ;
; 1.303  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.802     ; 1.832      ;
; 1.303  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.800     ; 1.834      ;
; 1.303  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.800     ; 1.834      ;
; 1.303  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.802     ; 1.832      ;
; 1.303  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.802     ; 1.832      ;
; 1.303  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|rdptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.802     ; 1.832      ;
; 1.303  ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.802     ; 1.832      ;
; 1.335  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.797     ; 1.805      ;
; 1.335  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.797     ; 1.805      ;
; 1.335  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.797     ; 1.805      ;
; 1.335  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.797     ; 1.805      ;
; 1.335  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.797     ; 1.805      ;
; 1.335  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.797     ; 1.805      ;
; 1.335  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.797     ; 1.805      ;
; 1.335  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.797     ; 1.805      ;
; 1.336  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.798     ; 1.803      ;
; 1.336  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.798     ; 1.803      ;
; 1.336  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.798     ; 1.803      ;
; 1.336  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.798     ; 1.803      ;
; 1.336  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.798     ; 1.803      ;
; 1.336  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.799     ; 1.802      ;
; 1.336  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.798     ; 1.803      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                          ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 6.221 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.062      ;
; 6.221 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.062      ;
; 6.221 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.062      ;
; 6.221 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.062      ;
; 6.221 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.062      ;
; 6.221 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.062      ;
; 6.221 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.062      ;
; 6.221 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.062      ;
; 6.221 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.062      ;
; 6.221 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.062      ;
; 6.221 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.062      ;
; 6.221 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.062      ;
; 6.221 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.062      ;
; 6.221 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.062      ;
; 6.221 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.062      ;
; 6.221 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.062      ;
; 6.257 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.622     ; 2.080      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.264 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.008      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.270 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.608     ; 2.027      ;
; 6.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[0]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.769     ; 1.874      ;
; 6.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[1]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.769     ; 1.874      ;
; 6.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[2]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.769     ; 1.874      ;
; 6.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[3]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.769     ; 1.874      ;
; 6.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[4]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.769     ; 1.874      ;
; 6.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[5]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.769     ; 1.874      ;
; 6.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[6]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.769     ; 1.874      ;
; 6.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[7]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.769     ; 1.874      ;
; 6.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[9]                                                                                                                     ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.766     ; 1.877      ;
; 6.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[10]                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.766     ; 1.877      ;
; 6.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[11]                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.766     ; 1.877      ;
; 6.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[12]                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.766     ; 1.877      ;
; 6.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[13]                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.766     ; 1.877      ;
; 6.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[14]                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.766     ; 1.877      ;
; 6.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[15]                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.766     ; 1.877      ;
; 6.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[16]                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.766     ; 1.877      ;
; 6.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[17]                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.766     ; 1.877      ;
; 6.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[18]                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.766     ; 1.877      ;
; 6.294 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|write_addr_r[19]                                                                                                                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.766     ; 1.877      ;
+-------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.965 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 2.896      ;
; 16.965 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 2.896      ;
; 16.965 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 2.896      ;
; 16.965 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 2.896      ;
; 16.965 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 2.896      ;
; 16.965 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 2.896      ;
; 16.965 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 2.896      ;
; 16.965 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 2.896      ;
; 16.965 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 2.896      ;
; 16.965 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 2.896      ;
; 16.965 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 2.896      ;
; 16.965 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 2.896      ;
; 16.965 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 2.896      ;
; 16.965 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 2.896      ;
; 16.965 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 2.896      ;
; 16.965 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.126     ; 2.896      ;
; 17.334 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.242      ; 2.895      ;
; 17.648 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.293      ;
; 17.648 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.293      ;
; 17.648 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.293      ;
; 17.648 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.293      ;
; 17.648 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.293      ;
; 17.648 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.293      ;
; 17.648 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.293      ;
; 17.648 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.293      ;
; 17.648 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.293      ;
; 17.648 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.293      ;
; 17.648 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.293      ;
; 17.648 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.293      ;
; 17.648 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.293      ;
; 17.648 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.293      ;
; 17.648 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.293      ;
; 17.648 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.293      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.292      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.292      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.292      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.292      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.292      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.292      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.292      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.292      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.292      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.292      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.292      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.292      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.292      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.292      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.292      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.292      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.265      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.265      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.265      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.265      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.265      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.265      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.265      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.265      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.265      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.265      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.265      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.265      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.265      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.265      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.265      ;
; 17.670 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.265      ;
; 17.712 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.229      ;
; 17.712 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.229      ;
; 17.712 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.229      ;
; 17.712 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.229      ;
; 17.712 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.229      ;
; 17.712 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.229      ;
; 17.712 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.229      ;
; 17.712 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.229      ;
; 17.712 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.229      ;
; 17.712 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.229      ;
; 17.712 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.229      ;
; 17.712 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.229      ;
; 17.712 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.229      ;
; 17.712 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.229      ;
; 17.712 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.229      ;
; 17.712 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.229      ;
; 17.749 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.186      ;
; 17.749 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.186      ;
; 17.749 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.186      ;
; 17.749 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.186      ;
; 17.749 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.186      ;
; 17.749 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.186      ;
; 17.749 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.186      ;
; 17.749 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.186      ;
; 17.749 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.186      ;
; 17.749 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.186      ;
; 17.749 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.186      ;
; 17.749 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.186      ;
; 17.749 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.186      ;
; 17.749 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.186      ;
; 17.749 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.186      ;
; 17.749 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.186      ;
; 17.752 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.183      ;
; 17.752 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.183      ;
; 17.752 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.052     ; 2.183      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 36.523 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 3.422      ;
; 36.523 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 3.422      ;
; 36.523 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 3.422      ;
; 36.523 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 3.422      ;
; 36.523 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 3.422      ;
; 36.523 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 3.422      ;
; 36.655 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 3.289      ;
; 36.655 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 3.289      ;
; 36.655 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 3.289      ;
; 36.655 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 3.289      ;
; 36.655 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 3.289      ;
; 36.655 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 3.289      ;
; 36.655 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 3.289      ;
; 38.469 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.472      ;
; 38.469 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.472      ;
; 38.469 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.472      ;
; 38.469 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.472      ;
; 38.469 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.472      ;
; 38.469 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.472      ;
; 38.469 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.472      ;
; 38.469 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.472      ;
; 38.469 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.472      ;
; 38.469 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.472      ;
; 38.469 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.472      ;
; 38.469 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.472      ;
; 38.469 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.472      ;
; 38.469 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.472      ;
; 38.469 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.472      ;
; 38.469 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 1.472      ;
; 38.751 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 1.189      ;
; 38.942 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.144      ; 1.189      ;
; 38.942 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.144      ; 1.189      ;
; 38.942 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.144      ; 1.189      ;
; 38.942 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.144      ; 1.189      ;
; 38.942 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.144      ; 1.189      ;
; 38.942 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.144      ; 1.189      ;
; 38.942 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.144      ; 1.189      ;
; 38.942 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.144      ; 1.189      ;
; 38.942 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.144      ; 1.189      ;
; 38.942 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.144      ; 1.189      ;
; 38.942 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.144      ; 1.189      ;
; 38.942 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.144      ; 1.189      ;
; 38.974 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 0.968      ;
; 38.974 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 0.968      ;
; 38.974 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 0.968      ;
; 38.974 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 0.968      ;
; 38.974 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 0.968      ;
; 38.974 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 0.968      ;
; 38.974 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 0.968      ;
; 38.974 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 0.968      ;
; 38.974 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 0.968      ;
; 38.974 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 0.968      ;
; 38.974 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 0.968      ;
; 38.974 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 0.968      ;
; 38.974 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 0.968      ;
; 38.974 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 0.968      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                        ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+
; 0.311 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.445      ; 0.840      ;
; 0.323 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.445      ; 0.852      ;
; 0.718 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.840      ;
; 0.718 ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.840      ;
; 0.730 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.852      ;
; 0.730 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.852      ;
; 0.730 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.852      ;
; 0.730 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.852      ;
; 0.730 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.852      ;
; 0.730 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.852      ;
; 0.730 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.852      ;
; 0.730 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.852      ;
; 0.730 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.852      ;
; 0.730 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.852      ;
; 0.730 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.852      ;
; 0.730 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.852      ;
; 0.730 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.852      ;
; 0.730 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.852      ;
; 0.730 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.852      ;
; 0.730 ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                            ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.038      ; 0.852      ;
; 0.873 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[23]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.753      ; 2.780      ;
; 0.873 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[22]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.753      ; 2.780      ;
; 0.873 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[21]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.753      ; 2.780      ;
; 0.873 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[20]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.753      ; 2.780      ;
; 0.873 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[19]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.753      ; 2.780      ;
; 0.873 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[18]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.753      ; 2.780      ;
; 0.873 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[17]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.753      ; 2.780      ;
; 0.873 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[16]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.753      ; 2.780      ;
; 0.877 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_read_r       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.753      ; 2.784      ;
; 0.877 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|state_r          ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.753      ; 2.784      ;
; 0.877 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|avm_address_r[3] ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.753      ; 2.784      ;
; 0.877 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[1] ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.753      ; 2.784      ;
; 0.877 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|receive_num_r[0] ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.753      ; 2.784      ;
; 0.905 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.440      ; 1.429      ;
; 0.915 ; I2C_CCD_Config:u8|combo_cnt[20]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.440      ; 1.439      ;
; 0.985 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|valid_r          ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.754      ; 2.893      ;
; 0.997 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[14]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.751      ; 2.902      ;
; 0.997 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[13]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.751      ; 2.902      ;
; 0.997 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[12]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.751      ; 2.902      ;
; 0.997 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[11]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.751      ; 2.902      ;
; 0.997 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[10]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.751      ; 2.902      ;
; 0.997 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[9]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.751      ; 2.902      ;
; 0.997 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[8]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.751      ; 2.902      ;
; 0.997 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[7]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.751      ; 2.902      ;
; 0.997 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[6]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.751      ; 2.902      ;
; 0.997 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[5]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.751      ; 2.902      ;
; 0.997 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[4]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.751      ; 2.902      ;
; 0.997 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[3]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.751      ; 2.902      ;
; 0.997 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[2]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.751      ; 2.902      ;
; 0.997 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[1]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.751      ; 2.902      ;
; 0.997 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[0]        ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.751      ; 2.902      ;
; 1.004 ; I2C_CCD_Config:u8|combo_cnt[23]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.440      ; 1.528      ;
; 1.011 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader:image_loader_wrapper_0|data_r[15]       ; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50   ; 0.000        ; 1.752      ; 2.917      ;
; 1.047 ; I2C_CCD_Config:u8|combo_cnt[17]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.440      ; 1.571      ;
; 1.071 ; I2C_CCD_Config:u8|combo_cnt[21]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.440      ; 1.595      ;
; 1.106 ; I2C_CCD_Config:u8|combo_cnt[16]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.440      ; 1.630      ;
; 1.149 ; I2C_CCD_Config:u8|combo_cnt[18]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.440      ; 1.673      ;
; 1.149 ; I2C_CCD_Config:u8|combo_cnt[19]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.440      ; 1.673      ;
; 1.153 ; I2C_CCD_Config:u8|combo_cnt[22]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.440      ; 1.677      ;
; 1.171 ; I2C_CCD_Config:u8|combo_cnt[1]                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.689      ;
; 1.213 ; I2C_CCD_Config:u8|combo_cnt[4]                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.731      ;
; 1.215 ; I2C_CCD_Config:u8|combo_cnt[8]                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.733      ;
; 1.229 ; I2C_CCD_Config:u8|combo_cnt[0]                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.747      ;
; 1.272 ; I2C_CCD_Config:u8|combo_cnt[2]                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.790      ;
; 1.273 ; I2C_CCD_Config:u8|combo_cnt[3]                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.791      ;
; 1.273 ; I2C_CCD_Config:u8|combo_cnt[7]                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.791      ;
; 1.275 ; I2C_CCD_Config:u8|combo_cnt[11]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.793      ;
; 1.312 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.429      ;
; 1.312 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.429      ;
; 1.312 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.429      ;
; 1.312 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.429      ;
; 1.312 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.429      ;
; 1.312 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.429      ;
; 1.312 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.429      ;
; 1.312 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.429      ;
; 1.312 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.429      ;
; 1.312 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.429      ;
; 1.312 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.429      ;
; 1.312 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                                                              ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.429      ;
; 1.312 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.429      ;
; 1.312 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.429      ;
; 1.312 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.429      ;
; 1.312 ; I2C_CCD_Config:u8|combo_cnt[24]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                                                             ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.033      ; 1.429      ;
; 1.315 ; I2C_CCD_Config:u8|combo_cnt[13]                                                                                                                                     ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.440      ; 1.839      ;
; 1.316 ; I2C_CCD_Config:u8|combo_cnt[5]                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.834      ;
; 1.317 ; I2C_CCD_Config:u8|combo_cnt[9]                                                                                                                                      ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                ; CLOCK2_50                                      ; CLOCK2_50   ; 0.000        ; 0.434      ; 1.835      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                           ; To Node                                                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.685 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.005      ;
; 0.685 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.005      ;
; 0.685 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.005      ;
; 0.685 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.005      ;
; 0.685 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.005      ;
; 0.685 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.005      ;
; 0.685 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.005      ;
; 0.685 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.005      ;
; 0.685 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.005      ;
; 0.685 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                        ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.005      ;
; 0.685 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.005      ;
; 0.685 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.236      ; 1.005      ;
; 0.706 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.828      ;
; 0.706 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.828      ;
; 0.706 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.828      ;
; 0.706 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.828      ;
; 0.706 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.828      ;
; 0.706 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.828      ;
; 0.706 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.828      ;
; 0.706 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.828      ;
; 0.706 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.828      ;
; 0.706 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.828      ;
; 0.706 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.828      ;
; 0.706 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.828      ;
; 0.706 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[6]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.828      ;
; 0.706 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.828      ;
; 0.885 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 1.005      ;
; 1.125 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.247      ;
; 1.125 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.247      ;
; 1.125 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.247      ;
; 1.125 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.247      ;
; 1.125 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.247      ;
; 1.125 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.247      ;
; 1.125 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.247      ;
; 1.125 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.247      ;
; 1.125 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.247      ;
; 1.125 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.247      ;
; 1.125 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.247      ;
; 1.125 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.247      ;
; 1.125 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.247      ;
; 1.125 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.247      ;
; 1.125 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.247      ;
; 1.125 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 1.247      ;
; 2.655 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 2.780      ;
; 2.655 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 2.780      ;
; 2.655 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 2.780      ;
; 2.655 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 2.780      ;
; 2.655 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 2.780      ;
; 2.655 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 2.780      ;
; 2.655 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 2.780      ;
; 2.767 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                  ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 2.893      ;
; 2.767 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 2.893      ;
; 2.767 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 2.893      ;
; 2.767 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 2.893      ;
; 2.767 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                           ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 2.893      ;
; 2.767 ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                          ; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 2.893      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.679      ;
; 2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.679      ;
; 2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.679      ;
; 2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.249     ; 1.679      ;
; 2.752 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.656      ;
; 2.752 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.656      ;
; 2.752 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.280     ; 1.656      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 1.672      ;
; 2.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.295     ; 1.654      ;
; 2.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.295     ; 1.654      ;
; 2.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.295     ; 1.654      ;
; 2.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.295     ; 1.654      ;
; 2.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.295     ; 1.654      ;
; 2.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.295     ; 1.654      ;
; 2.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.295     ; 1.654      ;
; 2.765 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.295     ; 1.654      ;
; 2.783 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 1.705      ;
; 2.783 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 1.703      ;
; 2.783 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.263     ; 1.704      ;
; 2.783 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 1.703      ;
; 2.783 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 1.703      ;
; 2.783 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.263     ; 1.704      ;
; 2.783 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.263     ; 1.704      ;
; 2.783 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.263     ; 1.704      ;
; 2.783 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.263     ; 1.704      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 1.689      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 1.689      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 1.689      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 1.689      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 1.689      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 1.689      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 1.689      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 1.689      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 1.689      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 1.689      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 1.689      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 1.689      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 1.689      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.432     ; 1.689      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.686      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.686      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.687      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.687      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.687      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.686      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.686      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.686      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.685      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.687      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.687      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.687      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.687      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.687      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.687      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.687      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.687      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.685      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.686      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.686      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.686      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.687      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.687      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.435     ; 1.687      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.686      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.686      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.686      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.684      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.684      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.686      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.686      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.684      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.686      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.684      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.686      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.684      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.436     ; 1.686      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.685      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.684      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.684      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.437     ; 1.685      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.438     ; 1.684      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.673      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.673      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.673      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.673      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.673      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.673      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.673      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.673      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.673      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.673      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.673      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.673      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.673      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.676      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.676      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.673      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.676      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.673      ;
; 2.945 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.672      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.676      ;
; 2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.676      ;
; 2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.676      ;
; 2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.676      ;
; 2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.676      ;
; 2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.676      ;
; 2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.676      ;
; 2.744 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.252     ; 1.676      ;
; 2.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.280     ; 1.655      ;
; 2.751 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.280     ; 1.655      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.260     ; 1.680      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.260     ; 1.680      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.260     ; 1.680      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.260     ; 1.680      ;
; 2.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.659      ;
; 2.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.659      ;
; 2.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.659      ;
; 2.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.659      ;
; 2.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.659      ;
; 2.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.659      ;
; 2.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.659      ;
; 2.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.659      ;
; 2.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.659      ;
; 2.766 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.291     ; 1.659      ;
; 2.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.293     ; 1.658      ;
; 2.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.293     ; 1.658      ;
; 2.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.293     ; 1.658      ;
; 2.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.293     ; 1.658      ;
; 2.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.293     ; 1.658      ;
; 2.767 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.293     ; 1.658      ;
; 2.783 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.699      ;
; 2.783 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.699      ;
; 2.783 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.699      ;
; 2.783 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.699      ;
; 2.783 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.699      ;
; 2.783 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.699      ;
; 2.783 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.699      ;
; 2.783 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.268     ; 1.699      ;
; 2.799 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.686      ;
; 2.799 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.686      ;
; 2.799 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.686      ;
; 2.799 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.686      ;
; 2.799 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.686      ;
; 2.799 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.686      ;
; 2.799 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.686      ;
; 2.799 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.686      ;
; 2.799 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.686      ;
; 2.799 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.686      ;
; 2.799 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.686      ;
; 2.799 ; Reset_Delay:u2|oRST_1 ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1]                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.297     ; 1.686      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.453     ; 1.678      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.453     ; 1.678      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.452     ; 1.679      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.452     ; 1.679      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.452     ; 1.679      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.452     ; 1.679      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.452     ; 1.679      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.452     ; 1.679      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.452     ; 1.679      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.452     ; 1.679      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.452     ; 1.679      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.452     ; 1.679      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.452     ; 1.679      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.452     ; 1.679      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.453     ; 1.678      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.453     ; 1.678      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.453     ; 1.678      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.453     ; 1.678      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.453     ; 1.678      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.453     ; 1.678      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.453     ; 1.678      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.453     ; 1.678      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.451     ; 1.680      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.453     ; 1.678      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.451     ; 1.680      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.453     ; 1.678      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.453     ; 1.678      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.453     ; 1.678      ;
; 2.947 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.451     ; 1.680      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.482     ; 1.656      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.482     ; 1.656      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.482     ; 1.656      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.482     ; 1.656      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.482     ; 1.656      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.483     ; 1.655      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.482     ; 1.656      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.482     ; 1.656      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.482     ; 1.656      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.482     ; 1.656      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.482     ; 1.656      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.482     ; 1.656      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.480     ; 1.658      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.479     ; 1.659      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.482     ; 1.656      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.479     ; 1.659      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.480     ; 1.658      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.480     ; 1.658      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.480     ; 1.658      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.480     ; 1.658      ;
; 2.954 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.480     ; 1.658      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_address_reg0                      ;
; 4.759 ; 4.989        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_we_reg                            ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~porta_datain_reg0                       ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                          ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                                             ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                                             ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                                             ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                                             ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                                             ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                                             ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                                              ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0                     ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                          ;
; 4.772 ; 5.002        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                          ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                                                                                                                    ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_re_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_re_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_re_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_re_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a31~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_re_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a43~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_re_reg        ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a7~porta_we_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a13~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a19~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a21~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a23~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a26~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a29~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_re_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a33~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a38~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a46~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_re_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a47~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_re_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a9~porta_re_reg        ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a9~porta_we_reg        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_re_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a11~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_re_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_re_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_re_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_re_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_re_reg        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a1~porta_we_reg        ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_re_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a24~porta_re_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_re_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a25~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_address_reg0 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_re_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a27~porta_we_reg       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a28~porta_datain_reg0  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Image_Controller:image_controller|RAM_image:ram_imgae|altsyncram:altsyncram_component|altsyncram_5sf1:auto_generated|ram_block1a30~porta_address_reg0 ;
+-------+--------------+----------------+-----------------+-----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[0]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[10]                                                                                                                                       ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[11]                                                                                                                                       ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[12]                                                                                                                                       ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[1]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[2]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[3]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[4]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[5]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[6]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[7]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[8]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[9]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[0]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[10]                                                                                                                                       ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[11]                                                                                                                                       ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[12]                                                                                                                                       ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[1]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[2]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[3]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[4]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[5]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[6]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[7]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[8]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[9]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                      ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                      ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oRequest                                                                                                                                         ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                      ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[7]                                                                                                                                        ;
; 12.259 ; 12.475       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                      ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                              ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                             ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                             ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                             ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                             ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                             ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                             ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                              ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                              ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                              ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                              ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                              ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                              ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                              ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                              ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                              ;
; 12.261 ; 12.491       ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0     ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[7]                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[8]                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[9]                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[5]                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[6]                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[8]                                                                                                                                        ;
; 12.261 ; 12.477       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_R[9]                                                                                                                                        ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[0]                              ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[10]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[11]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[12]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[13]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[14]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[15]                             ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[1]                              ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[2]                              ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[3]                              ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[4]                              ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[5]                              ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[6]                              ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[7]                              ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[8]                              ;
; 12.273 ; 12.503       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|q_b[9]                              ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                ;
; 12.274 ; 12.504       ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sram_Contoller:sram_control|SRAM_RD_FIFO:read_fifo|dcfifo:dcfifo_component|dcfifo_9lj1:auto_generated|altsyncram_tj31:fifo_ram|ram_block5a0~portb_address_reg0     ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                ;
; 12.275 ; 12.491       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK_50 ; Rise       ; CLOCK_50 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.774 ; 19.990       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]      ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                           ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                          ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                             ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                             ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                             ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                             ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[0]                                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[1]                                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[2]                                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[3]                                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[4]                                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[5]                                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[6]                                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[7]                                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]      ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]      ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]      ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]      ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]      ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]      ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]      ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]      ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]      ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                         ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                         ;
; 19.777 ; 19.993       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                        ;
; 19.792 ; 20.008       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;
; 19.792 ; 20.008       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;
; 19.792 ; 20.008       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ;
; 19.792 ; 20.008       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ;
; 19.792 ; 20.008       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ;
; 19.792 ; 20.008       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ;
; 19.792 ; 20.008       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                        ;
; 19.792 ; 20.008       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ;
; 19.792 ; 20.008       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ;
; 19.792 ; 20.008       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                        ;
; 19.792 ; 20.008       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ;
; 19.792 ; 20.008       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ;
; 19.792 ; 20.008       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ;
; 19.805 ; 19.989       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;
; 19.805 ; 19.989       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;
; 19.805 ; 19.989       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_clk_en                                                 ;
; 19.805 ; 19.989       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[0]                                        ;
; 19.805 ; 19.989       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[1]                                        ;
; 19.805 ; 19.989       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[2]                                        ;
; 19.805 ; 19.989       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[3]                                        ;
; 19.805 ; 19.989       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[4]                                        ;
; 19.805 ; 19.989       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[5]                                        ;
; 19.805 ; 19.989       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[6]                                        ;
; 19.805 ; 19.989       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|baud_rate_counter[7]                                        ;
; 19.805 ; 19.989       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxsync_rxdxx1                                      ;
; 19.805 ; 19.989       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|do_start_rx                                                 ;
; 19.820 ; 20.004       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[0]                                             ;
; 19.820 ; 20.004       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[1]                                             ;
; 19.820 ; 20.004       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[2]                                             ;
; 19.820 ; 20.004       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[3]                                             ;
; 19.820 ; 20.004       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[4]                                             ;
; 19.820 ; 20.004       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[5]                                             ;
; 19.820 ; 20.004       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[6]                                             ;
; 19.820 ; 20.004       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_regs:the_Image_Loader_Wrapper_uart_0_regs|readdata[7]                                             ;
; 19.820 ; 20.004       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|break_detect                                                ;
; 19.820 ; 20.004       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|delayed_unxrx_in_processxx3                                 ;
; 19.820 ; 20.004       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|framing_error                                               ;
; 19.820 ; 20.004       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_char_ready                                               ;
; 19.820 ; 20.004       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_data[6]                                                  ;
; 19.820 ; 20.004       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_uart_0:uart_0|Image_Loader_Wrapper_uart_0_rx:the_Image_Loader_Wrapper_uart_0_rx|rx_overrun                                                  ;
; 19.821 ; 20.005       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:image_loader_wrapper_0_avalon_master_0_translator|read_accepted         ;
; 19.821 ; 20.005       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                  ;
; 19.821 ; 20.005       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                  ;
; 19.821 ; 20.005       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                  ;
; 19.821 ; 20.005       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                  ;
; 19.821 ; 20.005       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                  ;
; 19.821 ; 20.005       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                  ;
; 19.821 ; 20.005       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                  ;
; 19.821 ; 20.005       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                  ;
; 19.821 ; 20.005       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                   ;
; 19.821 ; 20.005       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                           ;
; 19.821 ; 20.005       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                             ;
; 19.821 ; 20.005       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; Image_Loader_Wrapper:image_loader_wrapper|Image_Loader_Wrapper_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                          ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 1.962 ; 2.750 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 1.962 ; 2.750 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 1.634 ; 2.520 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 1.634 ; 2.520 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK2_50  ; 3.641 ; 4.602 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 3.641 ; 4.602 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.938 ; 3.854 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 2.938 ; 3.854 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 2.926 ; 3.852 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 2.826 ; 3.732 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 2.827 ; 3.733 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 2.833 ; 3.731 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 2.774 ; 3.669 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 2.739 ; 3.628 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 2.742 ; 3.639 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 2.727 ; 3.582 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 2.698 ; 3.563 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 2.687 ; 3.541 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 2.728 ; 3.590 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 2.930 ; 3.829 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 2.927 ; 3.850 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 2.872 ; 3.778 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 2.906 ; 3.827 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -0.918 ; -1.736 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -0.918 ; -1.736 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -0.669 ; -1.438 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -0.669 ; -1.438 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK2_50  ; -2.592 ; -3.481 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -2.592 ; -3.481 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -2.251 ; -3.093 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -2.494 ; -3.394 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -2.481 ; -3.391 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -2.385 ; -3.277 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -2.386 ; -3.277 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -2.392 ; -3.275 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -2.335 ; -3.216 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -2.301 ; -3.176 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -2.304 ; -3.187 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -2.289 ; -3.133 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -2.260 ; -3.114 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -2.251 ; -3.093 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -2.289 ; -3.141 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -2.483 ; -3.369 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -2.482 ; -3.389 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -2.429 ; -3.320 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -2.462 ; -3.368 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 6.009  ; 6.373  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 5.291  ; 5.222  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.885  ; 4.105  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.617  ; 2.701  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 3.451  ; 3.649  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.784  ; 2.919  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 3.289  ; 3.453  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 3.839  ; 4.043  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 3.885  ; 4.105  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 3.147  ; 3.313  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 3.111  ; 3.296  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.976  ; 3.124  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 3.359  ; 3.521  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.118  ; 3.259  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 3.856  ; 4.094  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.164  ; 3.345  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 3.164  ; 3.345  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.918  ; 3.036  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.951  ; 3.072  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 3.616  ; 3.834  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.761  ; 2.846  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 5.006  ; 5.277  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 5.006  ; 5.268  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 4.869  ; 5.185  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 4.158  ; 4.381  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 4.184  ; 4.418  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 4.388  ; 4.653  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 4.767  ; 5.016  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 4.337  ; 4.414  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 4.024  ; 4.210  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.870  ; 4.055  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 4.950  ; 5.230  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 4.811  ; 5.064  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 4.934  ; 5.277  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 4.394  ; 4.534  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 4.011  ; 4.132  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 4.842  ; 5.095  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 4.494  ; 4.665  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 4.575  ; 4.911  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 4.779  ; 5.067  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 4.064  ; 4.255  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 4.146  ; 4.361  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 4.187  ; 4.457  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 4.248  ; 4.467  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 4.137  ; 4.342  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.772  ; 3.944  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 4.455  ; 4.654  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.699  ; 3.875  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.935  ; 4.135  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.879  ; 4.063  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.949  ; 4.115  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 4.609  ; 4.885  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 4.027  ; 4.259  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 4.059  ; 4.260  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.838  ; 2.958  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 1.979  ; 1.952  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.488  ; 2.545  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.639  ; 2.704  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.838  ; 2.958  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.272  ; 3.447  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.882  ; 2.996  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 5.267  ; 5.570  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 5.267  ; 5.570  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 5.141  ; 5.475  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 6.353  ; 6.277  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 4.745  ; 4.813  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 4.155  ; 4.158  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 4.983  ; 5.049  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 4.615  ; 4.622  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 4.169  ; 4.115  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 4.125  ; 4.104  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 4.423  ; 4.407  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 4.424  ; 4.427  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 4.098  ; 4.069  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 6.353  ; 6.277  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 3.916  ; 3.862  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 4.747  ; 4.799  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 5.601  ; 5.396  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 4.819  ; 4.893  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 4.360  ; 4.393  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 5.804  ; 5.596  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 5.330  ; 5.460  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 4.506  ; 4.490  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 4.346  ; 4.362  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 6.145  ; 6.007  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 3.912  ; 4.251  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 5.206  ; 5.564  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 4.065  ; 4.327  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 4.595  ; 4.880  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 4.075  ; 4.313  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 3.586  ; 3.769  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 4.472  ; 4.741  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 5.206  ; 5.564  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 3.623  ; 3.810  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 3.271  ; 3.419  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 3.962  ; 4.177  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 4.409  ; 4.665  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 3.506  ; 3.656  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 4.118  ; 4.372  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 4.869  ; 5.161  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 5.025  ; 5.356  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 3.447  ; 3.609  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 3.560  ; 3.753  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 3.602  ; 3.843  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.410 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.443 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.534  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.502  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 3.690  ; 3.965  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 3.690  ; 3.965  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 1.514  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 3.502  ; 3.669  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 3.076  ; 3.171  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.752  ; 2.819  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 3.502  ; 3.669  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 3.312  ; 3.477  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 3.490  ; 3.655  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.474  ; 2.543  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.482  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 3.722  ; 3.920  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 3.722  ; 3.920  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.990  ; 3.089  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 3.021  ; 3.136  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 3.142  ; 3.269  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 3.230  ; 3.357  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.954  ; 3.063  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 2.840  ; 2.925  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 3.343  ; 3.478  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.529  ; 2.571  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.862  ; 2.964  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.744  ; 2.821  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.986  ; 3.100  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 3.343  ; 3.478  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 3.217  ; 3.315  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 5.793  ; 6.140  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 5.106  ; 5.039  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 2.284  ; 2.362  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.284  ; 2.362  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 3.084  ; 3.271  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.441  ; 2.569  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.930  ; 3.085  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 3.457  ; 3.650  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 3.501  ; 3.710  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.790  ; 2.947  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.755  ; 2.931  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.629  ; 2.768  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.996  ; 3.149  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.762  ; 2.895  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 3.474  ; 3.700  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.572  ; 2.683  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.805  ; 2.978  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.572  ; 2.683  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.605  ; 2.718  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 3.242  ; 3.450  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.423  ; 2.502  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.721  ; 2.792  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 4.289  ; 4.592  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.868  ; 4.060  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.323  ; 3.427  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.357  ; 3.465  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.463  ; 3.566  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 4.175  ; 4.439  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.582  ; 3.758  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.183  ; 3.243  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.033  ; 3.158  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.942  ; 4.082  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 4.166  ; 4.452  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 4.123  ; 4.347  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.736  ; 3.922  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.383  ; 3.559  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 4.182  ; 4.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.832  ; 4.046  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.642  ; 3.853  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.724  ; 3.922  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.003  ; 3.100  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.050  ; 3.169  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.598  ; 3.814  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.162  ; 3.300  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.068  ; 3.177  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 2.721  ; 2.792  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.837  ; 4.074  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.099  ; 3.145  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.150  ; 3.202  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.106  ; 3.198  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.143  ; 3.198  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.439  ; 3.547  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.203  ; 3.333  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.247  ; 3.332  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 1.672  ; 1.644  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 1.672  ; 1.644  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.160  ; 2.213  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.306  ; 2.365  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.492  ; 2.606  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.912  ; 3.078  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.539  ; 2.646  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 3.454  ; 3.719  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 3.649  ; 3.895  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 3.454  ; 3.719  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 2.007  ; 2.019  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 2.458  ; 2.543  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 2.352  ; 2.417  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 2.595  ; 2.691  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 2.245  ; 2.285  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 2.277  ; 2.326  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 2.361  ; 2.424  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 2.072  ; 2.088  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 2.132  ; 2.162  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 2.309  ; 2.352  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 4.451  ; 4.421  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 2.007  ; 2.019  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 2.717  ; 2.817  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 3.495  ; 3.310  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 2.621  ; 2.719  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 2.406  ; 2.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 3.698  ; 3.507  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 3.200  ; 3.356  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 2.323  ; 2.384  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 2.315  ; 2.361  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 4.071  ; 3.968  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 3.513  ; 3.300  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 2.918  ; 3.058  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 3.682  ; 3.931  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 4.190  ; 4.461  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 3.691  ; 3.917  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 3.221  ; 3.395  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 4.071  ; 4.328  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 4.777  ; 5.117  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 3.256  ; 3.434  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 2.918  ; 3.058  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 3.587  ; 3.790  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 4.015  ; 4.258  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 3.148  ; 3.290  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 3.736  ; 3.977  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 4.456  ; 4.734  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 4.602  ; 4.919  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 3.088  ; 3.241  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 3.196  ; 3.379  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 3.227  ; 3.455  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.696 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.729 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 3.317  ; 3.581  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 3.317  ; 3.581  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.409  ; 2.471  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.721  ; 2.810  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.409  ; 2.471  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 3.129  ; 3.287  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.945  ; 3.102  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 3.117  ; 3.274  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.140  ; 2.204  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.604  ; 2.706  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 3.340  ; 3.528  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.636  ; 2.728  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.668  ; 2.776  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.784  ; 2.904  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.867  ; 2.986  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.604  ; 2.706  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 2.492  ; 2.571  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.194  ; 2.232  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.194  ; 2.232  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.513  ; 2.609  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.400  ; 2.472  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.633  ; 2.740  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.976  ; 3.102  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 2.856  ; 2.948  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.536 ;    ;    ; 5.443 ;
; SW[1]      ; LEDR[1]     ; 4.386 ;    ;    ; 5.282 ;
; SW[2]      ; LEDR[2]     ; 4.414 ;    ;    ; 5.295 ;
; SW[3]      ; LEDR[3]     ; 4.364 ;    ;    ; 5.233 ;
; SW[4]      ; LEDR[4]     ; 4.350 ;    ;    ; 5.232 ;
; SW[5]      ; LEDR[5]     ; 4.448 ;    ;    ; 5.360 ;
; SW[6]      ; LEDR[6]     ; 4.655 ;    ;    ; 5.591 ;
; SW[7]      ; LEDR[7]     ; 4.488 ;    ;    ; 5.402 ;
; SW[8]      ; LEDR[8]     ; 4.585 ;    ;    ; 5.514 ;
; SW[9]      ; LEDR[9]     ; 5.306 ;    ;    ; 6.259 ;
; SW[10]     ; LEDR[10]    ; 4.792 ;    ;    ; 5.759 ;
; SW[11]     ; LEDR[11]    ; 4.768 ;    ;    ; 5.730 ;
; SW[12]     ; LEDR[12]    ; 4.716 ;    ;    ; 5.661 ;
; SW[13]     ; LEDR[13]    ; 4.593 ;    ;    ; 5.535 ;
; SW[14]     ; LEDR[14]    ; 4.590 ;    ;    ; 5.531 ;
; SW[15]     ; LEDR[15]    ; 5.648 ;    ;    ; 6.660 ;
; SW[16]     ; LEDR[16]    ; 4.598 ;    ;    ; 5.545 ;
; SW[17]     ; LEDR[17]    ; 4.576 ;    ;    ; 5.516 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.380 ;    ;    ; 5.274 ;
; SW[1]      ; LEDR[1]     ; 4.234 ;    ;    ; 5.118 ;
; SW[2]      ; LEDR[2]     ; 4.260 ;    ;    ; 5.130 ;
; SW[3]      ; LEDR[3]     ; 4.212 ;    ;    ; 5.070 ;
; SW[4]      ; LEDR[4]     ; 4.199 ;    ;    ; 5.069 ;
; SW[5]      ; LEDR[5]     ; 4.293 ;    ;    ; 5.192 ;
; SW[6]      ; LEDR[6]     ; 4.493 ;    ;    ; 5.415 ;
; SW[7]      ; LEDR[7]     ; 4.331 ;    ;    ; 5.233 ;
; SW[8]      ; LEDR[8]     ; 4.423 ;    ;    ; 5.338 ;
; SW[9]      ; LEDR[9]     ; 5.153 ;    ;    ; 6.094 ;
; SW[10]     ; LEDR[10]    ; 4.622 ;    ;    ; 5.574 ;
; SW[11]     ; LEDR[11]    ; 4.599 ;    ;    ; 5.546 ;
; SW[12]     ; LEDR[12]    ; 4.549 ;    ;    ; 5.480 ;
; SW[13]     ; LEDR[13]    ; 4.431 ;    ;    ; 5.359 ;
; SW[14]     ; LEDR[14]    ; 4.428 ;    ;    ; 5.355 ;
; SW[15]     ; LEDR[15]    ; 5.480 ;    ;    ; 6.477 ;
; SW[16]     ; LEDR[16]    ; 4.434 ;    ;    ; 5.367 ;
; SW[17]     ; LEDR[17]    ; 4.414 ;    ;    ; 5.339 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.101 ; 3.008 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.316 ; 3.223 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.721 ; 3.628 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.725 ; 3.632 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.520 ; 3.427 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.725 ; 3.632 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.737 ; 3.644 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.737 ; 3.644 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.098 ; 4.005 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.532 ; 3.439 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.532 ; 3.439 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.723 ; 3.630 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.321 ; 3.228 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.723 ; 3.630 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.519 ; 3.426 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.242 ; 3.177 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.532 ; 3.439 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.101 ; 3.008 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.255 ; 3.162 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.287 ; 3.194 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.242 ; 3.149 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.242 ; 3.149 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.411 ; 3.318 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.101 ; 3.008 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.107 ; 3.014 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.532 ; 3.439 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.105 ; 4.012 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.105 ; 4.012 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.105 ; 4.012 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.098 ; 4.005 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.918 ; 3.825 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.098 ; 4.005 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.897 ; 3.804 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 3.023 ; 2.930 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.756 ; 3.682 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.328 ; 3.254 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.861 ; 3.787 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.861 ; 3.787 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.846 ; 3.772 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.961 ; 3.887 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.961 ; 3.887 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 3.635 ; 3.561 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.190 ; 3.097 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.023 ; 2.930 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.377 ; 3.284 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 3.282 ; 3.189 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.399 ; 3.306 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.624 ; 3.550 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.846 ; 3.772 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.624 ; 3.550 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.755 ; 2.662 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.961 ; 2.868 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.350 ; 3.257 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.354 ; 3.261 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.158 ; 3.065 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.354 ; 3.261 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.366 ; 3.273 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.366 ; 3.273 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.713 ; 3.620 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.169 ; 3.076 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.169 ; 3.076 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.352 ; 3.259 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.967 ; 2.874 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.352 ; 3.259 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.156 ; 3.063 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.887 ; 2.822 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.169 ; 3.076 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.755 ; 2.662 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.903 ; 2.810 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.934 ; 2.841 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.891 ; 2.798 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.891 ; 2.798 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.053 ; 2.960 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.755 ; 2.662 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.761 ; 2.668 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.169 ; 3.076 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.720 ; 3.627 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.720 ; 3.627 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.720 ; 3.627 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.713 ; 3.620 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.539 ; 3.446 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.713 ; 3.620 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.519 ; 3.426 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.680 ; 2.587 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.373 ; 3.299 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 2.963 ; 2.889 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.475 ; 3.401 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.475 ; 3.401 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.460 ; 3.386 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.570 ; 3.496 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.570 ; 3.496 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 3.257 ; 3.183 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 2.840 ; 2.747 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 2.680 ; 2.587 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.020 ; 2.927 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 2.929 ; 2.836 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.041 ; 2.948 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.247 ; 3.173 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.460 ; 3.386 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.247 ; 3.173 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.201     ; 3.294     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.435     ; 3.528     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.908     ; 4.001     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.911     ; 4.004     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.675     ; 3.768     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.911     ; 4.004     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.929     ; 4.022     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.929     ; 4.022     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.338     ; 4.431     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.693     ; 3.786     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.693     ; 3.786     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.907     ; 4.000     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.446     ; 3.539     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.907     ; 4.000     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.672     ; 3.765     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.396     ; 3.461     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.693     ; 3.786     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 3.201     ; 3.294     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.368     ; 3.461     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.412     ; 3.505     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.348     ; 3.441     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.348     ; 3.441     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.541     ; 3.634     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.201     ; 3.294     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.209     ; 3.302     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.693     ; 3.786     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.346     ; 4.439     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.346     ; 4.439     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.346     ; 4.439     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.338     ; 4.431     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.131     ; 4.224     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.338     ; 4.431     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.106     ; 4.199     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 3.129     ; 3.222     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.991     ; 4.065     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.497     ; 3.571     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 4.104     ; 4.178     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 4.104     ; 4.178     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 4.089     ; 4.163     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 4.209     ; 4.283     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 4.209     ; 4.283     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 3.857     ; 3.931     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 3.312     ; 3.405     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 3.129     ; 3.222     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.548     ; 3.641     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 3.426     ; 3.519     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.568     ; 3.661     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.833     ; 3.907     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 4.089     ; 4.163     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.833     ; 3.907     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.848     ; 2.941     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.072     ; 3.165     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 3.526     ; 3.619     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.529     ; 3.622     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 3.303     ; 3.396     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.529     ; 3.622     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.546     ; 3.639     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.546     ; 3.639     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.939     ; 4.032     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 3.320     ; 3.413     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 3.320     ; 3.413     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 3.526     ; 3.619     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 3.083     ; 3.176     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.526     ; 3.619     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 3.300     ; 3.393     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.033     ; 3.098     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 3.320     ; 3.413     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.848     ; 2.941     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.008     ; 3.101     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.050     ; 3.143     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.989     ; 3.082     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.989     ; 3.082     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 3.174     ; 3.267     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.848     ; 2.941     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.856     ; 2.949     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 3.320     ; 3.413     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.947     ; 4.040     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.947     ; 4.040     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.947     ; 4.040     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.939     ; 4.032     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.740     ; 3.833     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.939     ; 4.032     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.717     ; 3.810     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 2.778     ; 2.871     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 3.596     ; 3.670     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 3.122     ; 3.196     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 3.705     ; 3.779     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 3.705     ; 3.779     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 3.691     ; 3.765     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 3.805     ; 3.879     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 3.805     ; 3.879     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 3.467     ; 3.541     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 2.954     ; 3.047     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 2.778     ; 2.871     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 3.180     ; 3.273     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 3.063     ; 3.156     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 3.200     ; 3.293     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 3.445     ; 3.519     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 3.691     ; 3.765     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 3.445     ; 3.519     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 82
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.210 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+-------------------------------------------------+--------+---------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+---------+----------+---------+---------------------+
; Worst-case Slack                                ; 1.452  ; -3.116  ; -4.273   ; 0.311   ; 4.685               ;
;  CLOCK2_50                                      ; 11.771 ; -3.116  ; 14.366   ; 0.311   ; 9.206               ;
;  CLOCK3_50                                      ; N/A    ; N/A     ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                       ; N/A    ; N/A     ; N/A      ; N/A     ; 16.000              ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 1.452  ; 0.180   ; 2.959    ; 2.744   ; 4.685               ;
;  u6|altpll_component|auto_generated|pll1|clk[2] ; 14.314 ; 0.181   ; 33.690   ; 0.685   ; 19.686              ;
;  u6|altpll_component|auto_generated|pll1|clk[4] ; 6.666  ; 0.173   ; -4.273   ; 2.744   ; 12.180              ;
; Design-wide TNS                                 ; 0.0    ; -11.66  ; -413.209 ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                      ; 0.000  ; -11.660 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK3_50                                      ; N/A    ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                       ; N/A    ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000   ; 0.000    ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000  ; 0.000   ; -413.209 ; 0.000   ; 0.000               ;
+-------------------------------------------------+--------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; 3.909 ; 4.418 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; 3.909 ; 4.418 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; 3.400 ; 3.927 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; 3.400 ; 3.927 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK2_50  ; 7.005 ; 7.550 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; 7.005 ; 7.550 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; 5.488 ; 6.066 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; 5.457 ; 6.022 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; 5.452 ; 6.066 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; 5.213 ; 5.800 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; 5.216 ; 5.807 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; 5.288 ; 5.840 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; 5.134 ; 5.715 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; 5.072 ; 5.647 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; 5.105 ; 5.685 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; 5.070 ; 5.557 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; 5.064 ; 5.576 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; 5.019 ; 5.523 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; 5.071 ; 5.593 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; 5.488 ; 6.020 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; 5.445 ; 6.051 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; 5.356 ; 5.916 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; 5.415 ; 6.022 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+--------------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]       ; CLOCK2_50  ; -0.918 ; -1.736 ; Rise       ; CLOCK2_50                                      ;
;  KEY[1]      ; CLOCK2_50  ; -0.918 ; -1.736 ; Rise       ; CLOCK2_50                                      ;
; SW[*]        ; CLOCK2_50  ; -0.669 ; -1.438 ; Rise       ; CLOCK2_50                                      ;
;  SW[0]       ; CLOCK2_50  ; -0.669 ; -1.438 ; Rise       ; CLOCK2_50                                      ;
; KEY[*]       ; CLOCK2_50  ; -2.592 ; -3.481 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]      ; CLOCK2_50  ; -2.592 ; -3.481 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK2_50  ; -2.251 ; -3.093 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK2_50  ; -2.494 ; -3.394 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK2_50  ; -2.481 ; -3.391 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK2_50  ; -2.385 ; -3.277 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK2_50  ; -2.386 ; -3.277 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK2_50  ; -2.392 ; -3.275 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK2_50  ; -2.335 ; -3.216 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK2_50  ; -2.301 ; -3.176 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK2_50  ; -2.304 ; -3.187 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK2_50  ; -2.289 ; -3.133 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK2_50  ; -2.260 ; -3.114 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK2_50  ; -2.251 ; -3.093 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK2_50  ; -2.289 ; -3.141 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK2_50  ; -2.483 ; -3.369 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK2_50  ; -2.482 ; -3.389 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK2_50  ; -2.429 ; -3.320 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK2_50  ; -2.462 ; -3.368 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 11.420 ; 11.519 ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 9.931  ; 9.737  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 7.762  ; 7.623  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 5.188  ; 5.130  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 6.871  ; 6.830  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 5.510  ; 5.493  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 6.508  ; 6.472  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 7.674  ; 7.486  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 7.762  ; 7.623  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 6.263  ; 6.184  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 6.142  ; 6.170  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.826  ; 5.879  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 6.685  ; 6.579  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 6.268  ; 6.105  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 7.665  ; 7.612  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 6.290  ; 6.264  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 6.290  ; 6.264  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 5.832  ; 5.782  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.846  ; 5.822  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 7.125  ; 7.138  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 5.476  ; 5.418  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 9.966  ; 9.788  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 9.765  ; 9.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 9.730  ; 9.572  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 8.267  ; 8.137  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 8.310  ; 8.221  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 8.850  ; 8.679  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 9.313  ; 9.294  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 8.398  ; 8.251  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 8.035  ; 7.862  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 7.688  ; 7.589  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 9.966  ; 9.681  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 9.297  ; 9.347  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 9.940  ; 9.788  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 8.591  ; 8.440  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 7.679  ; 7.674  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 9.500  ; 9.421  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 8.779  ; 8.637  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 9.147  ; 9.174  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 9.558  ; 9.343  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 8.147  ; 7.963  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 8.289  ; 8.105  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 8.300  ; 8.283  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 8.511  ; 8.313  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 8.307  ; 8.117  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 7.542  ; 7.436  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 8.752  ; 8.667  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.423  ; 7.311  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.846  ; 7.728  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.779  ; 7.572  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.910  ; 7.716  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 9.270  ; 9.064  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 7.949  ; 7.925  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 8.073  ; 7.927  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.694  ; 5.563  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.804  ; 3.745  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.828  ; 4.801  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 5.061  ; 4.987  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 5.694  ; 5.563  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 6.491  ; 6.463  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 5.651  ; 5.629  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 10.579 ; 10.800 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 10.579 ; 10.800 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 10.337 ; 10.425 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 11.338 ; 10.961 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 9.004  ; 8.883  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 7.825  ; 7.698  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 9.454  ; 9.289  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 8.744  ; 8.556  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 7.850  ; 7.673  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 7.724  ; 7.554  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 8.328  ; 8.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 8.350  ; 8.247  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 7.688  ; 7.510  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 11.338 ; 10.961 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 7.282  ; 7.152  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 8.934  ; 8.826  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 9.798  ; 9.393  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 9.128  ; 9.036  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 8.240  ; 8.155  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 10.197 ; 9.786  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 10.206 ; 10.007 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 8.550  ; 8.302  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 8.259  ; 8.086  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 10.910 ; 10.503 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 7.589  ; 7.926  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 10.186 ; 10.069 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 7.795  ; 7.838  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 8.954  ; 8.812  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 7.941  ; 7.856  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 6.888  ; 6.884  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 8.679  ; 8.552  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 10.186 ; 10.069 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 6.957  ; 6.951  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 6.276  ; 6.287  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 7.708  ; 7.673  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 8.673  ; 8.563  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 6.792  ; 6.741  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 8.072  ; 8.031  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 9.668  ; 9.412  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 9.823  ; 9.637  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 6.683  ; 6.662  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 6.863  ; 6.871  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 7.006  ; 7.057  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -0.095 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.251 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 7.442  ; 7.464  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 7.442  ; 7.464  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 6.768  ; 6.707  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 6.012  ; 5.877  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.339  ; 5.249  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 6.768  ; 6.707  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 6.483  ; 6.468  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 6.749  ; 6.682  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.819  ; 4.755  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 7.337  ; 7.204  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 7.337  ; 7.204  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.940  ; 5.820  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.892  ; 5.845  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 6.165  ; 6.126  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 6.459  ; 6.325  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.712  ; 5.684  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 5.577  ; 5.480  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 6.592  ; 6.451  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.930  ; 4.871  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.586  ; 5.559  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 5.346  ; 5.266  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.817  ; 5.781  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 6.592  ; 6.451  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 6.306  ; 6.130  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 5.793  ; 6.140  ; Rise       ; CLOCK2_50                                      ;
; D5M_SCLK       ; CLOCK2_50  ; 5.106  ; 5.039  ; Rise       ; CLOCK2_50                                      ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 2.284  ; 2.362  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.284  ; 2.362  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 3.084  ; 3.271  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.441  ; 2.569  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.930  ; 3.085  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 3.457  ; 3.650  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 3.501  ; 3.710  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.790  ; 2.947  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.755  ; 2.931  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.629  ; 2.768  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.996  ; 3.149  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.762  ; 2.895  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 3.474  ; 3.700  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.572  ; 2.683  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.805  ; 2.978  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.572  ; 2.683  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.605  ; 2.718  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK2_50  ; 3.242  ; 3.450  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.423  ; 2.502  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.721  ; 2.792  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 4.289  ; 4.592  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.868  ; 4.060  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.323  ; 3.427  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.357  ; 3.465  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.463  ; 3.566  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 4.175  ; 4.439  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.582  ; 3.758  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 3.183  ; 3.243  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.033  ; 3.158  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.942  ; 4.082  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 4.166  ; 4.452  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 4.123  ; 4.347  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.736  ; 3.922  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.383  ; 3.559  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 4.182  ; 4.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.832  ; 4.046  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.642  ; 3.853  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.724  ; 3.922  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.003  ; 3.100  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.050  ; 3.169  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.598  ; 3.814  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.162  ; 3.300  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.068  ; 3.177  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 2.721  ; 2.792  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.837  ; 4.074  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.099  ; 3.145  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.150  ; 3.202  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.106  ; 3.198  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.143  ; 3.198  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.439  ; 3.547  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.203  ; 3.333  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.247  ; 3.332  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 1.672  ; 1.644  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 1.672  ; 1.644  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.160  ; 2.213  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.306  ; 2.365  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.492  ; 2.606  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.912  ; 3.078  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.539  ; 2.646  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK2_50  ; 3.454  ; 3.719  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[1]       ; CLOCK2_50  ; 3.649  ; 3.895  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDG[2]       ; CLOCK2_50  ; 3.454  ; 3.719  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK2_50  ; 2.007  ; 2.019  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK2_50  ; 2.458  ; 2.543  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK2_50  ; 2.352  ; 2.417  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK2_50  ; 2.595  ; 2.691  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK2_50  ; 2.245  ; 2.285  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK2_50  ; 2.277  ; 2.326  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK2_50  ; 2.361  ; 2.424  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK2_50  ; 2.072  ; 2.088  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK2_50  ; 2.132  ; 2.162  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK2_50  ; 2.309  ; 2.352  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK2_50  ; 4.451  ; 4.421  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK2_50  ; 2.007  ; 2.019  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK2_50  ; 2.717  ; 2.817  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK2_50  ; 3.495  ; 3.310  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK2_50  ; 2.621  ; 2.719  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK2_50  ; 2.406  ; 2.479  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK2_50  ; 3.698  ; 3.507  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK2_50  ; 3.200  ; 3.356  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK2_50  ; 2.323  ; 2.384  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK2_50  ; 2.315  ; 2.361  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK2_50  ; 4.071  ; 3.968  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_CE_N      ; CLOCK2_50  ; 3.513  ; 3.300  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK2_50  ; 2.918  ; 3.058  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK2_50  ; 3.682  ; 3.931  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK2_50  ; 4.190  ; 4.461  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK2_50  ; 3.691  ; 3.917  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK2_50  ; 3.221  ; 3.395  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK2_50  ; 4.071  ; 4.328  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK2_50  ; 4.777  ; 5.117  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK2_50  ; 3.256  ; 3.434  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK2_50  ; 2.918  ; 3.058  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK2_50  ; 3.587  ; 3.790  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK2_50  ; 4.015  ; 4.258  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK2_50  ; 3.148  ; 3.290  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK2_50  ; 3.736  ; 3.977  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK2_50  ; 4.456  ; 4.734  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK2_50  ; 4.602  ; 4.919  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK2_50  ; 3.088  ; 3.241  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK2_50  ; 3.196  ; 3.379  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK2_50  ; 3.227  ; 3.455  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK2_50  ; -1.696 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.729 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]        ; CLOCK2_50  ; 3.317  ; 3.581  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  LEDG[0]       ; CLOCK2_50  ; 3.317  ; 3.581  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_B[*]       ; CLOCK2_50  ; 2.409  ; 2.471  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.721  ; 2.810  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.409  ; 2.471  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[5]      ; CLOCK2_50  ; 3.129  ; 3.287  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.945  ; 3.102  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_B[7]      ; CLOCK2_50  ; 3.117  ; 3.274  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.140  ; 2.204  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_G[*]       ; CLOCK2_50  ; 2.604  ; 2.706  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[2]      ; CLOCK2_50  ; 3.340  ; 3.528  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.636  ; 2.728  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.668  ; 2.776  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.784  ; 2.904  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.867  ; 2.986  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.604  ; 2.706  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_HS         ; CLOCK2_50  ; 2.492  ; 2.571  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_R[*]       ; CLOCK2_50  ; 2.194  ; 2.232  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.194  ; 2.232  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.513  ; 2.609  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[5]      ; CLOCK2_50  ; 2.400  ; 2.472  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[6]      ; CLOCK2_50  ; 2.633  ; 2.740  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.976  ; 3.102  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; VGA_VS         ; CLOCK2_50  ; 2.856  ; 2.948  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[0]      ; LEDR[0]     ; 8.639  ;    ;    ; 9.182  ;
; SW[1]      ; LEDR[1]     ; 8.443  ;    ;    ; 8.975  ;
; SW[2]      ; LEDR[2]     ; 8.542  ;    ;    ; 9.005  ;
; SW[3]      ; LEDR[3]     ; 8.473  ;    ;    ; 8.897  ;
; SW[4]      ; LEDR[4]     ; 8.383  ;    ;    ; 8.892  ;
; SW[5]      ; LEDR[5]     ; 8.533  ;    ;    ; 9.090  ;
; SW[6]      ; LEDR[6]     ; 8.915  ;    ;    ; 9.466  ;
; SW[7]      ; LEDR[7]     ; 8.593  ;    ;    ; 9.154  ;
; SW[8]      ; LEDR[8]     ; 8.837  ;    ;    ; 9.400  ;
; SW[9]      ; LEDR[9]     ; 9.789  ;    ;    ; 10.420 ;
; SW[10]     ; LEDR[10]    ; 9.234  ;    ;    ; 9.830  ;
; SW[11]     ; LEDR[11]    ; 9.190  ;    ;    ; 9.761  ;
; SW[12]     ; LEDR[12]    ; 9.121  ;    ;    ; 9.647  ;
; SW[13]     ; LEDR[13]    ; 8.847  ;    ;    ; 9.427  ;
; SW[14]     ; LEDR[14]    ; 8.844  ;    ;    ; 9.423  ;
; SW[15]     ; LEDR[15]    ; 10.491 ;    ;    ; 11.144 ;
; SW[16]     ; LEDR[16]    ; 8.872  ;    ;    ; 9.461  ;
; SW[17]     ; LEDR[17]    ; 8.834  ;    ;    ; 9.406  ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 4.380 ;    ;    ; 5.274 ;
; SW[1]      ; LEDR[1]     ; 4.234 ;    ;    ; 5.118 ;
; SW[2]      ; LEDR[2]     ; 4.260 ;    ;    ; 5.130 ;
; SW[3]      ; LEDR[3]     ; 4.212 ;    ;    ; 5.070 ;
; SW[4]      ; LEDR[4]     ; 4.199 ;    ;    ; 5.069 ;
; SW[5]      ; LEDR[5]     ; 4.293 ;    ;    ; 5.192 ;
; SW[6]      ; LEDR[6]     ; 4.493 ;    ;    ; 5.415 ;
; SW[7]      ; LEDR[7]     ; 4.331 ;    ;    ; 5.233 ;
; SW[8]      ; LEDR[8]     ; 4.423 ;    ;    ; 5.338 ;
; SW[9]      ; LEDR[9]     ; 5.153 ;    ;    ; 6.094 ;
; SW[10]     ; LEDR[10]    ; 4.622 ;    ;    ; 5.574 ;
; SW[11]     ; LEDR[11]    ; 4.599 ;    ;    ; 5.546 ;
; SW[12]     ; LEDR[12]    ; 4.549 ;    ;    ; 5.480 ;
; SW[13]     ; LEDR[13]    ; 4.431 ;    ;    ; 5.359 ;
; SW[14]     ; LEDR[14]    ; 4.428 ;    ;    ; 5.355 ;
; SW[15]     ; LEDR[15]    ; 5.480 ;    ;    ; 6.477 ;
; SW[16]     ; LEDR[16]    ; 4.434 ;    ;    ; 5.367 ;
; SW[17]     ; LEDR[17]    ; 4.414 ;    ;    ; 5.339 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 5405     ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50                                      ; 143      ; 30       ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 23       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 28397    ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 27       ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 14       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 279      ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 27       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 1832     ; 85       ; 16       ; 1365     ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 5405     ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50                                      ; 143      ; 30       ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 23       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 28397    ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 27       ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 14       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 279      ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 27       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 1832     ; 85       ; 16       ; 1365     ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                          ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 533      ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50                                      ; 30       ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 491      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 57       ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 139      ; 0        ; 48       ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                           ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                      ; 533      ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; CLOCK2_50                                      ; 30       ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; 491      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[2] ; 3        ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; u6|altpll_component|auto_generated|pll1|clk[2] ; 57       ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; 139      ; 0        ; 48       ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 53    ; 53   ;
; Unconstrained Input Port Paths  ; 344   ; 344  ;
; Unconstrained Output Ports      ; 195   ; 195  ;
; Unconstrained Output Port Paths ; 552   ; 552  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Mon Jun 12 17:18:19 2023
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_9lj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_od9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_dih1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
    Info (332165): Entity dcfifo_ohj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_md9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ld9:dffpipe6|dffe7a* 
Info (332104): Reading SDC File: 'Image_Loader_Wrapper/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'DE2_115_D5M_VGA.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[0]} {u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[1]} {u6|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[2]} {u6|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[4]} {u6|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|delayed_wrptr_g[1] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.452               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.666               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    11.771               0.000 CLOCK2_50 
    Info (332119):    14.314               0.000 u6|altpll_component|auto_generated|pll1|clk[2] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -3.116
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.116             -11.660 CLOCK2_50 
    Info (332119):     0.386               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.401               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.403               0.000 u6|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is -4.273
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.273            -413.209 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.959               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.366               0.000 CLOCK2_50 
    Info (332119):    33.690               0.000 u6|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.829
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.829               0.000 CLOCK2_50 
    Info (332119):     1.440               0.000 u6|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     5.161               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     5.163               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.693
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.693               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.558               0.000 CLOCK2_50 
    Info (332119):    12.184               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
    Info (332119):    19.697               0.000 u6|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 82 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 82
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.310 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|delayed_wrptr_g[1] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.286
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.286               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.188               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    12.374               0.000 CLOCK2_50 
    Info (332119):    14.920               0.000 u6|altpll_component|auto_generated|pll1|clk[2] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -2.710
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.710             -10.174 CLOCK2_50 
    Info (332119):     0.338               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.353               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.354               0.000 u6|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is -3.531
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.531            -277.530 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     3.738               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.916               0.000 CLOCK2_50 
    Info (332119):    34.167               0.000 u6|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.733
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.733               0.000 CLOCK2_50 
    Info (332119):     1.313               0.000 u6|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.522               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.523               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case minimum pulse width slack is 4.685
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.685               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.563               0.000 CLOCK2_50 
    Info (332119):    12.180               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
    Info (332119):    19.686               0.000 u6|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 82 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 82
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.790 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Sram_Contoller:sram_control|SRAM_WR_FIFO:write_fifo|dcfifo:dcfifo_component|dcfifo_ohj1:auto_generated|delayed_wrptr_g[1] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.391               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.427               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    15.575               0.000 CLOCK2_50 
    Info (332119):    17.003               0.000 u6|altpll_component|auto_generated|pll1|clk[2] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -1.784
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.784              -6.590 CLOCK2_50 
    Info (332119):     0.173               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.180               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.181               0.000 u6|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is -1.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.150             -45.196 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     6.221               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.965               0.000 CLOCK2_50 
    Info (332119):    36.523               0.000 u6|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 CLOCK2_50 
    Info (332119):     0.685               0.000 u6|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     2.744               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.744               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case minimum pulse width slack is 4.759
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.759               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.206               0.000 CLOCK2_50 
    Info (332119):    12.259               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    16.000               0.000 CLOCK_50 
    Info (332119):    19.774               0.000 u6|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 82 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 82
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.210 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4999 megabytes
    Info: Processing ended: Mon Jun 12 17:18:28 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:05


