INFO: [VRFC 10-163] Analyzing VHDL file "/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/pd_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pid_sim'
ERROR: [VRFC 10-435] cannot index the result of a type conversion [/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/pd_controller.vhd:106]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/pd_controller.vhd:53]
INFO: [VRFC 10-8704] VHDL file '/home/antonina/Desktop/fpga_hiwi/project_2.srcs/sources_1/new/pd_controller.vhd' is ignored due to errors
