{
  "Top": "cceip_kernel",
  "RtlTop": "cceip_kernel",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu280",
    "Package": "-fsvh2892",
    "Speed": "-2L-e"
  },
  "HlsSolution": {"Config": [
      "config_sdx -optimization_level=none",
      "config_sdx -target=xocc",
      "config_export -vivado_optimization_level=0",
      "config_export -vivado_phys_opt=none",
      "config_compile -pipeline_loops=64",
      "config_compile -name_max_length=80",
      "config_schedule -enable_dsp_full_reg=1",
      "config_rtl -register_reset_num=3",
      "config_rtl -module_auto_prefix=0",
      "config_interface -m_axi_addr64=1"
    ]},
  "Args": {
    "input_size": {
      "index": "0",
      "type": {
        "dataType": "long",
        "dataWidth": "64",
        "interfaceRef": "s_axi_control",
        "registerRefs": [
          "input_size_1",
          "input_size_2"
        ]
      }
    },
    "input_addr": {
      "index": "1",
      "type": {
        "kinds": ["pointer"],
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "m_axi_m00_axi"
      }
    },
    "output_size_addr": {
      "index": "2",
      "type": {
        "kinds": ["pointer"],
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "m_axi_m00_axi"
      }
    },
    "output_addr": {
      "index": "3",
      "type": {
        "kinds": ["pointer"],
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "m_axi_m00_axi"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "12307",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cceip_kernel",
    "Version": "1.0",
    "DisplayName": "Cceip_kernel",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/..\/cceip_kernel_cmodel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/cceip_kernel_control_s_axi.vhd",
      "impl\/vhdl\/cceip_kernel_m00_axi_input_buffer.vhd",
      "impl\/vhdl\/cceip_kernel_m00_axi_m_axi.vhd",
      "impl\/vhdl\/cceip_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cceip_kernel_control_s_axi.v",
      "impl\/verilog\/cceip_kernel_m00_axi_input_buffer.v",
      "impl\/verilog\/cceip_kernel_m00_axi_m_axi.v",
      "impl\/verilog\/cceip_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/cceip_kernel_v1_0\/data\/cceip_kernel.mdd",
      "impl\/misc\/drivers\/cceip_kernel_v1_0\/data\/cceip_kernel.tcl",
      "impl\/misc\/drivers\/cceip_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/cceip_kernel_v1_0\/src\/xcceip_kernel.c",
      "impl\/misc\/drivers\/cceip_kernel_v1_0\/src\/xcceip_kernel.h",
      "impl\/misc\/drivers\/cceip_kernel_v1_0\/src\/xcceip_kernel_hw.h",
      "impl\/misc\/drivers\/cceip_kernel_v1_0\/src\/xcceip_kernel_linux.c",
      "impl\/misc\/drivers\/cceip_kernel_v1_0\/src\/xcceip_kernel_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/nvme0n1\/gaoruihao\/zipline\/Project-Zipline-FPGA\/vitis-wrapper\/cceip_wrapper\/vivado_rtl_kernel\/cceip_kernel_ex\/imports\/hls\/prj\/sol\/.autopilot\/db\/cceip_kernel.design.xml",
    "DebugDir": "\/nvme0n1\/gaoruihao\/zipline\/Project-Zipline-FPGA\/vitis-wrapper\/cceip_wrapper\/vivado_rtl_kernel\/cceip_kernel_ex\/imports\/hls\/prj\/sol\/.debug",
    "ProtoInst": ["\/nvme0n1\/gaoruihao\/zipline\/Project-Zipline-FPGA\/vitis-wrapper\/cceip_wrapper\/vivado_rtl_kernel\/cceip_kernel_ex\/imports\/hls\/prj\/sol\/.debug\/cceip_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_control m_axi_m00_axi",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "control",
      "bundle_role": "interrupt"
    },
    "m_axi_m00_axi": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_m00_axi",
      "data_width": "32",
      "param_prefix": "C_M_AXI_M00_AXI",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "offset_slave_name": "s_axi_control",
      "port_width": {
        "ARADDR": "64",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "64",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "input_size_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of input_size",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_size",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of input_size"
            }]
        },
        {
          "offset": "0x14",
          "name": "input_size_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of input_size",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_size",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of input_size"
            }]
        },
        {
          "offset": "0x1c",
          "name": "input_addr_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of input_addr",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_addr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of input_addr"
            }]
        },
        {
          "offset": "0x20",
          "name": "input_addr_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of input_addr",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_addr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of input_addr"
            }]
        },
        {
          "offset": "0x28",
          "name": "output_size_addr_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of output_size_addr",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_size_addr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of output_size_addr"
            }]
        },
        {
          "offset": "0x2c",
          "name": "output_size_addr_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of output_size_addr",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_size_addr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of output_size_addr"
            }]
        },
        {
          "offset": "0x34",
          "name": "output_addr_1",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of output_addr",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_addr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of output_addr"
            }]
        },
        {
          "offset": "0x38",
          "name": "output_addr_2",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of output_addr",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_addr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 63 to 32 Data signal of output_addr"
            }]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_m00_axi_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_m00_axi_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_m00_axi_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_m00_axi_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_m00_axi_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_m00_axi_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_m00_axi_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_m00_axi_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_m00_axi_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_m00_axi_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_m00_axi_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_m00_axi_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_m00_axi_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_m00_axi_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_m00_axi_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_m00_axi_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_m00_axi_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_m00_axi_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_m00_axi_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_m00_axi_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_m00_axi_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_m00_axi_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_m00_axi_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_m00_axi_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_m00_axi_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_m00_axi_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_m00_axi_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_m00_axi_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_m00_axi_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_m00_axi_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_m00_axi_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_m00_axi_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_m00_axi_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_m00_axi_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_m00_axi_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_m00_axi_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_m00_axi_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_m00_axi_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_m00_axi_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_m00_axi_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_m00_axi_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_m00_axi_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_m00_axi_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_m00_axi_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_m00_axi_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "cceip_kernel"},
    "Info": {"cceip_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"cceip_kernel": {
        "Latency": {
          "LatencyBest": "12307",
          "LatencyAvg": "12307",
          "LatencyWorst": "12307",
          "PipelineII": "12308",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [
          {
            "Name": "memcpy.m00_axi_input_buffer.input_addr",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 2",
            "TripCount": "4096",
            "Latency": "4096",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "memcpy.input_addr.m00_axi_output_buffer.gep",
            "TripCount": "4096",
            "Latency": "4097",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "32",
          "FF": "1066",
          "LUT": "1545",
          "URAM": "0",
          "DSP48E": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "xocc",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "cceip_kernel",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-01-20 15:44:32 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
