// Seed: 3368282863
module module_0 (
    input supply0 id_0,
    inout tri1 id_1,
    input tri id_2,
    input uwire id_3,
    input supply0 id_4,
    input wire id_5,
    input tri0 id_6,
    input tri id_7,
    input wand id_8,
    input wor id_9,
    output tri1 id_10,
    output supply1 id_11,
    input tri1 id_12
);
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    output supply0 id_2,
    input tri id_3,
    output tri1 id_4,
    output tri1 id_5
    , id_7
);
  wire id_8;
  assign id_0 = 1;
  tri1 id_9;
  assign id_9 = id_3;
  wire id_10;
  assign id_2 = id_9;
  assign id_0 = 1;
  module_0(
      id_3, id_9, id_3, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_1, id_2, id_9
  );
endmodule
