package hal

import (
	"github.com/goplus/lib/c"
	_ "unsafe"
)

const X_NEWLIB_VERSION_H__ = 1
const X_NEWLIB_VERSION = "4.3.0"
const X__NEWLIB__ = 4
const X__NEWLIB_MINOR__ = 3
const X__NEWLIB_PATCHLEVEL__ = 0
const X_ATFILE_SOURCE = 1
const X_DEFAULT_SOURCE = 1
const X_ISOC99_SOURCE = 1
const X_ISOC11_SOURCE = 1
const X_POSIX_SOURCE = 1
const X_XOPEN_SOURCE = 700
const X_XOPEN_SOURCE_EXTENDED = 1
const X__ATFILE_VISIBLE = 1
const X__BSD_VISIBLE = 1
const X__GNU_VISIBLE = 1
const X__ISO_C_VISIBLE = 2011
const X__LARGEFILE_VISIBLE = 1
const X__MISC_VISIBLE = 1
const X__POSIX_VISIBLE = 200809
const X__SVID_VISIBLE = 1
const X__XSI_VISIBLE = 700
const X__SSP_FORTIFY_LEVEL = 0
const X_POSIX_THREADS = 1
const X_POSIX_TIMEOUTS = 1
const X_POSIX_TIMERS = 1
const X_UNIX98_THREAD_MUTEX_ATTRIBUTES = 1
const X__have_longlong64 = 1
const X__have_long32 = 1
const X___int8_t_defined = 1
const X___int16_t_defined = 1
const X___int32_t_defined = 1
const X___int64_t_defined = 1
const X___int_least8_t_defined = 1
const X___int_least16_t_defined = 1
const X___int_least32_t_defined = 1
const X___int_least64_t_defined = 1
const X__INT8 = "hh"
const X__INT16 = "h"
const X__INT64 = "ll"
const X__FAST8 = "hh"
const X__FAST16 = "h"
const X__FAST64 = "ll"
const X__LEAST8 = "hh"
const X__LEAST16 = "h"
const X__LEAST64 = "ll"
const X__int8_t_defined = 1
const X__int16_t_defined = 1
const X__int32_t_defined = 1
const X__int64_t_defined = 1
const X__int_least8_t_defined = 1
const X__int_least16_t_defined = 1
const X__int_least32_t_defined = 1
const X__int_least64_t_defined = 1
const X__int_fast8_t_defined = 1
const X__int_fast16_t_defined = 1
const X__int_fast32_t_defined = 1
const X__int_fast64_t_defined = 1
const SOC_ADC_SUPPORTED = 1
const SOC_DEDICATED_GPIO_SUPPORTED = 1
const SOC_UART_SUPPORTED = 1
const SOC_GDMA_SUPPORTED = 1
const SOC_AHB_GDMA_SUPPORTED = 1
const SOC_GPTIMER_SUPPORTED = 1
const SOC_TWAI_SUPPORTED = 1
const SOC_BT_SUPPORTED = 1
const SOC_ASYNC_MEMCPY_SUPPORTED = 1
const SOC_USB_SERIAL_JTAG_SUPPORTED = 1
const SOC_TEMP_SENSOR_SUPPORTED = 1
const SOC_XT_WDT_SUPPORTED = 1
const SOC_PHY_SUPPORTED = 1
const SOC_WIFI_SUPPORTED = 1
const SOC_SUPPORTS_SECURE_DL_MODE = 1
const SOC_EFUSE_KEY_PURPOSE_FIELD = 1
const SOC_EFUSE_HAS_EFUSE_RST_BUG = 1
const SOC_EFUSE_SUPPORTED = 1
const SOC_RTC_FAST_MEM_SUPPORTED = 1
const SOC_RTC_MEM_SUPPORTED = 1
const SOC_I2S_SUPPORTED = 1
const SOC_RMT_SUPPORTED = 1
const SOC_SDM_SUPPORTED = 1
const SOC_GPSPI_SUPPORTED = 1
const SOC_LEDC_SUPPORTED = 1
const SOC_I2C_SUPPORTED = 1
const SOC_SYSTIMER_SUPPORTED = 1
const SOC_SUPPORT_COEXISTENCE = 1
const SOC_AES_SUPPORTED = 1
const SOC_MPI_SUPPORTED = 1
const SOC_SHA_SUPPORTED = 1
const SOC_HMAC_SUPPORTED = 1
const SOC_DIG_SIGN_SUPPORTED = 1
const SOC_FLASH_ENC_SUPPORTED = 1
const SOC_SECURE_BOOT_SUPPORTED = 1
const SOC_MEMPROT_SUPPORTED = 1
const SOC_BOD_SUPPORTED = 1
const SOC_CLK_TREE_SUPPORTED = 1
const SOC_ASSIST_DEBUG_SUPPORTED = 1
const SOC_WDT_SUPPORTED = 1
const SOC_SPI_FLASH_SUPPORTED = 1
const SOC_RNG_SUPPORTED = 1
const SOC_LIGHT_SLEEP_SUPPORTED = 1
const SOC_DEEP_SLEEP_SUPPORTED = 1
const SOC_LP_PERIPH_SHARE_INTERRUPT = 1
const SOC_PM_SUPPORTED = 1
const SOC_XTAL_SUPPORT_40M = 1
const SOC_ADC_DIG_CTRL_SUPPORTED = 1
const SOC_ADC_ARBITER_SUPPORTED = 1
const SOC_ADC_DIG_IIR_FILTER_SUPPORTED = 1
const SOC_ADC_MONITOR_SUPPORTED = 1
const SOC_ADC_DMA_SUPPORTED = 1
const SOC_ADC_SAMPLE_FREQ_THRES_HIGH = 83333
const SOC_ADC_SAMPLE_FREQ_THRES_LOW = 611
const SOC_ADC_SHARED_POWER = 1
const SOC_BROWNOUT_RESET_SUPPORTED = 1
const SOC_SHARED_IDCACHE_SUPPORTED = 1
const SOC_CACHE_MEMORY_IBANK_SIZE = 0x4000
const SOC_CPU_INTR_NUM = 32
const SOC_CPU_HAS_FLEXIBLE_INTC = 1
const SOC_CPU_HAS_CSR_PC = 1
const SOC_CPU_BREAKPOINTS_NUM = 8
const SOC_CPU_WATCHPOINTS_NUM = 8
const SOC_CPU_WATCHPOINT_MAX_REGION_SIZE = 0x80000000
const SOC_GDMA_PAIRS_PER_GROUP_MAX = 3
const SOC_GPIO_PIN_COUNT = 22
const SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER = 1
const SOC_GPIO_FILTER_CLK_SUPPORT_APB = 1
const SOC_GPIO_IN_RANGE_MAX = 21
const SOC_GPIO_OUT_RANGE_MAX = 21
const SOC_MPU_CONFIGURABLE_REGIONS_SUPPORTED = 0
const SOC_MPU_REGIONS_MAX_NUM = 8
const SOC_MPU_REGION_RO_SUPPORTED = 0
const SOC_MPU_REGION_WO_SUPPORTED = 0
const SOC_RMT_TX_CANDIDATES_PER_GROUP = 2
const SOC_RMT_RX_CANDIDATES_PER_GROUP = 2
const SOC_RMT_CHANNELS_PER_GROUP = 4
const SOC_RMT_MEM_WORDS_PER_CHANNEL = 48
const SOC_RMT_SUPPORT_RX_PINGPONG = 1
const SOC_RMT_SUPPORT_RX_DEMODULATION = 1
const SOC_RMT_SUPPORT_TX_ASYNC_STOP = 1
const SOC_RMT_SUPPORT_TX_LOOP_COUNT = 1
const SOC_RMT_SUPPORT_TX_SYNCHRO = 1
const SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY = 1
const SOC_RMT_SUPPORT_XTAL = 1
const SOC_RMT_SUPPORT_APB = 1
const SOC_RMT_SUPPORT_RC_FAST = 1
const SOC_SLEEP_SYSTIMER_STALL_WORKAROUND = 1
const SOC_SLEEP_TGWDT_STOP_WORKAROUND = 1
const SOC_SDM_CHANNELS_PER_GROUP = 4
const SOC_SDM_CLK_SUPPORT_APB = 1
const SOC_SPI_PERIPH_NUM = 2
const SOC_SPI_MAX_CS_NUM = 6
const SOC_SPI_MAXIMUM_BUFFER_SIZE = 64
const SOC_SPI_SUPPORT_DDRCLK = 1
const SOC_SPI_SLAVE_SUPPORT_SEG_TRANS = 1
const SOC_SPI_SUPPORT_CD_SIG = 1
const SOC_SPI_SUPPORT_CONTINUOUS_TRANS = 1
const SOC_SPI_SUPPORT_SLAVE_HD_VER2 = 1
const SOC_SPI_SUPPORT_CLK_APB = 1
const SOC_SPI_SUPPORT_CLK_XTAL = 1
const SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT = 1
const SOC_SPI_SCT_SUPPORTED = 1
const SOC_SPI_SCT_REG_NUM = 14
const SOC_SPI_SCT_CONF_BITLEN_MAX = 0x3FFFA
const SOC_MEMSPI_IS_INDEPENDENT = 1
const SOC_SPI_MAX_PRE_DIVIDER = 16
const SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED = 1
const SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED = 1
const SOC_MEMSPI_SRC_FREQ_26M_SUPPORTED = 1
const SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED = 1
const SOC_SYSTIMER_COUNTER_NUM = 2
const SOC_SYSTIMER_ALARM_NUM = 3
const SOC_SYSTIMER_BIT_WIDTH_LO = 32
const SOC_SYSTIMER_BIT_WIDTH_HI = 20
const SOC_SYSTIMER_FIXED_DIVIDER = 1
const SOC_SYSTIMER_INT_LEVEL = 1
const SOC_SYSTIMER_ALARM_MISS_COMPENSATE = 1
const SOC_LP_TIMER_BIT_WIDTH_LO = 32
const SOC_LP_TIMER_BIT_WIDTH_HI = 16
const SOC_TWAI_CLK_SUPPORT_APB = 1
const SOC_TWAI_BRP_MIN = 2
const SOC_TWAI_BRP_MAX = 16384
const SOC_TWAI_SUPPORTS_RX_STATUS = 1
const SOC_EFUSE_DIS_DOWNLOAD_ICACHE = 1
const SOC_EFUSE_DIS_PAD_JTAG = 1
const SOC_EFUSE_DIS_USB_JTAG = 1
const SOC_EFUSE_DIS_DIRECT_BOOT = 1
const SOC_EFUSE_SOFT_DIS_JTAG = 1
const SOC_EFUSE_DIS_ICACHE = 1
const SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK = 1
const SOC_SECURE_BOOT_V2_RSA = 1
const SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS = 3
const SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS = 1
const SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY = 1
const SOC_FLASH_ENCRYPTION_XTS_AES = 1
const SOC_FLASH_ENCRYPTION_XTS_AES_128 = 1
const SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE = 16
const SOC_MEMPROT_MEM_ALIGN_SIZE = 512
const X__OBSOLETE_MATH_DEFAULT = 1
const X__NEWLIB_H__ = 1
const X_ATEXIT_DYNAMIC_ALLOC = 1
const X_FSEEK_OPTIMIZATION = 1
const X_FVWRITE_IN_STREAMIO = 1
const X_HAVE_INITFINI_ARRAY = 1
const X_HAVE_LONG_DOUBLE = 1
const X_ICONV_ENABLED = 1
const X_MB_LEN_MAX = 1
const X_NANO_MALLOC = 1
const X_REENT_CHECK_VERIFY = 1
const X_RETARGETABLE_LOCKING = 1
const X_UNBUF_STREAM_OPT = 1
const X_WANT_IO_C99_FORMATS = 1
const X_WANT_IO_LONG_LONG = 1
const X_WANT_IO_POS_ARGS = 1
const X_WANT_REENT_BACKWARD_BINARY_COMPAT = 1
const X_WANT_REENT_SMALL = 1
const X_WANT_USE_GDTOA = 1
const X__BUFSIZ__ = 128
const X__RAND_MAX = 0x7fffffff
const X_NULL = 0
const CONFIG_SOC_ADC_SUPPORTED = 1
const CONFIG_SOC_DEDICATED_GPIO_SUPPORTED = 1
const CONFIG_SOC_UART_SUPPORTED = 1
const CONFIG_SOC_GDMA_SUPPORTED = 1
const CONFIG_SOC_AHB_GDMA_SUPPORTED = 1
const CONFIG_SOC_GPTIMER_SUPPORTED = 1
const CONFIG_SOC_TWAI_SUPPORTED = 1
const CONFIG_SOC_BT_SUPPORTED = 1
const CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED = 1
const CONFIG_SOC_USB_SERIAL_JTAG_SUPPORTED = 1
const CONFIG_SOC_TEMP_SENSOR_SUPPORTED = 1
const CONFIG_SOC_XT_WDT_SUPPORTED = 1
const CONFIG_SOC_PHY_SUPPORTED = 1
const CONFIG_SOC_WIFI_SUPPORTED = 1
const CONFIG_SOC_SUPPORTS_SECURE_DL_MODE = 1
const CONFIG_SOC_EFUSE_KEY_PURPOSE_FIELD = 1
const CONFIG_SOC_EFUSE_HAS_EFUSE_RST_BUG = 1
const CONFIG_SOC_EFUSE_SUPPORTED = 1
const CONFIG_SOC_RTC_FAST_MEM_SUPPORTED = 1
const CONFIG_SOC_RTC_MEM_SUPPORTED = 1
const CONFIG_SOC_I2S_SUPPORTED = 1
const CONFIG_SOC_RMT_SUPPORTED = 1
const CONFIG_SOC_SDM_SUPPORTED = 1
const CONFIG_SOC_GPSPI_SUPPORTED = 1
const CONFIG_SOC_LEDC_SUPPORTED = 1
const CONFIG_SOC_I2C_SUPPORTED = 1
const CONFIG_SOC_SYSTIMER_SUPPORTED = 1
const CONFIG_SOC_SUPPORT_COEXISTENCE = 1
const CONFIG_SOC_AES_SUPPORTED = 1
const CONFIG_SOC_MPI_SUPPORTED = 1
const CONFIG_SOC_SHA_SUPPORTED = 1
const CONFIG_SOC_HMAC_SUPPORTED = 1
const CONFIG_SOC_DIG_SIGN_SUPPORTED = 1
const CONFIG_SOC_FLASH_ENC_SUPPORTED = 1
const CONFIG_SOC_SECURE_BOOT_SUPPORTED = 1
const CONFIG_SOC_MEMPROT_SUPPORTED = 1
const CONFIG_SOC_BOD_SUPPORTED = 1
const CONFIG_SOC_CLK_TREE_SUPPORTED = 1
const CONFIG_SOC_ASSIST_DEBUG_SUPPORTED = 1
const CONFIG_SOC_WDT_SUPPORTED = 1
const CONFIG_SOC_SPI_FLASH_SUPPORTED = 1
const CONFIG_SOC_RNG_SUPPORTED = 1
const CONFIG_SOC_LIGHT_SLEEP_SUPPORTED = 1
const CONFIG_SOC_DEEP_SLEEP_SUPPORTED = 1
const CONFIG_SOC_LP_PERIPH_SHARE_INTERRUPT = 1
const CONFIG_SOC_PM_SUPPORTED = 1
const CONFIG_SOC_XTAL_SUPPORT_40M = 1
const CONFIG_SOC_AES_SUPPORT_DMA = 1
const CONFIG_SOC_AES_GDMA = 1
const CONFIG_SOC_AES_SUPPORT_AES_128 = 1
const CONFIG_SOC_AES_SUPPORT_AES_256 = 1
const CONFIG_SOC_ADC_DIG_CTRL_SUPPORTED = 1
const CONFIG_SOC_ADC_ARBITER_SUPPORTED = 1
const CONFIG_SOC_ADC_DIG_IIR_FILTER_SUPPORTED = 1
const CONFIG_SOC_ADC_MONITOR_SUPPORTED = 1
const CONFIG_SOC_ADC_DMA_SUPPORTED = 1
const CONFIG_SOC_ADC_PERIPH_NUM = 2
const CONFIG_SOC_ADC_MAX_CHANNEL_NUM = 5
const CONFIG_SOC_ADC_ATTEN_NUM = 4
const CONFIG_SOC_ADC_DIGI_CONTROLLER_NUM = 1
const CONFIG_SOC_ADC_PATT_LEN_MAX = 8
const CONFIG_SOC_ADC_DIGI_MIN_BITWIDTH = 12
const CONFIG_SOC_ADC_DIGI_MAX_BITWIDTH = 12
const CONFIG_SOC_ADC_DIGI_RESULT_BYTES = 4
const CONFIG_SOC_ADC_DIGI_DATA_BYTES_PER_CONV = 4
const CONFIG_SOC_ADC_DIGI_IIR_FILTER_NUM = 2
const CONFIG_SOC_ADC_DIGI_MONITOR_NUM = 2
const CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_HIGH = 83333
const CONFIG_SOC_ADC_SAMPLE_FREQ_THRES_LOW = 611
const CONFIG_SOC_ADC_RTC_MIN_BITWIDTH = 12
const CONFIG_SOC_ADC_RTC_MAX_BITWIDTH = 12
const CONFIG_SOC_ADC_CALIBRATION_V1_SUPPORTED = 1
const CONFIG_SOC_ADC_SELF_HW_CALI_SUPPORTED = 1
const CONFIG_SOC_ADC_SHARED_POWER = 1
const CONFIG_SOC_APB_BACKUP_DMA = 1
const CONFIG_SOC_BROWNOUT_RESET_SUPPORTED = 1
const CONFIG_SOC_SHARED_IDCACHE_SUPPORTED = 1
const CONFIG_SOC_CACHE_MEMORY_IBANK_SIZE = 0x4000
const CONFIG_SOC_CPU_CORES_NUM = 1
const CONFIG_SOC_CPU_INTR_NUM = 32
const CONFIG_SOC_CPU_HAS_FLEXIBLE_INTC = 1
const CONFIG_SOC_CPU_HAS_CSR_PC = 1
const CONFIG_SOC_CPU_BREAKPOINTS_NUM = 8
const CONFIG_SOC_CPU_WATCHPOINTS_NUM = 8
const CONFIG_SOC_CPU_WATCHPOINT_MAX_REGION_SIZE = 0x80000000
const CONFIG_SOC_DS_SIGNATURE_MAX_BIT_LEN = 3072
const CONFIG_SOC_DS_KEY_PARAM_MD_IV_LENGTH = 16
const CONFIG_SOC_DS_KEY_CHECK_MAX_WAIT_US = 1100
const CONFIG_SOC_AHB_GDMA_VERSION = 1
const CONFIG_SOC_GDMA_NUM_GROUPS_MAX = 1
const CONFIG_SOC_GDMA_PAIRS_PER_GROUP_MAX = 3
const CONFIG_SOC_GPIO_PORT = 1
const CONFIG_SOC_GPIO_PIN_COUNT = 22
const CONFIG_SOC_GPIO_SUPPORT_PIN_GLITCH_FILTER = 1
const CONFIG_SOC_GPIO_FILTER_CLK_SUPPORT_APB = 1
const CONFIG_SOC_GPIO_SUPPORT_FORCE_HOLD = 1
const CONFIG_SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP = 1
const CONFIG_SOC_GPIO_IN_RANGE_MAX = 21
const CONFIG_SOC_GPIO_OUT_RANGE_MAX = 21
const CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK = 0
const CONFIG_SOC_GPIO_DEEP_SLEEP_WAKE_SUPPORTED_PIN_CNT = 6
const CONFIG_SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK = 0x00000000003FFFC0
const CONFIG_SOC_GPIO_CLOCKOUT_BY_GPIO_MATRIX = 1
const CONFIG_SOC_GPIO_CLOCKOUT_CHANNEL_NUM = 3
const CONFIG_SOC_GPIO_SUPPORT_HOLD_IO_IN_DSLP = 1
const CONFIG_SOC_DEDIC_GPIO_OUT_CHANNELS_NUM = 8
const CONFIG_SOC_DEDIC_GPIO_IN_CHANNELS_NUM = 8
const CONFIG_SOC_DEDIC_PERIPH_ALWAYS_ENABLE = 1
const CONFIG_SOC_I2C_NUM = 1
const CONFIG_SOC_HP_I2C_NUM = 1
const CONFIG_SOC_I2C_FIFO_LEN = 32
const CONFIG_SOC_I2C_CMD_REG_NUM = 8
const CONFIG_SOC_I2C_SUPPORT_SLAVE = 1
const CONFIG_SOC_I2C_SUPPORT_HW_CLR_BUS = 1
const CONFIG_SOC_I2C_SUPPORT_XTAL = 1
const CONFIG_SOC_I2C_SUPPORT_RTC = 1
const CONFIG_SOC_I2C_SUPPORT_10BIT_ADDR = 1
const CONFIG_SOC_I2C_SLAVE_SUPPORT_BROADCAST = 1
const CONFIG_SOC_I2C_SLAVE_CAN_GET_STRETCH_CAUSE = 1
const CONFIG_SOC_I2C_SLAVE_SUPPORT_I2CRAM_ACCESS = 1
const CONFIG_SOC_I2S_NUM = 1
const CONFIG_SOC_I2S_HW_VERSION_2 = 1
const CONFIG_SOC_I2S_SUPPORTS_XTAL = 1
const CONFIG_SOC_I2S_SUPPORTS_PLL_F160M = 1
const CONFIG_SOC_I2S_SUPPORTS_PCM = 1
const CONFIG_SOC_I2S_SUPPORTS_PDM = 1
const CONFIG_SOC_I2S_SUPPORTS_PDM_TX = 1
const CONFIG_SOC_I2S_PDM_MAX_TX_LINES = 2
const CONFIG_SOC_I2S_SUPPORTS_TDM = 1
const CONFIG_SOC_LEDC_SUPPORT_APB_CLOCK = 1
const CONFIG_SOC_LEDC_SUPPORT_XTAL_CLOCK = 1
const CONFIG_SOC_LEDC_TIMER_NUM = 4
const CONFIG_SOC_LEDC_CHANNEL_NUM = 6
const CONFIG_SOC_LEDC_TIMER_BIT_WIDTH = 14
const CONFIG_SOC_LEDC_SUPPORT_FADE_STOP = 1
const CONFIG_SOC_MMU_LINEAR_ADDRESS_REGION_NUM = 1
const CONFIG_SOC_MMU_PERIPH_NUM = 1
const CONFIG_SOC_MPU_MIN_REGION_SIZE = 0x20000000
const CONFIG_SOC_MPU_REGIONS_MAX_NUM = 8
const CONFIG_SOC_RMT_GROUPS = 1
const CONFIG_SOC_RMT_TX_CANDIDATES_PER_GROUP = 2
const CONFIG_SOC_RMT_RX_CANDIDATES_PER_GROUP = 2
const CONFIG_SOC_RMT_CHANNELS_PER_GROUP = 4
const CONFIG_SOC_RMT_MEM_WORDS_PER_CHANNEL = 48
const CONFIG_SOC_RMT_SUPPORT_RX_PINGPONG = 1
const CONFIG_SOC_RMT_SUPPORT_RX_DEMODULATION = 1
const CONFIG_SOC_RMT_SUPPORT_TX_ASYNC_STOP = 1
const CONFIG_SOC_RMT_SUPPORT_TX_LOOP_COUNT = 1
const CONFIG_SOC_RMT_SUPPORT_TX_SYNCHRO = 1
const CONFIG_SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY = 1
const CONFIG_SOC_RMT_SUPPORT_XTAL = 1
const CONFIG_SOC_RMT_SUPPORT_APB = 1
const CONFIG_SOC_RMT_SUPPORT_RC_FAST = 1
const CONFIG_SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH = 128
const CONFIG_SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM = 108
const CONFIG_SOC_SLEEP_SYSTIMER_STALL_WORKAROUND = 1
const CONFIG_SOC_SLEEP_TGWDT_STOP_WORKAROUND = 1
const CONFIG_SOC_RTCIO_PIN_COUNT = 0
const CONFIG_SOC_MPI_MEM_BLOCKS_NUM = 4
const CONFIG_SOC_MPI_OPERATIONS_NUM = 3
const CONFIG_SOC_RSA_MAX_BIT_LEN = 3072
const CONFIG_SOC_SHA_DMA_MAX_BUFFER_SIZE = 3968
const CONFIG_SOC_SHA_SUPPORT_DMA = 1
const CONFIG_SOC_SHA_SUPPORT_RESUME = 1
const CONFIG_SOC_SHA_GDMA = 1
const CONFIG_SOC_SHA_SUPPORT_SHA1 = 1
const CONFIG_SOC_SHA_SUPPORT_SHA224 = 1
const CONFIG_SOC_SHA_SUPPORT_SHA256 = 1
const CONFIG_SOC_SDM_GROUPS = 1
const CONFIG_SOC_SDM_CHANNELS_PER_GROUP = 4
const CONFIG_SOC_SDM_CLK_SUPPORT_APB = 1
const CONFIG_SOC_SPI_PERIPH_NUM = 2
const CONFIG_SOC_SPI_MAX_CS_NUM = 6
const CONFIG_SOC_SPI_MAXIMUM_BUFFER_SIZE = 64
const CONFIG_SOC_SPI_SUPPORT_DDRCLK = 1
const CONFIG_SOC_SPI_SLAVE_SUPPORT_SEG_TRANS = 1
const CONFIG_SOC_SPI_SUPPORT_CD_SIG = 1
const CONFIG_SOC_SPI_SUPPORT_CONTINUOUS_TRANS = 1
const CONFIG_SOC_SPI_SUPPORT_SLAVE_HD_VER2 = 1
const CONFIG_SOC_SPI_SUPPORT_CLK_APB = 1
const CONFIG_SOC_SPI_SUPPORT_CLK_XTAL = 1
const CONFIG_SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT = 1
const CONFIG_SOC_SPI_SCT_SUPPORTED = 1
const CONFIG_SOC_SPI_SCT_REG_NUM = 14
const CONFIG_SOC_SPI_SCT_BUFFER_NUM_MAX = 1
const CONFIG_SOC_SPI_SCT_CONF_BITLEN_MAX = 0x3FFFA
const CONFIG_SOC_MEMSPI_IS_INDEPENDENT = 1
const CONFIG_SOC_SPI_MAX_PRE_DIVIDER = 16
const CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_AUTO_RESUME = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_IDLE_INTR = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_SW_SUSPEND = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_CHECK_SUS = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_CONFIG_GPIO_BY_EFUSE = 1
const CONFIG_SOC_SPI_MEM_SUPPORT_WRAP = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_26M_SUPPORTED = 1
const CONFIG_SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED = 1
const CONFIG_SOC_SYSTIMER_COUNTER_NUM = 2
const CONFIG_SOC_SYSTIMER_ALARM_NUM = 3
const CONFIG_SOC_SYSTIMER_BIT_WIDTH_LO = 32
const CONFIG_SOC_SYSTIMER_BIT_WIDTH_HI = 20
const CONFIG_SOC_SYSTIMER_FIXED_DIVIDER = 1
const CONFIG_SOC_SYSTIMER_INT_LEVEL = 1
const CONFIG_SOC_SYSTIMER_ALARM_MISS_COMPENSATE = 1
const CONFIG_SOC_TIMER_GROUPS = 2
const CONFIG_SOC_TIMER_GROUP_TIMERS_PER_GROUP = 1
const CONFIG_SOC_TIMER_GROUP_COUNTER_BIT_WIDTH = 54
const CONFIG_SOC_TIMER_GROUP_SUPPORT_XTAL = 1
const CONFIG_SOC_TIMER_GROUP_SUPPORT_APB = 1
const CONFIG_SOC_TIMER_GROUP_TOTAL_TIMERS = 2
const CONFIG_SOC_LP_TIMER_BIT_WIDTH_LO = 32
const CONFIG_SOC_LP_TIMER_BIT_WIDTH_HI = 16
const CONFIG_SOC_MWDT_SUPPORT_XTAL = 1
const CONFIG_SOC_TWAI_CONTROLLER_NUM = 1
const CONFIG_SOC_TWAI_CLK_SUPPORT_APB = 1
const CONFIG_SOC_TWAI_BRP_MIN = 2
const CONFIG_SOC_TWAI_BRP_MAX = 16384
const CONFIG_SOC_TWAI_SUPPORTS_RX_STATUS = 1
const CONFIG_SOC_EFUSE_DIS_DOWNLOAD_ICACHE = 1
const CONFIG_SOC_EFUSE_DIS_PAD_JTAG = 1
const CONFIG_SOC_EFUSE_DIS_USB_JTAG = 1
const CONFIG_SOC_EFUSE_DIS_DIRECT_BOOT = 1
const CONFIG_SOC_EFUSE_SOFT_DIS_JTAG = 1
const CONFIG_SOC_EFUSE_DIS_ICACHE = 1
const CONFIG_SOC_EFUSE_BLOCK9_KEY_PURPOSE_QUIRK = 1
const CONFIG_SOC_SECURE_BOOT_V2_RSA = 1
const CONFIG_SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS = 3
const CONFIG_SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS = 1
const CONFIG_SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY = 1
const CONFIG_SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX = 32
const CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES = 1
const CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128 = 1
const CONFIG_SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE = 16
const CONFIG_SOC_MEMPROT_MEM_ALIGN_SIZE = 512
const CONFIG_SOC_UART_NUM = 2
const CONFIG_SOC_UART_HP_NUM = 2
const CONFIG_SOC_UART_FIFO_LEN = 128
const CONFIG_SOC_UART_BITRATE_MAX = 5000000
const CONFIG_SOC_UART_SUPPORT_APB_CLK = 1
const CONFIG_SOC_UART_SUPPORT_RTC_CLK = 1
const CONFIG_SOC_UART_SUPPORT_XTAL_CLK = 1
const CONFIG_SOC_UART_SUPPORT_WAKEUP_INT = 1
const CONFIG_SOC_UART_SUPPORT_FSM_TX_WAIT_SEND = 1
const CONFIG_SOC_COEX_HW_PTI = 1
const CONFIG_SOC_PHY_DIG_REGS_MEM_SIZE = 21
const CONFIG_SOC_MAC_BB_PD_MEM_SIZE = 192
const CONFIG_SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH = 12
const CONFIG_SOC_PM_SUPPORT_WIFI_WAKEUP = 1
const CONFIG_SOC_PM_SUPPORT_BT_WAKEUP = 1
const CONFIG_SOC_PM_SUPPORT_CPU_PD = 1
const CONFIG_SOC_PM_SUPPORT_WIFI_PD = 1
const CONFIG_SOC_PM_SUPPORT_BT_PD = 1
const CONFIG_SOC_PM_SUPPORT_RC_FAST_PD = 1
const CONFIG_SOC_PM_SUPPORT_VDDSDIO_PD = 1
const CONFIG_SOC_PM_SUPPORT_MAC_BB_PD = 1
const CONFIG_SOC_PM_CPU_RETENTION_BY_RTCCNTL = 1
const CONFIG_SOC_PM_MODEM_RETENTION_BY_BACKUPDMA = 1
const CONFIG_SOC_PM_MODEM_PD_BY_SW = 1
const CONFIG_SOC_CLK_RC_FAST_D256_SUPPORTED = 1
const CONFIG_SOC_RTC_SLOW_CLK_SUPPORT_RC_FAST_D256 = 1
const CONFIG_SOC_CLK_RC_FAST_SUPPORT_CALIBRATION = 1
const CONFIG_SOC_CLK_XTAL32K_SUPPORTED = 1
const CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC = 1
const CONFIG_SOC_TEMPERATURE_SENSOR_SUPPORT_XTAL = 1
const CONFIG_SOC_WIFI_HW_TSF = 1
const CONFIG_SOC_WIFI_FTM_SUPPORT = 1
const CONFIG_SOC_WIFI_GCMP_SUPPORT = 1
const CONFIG_SOC_WIFI_WAPI_SUPPORT = 1
const CONFIG_SOC_WIFI_CSI_SUPPORT = 1
const CONFIG_SOC_WIFI_MESH_SUPPORT = 1
const CONFIG_SOC_WIFI_SUPPORT_VARIABLE_BEACON_WINDOW = 1
const CONFIG_SOC_WIFI_PHY_NEEDS_USB_WORKAROUND = 1
const CONFIG_SOC_BLE_SUPPORTED = 1
const CONFIG_SOC_BLE_MESH_SUPPORTED = 1
const CONFIG_SOC_BLE_50_SUPPORTED = 1
const CONFIG_SOC_BLE_DEVICE_PRIVACY_SUPPORTED = 1
const CONFIG_SOC_BLUFI_SUPPORTED = 1
const CONFIG_SOC_PHY_COMBO_MODULE = 1
const CONFIG_IDF_CMAKE = 1
const CONFIG_IDF_TOOLCHAIN = "gcc"
const CONFIG_IDF_TOOLCHAIN_GCC = 1
const CONFIG_IDF_TARGET_ARCH_RISCV = 1
const CONFIG_IDF_TARGET_ARCH = "riscv"
const CONFIG_IDF_TARGET = "esp32c3"
const CONFIG_IDF_INIT_VERSION = "5.4.2"
const CONFIG_IDF_TARGET_ESP32C3 = 1
const CONFIG_IDF_FIRMWARE_CHIP_ID = 0x0005
const CONFIG_APP_BUILD_TYPE_APP_2NDBOOT = 1
const CONFIG_APP_BUILD_GENERATE_BINARIES = 1
const CONFIG_APP_BUILD_BOOTLOADER = 1
const CONFIG_APP_BUILD_USE_FLASH_SECTIONS = 1
const CONFIG_BOOTLOADER_COMPILE_TIME_DATE = 1
const CONFIG_BOOTLOADER_PROJECT_VER = 1
const CONFIG_BOOTLOADER_OFFSET_IN_FLASH = 0x0
const CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE = 1
const CONFIG_BOOTLOADER_LOG_LEVEL_INFO = 1
const CONFIG_BOOTLOADER_LOG_LEVEL = 3
const CONFIG_BOOTLOADER_LOG_TIMESTAMP_SOURCE_CPU_TICKS = 1
const CONFIG_BOOTLOADER_FLASH_XMC_SUPPORT = 1
const CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE = 1
const CONFIG_BOOTLOADER_WDT_ENABLE = 1
const CONFIG_BOOTLOADER_WDT_TIME_MS = 9000
const CONFIG_BOOTLOADER_RESERVE_RTC_SIZE = 0x0
const CONFIG_SECURE_BOOT_V2_RSA_SUPPORTED = 1
const CONFIG_SECURE_BOOT_V2_PREFERRED = 1
const CONFIG_SECURE_ROM_DL_MODE_ENABLED = 1
const CONFIG_APP_COMPILE_TIME_DATE = 1
const CONFIG_APP_RETRIEVE_LEN_ELF_SHA = 9
const CONFIG_ESP_ROM_HAS_CRC_LE = 1
const CONFIG_ESP_ROM_HAS_CRC_BE = 1
const CONFIG_ESP_ROM_HAS_MZ_CRC32 = 1
const CONFIG_ESP_ROM_HAS_JPEG_DECODE = 1
const CONFIG_ESP_ROM_UART_CLK_IS_XTAL = 1
const CONFIG_ESP_ROM_USB_SERIAL_DEVICE_NUM = 3
const CONFIG_ESP_ROM_HAS_RETARGETABLE_LOCKING = 1
const CONFIG_ESP_ROM_HAS_ERASE_0_REGION_BUG = 1
const CONFIG_ESP_ROM_HAS_ENCRYPTED_WRITES_USING_LEGACY_DRV = 1
const CONFIG_ESP_ROM_GET_CLK_FREQ = 1
const CONFIG_ESP_ROM_NEEDS_SWSETUP_WORKAROUND = 1
const CONFIG_ESP_ROM_HAS_LAYOUT_TABLE = 1
const CONFIG_ESP_ROM_HAS_SPI_FLASH = 1
const CONFIG_ESP_ROM_HAS_ETS_PRINTF_BUG = 1
const CONFIG_ESP_ROM_HAS_NEWLIB = 1
const CONFIG_ESP_ROM_HAS_NEWLIB_NANO_FORMAT = 1
const CONFIG_ESP_ROM_HAS_NEWLIB_32BIT_TIME = 1
const CONFIG_ESP_ROM_NEEDS_SET_CACHE_MMU_SIZE = 1
const CONFIG_ESP_ROM_RAM_APP_NEEDS_MMU_INIT = 1
const CONFIG_ESP_ROM_HAS_SW_FLOAT = 1
const CONFIG_ESP_ROM_HAS_VERSION = 1
const CONFIG_ESP_ROM_SUPPORT_DEEP_SLEEP_WAKEUP_STUB = 1
const CONFIG_BOOT_ROM_LOG_ALWAYS_ON = 1
const CONFIG_ESPTOOLPY_FLASHMODE_DIO = 1
const CONFIG_ESPTOOLPY_FLASH_SAMPLE_MODE_STR = 1
const CONFIG_ESPTOOLPY_FLASHMODE = "dio"
const CONFIG_ESPTOOLPY_FLASHFREQ_80M = 1
const CONFIG_ESPTOOLPY_FLASHFREQ = "80m"
const CONFIG_ESPTOOLPY_FLASHSIZE_2MB = 1
const CONFIG_ESPTOOLPY_FLASHSIZE = "2MB"
const CONFIG_ESPTOOLPY_BEFORE_RESET = 1
const CONFIG_ESPTOOLPY_BEFORE = "default_reset"
const CONFIG_ESPTOOLPY_AFTER_RESET = 1
const CONFIG_ESPTOOLPY_AFTER = "hard_reset"
const CONFIG_ESPTOOLPY_MONITOR_BAUD = 115200
const CONFIG_PARTITION_TABLE_SINGLE_APP = 1
const CONFIG_PARTITION_TABLE_CUSTOM_FILENAME = "partitions.csv"
const CONFIG_PARTITION_TABLE_FILENAME = "partitions_singleapp.csv"
const CONFIG_PARTITION_TABLE_OFFSET = 0x8000
const CONFIG_PARTITION_TABLE_MD5 = 1
const CONFIG_COMPILER_OPTIMIZATION_DEBUG = 1
const CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE = 1
const CONFIG_COMPILER_ASSERT_NDEBUG_EVALUATE = 1
const CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB = 1
const CONFIG_COMPILER_OPTIMIZATION_ASSERTION_LEVEL = 2
const CONFIG_COMPILER_HIDE_PATHS_MACROS = 1
const CONFIG_COMPILER_STACK_CHECK_MODE_NONE = 1
const CONFIG_COMPILER_DISABLE_DEFAULT_ERRORS = 1
const CONFIG_COMPILER_RT_LIB_GCCLIB = 1
const CONFIG_COMPILER_RT_LIB_NAME = "gcc"
const CONFIG_COMPILER_ORPHAN_SECTIONS_WARNING = 1
const CONFIG_APPTRACE_DEST_NONE = 1
const CONFIG_APPTRACE_DEST_UART_NONE = 1
const CONFIG_APPTRACE_UART_TASK_PRIO = 1
const CONFIG_APPTRACE_LOCK_ENABLE = 1
const CONFIG_TWAI_ERRATA_FIX_LISTEN_ONLY_DOM = 1
const CONFIG_EFUSE_MAX_BLK_LEN = 256
const CONFIG_ESP_TLS_USING_MBEDTLS = 1
const CONFIG_ESP_TLS_USE_DS_PERIPHERAL = 1
const CONFIG_ESP_COEX_ENABLED = 1
const CONFIG_ESP_ERR_TO_NAME_LOOKUP = 1
const CONFIG_GPTIMER_ISR_HANDLER_IN_IRAM = 1
const CONFIG_GPTIMER_OBJ_CACHE_SAFE = 1
const CONFIG_SPI_MASTER_ISR_IN_IRAM = 1
const CONFIG_SPI_SLAVE_ISR_IN_IRAM = 1
const CONFIG_USJ_ENABLE_USB_SERIAL_JTAG = 1
const CONFIG_ETH_ENABLED = 1
const CONFIG_ETH_USE_SPI_ETHERNET = 1
const CONFIG_ESP_EVENT_POST_FROM_ISR = 1
const CONFIG_ESP_EVENT_POST_FROM_IRAM_ISR = 1
const CONFIG_ESP_GDBSTUB_ENABLED = 1
const CONFIG_ESP_GDBSTUB_SUPPORT_TASKS = 1
const CONFIG_ESP_GDBSTUB_MAX_TASKS = 32
const CONFIG_ESPHID_TASK_SIZE_BT = 2048
const CONFIG_ESPHID_TASK_SIZE_BLE = 4096
const CONFIG_ESP_HTTP_CLIENT_ENABLE_HTTPS = 1
const CONFIG_ESP_HTTP_CLIENT_EVENT_POST_TIMEOUT = 2000
const CONFIG_HTTPD_MAX_REQ_HDR_LEN = 512
const CONFIG_HTTPD_MAX_URI_LEN = 512
const CONFIG_HTTPD_ERR_RESP_NO_DELAY = 1
const CONFIG_HTTPD_PURGE_BUF_LEN = 32
const CONFIG_HTTPD_SERVER_EVENT_POST_TIMEOUT = 2000
const CONFIG_ESP_HTTPS_OTA_EVENT_POST_TIMEOUT = 2000
const CONFIG_ESP_HTTPS_SERVER_EVENT_POST_TIMEOUT = 2000
const CONFIG_ESP32C3_REV_MIN_3 = 1
const CONFIG_ESP32C3_REV_MIN_FULL = 3
const CONFIG_ESP_REV_MIN_FULL = 3
const CONFIG_ESP32C3_REV_MAX_FULL = 199
const CONFIG_ESP_REV_MAX_FULL = 199
const CONFIG_ESP_EFUSE_BLOCK_REV_MIN_FULL = 0
const CONFIG_ESP_EFUSE_BLOCK_REV_MAX_FULL = 199
const CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_STA = 1
const CONFIG_ESP_MAC_ADDR_UNIVERSE_WIFI_AP = 1
const CONFIG_ESP_MAC_ADDR_UNIVERSE_BT = 1
const CONFIG_ESP_MAC_ADDR_UNIVERSE_ETH = 1
const CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES_FOUR = 1
const CONFIG_ESP_MAC_UNIVERSAL_MAC_ADDRESSES = 4
const CONFIG_ESP32C3_UNIVERSAL_MAC_ADDRESSES_FOUR = 1
const CONFIG_ESP32C3_UNIVERSAL_MAC_ADDRESSES = 4
const CONFIG_ESP_SLEEP_FLASH_LEAKAGE_WORKAROUND = 1
const CONFIG_ESP_SLEEP_GPIO_RESET_WORKAROUND = 1
const CONFIG_ESP_SLEEP_WAIT_FLASH_READY_EXTRA_DELAY = 0
const CONFIG_ESP_SLEEP_GPIO_ENABLE_INTERNAL_RESISTORS = 1
const CONFIG_RTC_CLK_SRC_INT_RC = 1
const CONFIG_RTC_CLK_CAL_CYCLES = 1024
const CONFIG_GDMA_CTRL_FUNC_IN_IRAM = 1
const CONFIG_GDMA_ISR_HANDLER_IN_IRAM = 1
const CONFIG_GDMA_OBJ_DRAM_SAFE = 1
const CONFIG_XTAL_FREQ_40 = 1
const CONFIG_XTAL_FREQ = 40
const CONFIG_ESP_SPI_BUS_LOCK_ISR_FUNCS_IN_IRAM = 1
const CONFIG_ESP_NETIF_IP_LOST_TIMER_INTERVAL = 120
const CONFIG_ESP_NETIF_TCPIP_LWIP = 1
const CONFIG_ESP_NETIF_USES_TCPIP_WITH_BSD_API = 1
const CONFIG_ESP_NETIF_REPORT_DATA_TRAFFIC = 1
const CONFIG_ESP_PHY_ENABLED = 1
const CONFIG_ESP_PHY_CALIBRATION_AND_DATA_STORAGE = 1
const CONFIG_ESP_PHY_MAX_WIFI_TX_POWER = 20
const CONFIG_ESP_PHY_MAX_TX_POWER = 20
const CONFIG_ESP_PHY_ENABLE_USB = 1
const CONFIG_ESP_PHY_RF_CAL_PARTIAL = 1
const CONFIG_ESP_PHY_CALIBRATION_MODE = 0
const CONFIG_PM_POWER_DOWN_CPU_IN_LIGHT_SLEEP = 1
const CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_160 = 1
const CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ = 160
const CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT = 1
const CONFIG_ESP_SYSTEM_PANIC_REBOOT_DELAY_SECONDS = 0
const CONFIG_ESP_SYSTEM_SINGLE_CORE_MODE = 1
const CONFIG_ESP_SYSTEM_RTC_FAST_MEM_AS_HEAP_DEPCHECK = 1
const CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP = 1
const CONFIG_ESP_SYSTEM_MEMPROT_FEATURE = 1
const CONFIG_ESP_SYSTEM_MEMPROT_FEATURE_LOCK = 1
const CONFIG_ESP_SYSTEM_EVENT_QUEUE_SIZE = 32
const CONFIG_ESP_SYSTEM_EVENT_TASK_STACK_SIZE = 2304
const CONFIG_ESP_MAIN_TASK_STACK_SIZE = 3584
const CONFIG_ESP_MAIN_TASK_AFFINITY_CPU0 = 1
const CONFIG_ESP_MAIN_TASK_AFFINITY = 0x0
const CONFIG_ESP_MINIMAL_SHARED_STACK_SIZE = 2048
const CONFIG_ESP_CONSOLE_UART_DEFAULT = 1
const CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG = 1
const CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG_ENABLED = 1
const CONFIG_ESP_CONSOLE_UART = 1
const CONFIG_ESP_CONSOLE_UART_NUM = 0
const CONFIG_ESP_CONSOLE_ROM_SERIAL_PORT_NUM = 0
const CONFIG_ESP_CONSOLE_UART_BAUDRATE = 115200
const CONFIG_ESP_INT_WDT = 1
const CONFIG_ESP_INT_WDT_TIMEOUT_MS = 300
const CONFIG_ESP_TASK_WDT_EN = 1
const CONFIG_ESP_TASK_WDT_INIT = 1
const CONFIG_ESP_TASK_WDT_TIMEOUT_S = 5
const CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0 = 1
const CONFIG_ESP_DEBUG_OCDAWARE = 1
const CONFIG_ESP_SYSTEM_CHECK_INT_LEVEL_4 = 1
const CONFIG_ESP_BROWNOUT_DET = 1
const CONFIG_ESP_BROWNOUT_DET_LVL_SEL_7 = 1
const CONFIG_ESP_BROWNOUT_DET_LVL = 7
const CONFIG_ESP_SYSTEM_BROWNOUT_INTR = 1
const CONFIG_ESP_SYSTEM_HW_STACK_GUARD = 1
const CONFIG_ESP_SYSTEM_HW_PC_RECORD = 1
const CONFIG_ESP_IPC_TASK_STACK_SIZE = 1024
const CONFIG_ESP_TIME_FUNCS_USE_RTC_TIMER = 1
const CONFIG_ESP_TIME_FUNCS_USE_ESP_TIMER = 1
const CONFIG_ESP_TIMER_TASK_STACK_SIZE = 3584
const CONFIG_ESP_TIMER_INTERRUPT_LEVEL = 1
const CONFIG_ESP_TIMER_TASK_AFFINITY = 0x0
const CONFIG_ESP_TIMER_TASK_AFFINITY_CPU0 = 1
const CONFIG_ESP_TIMER_ISR_AFFINITY_CPU0 = 1
const CONFIG_ESP_TIMER_IMPL_SYSTIMER = 1
const CONFIG_ESP_WIFI_ENABLED = 1
const CONFIG_ESP_WIFI_STATIC_RX_BUFFER_NUM = 10
const CONFIG_ESP_WIFI_DYNAMIC_RX_BUFFER_NUM = 32
const CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER = 1
const CONFIG_ESP_WIFI_TX_BUFFER_TYPE = 1
const CONFIG_ESP_WIFI_DYNAMIC_TX_BUFFER_NUM = 32
const CONFIG_ESP_WIFI_STATIC_RX_MGMT_BUFFER = 1
const CONFIG_ESP_WIFI_DYNAMIC_RX_MGMT_BUF = 0
const CONFIG_ESP_WIFI_RX_MGMT_BUF_NUM_DEF = 5
const CONFIG_ESP_WIFI_AMPDU_TX_ENABLED = 1
const CONFIG_ESP_WIFI_TX_BA_WIN = 6
const CONFIG_ESP_WIFI_AMPDU_RX_ENABLED = 1
const CONFIG_ESP_WIFI_RX_BA_WIN = 6
const CONFIG_ESP_WIFI_NVS_ENABLED = 1
const CONFIG_ESP_WIFI_SOFTAP_BEACON_MAX_LEN = 752
const CONFIG_ESP_WIFI_MGMT_SBUF_NUM = 32
const CONFIG_ESP_WIFI_IRAM_OPT = 1
const CONFIG_ESP_WIFI_RX_IRAM_OPT = 1
const CONFIG_ESP_WIFI_ENABLE_WPA3_SAE = 1
const CONFIG_ESP_WIFI_ENABLE_SAE_PK = 1
const CONFIG_ESP_WIFI_SOFTAP_SAE_SUPPORT = 1
const CONFIG_ESP_WIFI_ENABLE_WPA3_OWE_STA = 1
const CONFIG_ESP_WIFI_SLP_DEFAULT_MIN_ACTIVE_TIME = 50
const CONFIG_ESP_WIFI_SLP_DEFAULT_MAX_ACTIVE_TIME = 10
const CONFIG_ESP_WIFI_SLP_DEFAULT_WAIT_BROADCAST_DATA_TIME = 15
const CONFIG_ESP_WIFI_STA_DISCONNECTED_PM_ENABLE = 1
const CONFIG_ESP_WIFI_GMAC_SUPPORT = 1
const CONFIG_ESP_WIFI_SOFTAP_SUPPORT = 1
const CONFIG_ESP_WIFI_ESPNOW_MAX_ENCRYPT_NUM = 7
const CONFIG_ESP_WIFI_MBEDTLS_CRYPTO = 1
const CONFIG_ESP_WIFI_MBEDTLS_TLS_CLIENT = 1
const CONFIG_ESP_WIFI_ENTERPRISE_SUPPORT = 1
const CONFIG_ESP_COREDUMP_ENABLE_TO_NONE = 1
const CONFIG_FATFS_VOLUME_COUNT = 2
const CONFIG_FATFS_LFN_NONE = 1
const CONFIG_FATFS_SECTOR_4096 = 1
const CONFIG_FATFS_CODEPAGE_437 = 1
const CONFIG_FATFS_CODEPAGE = 437
const CONFIG_FATFS_FS_LOCK = 0
const CONFIG_FATFS_TIMEOUT_MS = 10000
const CONFIG_FATFS_PER_FILE_CACHE = 1
const CONFIG_FATFS_USE_STRFUNC_NONE = 1
const CONFIG_FATFS_VFS_FSTAT_BLKSIZE = 0
const CONFIG_FATFS_LINK_LOCK = 1
const CONFIG_FATFS_DONT_TRUST_FREE_CLUSTER_CNT = 0
const CONFIG_FATFS_DONT_TRUST_LAST_ALLOC = 0
const CONFIG_FREERTOS_UNICORE = 1
const CONFIG_FREERTOS_HZ = 100
const CONFIG_FREERTOS_OPTIMIZED_SCHEDULER = 1
const CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY = 1
const CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS = 1
const CONFIG_FREERTOS_IDLE_TASK_STACKSIZE = 1536
const CONFIG_FREERTOS_MAX_TASK_NAME_LEN = 16
const CONFIG_FREERTOS_USE_TIMERS = 1
const CONFIG_FREERTOS_TIMER_SERVICE_TASK_NAME = "Tmr Svc"
const CONFIG_FREERTOS_TIMER_TASK_NO_AFFINITY = 1
const CONFIG_FREERTOS_TIMER_SERVICE_TASK_CORE_AFFINITY = 0x7FFFFFFF
const CONFIG_FREERTOS_TIMER_TASK_PRIORITY = 1
const CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH = 2048
const CONFIG_FREERTOS_TIMER_QUEUE_LENGTH = 10
const CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE = 0
const CONFIG_FREERTOS_TASK_NOTIFICATION_ARRAY_ENTRIES = 1
const CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER = 1
const CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS = 1
const CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER = 1
const CONFIG_FREERTOS_ISR_STACKSIZE = 1536
const CONFIG_FREERTOS_INTERRUPT_BACKTRACE = 1
const CONFIG_FREERTOS_TICK_SUPPORT_SYSTIMER = 1
const CONFIG_FREERTOS_CORETIMER_SYSTIMER_LVL1 = 1
const CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER = 1
const CONFIG_FREERTOS_PORT = 1
const CONFIG_FREERTOS_NO_AFFINITY = 0x7FFFFFFF
const CONFIG_FREERTOS_SUPPORT_STATIC_ALLOCATION = 1
const CONFIG_FREERTOS_DEBUG_OCDAWARE = 1
const CONFIG_FREERTOS_ENABLE_TASK_SNAPSHOT = 1
const CONFIG_FREERTOS_PLACE_SNAPSHOT_FUNS_INTO_FLASH = 1
const CONFIG_FREERTOS_NUMBER_OF_CORES = 1
const CONFIG_HAL_ASSERTION_EQUALS_SYSTEM = 1
const CONFIG_HAL_DEFAULT_ASSERTION_LEVEL = 2
const CONFIG_HAL_SPI_MASTER_FUNC_IN_IRAM = 1
const CONFIG_HAL_SPI_SLAVE_FUNC_IN_IRAM = 1
const CONFIG_HEAP_POISONING_DISABLED = 1
const CONFIG_HEAP_TRACING_OFF = 1
const CONFIG_LOG_DEFAULT_LEVEL_INFO = 1
const CONFIG_LOG_DEFAULT_LEVEL = 3
const CONFIG_LOG_MAXIMUM_EQUALS_DEFAULT = 1
const CONFIG_LOG_MAXIMUM_LEVEL = 3
const CONFIG_LOG_DYNAMIC_LEVEL_CONTROL = 1
const CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_AND_LINKED_LIST = 1
const CONFIG_LOG_TAG_LEVEL_CACHE_BINARY_MIN_HEAP = 1
const CONFIG_LOG_TAG_LEVEL_IMPL_CACHE_SIZE = 31
const CONFIG_LOG_TIMESTAMP_SOURCE_RTOS = 1
const CONFIG_LWIP_ENABLE = 1
const CONFIG_LWIP_LOCAL_HOSTNAME = "espressif"
const CONFIG_LWIP_TCPIP_TASK_PRIO = 18
const CONFIG_LWIP_DNS_SUPPORT_MDNS_QUERIES = 1
const CONFIG_LWIP_TIMERS_ONDEMAND = 1
const CONFIG_LWIP_ND6 = 1
const CONFIG_LWIP_MAX_SOCKETS = 10
const CONFIG_LWIP_SO_REUSE = 1
const CONFIG_LWIP_SO_REUSE_RXTOALL = 1
const CONFIG_LWIP_IP_DEFAULT_TTL = 64
const CONFIG_LWIP_IP4_FRAG = 1
const CONFIG_LWIP_IP6_FRAG = 1
const CONFIG_LWIP_IP_REASS_MAX_PBUFS = 10
const CONFIG_LWIP_ESP_GRATUITOUS_ARP = 1
const CONFIG_LWIP_GARP_TMR_INTERVAL = 60
const CONFIG_LWIP_ESP_MLDV6_REPORT = 1
const CONFIG_LWIP_MLDV6_TMR_INTERVAL = 40
const CONFIG_LWIP_TCPIP_RECVMBOX_SIZE = 32
const CONFIG_LWIP_DHCP_DOES_ARP_CHECK = 1
const CONFIG_LWIP_DHCP_DISABLE_VENDOR_CLASS_ID = 1
const CONFIG_LWIP_DHCP_OPTIONS_LEN = 68
const CONFIG_LWIP_NUM_NETIF_CLIENT_DATA = 0
const CONFIG_LWIP_DHCP_COARSE_TIMER_SECS = 1
const CONFIG_LWIP_DHCPS = 1
const CONFIG_LWIP_DHCPS_LEASE_UNIT = 60
const CONFIG_LWIP_DHCPS_MAX_STATION_NUM = 8
const CONFIG_LWIP_DHCPS_STATIC_ENTRIES = 1
const CONFIG_LWIP_DHCPS_ADD_DNS = 1
const CONFIG_LWIP_IPV4 = 1
const CONFIG_LWIP_IPV6 = 1
const CONFIG_LWIP_IPV6_NUM_ADDRESSES = 3
const CONFIG_LWIP_NETIF_LOOPBACK = 1
const CONFIG_LWIP_LOOPBACK_MAX_PBUFS = 8
const CONFIG_LWIP_MAX_ACTIVE_TCP = 16
const CONFIG_LWIP_MAX_LISTENING_TCP = 16
const CONFIG_LWIP_TCP_HIGH_SPEED_RETRANSMISSION = 1
const CONFIG_LWIP_TCP_MAXRTX = 12
const CONFIG_LWIP_TCP_SYNMAXRTX = 12
const CONFIG_LWIP_TCP_MSS = 1440
const CONFIG_LWIP_TCP_TMR_INTERVAL = 250
const CONFIG_LWIP_TCP_MSL = 60000
const CONFIG_LWIP_TCP_FIN_WAIT_TIMEOUT = 20000
const CONFIG_LWIP_TCP_SND_BUF_DEFAULT = 5760
const CONFIG_LWIP_TCP_WND_DEFAULT = 5760
const CONFIG_LWIP_TCP_RECVMBOX_SIZE = 6
const CONFIG_LWIP_TCP_ACCEPTMBOX_SIZE = 6
const CONFIG_LWIP_TCP_QUEUE_OOSEQ = 1
const CONFIG_LWIP_TCP_OOSEQ_TIMEOUT = 6
const CONFIG_LWIP_TCP_OOSEQ_MAX_PBUFS = 4
const CONFIG_LWIP_TCP_OVERSIZE_MSS = 1
const CONFIG_LWIP_TCP_RTO_TIME = 1500
const CONFIG_LWIP_MAX_UDP_PCBS = 16
const CONFIG_LWIP_UDP_RECVMBOX_SIZE = 6
const CONFIG_LWIP_CHECKSUM_CHECK_ICMP = 1
const CONFIG_LWIP_TCPIP_TASK_STACK_SIZE = 3072
const CONFIG_LWIP_TCPIP_TASK_AFFINITY_NO_AFFINITY = 1
const CONFIG_LWIP_TCPIP_TASK_AFFINITY = 0x7FFFFFFF
const CONFIG_LWIP_IPV6_MEMP_NUM_ND6_QUEUE = 3
const CONFIG_LWIP_IPV6_ND6_NUM_NEIGHBORS = 5
const CONFIG_LWIP_IPV6_ND6_NUM_PREFIXES = 5
const CONFIG_LWIP_IPV6_ND6_NUM_ROUTERS = 3
const CONFIG_LWIP_IPV6_ND6_NUM_DESTINATIONS = 10
const CONFIG_LWIP_ICMP = 1
const CONFIG_LWIP_MAX_RAW_PCBS = 16
const CONFIG_LWIP_SNTP_MAX_SERVERS = 1
const CONFIG_LWIP_SNTP_UPDATE_DELAY = 3600000
const CONFIG_LWIP_SNTP_STARTUP_DELAY = 1
const CONFIG_LWIP_SNTP_MAXIMUM_STARTUP_DELAY = 5000
const CONFIG_LWIP_DNS_MAX_HOST_IP = 1
const CONFIG_LWIP_DNS_MAX_SERVERS = 3
const CONFIG_LWIP_BRIDGEIF_MAX_PORTS = 7
const CONFIG_LWIP_ESP_LWIP_ASSERT = 1
const CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT = 1
const CONFIG_LWIP_HOOK_IP6_ROUTE_NONE = 1
const CONFIG_LWIP_HOOK_ND6_GET_GW_NONE = 1
const CONFIG_LWIP_HOOK_IP6_SELECT_SRC_ADDR_NONE = 1
const CONFIG_LWIP_HOOK_NETCONN_EXT_RESOLVE_NONE = 1
const CONFIG_LWIP_HOOK_DNS_EXT_RESOLVE_NONE = 1
const CONFIG_LWIP_HOOK_IP6_INPUT_DEFAULT = 1
const CONFIG_MBEDTLS_INTERNAL_MEM_ALLOC = 1
const CONFIG_MBEDTLS_ASYMMETRIC_CONTENT_LEN = 1
const CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN = 16384
const CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN = 4096
const CONFIG_MBEDTLS_SSL_KEEP_PEER_CERTIFICATE = 1
const CONFIG_MBEDTLS_PKCS7_C = 1
const CONFIG_MBEDTLS_CERTIFICATE_BUNDLE = 1
const CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_DEFAULT_FULL = 1
const CONFIG_MBEDTLS_CERTIFICATE_BUNDLE_MAX_CERTS = 200
const CONFIG_MBEDTLS_CMAC_C = 1
const CONFIG_MBEDTLS_HARDWARE_AES = 1
const CONFIG_MBEDTLS_AES_USE_INTERRUPT = 1
const CONFIG_MBEDTLS_AES_INTERRUPT_LEVEL = 0
const CONFIG_MBEDTLS_GCM_SUPPORT_NON_AES_CIPHER = 1
const CONFIG_MBEDTLS_HARDWARE_MPI = 1
const CONFIG_MBEDTLS_LARGE_KEY_SOFTWARE_MPI = 1
const CONFIG_MBEDTLS_MPI_USE_INTERRUPT = 1
const CONFIG_MBEDTLS_MPI_INTERRUPT_LEVEL = 0
const CONFIG_MBEDTLS_HARDWARE_SHA = 1
const CONFIG_MBEDTLS_ROM_MD5 = 1
const CONFIG_MBEDTLS_HAVE_TIME = 1
const CONFIG_MBEDTLS_ECDSA_DETERMINISTIC = 1
const CONFIG_MBEDTLS_SHA1_C = 1
const CONFIG_MBEDTLS_SHA512_C = 1
const CONFIG_MBEDTLS_TLS_SERVER_AND_CLIENT = 1
const CONFIG_MBEDTLS_TLS_SERVER = 1
const CONFIG_MBEDTLS_TLS_CLIENT = 1
const CONFIG_MBEDTLS_TLS_ENABLED = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_RSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ELLIPTIC_CURVE = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_RSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDHE_ECDSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_ECDSA = 1
const CONFIG_MBEDTLS_KEY_EXCHANGE_ECDH_RSA = 1
const CONFIG_MBEDTLS_SSL_RENEGOTIATION = 1
const CONFIG_MBEDTLS_SSL_PROTO_TLS1_2 = 1
const CONFIG_MBEDTLS_SSL_ALPN = 1
const CONFIG_MBEDTLS_CLIENT_SSL_SESSION_TICKETS = 1
const CONFIG_MBEDTLS_SERVER_SSL_SESSION_TICKETS = 1
const CONFIG_MBEDTLS_AES_C = 1
const CONFIG_MBEDTLS_CCM_C = 1
const CONFIG_MBEDTLS_GCM_C = 1
const CONFIG_MBEDTLS_PEM_PARSE_C = 1
const CONFIG_MBEDTLS_PEM_WRITE_C = 1
const CONFIG_MBEDTLS_X509_CRL_PARSE_C = 1
const CONFIG_MBEDTLS_X509_CSR_PARSE_C = 1
const CONFIG_MBEDTLS_ECP_C = 1
const CONFIG_MBEDTLS_PK_PARSE_EC_EXTENDED = 1
const CONFIG_MBEDTLS_PK_PARSE_EC_COMPRESSED = 1
const CONFIG_MBEDTLS_ECDH_C = 1
const CONFIG_MBEDTLS_ECDSA_C = 1
const CONFIG_MBEDTLS_ECP_DP_SECP192R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP224R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP256R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP384R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP521R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP192K1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP224K1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_SECP256K1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_BP256R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_BP384R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_BP512R1_ENABLED = 1
const CONFIG_MBEDTLS_ECP_DP_CURVE25519_ENABLED = 1
const CONFIG_MBEDTLS_ECP_NIST_OPTIM = 1
const CONFIG_MBEDTLS_ERROR_STRINGS = 1
const CONFIG_MBEDTLS_FS_IO = 1
const CONFIG_MQTT_PROTOCOL_311 = 1
const CONFIG_MQTT_TRANSPORT_SSL = 1
const CONFIG_MQTT_TRANSPORT_WEBSOCKET = 1
const CONFIG_MQTT_TRANSPORT_WEBSOCKET_SECURE = 1
const CONFIG_NEWLIB_STDOUT_LINE_ENDING_CRLF = 1
const CONFIG_NEWLIB_STDIN_LINE_ENDING_CR = 1
const CONFIG_NEWLIB_TIME_SYSCALL_USE_RTC_HRT = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0 = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1 = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2 = 1
const CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_PATCH_VERSION = 1
const CONFIG_PTHREAD_TASK_PRIO_DEFAULT = 5
const CONFIG_PTHREAD_TASK_STACK_SIZE_DEFAULT = 3072
const CONFIG_PTHREAD_STACK_MIN = 768
const CONFIG_PTHREAD_TASK_NAME_DEFAULT = "pthread"
const CONFIG_MMU_PAGE_SIZE_64KB = 1
const CONFIG_MMU_PAGE_MODE = "64KB"
const CONFIG_MMU_PAGE_SIZE = 0x10000
const CONFIG_SPI_FLASH_BROWNOUT_RESET_XMC = 1
const CONFIG_SPI_FLASH_BROWNOUT_RESET = 1
const CONFIG_SPI_FLASH_SUSPEND_TSUS_VAL_US = 50
const CONFIG_SPI_FLASH_ROM_DRIVER_PATCH = 1
const CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS = 1
const CONFIG_SPI_FLASH_YIELD_DURING_ERASE = 1
const CONFIG_SPI_FLASH_ERASE_YIELD_DURATION_MS = 20
const CONFIG_SPI_FLASH_ERASE_YIELD_TICKS = 1
const CONFIG_SPI_FLASH_WRITE_CHUNK_SIZE = 8192
const CONFIG_SPI_FLASH_VENDOR_XMC_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_GD_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_ISSI_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_MXIC_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_WINBOND_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_BOYA_SUPPORTED = 1
const CONFIG_SPI_FLASH_VENDOR_TH_SUPPORTED = 1
const CONFIG_SPI_FLASH_SUPPORT_ISSI_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_MXIC_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_GD_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_WINBOND_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_BOYA_CHIP = 1
const CONFIG_SPI_FLASH_SUPPORT_TH_CHIP = 1
const CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE = 1
const CONFIG_SPIFFS_MAX_PARTITIONS = 3
const CONFIG_SPIFFS_CACHE = 1
const CONFIG_SPIFFS_CACHE_WR = 1
const CONFIG_SPIFFS_PAGE_CHECK = 1
const CONFIG_SPIFFS_GC_MAX_RUNS = 10
const CONFIG_SPIFFS_PAGE_SIZE = 256
const CONFIG_SPIFFS_OBJ_NAME_LEN = 32
const CONFIG_SPIFFS_USE_MAGIC = 1
const CONFIG_SPIFFS_USE_MAGIC_LENGTH = 1
const CONFIG_SPIFFS_META_LENGTH = 4
const CONFIG_SPIFFS_USE_MTIME = 1
const CONFIG_WS_TRANSPORT = 1
const CONFIG_WS_BUFFER_SIZE = 1024
const CONFIG_UNITY_ENABLE_FLOAT = 1
const CONFIG_UNITY_ENABLE_DOUBLE = 1
const CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER = 1
const CONFIG_VFS_SUPPORT_IO = 1
const CONFIG_VFS_SUPPORT_DIR = 1
const CONFIG_VFS_SUPPORT_SELECT = 1
const CONFIG_VFS_SUPPRESS_SELECT_DEBUG_OUTPUT = 1
const CONFIG_VFS_SUPPORT_TERMIOS = 1
const CONFIG_VFS_MAX_COUNT = 8
const CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS = 1
const CONFIG_VFS_INITIALIZE_DEV_NULL = 1
const CONFIG_WL_SECTOR_SIZE_4096 = 1
const CONFIG_WL_SECTOR_SIZE = 4096
const CONFIG_WIFI_PROV_SCAN_MAX_ENTRIES = 16
const CONFIG_WIFI_PROV_AUTOSTOP_TIMEOUT = 30
const CONFIG_WIFI_PROV_STA_ALL_CHANNEL_SCAN = 1
const X_ATEXIT_SIZE = 32
const X_REENT_EMERGENCY_SIZE = 25
const X_REENT_ASCTIME_SIZE = 26
const X_REENT_SIGNAL_SIZE = 24
const X__GNUCLIKE_ASM = 3
const X__GNUCLIKE___TYPEOF = 1
const X__GNUCLIKE___SECTION = 1
const X__GNUCLIKE_CTOR_SECTION_HANDLING = 1
const X__GNUCLIKE_BUILTIN_CONSTANT_P = 1
const X__GNUCLIKE_BUILTIN_VARARGS = 1
const X__GNUCLIKE_BUILTIN_STDARG = 1
const X__GNUCLIKE_BUILTIN_VAALIST = 1
const X__GNUC_VA_LIST_COMPATIBILITY = 1
const X__GNUCLIKE_BUILTIN_NEXT_ARG = 1
const X__GNUCLIKE_BUILTIN_MEMCPY = 1
const X__CC_SUPPORTS_INLINE = 1
const X__CC_SUPPORTS___INLINE = 1
const X__CC_SUPPORTS___INLINE__ = 1
const X__CC_SUPPORTS___FUNC__ = 1
const X__CC_SUPPORTS_WARNING = 1
const X__CC_SUPPORTS_VARADIC_XXX = 1
const X__CC_SUPPORTS_DYNAMIC_ARRAY_INIT = 1
const EXIT_FAILURE = 1
const EXIT_SUCCESS = 0
const X__bool_true_false_are_defined = 1
const True = 1
const False = 0
const ARG_MAX = 65536
const CHILD_MAX = 40
const LINK_MAX = 32767
const MAX_CANON = 255
const MAX_INPUT = 255
const NAME_MAX = 255
const NGROUPS_MAX = 16
const OPEN_MAX = 64
const PATH_MAX = 1024
const PIPE_BUF = 512
const IOV_MAX = 1024
const BC_BASE_MAX = 99
const BC_DIM_MAX = 2048
const BC_SCALE_MAX = 99
const BC_STRING_MAX = 1000
const COLL_WEIGHTS_MAX = 0
const EXPR_NEST_MAX = 32
const LINE_MAX = 2048
const RE_DUP_MAX = 255
const X_LITTLE_ENDIAN = 1234
const X_BIG_ENDIAN = 4321
const X_PDP_ENDIAN = 3412
const X_QUAD_HIGHWORD = 1
const X_QUAD_LOWWORD = 0
const NBBY = 8
const BIT31 = 0x80000000
const BIT30 = 0x40000000
const BIT29 = 0x20000000
const BIT28 = 0x10000000
const BIT27 = 0x08000000
const BIT26 = 0x04000000
const BIT25 = 0x02000000
const BIT24 = 0x01000000
const BIT23 = 0x00800000
const BIT22 = 0x00400000
const BIT21 = 0x00200000
const BIT20 = 0x00100000
const BIT19 = 0x00080000
const BIT18 = 0x00040000
const BIT17 = 0x00020000
const BIT16 = 0x00010000
const BIT15 = 0x00008000
const BIT14 = 0x00004000
const BIT13 = 0x00002000
const BIT12 = 0x00001000
const BIT11 = 0x00000800
const BIT10 = 0x00000400
const BIT9 = 0x00000200
const BIT8 = 0x00000100
const BIT7 = 0x00000080
const BIT6 = 0x00000040
const BIT5 = 0x00000020
const BIT4 = 0x00000010
const BIT3 = 0x00000008
const BIT2 = 0x00000004
const BIT1 = 0x00000002
const BIT0 = 0x00000001
const DR_REG_SYSTEM_BASE = 0x600c0000
const DR_REG_SENSITIVE_BASE = 0x600c1000
const DR_REG_INTERRUPT_BASE = 0x600c2000
const DR_REG_EXTMEM_BASE = 0x600c4000
const DR_REG_MMU_TABLE = 0x600c5000
const DR_REG_AES_BASE = 0x6003a000
const DR_REG_SHA_BASE = 0x6003b000
const DR_REG_RSA_BASE = 0x6003c000
const DR_REG_HMAC_BASE = 0x6003e000
const DR_REG_DIGITAL_SIGNATURE_BASE = 0x6003d000
const DR_REG_GDMA_BASE = 0x6003f000
const DR_REG_ASSIST_DEBUG_BASE = 0x600ce000
const DR_REG_DEDICATED_GPIO_BASE = 0x600cf000
const DR_REG_WORLD_CNTL_BASE = 0x600d0000
const DR_REG_UART_BASE = 0x60000000
const DR_REG_SPI1_BASE = 0x60002000
const DR_REG_SPI0_BASE = 0x60003000
const DR_REG_GPIO_BASE = 0x60004000
const DR_REG_FE2_BASE = 0x60005000
const DR_REG_FE_BASE = 0x60006000
const DR_REG_RTCCNTL_BASE = 0x60008000
const DR_REG_IO_MUX_BASE = 0x60009000
const DR_REG_RTC_I2C_BASE = 0x6000e000
const DR_REG_UART1_BASE = 0x60010000
const DR_REG_I2C_EXT_BASE = 0x60013000
const DR_REG_UHCI0_BASE = 0x60014000
const DR_REG_RMT_BASE = 0x60016000
const DR_REG_LEDC_BASE = 0x60019000
const DR_REG_EFUSE_BASE = 0x60008800
const DR_REG_NRX_BASE = 0x6001CC00
const DR_REG_BB_BASE = 0x6001D000
const DR_REG_TIMERGROUP0_BASE = 0x6001F000
const DR_REG_TIMERGROUP1_BASE = 0x60020000
const DR_REG_SYSTIMER_BASE = 0x60023000
const DR_REG_SPI2_BASE = 0x60024000
const DR_REG_SYSCON_BASE = 0x60026000
const DR_REG_APB_CTRL_BASE = 0x60026000
const DR_REG_TWAI_BASE = 0x6002B000
const DR_REG_I2S_BASE = 0x6002D000
const DR_REG_APB_SARADC_BASE = 0x60040000
const DR_REG_USB_SERIAL_JTAG_BASE = 0x60043000
const DR_REG_XTS_AES_BASE = 0x600CC000
const SPI_CLK_DIV = 4
const TICKS_PER_US_ROM = 40
const SOC_DROM_LOW = 0x3C000000
const SOC_DROM_HIGH = 0x3C800000
const SOC_IROM_LOW = 0x42000000
const SOC_IROM_HIGH = 0x42800000
const SOC_IROM_MASK_LOW = 0x40000000
const SOC_IROM_MASK_HIGH = 0x40060000
const SOC_DROM_MASK_LOW = 0x3FF00000
const SOC_DROM_MASK_HIGH = 0x3FF20000
const SOC_IRAM_LOW = 0x4037C000
const SOC_IRAM_HIGH = 0x403E0000
const SOC_DRAM_LOW = 0x3FC80000
const SOC_DRAM_HIGH = 0x3FCE0000
const SOC_RTC_IRAM_LOW = 0x50000000
const SOC_RTC_IRAM_HIGH = 0x50002000
const SOC_RTC_DRAM_LOW = 0x50000000
const SOC_RTC_DRAM_HIGH = 0x50002000
const SOC_RTC_DATA_LOW = 0x50000000
const SOC_RTC_DATA_HIGH = 0x50002000
const SOC_DIRAM_IRAM_LOW = 0x40380000
const SOC_DIRAM_IRAM_HIGH = 0x403E0000
const SOC_DIRAM_DRAM_LOW = 0x3FC80000
const SOC_DIRAM_DRAM_HIGH = 0x3FCE0000
const SOC_DMA_LOW = 0x3FC80000
const SOC_DMA_HIGH = 0x3FCE0000
const SOC_BYTE_ACCESSIBLE_LOW = 0x3FC80000
const SOC_BYTE_ACCESSIBLE_HIGH = 0x3FD00000
const SOC_MEM_INTERNAL_LOW = 0x3FC80000
const SOC_MEM_INTERNAL_HIGH = 0x3FCE0000
const SOC_PERIPHERAL_LOW = 0x60000000
const SOC_PERIPHERAL_HIGH = 0x60100000
const SOC_DEBUG_LOW = 0x20000000
const SOC_DEBUG_HIGH = 0x28000000
const SOC_ROM_STACK_START = 0x3fcde710
const SOC_ROM_STACK_SIZE = 0x2000
const ETS_T1_WDT_INUM = 24
const ETS_CACHEERR_INUM = 25
const ETS_MEMPROT_ERR_INUM = 26
const ETS_ASSIST_DEBUG_INUM = 27
const ETS_MAX_INUM = 31
const ETS_SLC_INUM = 1
const ETS_UART0_INUM = 5
const ETS_UART1_INUM = 5
const ETS_SPI2_INUM = 1
const ETS_GPIO_INUM = 4
const ETS_INVALID_INUM = 0
const SOC_INTERRUPT_LEVEL_MEDIUM = 4
const EFUSE_WRITE_OP_CODE = 0x5a5a
const EFUSE_READ_OP_CODE = 0x5aa5
const EFUSE_PKG_VERSION_ESP32C3 = 0
const EFUSE_PKG_VERSION_ESP8685 = 1
const EFUSE_PKG_VERSION_ESP32C3AZ = 2
const EFUSE_PKG_VERSION_ESP8686 = 3
const EFUSE_PGM_DATA_0_S = 0
const EFUSE_PGM_DATA_1_S = 0
const EFUSE_PGM_DATA_2_S = 0
const EFUSE_PGM_DATA_3_S = 0
const EFUSE_PGM_DATA_4_S = 0
const EFUSE_PGM_DATA_5_S = 0
const EFUSE_PGM_DATA_6_S = 0
const EFUSE_PGM_DATA_7_S = 0
const EFUSE_PGM_RS_DATA_0_S = 0
const EFUSE_PGM_RS_DATA_1_S = 0
const EFUSE_PGM_RS_DATA_2_S = 0
const EFUSE_WR_DIS_S = 0
const EFUSE_RD_DIS_S = 0
const EFUSE_DIS_RTC_RAM_BOOT_S = 7
const EFUSE_DIS_ICACHE_S = 8
const EFUSE_DIS_USB_JTAG_S = 9
const EFUSE_DIS_DOWNLOAD_ICACHE_S = 10
const EFUSE_DIS_USB_SERIAL_JTAG_S = 11
const EFUSE_DIS_FORCE_DOWNLOAD_S = 12
const EFUSE_RPT4_RESERVED6_S = 13
const EFUSE_DIS_TWAI_S = 14
const EFUSE_JTAG_SEL_ENABLE_S = 15
const EFUSE_SOFT_DIS_JTAG_S = 16
const EFUSE_DIS_PAD_JTAG_S = 19
const EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT_S = 20
const EFUSE_USB_DREFH_S = 21
const EFUSE_USB_DREFL_S = 23
const EFUSE_USB_EXCHG_PINS_S = 25
const EFUSE_VDD_SPI_AS_GPIO_S = 26
const EFUSE_BTLC_GPIO_ENABLE_S = 27
const EFUSE_POWERGLITCH_EN_S = 29
const EFUSE_POWER_GLITCH_DSENSE_S = 30
const EFUSE_RPT4_RESERVED2_S = 0
const EFUSE_WDT_DELAY_SEL_S = 16
const EFUSE_SPI_BOOT_CRYPT_CNT_S = 18
const EFUSE_SECURE_BOOT_KEY_REVOKE0_S = 21
const EFUSE_SECURE_BOOT_KEY_REVOKE1_S = 22
const EFUSE_SECURE_BOOT_KEY_REVOKE2_S = 23
const EFUSE_KEY_PURPOSE_0_S = 24
const EFUSE_KEY_PURPOSE_1_S = 28
const EFUSE_KEY_PURPOSE_2_S = 0
const EFUSE_KEY_PURPOSE_3_S = 4
const EFUSE_KEY_PURPOSE_4_S = 8
const EFUSE_KEY_PURPOSE_5_S = 12
const EFUSE_RPT4_RESERVED3_S = 16
const EFUSE_SECURE_BOOT_EN_S = 20
const EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE_S = 21
const EFUSE_RPT4_RESERVED0_S = 22
const EFUSE_FLASH_TPUW_S = 28
const EFUSE_DIS_DOWNLOAD_MODE_S = 0
const EFUSE_DIS_DIRECT_BOOT_S = 1
const EFUSE_DIS_USB_SERIAL_JTAG_ROM_PRINT_S = 2
const EFUSE_FLASH_ECC_MODE_S = 3
const EFUSE_DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_S = 4
const EFUSE_ENABLE_SECURITY_DOWNLOAD_S = 5
const EFUSE_UART_PRINT_CONTROL_S = 6
const EFUSE_PIN_POWER_SELECTION_S = 8
const EFUSE_FLASH_TYPE_S = 9
const EFUSE_FLASH_PAGE_SIZE_S = 10
const EFUSE_FLASH_ECC_EN_S = 12
const EFUSE_FORCE_SEND_RESUME_S = 13
const EFUSE_SECURE_VERSION_S = 14
const EFUSE_RESERVED_0_158_S = 30
const EFUSE_ERR_RST_ENABLE_S = 31
const EFUSE_DISABLE_WAFER_VERSION_MAJOR_S = 0
const EFUSE_DISABLE_BLK_VERSION_MAJOR_S = 1
const EFUSE_RESERVED_0_162_S = 2
const EFUSE_MAC_0_S = 0
const EFUSE_MAC_1_S = 0
const EFUSE_SPI_PAD_CONFIG_CLK_S = 16
const EFUSE_SPI_PAD_CONFIG_Q_S = 22
const EFUSE_SPI_PAD_CONFIG_D_S = 28
const EFUSE_SPI_PAD_CONFIG_D_1_S = 0
const EFUSE_SPI_PAD_CONFIG_CS_S = 2
const EFUSE_SPI_PAD_CONFIG_HD_S = 8
const EFUSE_SPI_PAD_CONFIG_WP_S = 14
const EFUSE_SPI_PAD_CONFIG_DQS_S = 20
const EFUSE_SPI_PAD_CONFIG_D4_S = 26
const EFUSE_SPI_PAD_CONFIG_D5_S = 0
const EFUSE_SPI_PAD_CONFIG_D6_S = 6
const EFUSE_SPI_PAD_CONFIG_D7_S = 12
const EFUSE_WAFER_VERSION_MINOR_LO_S = 18
const EFUSE_PKG_VERSION_S = 21
const EFUSE_BLK_VERSION_MINOR_S = 24
const EFUSE_FLASH_CAP_S = 27
const EFUSE_FLASH_TEMP_S = 30
const EFUSE_FLASH_VENDOR_S = 0
const EFUSE_RESERVED_1_131_S = 3
const EFUSE_K_RTC_LDO_S = 7
const EFUSE_K_DIG_LDO_S = 14
const EFUSE_V_RTC_DBIAS20_S = 21
const EFUSE_V_DIG_DBIAS20_S = 29
const EFUSE_V_DIG_DBIAS20_1_S = 0
const EFUSE_DIG_DBIAS_HVT_S = 5
const EFUSE_THRES_HVT_S = 10
const EFUSE_RESERVED_1_180_S = 20
const EFUSE_WAFER_VERSION_MINOR_HI_S = 23
const EFUSE_WAFER_VERSION_MAJOR_S = 24
const EFUSE_RESERVED_1_186_S = 26
const EFUSE_OPTIONAL_UNIQUE_ID_S = 0
const EFUSE_OPTIONAL_UNIQUE_ID_1_S = 0
const EFUSE_OPTIONAL_UNIQUE_ID_2_S = 0
const EFUSE_OPTIONAL_UNIQUE_ID_3_S = 0
const EFUSE_BLK_VERSION_MAJOR_S = 0
const EFUSE_RESERVED_2_130_S = 2
const EFUSE_TEMP_CALIB_S = 3
const EFUSE_OCODE_S = 12
const EFUSE_ADC1_INIT_CODE_ATTEN0_S = 20
const EFUSE_ADC1_INIT_CODE_ATTEN1_S = 30
const EFUSE_ADC1_INIT_CODE_ATTEN1_1_S = 0
const EFUSE_ADC1_INIT_CODE_ATTEN2_S = 8
const EFUSE_ADC1_INIT_CODE_ATTEN3_S = 18
const EFUSE_ADC1_CAL_VOL_ATTEN0_S = 28
const EFUSE_ADC1_CAL_VOL_ATTEN0_1_S = 0
const EFUSE_ADC1_CAL_VOL_ATTEN1_S = 6
const EFUSE_ADC1_CAL_VOL_ATTEN2_S = 16
const EFUSE_ADC1_CAL_VOL_ATTEN3_S = 26
const EFUSE_ADC1_CAL_VOL_ATTEN3_1_S = 0
const EFUSE_RESERVED_2_228_S = 4
const EFUSE_USR_DATA0_S = 0
const EFUSE_USR_DATA1_S = 0
const EFUSE_USR_DATA2_S = 0
const EFUSE_USR_DATA3_S = 0
const EFUSE_USR_DATA4_S = 0
const EFUSE_USR_DATA5_S = 0
const EFUSE_RESERVED_3_192_S = 0
const EFUSE_CUSTOM_MAC_S = 8
const EFUSE_CUSTOM_MAC_1_S = 0
const EFUSE_RESERVED_3_248_S = 24
const EFUSE_KEY0_DATA0_S = 0
const EFUSE_KEY0_DATA1_S = 0
const EFUSE_KEY0_DATA2_S = 0
const EFUSE_KEY0_DATA3_S = 0
const EFUSE_KEY0_DATA4_S = 0
const EFUSE_KEY0_DATA5_S = 0
const EFUSE_KEY0_DATA6_S = 0
const EFUSE_KEY0_DATA7_S = 0
const EFUSE_KEY1_DATA0_S = 0
const EFUSE_KEY1_DATA1_S = 0
const EFUSE_KEY1_DATA2_S = 0
const EFUSE_KEY1_DATA3_S = 0
const EFUSE_KEY1_DATA4_S = 0
const EFUSE_KEY1_DATA5_S = 0
const EFUSE_KEY1_DATA6_S = 0
const EFUSE_KEY1_DATA7_S = 0
const EFUSE_KEY2_DATA0_S = 0
const EFUSE_KEY2_DATA1_S = 0
const EFUSE_KEY2_DATA2_S = 0
const EFUSE_KEY2_DATA3_S = 0
const EFUSE_KEY2_DATA4_S = 0
const EFUSE_KEY2_DATA5_S = 0
const EFUSE_KEY2_DATA6_S = 0
const EFUSE_KEY2_DATA7_S = 0
const EFUSE_KEY3_DATA0_S = 0
const EFUSE_KEY3_DATA1_S = 0
const EFUSE_KEY3_DATA2_S = 0
const EFUSE_KEY3_DATA3_S = 0
const EFUSE_KEY3_DATA4_S = 0
const EFUSE_KEY3_DATA5_S = 0
const EFUSE_KEY3_DATA6_S = 0
const EFUSE_KEY3_DATA7_S = 0
const EFUSE_KEY4_DATA0_S = 0
const EFUSE_KEY4_DATA1_S = 0
const EFUSE_KEY4_DATA2_S = 0
const EFUSE_KEY4_DATA3_S = 0
const EFUSE_KEY4_DATA4_S = 0
const EFUSE_KEY4_DATA5_S = 0
const EFUSE_KEY4_DATA6_S = 0
const EFUSE_KEY4_DATA7_S = 0
const EFUSE_KEY5_DATA0_S = 0
const EFUSE_KEY5_DATA1_S = 0
const EFUSE_KEY5_DATA2_S = 0
const EFUSE_KEY5_DATA3_S = 0
const EFUSE_KEY5_DATA4_S = 0
const EFUSE_KEY5_DATA5_S = 0
const EFUSE_KEY5_DATA6_S = 0
const EFUSE_KEY5_DATA7_S = 0
const EFUSE_SYS_DATA_PART2_0_S = 0
const EFUSE_SYS_DATA_PART2_1_S = 0
const EFUSE_SYS_DATA_PART2_2_S = 0
const EFUSE_SYS_DATA_PART2_3_S = 0
const EFUSE_SYS_DATA_PART2_4_S = 0
const EFUSE_SYS_DATA_PART2_5_S = 0
const EFUSE_SYS_DATA_PART2_6_S = 0
const EFUSE_SYS_DATA_PART2_7_S = 0
const EFUSE_RD_DIS_ERR_S = 0
const EFUSE_DIS_RTC_RAM_BOOT_ERR_S = 7
const EFUSE_DIS_ICACHE_ERR_S = 8
const EFUSE_DIS_USB_JTAG_ERR_S = 9
const EFUSE_DIS_DOWNLOAD_ICACHE_ERR_S = 10
const EFUSE_DIS_USB_DEVICE_ERR_S = 11
const EFUSE_DIS_FORCE_DOWNLOAD_ERR_S = 12
const EFUSE_RPT4_RESERVED6_ERR_S = 13
const EFUSE_DIS_CAN_ERR_S = 14
const EFUSE_JTAG_SEL_ENABLE_ERR_S = 15
const EFUSE_SOFT_DIS_JTAG_ERR_S = 16
const EFUSE_DIS_PAD_JTAG_ERR_S = 19
const EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_S = 20
const EFUSE_USB_DREFH_ERR_S = 21
const EFUSE_USB_DREFL_ERR_S = 23
const EFUSE_USB_EXCHG_PINS_ERR_S = 25
const EFUSE_VDD_SPI_AS_GPIO_ERR_S = 26
const EFUSE_BTLC_GPIO_ENABLE_ERR_S = 27
const EFUSE_POWERGLITCH_EN_ERR_S = 29
const EFUSE_POWER_GLITCH_DSENSE_ERR_S = 30
const EFUSE_RPT4_RESERVED2_ERR_S = 0
const EFUSE_WDT_DELAY_SEL_ERR_S = 16
const EFUSE_SPI_BOOT_CRYPT_CNT_ERR_S = 18
const EFUSE_SECURE_BOOT_KEY_REVOKE0_ERR_S = 21
const EFUSE_SECURE_BOOT_KEY_REVOKE1_ERR_S = 22
const EFUSE_SECURE_BOOT_KEY_REVOKE2_ERR_S = 23
const EFUSE_KEY_PURPOSE_0_ERR_S = 24
const EFUSE_KEY_PURPOSE_1_ERR_S = 28
const EFUSE_KEY_PURPOSE_2_ERR_S = 0
const EFUSE_KEY_PURPOSE_3_ERR_S = 4
const EFUSE_KEY_PURPOSE_4_ERR_S = 8
const EFUSE_KEY_PURPOSE_5_ERR_S = 12
const EFUSE_RPT4_RESERVED3_ERR_S = 16
const EFUSE_SECURE_BOOT_EN_ERR_S = 20
const EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE_ERR_S = 21
const EFUSE_RPT4_RESERVED0_ERR_S = 22
const EFUSE_FLASH_TPUW_ERR_S = 28
const EFUSE_DIS_DOWNLOAD_MODE_ERR_S = 0
const EFUSE_DIS_LEGACY_SPI_BOOT_ERR_S = 1
const EFUSE_UART_PRINT_CHANNEL_ERR_S = 2
const EFUSE_FLASH_ECC_MODE_ERR_S = 3
const EFUSE_DIS_USB_DOWNLOAD_MODE_ERR_S = 4
const EFUSE_ENABLE_SECURITY_DOWNLOAD_ERR_S = 5
const EFUSE_UART_PRINT_CONTROL_ERR_S = 6
const EFUSE_PIN_POWER_SELECTION_ERR_S = 8
const EFUSE_FLASH_TYPE_ERR_S = 9
const EFUSE_FLASH_PAGE_SIZE_ERR_S = 10
const EFUSE_FLASH_ECC_EN_ERR_S = 12
const EFUSE_FORCE_SEND_RESUME_ERR_S = 13
const EFUSE_SECURE_VERSION_ERR_S = 14
const EFUSE_RPT4_RESERVED1_ERR_S = 30
const EFUSE_RPT4_RESERVED4_ERR_S = 0
const EFUSE_MAC_SPI_8M_ERR_NUM_S = 0
const EFUSE_RESERVED_FAIL_S = 3
const EFUSE_SYS_PART1_NUM_S = 4
const EFUSE_MAC_SPI_8M_FAIL_S = 7
const EFUSE_USR_DATA_ERR_NUM_S = 8
const EFUSE_SYS_PART1_FAIL_S = 11
const EFUSE_KEY0_ERR_NUM_S = 12
const EFUSE_USR_DATA_FAIL_S = 15
const EFUSE_KEY1_ERR_NUM_S = 16
const EFUSE_KEY0_FAIL_S = 19
const EFUSE_KEY2_ERR_NUM_S = 20
const EFUSE_KEY1_FAIL_S = 23
const EFUSE_KEY3_ERR_NUM_S = 24
const EFUSE_KEY2_FAIL_S = 27
const EFUSE_KEY4_ERR_NUM_S = 28
const EFUSE_KEY3_FAIL_S = 31
const EFUSE_KEY5_ERR_NUM_S = 0
const EFUSE_KEY4_FAIL_S = 3
const EFUSE_SYS_PART2_ERR_NUM_S = 4
const EFUSE_KEY5_FAIL_S = 7
const EFUSE_EFUSE_MEM_FORCE_PD_S = 0
const EFUSE_MEM_CLK_FORCE_ON_S = 1
const EFUSE_EFUSE_MEM_FORCE_PU_S = 2
const EFUSE_CLK_EN_S = 16
const EFUSE_OP_CODE_S = 0
const EFUSE_STATE_S = 0
const EFUSE_OTP_LOAD_SW_S = 4
const EFUSE_OTP_VDDQ_C_SYNC2_S = 5
const EFUSE_OTP_STROBE_SW_S = 6
const EFUSE_OTP_CSB_SW_S = 7
const EFUSE_OTP_PGENB_SW_S = 8
const EFUSE_OTP_VDDQ_IS_SW_S = 9
const EFUSE_REPEAT_ERR_CNT_S = 10
const EFUSE_READ_CMD_S = 0
const EFUSE_PGM_CMD_S = 1
const EFUSE_BLK_NUM_S = 2
const EFUSE_READ_DONE_INT_RAW_S = 0
const EFUSE_PGM_DONE_INT_RAW_S = 1
const EFUSE_READ_DONE_INT_ST_S = 0
const EFUSE_PGM_DONE_INT_ST_S = 1
const EFUSE_READ_DONE_INT_ENA_S = 0
const EFUSE_PGM_DONE_INT_ENA_S = 1
const EFUSE_READ_DONE_INT_CLR_S = 0
const EFUSE_PGM_DONE_INT_CLR_S = 1
const EFUSE_DAC_CLK_DIV_S = 0
const EFUSE_DAC_CLK_PAD_SEL_S = 8
const EFUSE_DAC_NUM_S = 9
const EFUSE_OE_CLR_S = 17
const EFUSE_READ_INIT_NUM_S = 24
const EFUSE_PWR_ON_NUM_S = 8
const EFUSE_PWR_OFF_NUM_S = 0
const EFUSE_DATE_S = 0
const EFUSE_SPICONFIG_SPI_DEFAULTS = 0
const EFUSE_SPICONFIG_HSPI_DEFAULTS = 1
const EFUSE_SPICONFIG_RET_SPICLK_MASK = 0x3f
const EFUSE_SPICONFIG_RET_SPICLK_SHIFT = 0
const EFUSE_SPICONFIG_RET_SPIQ_MASK = 0x3f
const EFUSE_SPICONFIG_RET_SPIQ_SHIFT = 6
const EFUSE_SPICONFIG_RET_SPID_MASK = 0x3f
const EFUSE_SPICONFIG_RET_SPID_SHIFT = 12
const EFUSE_SPICONFIG_RET_SPICS0_MASK = 0x3f
const EFUSE_SPICONFIG_RET_SPICS0_SHIFT = 18
const EFUSE_SPICONFIG_RET_SPIHD_MASK = 0x3f
const EFUSE_SPICONFIG_RET_SPIHD_SHIFT = 24
const SOC_CLK_RC_FAST_FREQ_APPROX = 17500000
const SOC_CLK_RC_SLOW_FREQ_APPROX = 136000
const SOC_CLK_XTAL32K_FREQ_APPROX = 32768
const MACSTR = "%02x:%02x:%02x:%02x:%02x:%02x"
const X__SLBF = 0x0001
const X__SNBF = 0x0002
const X__SRD = 0x0004
const X__SWR = 0x0008
const X__SRW = 0x0010
const X__SEOF = 0x0020
const X__SERR = 0x0040
const X__SMBF = 0x0080
const X__SAPP = 0x0100
const X__SSTR = 0x0200
const X__SOPT = 0x0400
const X__SNPT = 0x0800
const X__SOFF = 0x1000
const X__SORD = 0x2000
const X__SL64 = 0x8000
const X__SNLK = 0x0001
const X__SWID = 0x2000
const X_IOFBF = 0
const X_IOLBF = 1
const X_IONBF = 2
const FOPEN_MAX = 20
const FILENAME_MAX = 1024
const P_tmpdir = "/tmp"
const SEEK_SET = 0
const SEEK_CUR = 1
const SEEK_END = 2
const TMP_MAX = 26
const L_cuserid = 9
const L_ctermid = 16
const ESP_OK = 0
const ESP_ERR_NO_MEM = 0x101
const ESP_ERR_INVALID_ARG = 0x102
const ESP_ERR_INVALID_STATE = 0x103
const ESP_ERR_INVALID_SIZE = 0x104
const ESP_ERR_NOT_FOUND = 0x105
const ESP_ERR_NOT_SUPPORTED = 0x106
const ESP_ERR_TIMEOUT = 0x107
const ESP_ERR_INVALID_RESPONSE = 0x108
const ESP_ERR_INVALID_CRC = 0x109
const ESP_ERR_INVALID_VERSION = 0x10A
const ESP_ERR_INVALID_MAC = 0x10B
const ESP_ERR_NOT_FINISHED = 0x10C
const ESP_ERR_NOT_ALLOWED = 0x10D
const ESP_ERR_WIFI_BASE = 0x3000
const ESP_ERR_MESH_BASE = 0x4000
const ESP_ERR_FLASH_BASE = 0x6000
const ESP_ERR_HW_CRYPTO_BASE = 0xc000
const ESP_ERR_MEMPROT_BASE = 0xd000
const I2C_MST_ANA_CONF0_REG = 0x6000E040
const ANA_CONFIG_REG = 0x6000E044
const ANA_CONFIG2_REG = 0x6000E048
const REGI2C_ANA_CALI_PD_WORKAROUND = 1
const REGI2C_ANA_CALI_BYTE_NUM = 8
const MSTATUS_UIE = 0x00000001
const MSTATUS_SIE = 0x00000002
const MSTATUS_HIE = 0x00000004
const MSTATUS_MIE = 0x00000008
const MSTATUS_UPIE = 0x00000010
const MSTATUS_SPIE = 0x00000020
const MSTATUS_HPIE = 0x00000040
const MSTATUS_MPIE = 0x00000080
const MSTATUS_SPP = 0x00000100
const MSTATUS_VS = 0x00000600
const MSTATUS_MPP = 0x00001800
const MSTATUS_FS = 0x00006000
const MSTATUS_XS = 0x00018000
const MSTATUS_MPRV = 0x00020000
const MSTATUS_SUM = 0x00040000
const MSTATUS_MXR = 0x00080000
const MSTATUS_TVM = 0x00100000
const MSTATUS_TW = 0x00200000
const MSTATUS_TSR = 0x00400000
const MSTATUS32_SD = 0x80000000
const MSTATUS_UXL = 0x0000000300000000
const MSTATUS_SXL = 0x0000000C00000000
const MSTATUS64_SD = 0x8000000000000000
const MEXSTATUS_SOFT_RST = 0x00000003
const MEXSTATUS_LPMD = 0x0000000C
const MEXSTATUS_WFFEN = 0x00000010
const MEXSTATUS_EXPT_VLD = 0x00000020
const MEXSTATUS_LOCKUP = 0x00000040
const MEXSTATUS_NMISTS = 0x00000080
const MEXSTATUS_BUSEER = 0x00000100
const SSTATUS_UIE = 0x00000001
const SSTATUS_SIE = 0x00000002
const SSTATUS_UPIE = 0x00000010
const SSTATUS_SPIE = 0x00000020
const SSTATUS_SPP = 0x00000100
const SSTATUS_VS = 0x00000600
const SSTATUS_FS = 0x00006000
const SSTATUS_XS = 0x00018000
const SSTATUS_SUM = 0x00040000
const SSTATUS_MXR = 0x00080000
const SSTATUS32_SD = 0x80000000
const SSTATUS_UXL = 0x0000000300000000
const SSTATUS64_SD = 0x8000000000000000
const USTATUS_UIE = 0x00000001
const USTATUS_UPIE = 0x00000010
const DCSR_CAUSE_NONE = 0
const DCSR_CAUSE_SWBP = 1
const DCSR_CAUSE_HWBP = 2
const DCSR_CAUSE_DEBUGINT = 3
const DCSR_CAUSE_STEP = 4
const DCSR_CAUSE_HALT = 5
const DCSR_CAUSE_GROUP = 6
const MCONTROL_TYPE_NONE = 0
const MCONTROL_TYPE_MATCH = 2
const MCONTROL_ACTION_DEBUG_EXCEPTION = 0
const MCONTROL_ACTION_DEBUG_MODE = 1
const MCONTROL_ACTION_TRACE_START = 2
const MCONTROL_ACTION_TRACE_STOP = 3
const MCONTROL_ACTION_TRACE_EMIT = 4
const MCONTROL_MATCH_EQUAL = 0
const MCONTROL_MATCH_NAPOT = 1
const MCONTROL_MATCH_GE = 2
const MCONTROL_MATCH_LT = 3
const MCONTROL_MATCH_MASK_LOW = 4
const MCONTROL_MATCH_MASK_HIGH = 5
const PRV_U = 0
const PRV_S = 1
const PRV_H = 2
const PRV_M = 3
const SATP32_MODE = 0x80000000
const SATP32_ASID = 0x7FC00000
const SATP32_PPN = 0x003FFFFF
const SATP64_MODE = 0xF000000000000000
const SATP64_ASID = 0x0FFFF00000000000
const SATP64_PPN = 0x00000FFFFFFFFFFF
const SATP_MODE_OFF = 0
const SATP_MODE_SV32 = 1
const SATP_MODE_SV39 = 8
const SATP_MODE_SV48 = 9
const SATP_MODE_SV57 = 10
const SATP_MODE_SV64 = 11
const PMP_R = 0x01
const PMP_W = 0x02
const PMP_X = 0x04
const PMP_A = 0x18
const PMP_L = 0x80
const PMP_SHIFT = 2
const PMP_TOR = 0x08
const PMP_NA4 = 0x10
const PMP_NAPOT = 0x18
const IRQ_U_SOFT = 0
const IRQ_S_SOFT = 1
const IRQ_H_SOFT = 2
const IRQ_M_SOFT = 3
const IRQ_U_TIMER = 4
const IRQ_S_TIMER = 5
const IRQ_H_TIMER = 6
const IRQ_M_TIMER = 7
const IRQ_U_EXT = 8
const IRQ_S_EXT = 9
const IRQ_H_EXT = 10
const IRQ_M_EXT = 11
const IRQ_COP = 12
const IRQ_HOST = 13
const DEFAULT_RSTVEC = 0x00001000
const CLINT_BASE = 0x02000000
const CLINT_SIZE = 0x000c0000
const EXT_IO_BASE = 0x40000000
const DRAM_BASE = 0x80000000
const PTE_V = 0x001
const PTE_R = 0x002
const PTE_W = 0x004
const PTE_X = 0x008
const PTE_U = 0x010
const PTE_G = 0x020
const PTE_A = 0x040
const PTE_D = 0x080
const PTE_SOFT = 0x300
const PTE_PPN_SHIFT = 10
const RISCV_PGLEVEL_BITS = 10
const RISCV_PGSHIFT = 12
const CSR_PMACFG0 = 0xBC0
const CSR_PMAADDR0 = 0xBD0
const PMA_SHIFT = 2
const PMA_TOR = 0x40000000
const PMA_NA4 = 0x80000000
const PMA_NAPOT = 0xC0000000
const CSR_PMPCFG0 = 0x3A0
const CSR_PMPADDR0 = 0x3B0
const PMPADDR_ALL = 0xFFFFFFFF
const MEXSTATUS = 0x7E1
const MHINT = 0x7C5
const LDPC0 = 0xBE0
const LDPC1 = 0xBE1
const STPC0 = 0xBF0
const STPC1 = 0xBF1
const STPC2 = 0xBF2
const SYSTEM_CLK_EN_DEDICATED_GPIO_V = 0x1
const SYSTEM_CLK_EN_DEDICATED_GPIO_S = 7
const SYSTEM_CLK_EN_ASSIST_DEBUG_V = 0x1
const SYSTEM_CLK_EN_ASSIST_DEBUG_S = 6
const SYSTEM_RST_EN_DEDICATED_GPIO_V = 0x1
const SYSTEM_RST_EN_DEDICATED_GPIO_S = 7
const SYSTEM_RST_EN_ASSIST_DEBUG_V = 0x1
const SYSTEM_RST_EN_ASSIST_DEBUG_S = 6
const SYSTEM_CPU_WAITI_DELAY_NUM = 0x0000000F
const SYSTEM_CPU_WAITI_DELAY_NUM_V = 0xF
const SYSTEM_CPU_WAITI_DELAY_NUM_S = 4
const SYSTEM_CPU_WAIT_MODE_FORCE_ON_V = 0x1
const SYSTEM_CPU_WAIT_MODE_FORCE_ON_S = 3
const SYSTEM_PLL_FREQ_SEL_V = 0x1
const SYSTEM_PLL_FREQ_SEL_S = 2
const SYSTEM_CPUPERIOD_SEL = 0x00000003
const SYSTEM_CPUPERIOD_SEL_V = 0x3
const SYSTEM_CPUPERIOD_SEL_S = 0
const SYSTEM_LSLP_MEM_PD_MASK_V = 0x1
const SYSTEM_LSLP_MEM_PD_MASK_S = 0
const SYSTEM_SPI4_CLK_EN_V = 0x1
const SYSTEM_SPI4_CLK_EN_S = 31
const SYSTEM_ADC2_ARB_CLK_EN_V = 0x1
const SYSTEM_ADC2_ARB_CLK_EN_S = 30
const SYSTEM_SYSTIMER_CLK_EN_V = 0x1
const SYSTEM_SYSTIMER_CLK_EN_S = 29
const SYSTEM_APB_SARADC_CLK_EN_V = 0x1
const SYSTEM_APB_SARADC_CLK_EN_S = 28
const SYSTEM_SPI3_DMA_CLK_EN_V = 0x1
const SYSTEM_SPI3_DMA_CLK_EN_S = 27
const SYSTEM_PWM3_CLK_EN_V = 0x1
const SYSTEM_PWM3_CLK_EN_S = 26
const SYSTEM_PWM2_CLK_EN_V = 0x1
const SYSTEM_PWM2_CLK_EN_S = 25
const SYSTEM_UART_MEM_CLK_EN_V = 0x1
const SYSTEM_UART_MEM_CLK_EN_S = 24
const SYSTEM_USB_DEVICE_CLK_EN_V = 0x1
const SYSTEM_USB_DEVICE_CLK_EN_S = 23
const SYSTEM_SPI2_DMA_CLK_EN_V = 0x1
const SYSTEM_SPI2_DMA_CLK_EN_S = 22
const SYSTEM_I2S0_CLK_EN_V = 0x1
const SYSTEM_I2S0_CLK_EN_S = 21
const SYSTEM_PWM1_CLK_EN_V = 0x1
const SYSTEM_PWM1_CLK_EN_S = 20
const SYSTEM_TWAI_CLK_EN_V = 0x1
const SYSTEM_TWAI_CLK_EN_S = 19
const SYSTEM_I2C_EXT1_CLK_EN_V = 0x1
const SYSTEM_I2C_EXT1_CLK_EN_S = 18
const SYSTEM_PWM0_CLK_EN_V = 0x1
const SYSTEM_PWM0_CLK_EN_S = 17
const SYSTEM_SPI3_CLK_EN_V = 0x1
const SYSTEM_SPI3_CLK_EN_S = 16
const SYSTEM_TIMERGROUP1_CLK_EN_V = 0x1
const SYSTEM_TIMERGROUP1_CLK_EN_S = 15
const SYSTEM_EFUSE_CLK_EN_V = 0x1
const SYSTEM_EFUSE_CLK_EN_S = 14
const SYSTEM_TIMERGROUP_CLK_EN_V = 0x1
const SYSTEM_TIMERGROUP_CLK_EN_S = 13
const SYSTEM_UHCI1_CLK_EN_V = 0x1
const SYSTEM_UHCI1_CLK_EN_S = 12
const SYSTEM_LEDC_CLK_EN_V = 0x1
const SYSTEM_LEDC_CLK_EN_S = 11
const SYSTEM_PCNT_CLK_EN_V = 0x1
const SYSTEM_PCNT_CLK_EN_S = 10
const SYSTEM_RMT_CLK_EN_V = 0x1
const SYSTEM_RMT_CLK_EN_S = 9
const SYSTEM_UHCI0_CLK_EN_V = 0x1
const SYSTEM_UHCI0_CLK_EN_S = 8
const SYSTEM_I2C_EXT0_CLK_EN_V = 0x1
const SYSTEM_I2C_EXT0_CLK_EN_S = 7
const SYSTEM_SPI2_CLK_EN_V = 0x1
const SYSTEM_SPI2_CLK_EN_S = 6
const SYSTEM_UART1_CLK_EN_V = 0x1
const SYSTEM_UART1_CLK_EN_S = 5
const SYSTEM_WDG_CLK_EN_V = 0x1
const SYSTEM_WDG_CLK_EN_S = 3
const SYSTEM_UART_CLK_EN_V = 0x1
const SYSTEM_UART_CLK_EN_S = 2
const SYSTEM_SPI01_CLK_EN_V = 0x1
const SYSTEM_SPI01_CLK_EN_S = 1
const SYSTEM_TIMERS_CLK_EN_V = 0x1
const SYSTEM_TIMERS_CLK_EN_S = 0
const SYSTEM_TSENS_CLK_EN_V = 0x1
const SYSTEM_TSENS_CLK_EN_S = 10
const SYSTEM_LCD_CAM_CLK_EN_V = 0x1
const SYSTEM_LCD_CAM_CLK_EN_S = 8
const SYSTEM_SDIO_HOST_CLK_EN_V = 0x1
const SYSTEM_SDIO_HOST_CLK_EN_S = 7
const SYSTEM_DMA_CLK_EN_V = 0x1
const SYSTEM_DMA_CLK_EN_S = 6
const SYSTEM_CRYPTO_HMAC_CLK_EN_V = 0x1
const SYSTEM_CRYPTO_HMAC_CLK_EN_S = 5
const SYSTEM_CRYPTO_DS_CLK_EN_V = 0x1
const SYSTEM_CRYPTO_DS_CLK_EN_S = 4
const SYSTEM_CRYPTO_RSA_CLK_EN_V = 0x1
const SYSTEM_CRYPTO_RSA_CLK_EN_S = 3
const SYSTEM_CRYPTO_SHA_CLK_EN_V = 0x1
const SYSTEM_CRYPTO_SHA_CLK_EN_S = 2
const SYSTEM_CRYPTO_AES_CLK_EN_V = 0x1
const SYSTEM_CRYPTO_AES_CLK_EN_S = 1
const SYSTEM_SPI4_RST_V = 0x1
const SYSTEM_SPI4_RST_S = 31
const SYSTEM_ADC2_ARB_RST_V = 0x1
const SYSTEM_ADC2_ARB_RST_S = 30
const SYSTEM_SYSTIMER_RST_V = 0x1
const SYSTEM_SYSTIMER_RST_S = 29
const SYSTEM_APB_SARADC_RST_V = 0x1
const SYSTEM_APB_SARADC_RST_S = 28
const SYSTEM_SPI3_DMA_RST_V = 0x1
const SYSTEM_SPI3_DMA_RST_S = 27
const SYSTEM_PWM3_RST_V = 0x1
const SYSTEM_PWM3_RST_S = 26
const SYSTEM_PWM2_RST_V = 0x1
const SYSTEM_PWM2_RST_S = 25
const SYSTEM_UART_MEM_RST_V = 0x1
const SYSTEM_UART_MEM_RST_S = 24
const SYSTEM_USB_DEVICE_RST_V = 0x1
const SYSTEM_USB_DEVICE_RST_S = 23
const SYSTEM_SPI2_DMA_RST_V = 0x1
const SYSTEM_SPI2_DMA_RST_S = 22
const SYSTEM_I2S0_RST_V = 0x1
const SYSTEM_I2S0_RST_S = 21
const SYSTEM_PWM1_RST_V = 0x1
const SYSTEM_PWM1_RST_S = 20
const SYSTEM_TWAI_RST_V = 0x1
const SYSTEM_TWAI_RST_S = 19
const SYSTEM_I2C_EXT1_RST_V = 0x1
const SYSTEM_I2C_EXT1_RST_S = 18
const SYSTEM_PWM0_RST_V = 0x1
const SYSTEM_PWM0_RST_S = 17
const SYSTEM_SPI3_RST_V = 0x1
const SYSTEM_SPI3_RST_S = 16
const SYSTEM_TIMERGROUP1_RST_V = 0x1
const SYSTEM_TIMERGROUP1_RST_S = 15
const SYSTEM_EFUSE_RST_V = 0x1
const SYSTEM_EFUSE_RST_S = 14
const SYSTEM_TIMERGROUP_RST_V = 0x1
const SYSTEM_TIMERGROUP_RST_S = 13
const SYSTEM_UHCI1_RST_V = 0x1
const SYSTEM_UHCI1_RST_S = 12
const SYSTEM_LEDC_RST_V = 0x1
const SYSTEM_LEDC_RST_S = 11
const SYSTEM_PCNT_RST_V = 0x1
const SYSTEM_PCNT_RST_S = 10
const SYSTEM_RMT_RST_V = 0x1
const SYSTEM_RMT_RST_S = 9
const SYSTEM_UHCI0_RST_V = 0x1
const SYSTEM_UHCI0_RST_S = 8
const SYSTEM_I2C_EXT0_RST_V = 0x1
const SYSTEM_I2C_EXT0_RST_S = 7
const SYSTEM_SPI2_RST_V = 0x1
const SYSTEM_SPI2_RST_S = 6
const SYSTEM_UART1_RST_V = 0x1
const SYSTEM_UART1_RST_S = 5
const SYSTEM_WDG_RST_V = 0x1
const SYSTEM_WDG_RST_S = 3
const SYSTEM_UART_RST_V = 0x1
const SYSTEM_UART_RST_S = 2
const SYSTEM_SPI01_RST_V = 0x1
const SYSTEM_SPI01_RST_S = 1
const SYSTEM_TIMERS_RST_V = 0x1
const SYSTEM_TIMERS_RST_S = 0
const SYSTEM_TSENS_RST_V = 0x1
const SYSTEM_TSENS_RST_S = 10
const SYSTEM_LCD_CAM_RST_V = 0x1
const SYSTEM_LCD_CAM_RST_S = 8
const SYSTEM_SDIO_HOST_RST_V = 0x1
const SYSTEM_SDIO_HOST_RST_S = 7
const SYSTEM_DMA_RST_V = 0x1
const SYSTEM_DMA_RST_S = 6
const SYSTEM_CRYPTO_HMAC_RST_V = 0x1
const SYSTEM_CRYPTO_HMAC_RST_S = 5
const SYSTEM_CRYPTO_DS_RST_V = 0x1
const SYSTEM_CRYPTO_DS_RST_S = 4
const SYSTEM_CRYPTO_RSA_RST_V = 0x1
const SYSTEM_CRYPTO_RSA_RST_S = 3
const SYSTEM_CRYPTO_SHA_RST_V = 0x1
const SYSTEM_CRYPTO_SHA_RST_S = 2
const SYSTEM_CRYPTO_AES_RST_V = 0x1
const SYSTEM_CRYPTO_AES_RST_S = 1
const SYSTEM_BT_LPCK_DIV_NUM = 0x00000FFF
const SYSTEM_BT_LPCK_DIV_NUM_V = 0xFFF
const SYSTEM_BT_LPCK_DIV_NUM_S = 0
const SYSTEM_LPCLK_RTC_EN_V = 0x1
const SYSTEM_LPCLK_RTC_EN_S = 28
const SYSTEM_LPCLK_SEL_XTAL32K_V = 0x1
const SYSTEM_LPCLK_SEL_XTAL32K_S = 27
const SYSTEM_LPCLK_SEL_XTAL_V = 0x1
const SYSTEM_LPCLK_SEL_XTAL_S = 26
const SYSTEM_LPCLK_SEL_8M_V = 0x1
const SYSTEM_LPCLK_SEL_8M_S = 25
const SYSTEM_LPCLK_SEL_RTC_SLOW_V = 0x1
const SYSTEM_LPCLK_SEL_RTC_SLOW_S = 24
const SYSTEM_BT_LPCK_DIV_A = 0x00000FFF
const SYSTEM_BT_LPCK_DIV_A_V = 0xFFF
const SYSTEM_BT_LPCK_DIV_A_S = 12
const SYSTEM_BT_LPCK_DIV_B = 0x00000FFF
const SYSTEM_BT_LPCK_DIV_B_V = 0xFFF
const SYSTEM_BT_LPCK_DIV_B_S = 0
const SYSTEM_CPU_INTR_FROM_CPU_0_V = 0x1
const SYSTEM_CPU_INTR_FROM_CPU_0_S = 0
const SYSTEM_CPU_INTR_FROM_CPU_1_V = 0x1
const SYSTEM_CPU_INTR_FROM_CPU_1_S = 0
const SYSTEM_CPU_INTR_FROM_CPU_2_V = 0x1
const SYSTEM_CPU_INTR_FROM_CPU_2_S = 0
const SYSTEM_CPU_INTR_FROM_CPU_3_V = 0x1
const SYSTEM_CPU_INTR_FROM_CPU_3_S = 0
const SYSTEM_RSA_MEM_FORCE_PD_V = 0x1
const SYSTEM_RSA_MEM_FORCE_PD_S = 2
const SYSTEM_RSA_MEM_FORCE_PU_V = 0x1
const SYSTEM_RSA_MEM_FORCE_PU_S = 1
const SYSTEM_RSA_MEM_PD_V = 0x1
const SYSTEM_RSA_MEM_PD_S = 0
const SYSTEM_EDMA_RESET_V = 0x1
const SYSTEM_EDMA_RESET_S = 1
const SYSTEM_EDMA_CLK_ON_V = 0x1
const SYSTEM_EDMA_CLK_ON_S = 0
const SYSTEM_DCACHE_RESET_V = 0x1
const SYSTEM_DCACHE_RESET_S = 3
const SYSTEM_DCACHE_CLK_ON_V = 0x1
const SYSTEM_DCACHE_CLK_ON_S = 2
const SYSTEM_ICACHE_RESET_V = 0x1
const SYSTEM_ICACHE_RESET_S = 1
const SYSTEM_ICACHE_CLK_ON_V = 0x1
const SYSTEM_ICACHE_CLK_ON_S = 0
const SYSTEM_ENABLE_DOWNLOAD_MANUAL_ENCRYPT_V = 0x1
const SYSTEM_ENABLE_DOWNLOAD_MANUAL_ENCRYPT_S = 3
const SYSTEM_ENABLE_DOWNLOAD_G0CB_DECRYPT_V = 0x1
const SYSTEM_ENABLE_DOWNLOAD_G0CB_DECRYPT_S = 2
const SYSTEM_ENABLE_DOWNLOAD_DB_ENCRYPT_V = 0x1
const SYSTEM_ENABLE_DOWNLOAD_DB_ENCRYPT_S = 1
const SYSTEM_ENABLE_SPI_MANUAL_ENCRYPT_V = 0x1
const SYSTEM_ENABLE_SPI_MANUAL_ENCRYPT_S = 0
const SYSTEM_RTC_MEM_CRC_FINISH_V = 0x1
const SYSTEM_RTC_MEM_CRC_FINISH_S = 31
const SYSTEM_RTC_MEM_CRC_LEN = 0x000007FF
const SYSTEM_RTC_MEM_CRC_LEN_V = 0x7FF
const SYSTEM_RTC_MEM_CRC_LEN_S = 20
const SYSTEM_RTC_MEM_CRC_ADDR = 0x000007FF
const SYSTEM_RTC_MEM_CRC_ADDR_V = 0x7FF
const SYSTEM_RTC_MEM_CRC_ADDR_S = 9
const SYSTEM_RTC_MEM_CRC_START_V = 0x1
const SYSTEM_RTC_MEM_CRC_START_S = 8
const SYSTEM_RTC_MEM_CRC_RES = 0xFFFFFFFF
const SYSTEM_RTC_MEM_CRC_RES_V = 0xFFFFFFFF
const SYSTEM_RTC_MEM_CRC_RES_S = 0
const SYSTEM_REDUNDANT_ECO_RESULT_V = 0x1
const SYSTEM_REDUNDANT_ECO_RESULT_S = 1
const SYSTEM_REDUNDANT_ECO_DRIVE_V = 0x1
const SYSTEM_REDUNDANT_ECO_DRIVE_S = 0
const SYSTEM_CLK_EN_V = 0x1
const SYSTEM_CLK_EN_S = 0
const SYSTEM_CLK_DIV_EN_V = 0x1
const SYSTEM_CLK_DIV_EN_S = 19
const SYSTEM_CLK_XTAL_FREQ = 0x0000007F
const SYSTEM_CLK_XTAL_FREQ_V = 0x7F
const SYSTEM_CLK_XTAL_FREQ_S = 12
const SYSTEM_SOC_CLK_SEL = 0x00000003
const SYSTEM_SOC_CLK_SEL_V = 0x3
const SYSTEM_SOC_CLK_SEL_S = 10
const SYSTEM_PRE_DIV_CNT = 0x000003FF
const SYSTEM_PRE_DIV_CNT_V = 0x3FF
const SYSTEM_PRE_DIV_CNT_S = 0
const SYSTEM_MEM_VT_SEL = 0x00000003
const SYSTEM_MEM_VT_SEL_V = 0x3
const SYSTEM_MEM_VT_SEL_S = 22
const SYSTEM_MEM_TIMING_ERR_CNT = 0x0000FFFF
const SYSTEM_MEM_TIMING_ERR_CNT_V = 0xFFFF
const SYSTEM_MEM_TIMING_ERR_CNT_S = 6
const SYSTEM_MEM_PVT_MONITOR_EN_V = 0x1
const SYSTEM_MEM_PVT_MONITOR_EN_S = 5
const SYSTEM_MEM_ERR_CNT_CLR_V = 0x1
const SYSTEM_MEM_ERR_CNT_CLR_S = 4
const SYSTEM_MEM_PATH_LEN = 0x0000000F
const SYSTEM_MEM_PATH_LEN_V = 0xF
const SYSTEM_MEM_PATH_LEN_S = 0
const SYSTEM_COMB_PVT_MONITOR_EN_LVT_V = 0x1
const SYSTEM_COMB_PVT_MONITOR_EN_LVT_S = 6
const SYSTEM_COMB_ERR_CNT_CLR_LVT_V = 0x1
const SYSTEM_COMB_ERR_CNT_CLR_LVT_S = 5
const SYSTEM_COMB_PATH_LEN_LVT = 0x0000001F
const SYSTEM_COMB_PATH_LEN_LVT_V = 0x1F
const SYSTEM_COMB_PATH_LEN_LVT_S = 0
const SYSTEM_COMB_PVT_MONITOR_EN_NVT_V = 0x1
const SYSTEM_COMB_PVT_MONITOR_EN_NVT_S = 6
const SYSTEM_COMB_ERR_CNT_CLR_NVT_V = 0x1
const SYSTEM_COMB_ERR_CNT_CLR_NVT_S = 5
const SYSTEM_COMB_PATH_LEN_NVT = 0x0000001F
const SYSTEM_COMB_PATH_LEN_NVT_V = 0x1F
const SYSTEM_COMB_PATH_LEN_NVT_S = 0
const SYSTEM_COMB_PVT_MONITOR_EN_HVT_V = 0x1
const SYSTEM_COMB_PVT_MONITOR_EN_HVT_S = 6
const SYSTEM_COMB_ERR_CNT_CLR_HVT_V = 0x1
const SYSTEM_COMB_ERR_CNT_CLR_HVT_S = 5
const SYSTEM_COMB_PATH_LEN_HVT = 0x0000001F
const SYSTEM_COMB_PATH_LEN_HVT_V = 0x1F
const SYSTEM_COMB_PATH_LEN_HVT_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE0 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE0_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE0_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE0 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE0_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE0_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE0 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE0_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE0_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE1 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE1_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE1_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE1 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE1_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE1_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE1 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE1_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE1_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE2 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE2_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE2_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE2 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE2_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE2_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE2 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE2_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE2_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE3 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE3_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_LVT_SITE3_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE3 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE3_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_NVT_SITE3_S = 0
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE3 = 0x0000FFFF
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE3_V = 0xFFFF
const SYSTEM_COMB_TIMING_ERR_CNT_HVT_SITE3_S = 0
const SYSTEM_DATE = 0x0FFFFFFF
const SYSTEM_DATE_V = 0xFFFFFFF
const SYSTEM_DATE_S = 0
const LOG_ANSI_COLOR_BLACK = "30"
const LOG_ANSI_COLOR_RED = "31"
const LOG_ANSI_COLOR_GREEN = "32"
const LOG_ANSI_COLOR_YELLOW = "33"
const LOG_ANSI_COLOR_BLUE = "34"
const LOG_ANSI_COLOR_MAGENTA = "35"
const LOG_ANSI_COLOR_CYAN = "36"
const LOG_ANSI_COLOR_WHITE = "37"
const LOG_ANSI_COLOR_DEFAULT = "39"
const LOG_ANSI_COLOR_BG_BLACK = "40"
const LOG_ANSI_COLOR_BG_RED = "41"
const LOG_ANSI_COLOR_BG_GREEN = "42"
const LOG_ANSI_COLOR_BG_YELLOW = "43"
const LOG_ANSI_COLOR_BG_BLUE = "44"
const LOG_ANSI_COLOR_BG_MAGENTA = "45"
const LOG_ANSI_COLOR_BG_CYAN = "46"
const LOG_ANSI_COLOR_BG_WHITE = "47"
const LOG_ANSI_COLOR_BG_DEFAULT = "49"
const LOG_ANSI_COLOR_STYLE_RESET = "0"
const LOG_ANSI_COLOR_STYLE_BOLD = "1"
const LOG_ANSI_COLOR_STYLE_ITALIC = "3"
const LOG_ANSI_COLOR_STYLE_UNDERLINE = "4"
const LOG_RESET_COLOR = ""
const LOG_COLOR_E = ""
const LOG_COLOR_W = ""
const LOG_COLOR_I = ""
const LOG_COLOR_D = ""
const LOG_COLOR_V = ""
const SENSITIVE_ROM_TABLE_LOCK_V = 0x1
const SENSITIVE_ROM_TABLE_LOCK_S = 0
const SENSITIVE_ROM_TABLE = 0xFFFFFFFF
const SENSITIVE_ROM_TABLE_V = 0xFFFFFFFF
const SENSITIVE_ROM_TABLE_S = 0
const SENSITIVE_PRIVILEGE_MODE_SEL_LOCK_V = 0x1
const SENSITIVE_PRIVILEGE_MODE_SEL_LOCK_S = 0
const SENSITIVE_PRIVILEGE_MODE_SEL_V = 0x1
const SENSITIVE_PRIVILEGE_MODE_SEL_S = 0
const SENSITIVE_APB_PERIPHERAL_ACCESS_LOCK_V = 0x1
const SENSITIVE_APB_PERIPHERAL_ACCESS_LOCK_S = 0
const SENSITIVE_APB_PERIPHERAL_ACCESS_SPLIT_BURST_V = 0x1
const SENSITIVE_APB_PERIPHERAL_ACCESS_SPLIT_BURST_S = 0
const SENSITIVE_INTERNAL_SRAM_USAGE_LOCK_V = 0x1
const SENSITIVE_INTERNAL_SRAM_USAGE_LOCK_S = 0
const SENSITIVE_INTERNAL_SRAM_USAGE_CPU_SRAM = 0x00000007
const SENSITIVE_INTERNAL_SRAM_USAGE_CPU_SRAM_V = 0x7
const SENSITIVE_INTERNAL_SRAM_USAGE_CPU_SRAM_S = 1
const SENSITIVE_INTERNAL_SRAM_USAGE_CPU_CACHE_V = 0x1
const SENSITIVE_INTERNAL_SRAM_USAGE_CPU_CACHE_S = 0
const SENSITIVE_INTERNAL_SRAM_ALLOC_MAC_DUMP_V = 0x1
const SENSITIVE_INTERNAL_SRAM_ALLOC_MAC_DUMP_S = 3
const SENSITIVE_INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM = 0x00000007
const SENSITIVE_INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM_V = 0x7
const SENSITIVE_INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM_S = 0
const SENSITIVE_INTERNAL_SRAM_USAGE_LOG_SRAM_V = 0x1
const SENSITIVE_INTERNAL_SRAM_USAGE_LOG_SRAM_S = 0
const SENSITIVE_CACHE_TAG_ACCESS_LOCK_V = 0x1
const SENSITIVE_CACHE_TAG_ACCESS_LOCK_S = 0
const SENSITIVE_PRO_D_TAG_WR_ACS_V = 0x1
const SENSITIVE_PRO_D_TAG_WR_ACS_S = 3
const SENSITIVE_PRO_D_TAG_RD_ACS_V = 0x1
const SENSITIVE_PRO_D_TAG_RD_ACS_S = 2
const SENSITIVE_PRO_I_TAG_WR_ACS_V = 0x1
const SENSITIVE_PRO_I_TAG_WR_ACS_S = 1
const SENSITIVE_PRO_I_TAG_RD_ACS_V = 0x1
const SENSITIVE_PRO_I_TAG_RD_ACS_S = 0
const SENSITIVE_CACHE_MMU_ACCESS_LOCK_V = 0x1
const SENSITIVE_CACHE_MMU_ACCESS_LOCK_S = 0
const SENSITIVE_PRO_MMU_WR_ACS_V = 0x1
const SENSITIVE_PRO_MMU_WR_ACS_S = 1
const SENSITIVE_PRO_MMU_RD_ACS_V = 0x1
const SENSITIVE_PRO_MMU_RD_ACS_S = 0
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_SPI2_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_UCHI0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_I2S0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_MAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_BACKUP_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_LC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_AES_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_SHA_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_LOCK_V = 0x1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_LOCK_S = 0
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_EN_V = 0x1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_EN_S = 1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_CLR_V = 0x1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_CLR_S = 0
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_ADDR = 0x00FFFFFF
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_ADDR_V = 0xFFFFFF
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_ADDR_S = 3
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WORLD = 0x00000003
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WORLD_V = 0x3
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WORLD_S = 1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_V = 0x1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_S = 0
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_BYTEEN = 0x0000000F
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_BYTEEN_V = 0xF
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_BYTEEN_S = 1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WR_V = 0x1
const SENSITIVE_DMA_APBPERI_PMS_MONITOR_VIOLATE_STATUS_WR_S = 0
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_LOCK_S = 0
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR = 0x000000FF
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR_V = 0xFF
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_SPLITADDR_S = 14
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2_V = 0x3
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_2_S = 4
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1_V = 0x3
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_1_S = 2
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0_V = 0x3
const SENSITIVE_CORE_X_IRAM0_DRAM0_DMA_SRAM_CATEGORY_0_S = 0
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR = 0x000000FF
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR_V = 0xFF
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_SPLITADDR_S = 14
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_2_S = 4
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_1_S = 2
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_0_CATEGORY_0_S = 0
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR = 0x000000FF
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR_V = 0xFF
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_SPLITADDR_S = 14
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_2_S = 4
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_1_S = 2
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0 = 0x00000003
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0_V = 0x3
const SENSITIVE_CORE_X_IRAM0_SRAM_LINE_1_CATEGORY_0_S = 0
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR = 0x000000FF
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR_V = 0xFF
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_SPLITADDR_S = 14
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_2_S = 4
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_1_S = 2
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_0_CATEGORY_0_S = 0
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR = 0x000000FF
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR_V = 0xFF
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_SPLITADDR_S = 14
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_2_S = 4
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_1_S = 2
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0_V = 0x3
const SENSITIVE_CORE_X_DRAM0_DMA_SRAM_LINE_1_CATEGORY_0_S = 0
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_S = 18
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_CACHEDATAARRAY_PMS_0_S = 12
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 9
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 6
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 3
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 0
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_S = 18
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_CACHEDATAARRAY_PMS_0_S = 12
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 9
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 6
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 3
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000007
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x7
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_LOCK_V = 0x1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_LOCK_S = 0
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_EN_V = 0x1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_EN_S = 1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_CLR_V = 0x1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_CLR_S = 0
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR = 0x00FFFFFF
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_V = 0xFFFFFF
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_S = 5
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD = 0x00000003
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_V = 0x3
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_S = 3
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE_V = 0x1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_LOADSTORE_S = 2
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_V = 0x1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_S = 1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_V = 0x1
const SENSITIVE_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_S = 0
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_1_PMS_S = 26
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_ROM_WORLD_0_PMS_S = 24
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_3_S = 18
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_2_S = 16
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_1_S = 14
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_1_PMS_0_S = 12
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_3_S = 6
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_2_S = 4
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_1_S = 2
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0 = 0x00000003
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_V = 0x3
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_0_PMS_0_S = 0
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_LOCK_V = 0x1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_LOCK_S = 0
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_EN_V = 0x1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_EN_S = 1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_CLR_V = 0x1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_CLR_S = 0
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR = 0x00FFFFFF
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_V = 0xFFFFFF
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_ADDR_S = 4
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD = 0x00000003
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_V = 0x3
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WORLD_S = 2
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK_V = 0x1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_LOCK_S = 1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_V = 0x1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_S = 0
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN = 0x0000000F
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN_V = 0xF
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_BYTEEN_S = 1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_V = 0x1
const SENSITIVE_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_STATUS_WR_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART1_S = 30
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_MISC_S = 24
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WDG = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WDG_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WDG_S = 18
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_IO_MUX_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RTC_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMER = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMER_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMER_S = 12
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_FE2_S = 8
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_GPIO_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_0_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_G0SPI_1_S = 2
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UART_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTIMER_S = 30
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP1_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_TIMERGROUP_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BB_S = 22
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_LEDC_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RMT_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_UHCI0_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2C_EXT0_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_PWR_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WIFIMAC_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_RWBT_S = 22
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_I2S0_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CAN_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_CTRL_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SPI_2_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_WORLD_CONTROLLER_S = 30
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DIO_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_AD_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CACHE_CONFIG_S = 24
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_DMA_COPY_S = 22
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_INTERRUPT_S = 20
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SENSITIVE_S = 18
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_SYSTEM_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_DEVICE_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_BT_PWR_S = 12
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_APB_ADC_S = 8
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_DMA_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_CRYPTO_PERI_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_0_USB_WRAP_S = 2
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART1_S = 30
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_MISC_S = 24
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WDG = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WDG_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WDG_S = 18
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_IO_MUX_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RTC_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMER = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMER_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMER_S = 12
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_FE2_S = 8
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_GPIO_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_0_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_G0SPI_1_S = 2
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UART_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTIMER_S = 30
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP1_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_TIMERGROUP_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BB_S = 22
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_LEDC_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RMT_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_UHCI0_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2C_EXT0_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_PWR_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WIFIMAC_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_RWBT_S = 22
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S0 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S0_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_I2S0_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CAN_S = 10
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_CTRL_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2 = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SPI_2_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_WORLD_CONTROLLER_S = 30
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DIO_S = 28
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_AD_S = 26
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CACHE_CONFIG_S = 24
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_DMA_COPY_S = 22
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_INTERRUPT_S = 20
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SENSITIVE_S = 18
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_SYSTEM_S = 16
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_DEVICE_S = 14
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_BT_PWR_S = 12
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_APB_ADC_S = 8
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_DMA_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_CRYPTO_PERI_S = 4
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_WORLD_1_USB_WRAP_S = 2
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1 = 0x000007FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1_V = 0x7FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_1_S = 11
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0 = 0x000007FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0_V = 0x7FF
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_SPLTADDR_WORLD_0_S = 0
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_H_S = 9
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_1_L_S = 6
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_H_S = 3
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_0_L_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_REGION_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_6 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_6_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_6_S = 12
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_5 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_5_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_5_S = 10
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_4 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_4_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_4_S = 8
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_3 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_3_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_3_S = 6
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_2 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_2_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_2_S = 4
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_1 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_1_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_1_S = 2
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_0 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_0_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_0_AREA_0_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_6 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_6_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_6_S = 12
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_5 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_5_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_5_S = 10
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_4 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_4_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_4_S = 8
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_3 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_3_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_3_S = 6
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_2 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_2_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_2_S = 4
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_1 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_1_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_1_S = 2
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_0 = 0x00000003
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_0_V = 0x3
const SENSITIVE_REGION_PMS_CONSTRAIN_WORLD_1_AREA_0_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_0 = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_0_V = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_0_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_1 = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_1_V = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_1_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_2 = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_2_V = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_2_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_3 = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_3_V = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_3_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_4 = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_4_V = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_4_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_5 = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_5_V = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_5_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_6 = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_6_V = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_6_S = 0
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_7 = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_7_V = 0x3FFFFFFF
const SENSITIVE_REGION_PMS_CONSTRAIN_ADDR_7_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_LOCK_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_LOCK_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_EN_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_EN_S = 1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_CLR_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_CLR_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWORLD_S = 6
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HWRITE_S = 5
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE = 0x00000007
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE_V = 0x7
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HSIZE_S = 2
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HPORT_0_S = 1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR = 0xFFFFFFFF
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR_V = 0xFFFFFFFF
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_VIOLATE_STATUS_HADDR_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_EN_S = 1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_CLR_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HWORLD_S = 3
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE = 0x00000003
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE_V = 0x3
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE_S = 1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR_V = 0x1
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_INTR_S = 0
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR = 0xFFFFFFFF
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR_V = 0xFFFFFFFF
const SENSITIVE_CORE_0_PIF_PMS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR_S = 0
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LOCK_V = 0x1
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LOCK_S = 0
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART1 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART1_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART1_S = 30
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_S = 26
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_MISC = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_MISC_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_MISC_S = 24
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WDG = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WDG_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WDG_S = 18
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_IO_MUX = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_IO_MUX_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_IO_MUX_S = 16
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTC = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTC_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RTC_S = 14
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMER = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMER_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMER_S = 12
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE_S = 10
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE2 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE2_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_FE2_S = 8
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_GPIO = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_GPIO_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_GPIO_S = 6
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_0_S = 4
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_G0SPI_1_S = 2
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UART_S = 0
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SYSTIMER_S = 30
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP1_S = 28
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_TIMERGROUP_S = 26
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BB = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BB_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BB_S = 22
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LEDC = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LEDC_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_LEDC_S = 16
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RMT = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RMT_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RMT_S = 10
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UHCI0 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UHCI0_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_UHCI0_S = 6
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2C_EXT0_S = 4
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT_S = 0
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_PWR = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_PWR_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_PWR_S = 28
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_WIFIMAC_S = 26
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RWBT = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RWBT_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_RWBT_S = 22
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2S0 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2S0_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_I2S0_S = 14
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CAN = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CAN_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CAN_S = 10
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_CTRL_S = 4
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SPI_2 = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SPI_2_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_SPI_2_S = 0
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_DEVICE_S = 14
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT_PWR = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT_PWR_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_BT_PWR_S = 12
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_ADC = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_ADC_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_APB_ADC_S = 8
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_DMA_S = 6
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_CRYPTO_PERI_S = 4
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_CONSTRAIN_USB_WRAP_S = 2
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_LOCK_V = 0x1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_LOCK_S = 0
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_EN_V = 0x1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_EN_S = 1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_CLR_V = 0x1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_CLR_S = 0
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HWRITE_V = 0x1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HWRITE_S = 6
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HSIZE = 0x00000007
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HSIZE_V = 0x7
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HSIZE_S = 3
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HTRANS = 0x00000003
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HTRANS_V = 0x3
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_STATUS_HTRANS_S = 1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_INTR_V = 0x1
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_INTR_S = 0
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_HADDR = 0xFFFFFFFF
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_HADDR_V = 0xFFFFFFFF
const SENSITIVE_BACKUP_BUS_PMS_MONITOR_VIOLATE_HADDR_S = 0
const SENSITIVE_CLK_EN_V = 0x1
const SENSITIVE_CLK_EN_S = 0
const SENSITIVE_DATE = 0x0FFFFFFF
const SENSITIVE_DATE_V = 0xFFFFFFF
const SENSITIVE_DATE_S = 0
const I_D_SRAM_SEGMENT_SIZE = 0x20000
const I_D_SPLIT_LINE_SHIFT = 0x9
const I_D_FAULT_ADDR_SHIFT = 0x2
const DRAM_SRAM_START = 0x3FC7C000
const IRAM0_VIOLATE_STATUS_ADDR_OFFSET = 0x40000000
const DRAM0_VIOLATE_STATUS_ADDR_OFFSET = 0x3C000000
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_X_R = 0x1
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_X_W = 0x2
const SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_X_F = 0x4
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_X_R = 0x1
const SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_X_W = 0x2
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_X_W = 0x1
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_X_R = 0x2
const SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_X_F = 0x4
const AREA_LOW = 0
const AREA_HIGH = 1
const I2C_BOD = 0x61
const I2C_BOD_HOSTID = 0
const I2C_BOD_THRESHOLD = 0x5
const I2C_BOD_THRESHOLD_MSB = 2
const I2C_BOD_THRESHOLD_LSB = 0
const RTC_CNTL_SW_SYS_RST_V = 0x1
const RTC_CNTL_SW_SYS_RST_S = 31
const RTC_CNTL_DG_WRAP_FORCE_NORST_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_NORST_S = 30
const RTC_CNTL_DG_WRAP_FORCE_RST_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_RST_S = 29
const RTC_CNTL_ANALOG_FORCE_NOISO_V = 0x1
const RTC_CNTL_ANALOG_FORCE_NOISO_S = 28
const RTC_CNTL_PLL_FORCE_NOISO_V = 0x1
const RTC_CNTL_PLL_FORCE_NOISO_S = 27
const RTC_CNTL_XTL_FORCE_NOISO_V = 0x1
const RTC_CNTL_XTL_FORCE_NOISO_S = 26
const RTC_CNTL_ANALOG_FORCE_ISO_V = 0x1
const RTC_CNTL_ANALOG_FORCE_ISO_S = 25
const RTC_CNTL_PLL_FORCE_ISO_V = 0x1
const RTC_CNTL_PLL_FORCE_ISO_S = 24
const RTC_CNTL_XTL_FORCE_ISO_V = 0x1
const RTC_CNTL_XTL_FORCE_ISO_S = 23
const RTC_CNTL_XTL_EXT_CTR_SEL = 0x00000007
const RTC_CNTL_XTL_EXT_CTR_SEL_V = 0x7
const RTC_CNTL_XTL_EXT_CTR_SEL_S = 20
const RTC_CNTL_XTL_EN_WAIT = 0x0000000F
const RTC_CNTL_XTL_EN_WAIT_V = 0xF
const RTC_CNTL_XTL_EN_WAIT_S = 14
const RTC_CNTL_XTL_FORCE_PU_V = 0x1
const RTC_CNTL_XTL_FORCE_PU_S = 13
const RTC_CNTL_XTL_FORCE_PD_V = 0x1
const RTC_CNTL_XTL_FORCE_PD_S = 12
const RTC_CNTL_BBPLL_FORCE_PU_V = 0x1
const RTC_CNTL_BBPLL_FORCE_PU_S = 11
const RTC_CNTL_BBPLL_FORCE_PD_V = 0x1
const RTC_CNTL_BBPLL_FORCE_PD_S = 10
const RTC_CNTL_BBPLL_I2C_FORCE_PU_V = 0x1
const RTC_CNTL_BBPLL_I2C_FORCE_PU_S = 9
const RTC_CNTL_BBPLL_I2C_FORCE_PD_V = 0x1
const RTC_CNTL_BBPLL_I2C_FORCE_PD_S = 8
const RTC_CNTL_BB_I2C_FORCE_PU_V = 0x1
const RTC_CNTL_BB_I2C_FORCE_PU_S = 7
const RTC_CNTL_BB_I2C_FORCE_PD_V = 0x1
const RTC_CNTL_BB_I2C_FORCE_PD_S = 6
const RTC_CNTL_SW_PROCPU_RST_V = 0x1
const RTC_CNTL_SW_PROCPU_RST_S = 5
const RTC_CNTL_SW_APPCPU_RST_V = 0x1
const RTC_CNTL_SW_APPCPU_RST_S = 4
const RTC_CNTL_SW_STALL_PROCPU_C0 = 0x00000003
const RTC_CNTL_SW_STALL_PROCPU_C0_V = 0x3
const RTC_CNTL_SW_STALL_PROCPU_C0_S = 2
const RTC_CNTL_SW_STALL_APPCPU_C0 = 0x00000003
const RTC_CNTL_SW_STALL_APPCPU_C0_V = 0x3
const RTC_CNTL_SW_STALL_APPCPU_C0_S = 0
const RTC_CNTL_SLP_VAL_LO = 0xFFFFFFFF
const RTC_CNTL_SLP_VAL_LO_V = 0xFFFFFFFF
const RTC_CNTL_SLP_VAL_LO_S = 0
const RTC_CNTL_MAIN_TIMER_ALARM_EN_V = 0x1
const RTC_CNTL_MAIN_TIMER_ALARM_EN_S = 16
const RTC_CNTL_SLP_VAL_HI = 0x0000FFFF
const RTC_CNTL_SLP_VAL_HI_V = 0xFFFF
const RTC_CNTL_SLP_VAL_HI_S = 0
const RTC_CNTL_TIME_UPDATE_V = 0x1
const RTC_CNTL_TIME_UPDATE_S = 31
const RTC_CNTL_TIMER_SYS_RST_V = 0x1
const RTC_CNTL_TIMER_SYS_RST_S = 29
const RTC_CNTL_TIMER_XTL_OFF_V = 0x1
const RTC_CNTL_TIMER_XTL_OFF_S = 28
const RTC_CNTL_TIMER_SYS_STALL_V = 0x1
const RTC_CNTL_TIMER_SYS_STALL_S = 27
const RTC_CNTL_TIMER_VALUE0_LOW = 0xFFFFFFFF
const RTC_CNTL_TIMER_VALUE0_LOW_V = 0xFFFFFFFF
const RTC_CNTL_TIMER_VALUE0_LOW_S = 0
const RTC_CNTL_TIMER_VALUE0_HIGH = 0x0000FFFF
const RTC_CNTL_TIMER_VALUE0_HIGH_V = 0xFFFF
const RTC_CNTL_TIMER_VALUE0_HIGH_S = 0
const RTC_CNTL_SLEEP_EN_V = 0x1
const RTC_CNTL_SLEEP_EN_S = 31
const RTC_CNTL_SLP_REJECT_V = 0x1
const RTC_CNTL_SLP_REJECT_S = 30
const RTC_CNTL_SLP_WAKEUP_V = 0x1
const RTC_CNTL_SLP_WAKEUP_S = 29
const RTC_CNTL_SDIO_ACTIVE_IND_V = 0x1
const RTC_CNTL_SDIO_ACTIVE_IND_S = 28
const RTC_CNTL_APB2RTC_BRIDGE_SEL_V = 0x1
const RTC_CNTL_APB2RTC_BRIDGE_SEL_S = 22
const RTC_CNTL_SLP_REJECT_CAUSE_CLR_V = 0x1
const RTC_CNTL_SLP_REJECT_CAUSE_CLR_S = 1
const RTC_CNTL_SW_CPU_INT_V = 0x1
const RTC_CNTL_SW_CPU_INT_S = 0
const RTC_CNTL_PLL_BUF_WAIT = 0x000000FF
const RTC_CNTL_PLL_BUF_WAIT_V = 0xFF
const RTC_CNTL_PLL_BUF_WAIT_S = 24
const RTC_CNTL_PLL_BUF_WAIT_DEFAULT = 20
const RTC_CNTL_XTL_BUF_WAIT = 0x000003FF
const RTC_CNTL_XTL_BUF_WAIT_V = 0x3FF
const RTC_CNTL_XTL_BUF_WAIT_S = 14
const RTC_CNTL_XTL_BUF_WAIT_DEFAULT = 100
const RTC_CNTL_CK8M_WAIT = 0x000000FF
const RTC_CNTL_CK8M_WAIT_V = 0xFF
const RTC_CNTL_CK8M_WAIT_S = 6
const RTC_CNTL_CPU_STALL_WAIT = 0x0000001F
const RTC_CNTL_CPU_STALL_WAIT_V = 0x1F
const RTC_CNTL_CPU_STALL_WAIT_S = 1
const RTC_CNTL_CPU_STALL_EN_V = 0x1
const RTC_CNTL_CPU_STALL_EN_S = 0
const RTC_CNTL_MIN_TIME_CK8M_OFF = 0x000000FF
const RTC_CNTL_MIN_TIME_CK8M_OFF_V = 0xFF
const RTC_CNTL_MIN_TIME_CK8M_OFF_S = 24
const RTC_CNTL_BT_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_BT_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_BT_POWERUP_TIMER_S = 25
const RTC_CNTL_BT_WAIT_TIMER = 0x000001FF
const RTC_CNTL_BT_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_BT_WAIT_TIMER_S = 16
const RTC_CNTL_WIFI_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_WIFI_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_WIFI_POWERUP_TIMER_S = 9
const RTC_CNTL_WIFI_WAIT_TIMER = 0x000001FF
const RTC_CNTL_WIFI_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_WIFI_WAIT_TIMER_S = 0
const RTC_CNTL_DG_WRAP_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_DG_WRAP_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_DG_WRAP_POWERUP_TIMER_S = 25
const RTC_CNTL_DG_WRAP_WAIT_TIMER = 0x000001FF
const RTC_CNTL_DG_WRAP_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_DG_WRAP_WAIT_TIMER_S = 16
const RTC_CNTL_CPU_TOP_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_CPU_TOP_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_CPU_TOP_POWERUP_TIMER_S = 9
const RTC_CNTL_CPU_TOP_WAIT_TIMER = 0x000001FF
const RTC_CNTL_CPU_TOP_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_CPU_TOP_WAIT_TIMER_S = 0
const RTC_CNTL_MIN_SLP_VAL = 0x000000FF
const RTC_CNTL_MIN_SLP_VAL_V = 0xFF
const RTC_CNTL_MIN_SLP_VAL_S = 8
const RTC_CNTL_DG_PERI_POWERUP_TIMER = 0x0000007F
const RTC_CNTL_DG_PERI_POWERUP_TIMER_V = 0x7F
const RTC_CNTL_DG_PERI_POWERUP_TIMER_S = 25
const RTC_CNTL_DG_PERI_WAIT_TIMER = 0x000001FF
const RTC_CNTL_DG_PERI_WAIT_TIMER_V = 0x1FF
const RTC_CNTL_DG_PERI_WAIT_TIMER_S = 16
const RTC_CNTL_PLL_I2C_PU_V = 0x1
const RTC_CNTL_PLL_I2C_PU_S = 31
const RTC_CNTL_CKGEN_I2C_PU_V = 0x1
const RTC_CNTL_CKGEN_I2C_PU_S = 30
const RTC_CNTL_RFRX_PBUS_PU_V = 0x1
const RTC_CNTL_RFRX_PBUS_PU_S = 28
const RTC_CNTL_TXRF_I2C_PU_V = 0x1
const RTC_CNTL_TXRF_I2C_PU_S = 27
const RTC_CNTL_PVTMON_PU_V = 0x1
const RTC_CNTL_PVTMON_PU_S = 26
const RTC_CNTL_BBPLL_CAL_SLP_START_V = 0x1
const RTC_CNTL_BBPLL_CAL_SLP_START_S = 25
const RTC_CNTL_PLLA_FORCE_PU_V = 0x1
const RTC_CNTL_PLLA_FORCE_PU_S = 24
const RTC_CNTL_PLLA_FORCE_PD_V = 0x1
const RTC_CNTL_PLLA_FORCE_PD_S = 23
const RTC_CNTL_SAR_I2C_PU_V = 0x1
const RTC_CNTL_SAR_I2C_PU_S = 22
const RTC_CNTL_GLITCH_RST_EN_V = 0x1
const RTC_CNTL_GLITCH_RST_EN_S = 20
const RTC_CNTL_I2C_RESET_POR_FORCE_PU_V = 0x1
const RTC_CNTL_I2C_RESET_POR_FORCE_PU_S = 19
const RTC_CNTL_I2C_RESET_POR_FORCE_PD_V = 0x1
const RTC_CNTL_I2C_RESET_POR_FORCE_PD_S = 18
const RTC_CNTL_DRESET_MASK_PROCPU_V = 0x1
const RTC_CNTL_DRESET_MASK_PROCPU_S = 25
const RTC_CNTL_DRESET_MASK_APPCPU_V = 0x1
const RTC_CNTL_DRESET_MASK_APPCPU_S = 24
const RTC_CNTL_JTAG_RESET_FLAG_CLR_APPCPU_V = 0x1
const RTC_CNTL_JTAG_RESET_FLAG_CLR_APPCPU_S = 23
const RTC_CNTL_JTAG_RESET_FLAG_CLR_PROCPU_V = 0x1
const RTC_CNTL_JTAG_RESET_FLAG_CLR_PROCPU_S = 22
const RTC_CNTL_JTAG_RESET_FLAG_APPCPU_V = 0x1
const RTC_CNTL_JTAG_RESET_FLAG_APPCPU_S = 21
const RTC_CNTL_JTAG_RESET_FLAG_PROCPU_V = 0x1
const RTC_CNTL_JTAG_RESET_FLAG_PROCPU_S = 20
const RTC_CNTL_OCD_HALT_ON_RESET_PROCPU_V = 0x1
const RTC_CNTL_OCD_HALT_ON_RESET_PROCPU_S = 19
const RTC_CNTL_OCD_HALT_ON_RESET_APPCPU_V = 0x1
const RTC_CNTL_OCD_HALT_ON_RESET_APPCPU_S = 18
const RTC_CNTL_ALL_RESET_FLAG_CLR_APPCPU_V = 0x1
const RTC_CNTL_ALL_RESET_FLAG_CLR_APPCPU_S = 17
const RTC_CNTL_ALL_RESET_FLAG_CLR_PROCPU_V = 0x1
const RTC_CNTL_ALL_RESET_FLAG_CLR_PROCPU_S = 16
const RTC_CNTL_ALL_RESET_FLAG_APPCPU_V = 0x1
const RTC_CNTL_ALL_RESET_FLAG_APPCPU_S = 15
const RTC_CNTL_ALL_RESET_FLAG_PROCPU_V = 0x1
const RTC_CNTL_ALL_RESET_FLAG_PROCPU_S = 14
const RTC_CNTL_STAT_VECTOR_SEL_PROCPU_V = 0x1
const RTC_CNTL_STAT_VECTOR_SEL_PROCPU_S = 13
const RTC_CNTL_STAT_VECTOR_SEL_APPCPU_V = 0x1
const RTC_CNTL_STAT_VECTOR_SEL_APPCPU_S = 12
const RTC_CNTL_RESET_CAUSE_APPCPU = 0x0000003F
const RTC_CNTL_RESET_CAUSE_APPCPU_V = 0x3F
const RTC_CNTL_RESET_CAUSE_APPCPU_S = 6
const RTC_CNTL_RESET_CAUSE_PROCPU = 0x0000003F
const RTC_CNTL_RESET_CAUSE_PROCPU_V = 0x3F
const RTC_CNTL_RESET_CAUSE_PROCPU_S = 0
const RTC_CNTL_WAKEUP_ENA = 0x0001FFFF
const RTC_CNTL_WAKEUP_ENA_V = 0x1FFFF
const RTC_CNTL_WAKEUP_ENA_S = 15
const RTC_CNTL_BBPLL_CAL_INT_ENA_V = 0x1
const RTC_CNTL_BBPLL_CAL_INT_ENA_S = 20
const RTC_CNTL_GLITCH_DET_INT_ENA_V = 0x1
const RTC_CNTL_GLITCH_DET_INT_ENA_S = 19
const RTC_CNTL_XTAL32K_DEAD_INT_ENA_V = 0x1
const RTC_CNTL_XTAL32K_DEAD_INT_ENA_S = 16
const RTC_CNTL_SWD_INT_ENA_V = 0x1
const RTC_CNTL_SWD_INT_ENA_S = 15
const RTC_CNTL_MAIN_TIMER_INT_ENA_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_ENA_S = 10
const RTC_CNTL_BROWN_OUT_INT_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_ENA_S = 9
const RTC_CNTL_WDT_INT_ENA_V = 0x1
const RTC_CNTL_WDT_INT_ENA_S = 3
const RTC_CNTL_SLP_REJECT_INT_ENA_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_ENA_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_S = 0
const RTC_CNTL_BBPLL_CAL_INT_RAW_V = 0x1
const RTC_CNTL_BBPLL_CAL_INT_RAW_S = 20
const RTC_CNTL_GLITCH_DET_INT_RAW_V = 0x1
const RTC_CNTL_GLITCH_DET_INT_RAW_S = 19
const RTC_CNTL_XTAL32K_DEAD_INT_RAW_V = 0x1
const RTC_CNTL_XTAL32K_DEAD_INT_RAW_S = 16
const RTC_CNTL_SWD_INT_RAW_V = 0x1
const RTC_CNTL_SWD_INT_RAW_S = 15
const RTC_CNTL_MAIN_TIMER_INT_RAW_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_RAW_S = 10
const RTC_CNTL_BROWN_OUT_INT_RAW_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_RAW_S = 9
const RTC_CNTL_WDT_INT_RAW_V = 0x1
const RTC_CNTL_WDT_INT_RAW_S = 3
const RTC_CNTL_SLP_REJECT_INT_RAW_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_RAW_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_RAW_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_RAW_S = 0
const RTC_CNTL_BBPLL_CAL_INT_ST_V = 0x1
const RTC_CNTL_BBPLL_CAL_INT_ST_S = 20
const RTC_CNTL_GLITCH_DET_INT_ST_V = 0x1
const RTC_CNTL_GLITCH_DET_INT_ST_S = 19
const RTC_CNTL_XTAL32K_DEAD_INT_ST_V = 0x1
const RTC_CNTL_XTAL32K_DEAD_INT_ST_S = 16
const RTC_CNTL_SWD_INT_ST_V = 0x1
const RTC_CNTL_SWD_INT_ST_S = 15
const RTC_CNTL_MAIN_TIMER_INT_ST_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_ST_S = 10
const RTC_CNTL_BROWN_OUT_INT_ST_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_ST_S = 9
const RTC_CNTL_WDT_INT_ST_V = 0x1
const RTC_CNTL_WDT_INT_ST_S = 3
const RTC_CNTL_SLP_REJECT_INT_ST_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_ST_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_ST_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_ST_S = 0
const RTC_CNTL_BBPLL_CAL_INT_CLR_V = 0x1
const RTC_CNTL_BBPLL_CAL_INT_CLR_S = 20
const RTC_CNTL_GLITCH_DET_INT_CLR_V = 0x1
const RTC_CNTL_GLITCH_DET_INT_CLR_S = 19
const RTC_CNTL_XTAL32K_DEAD_INT_CLR_V = 0x1
const RTC_CNTL_XTAL32K_DEAD_INT_CLR_S = 16
const RTC_CNTL_SWD_INT_CLR_V = 0x1
const RTC_CNTL_SWD_INT_CLR_S = 15
const RTC_CNTL_MAIN_TIMER_INT_CLR_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_CLR_S = 10
const RTC_CNTL_BROWN_OUT_INT_CLR_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_CLR_S = 9
const RTC_CNTL_WDT_INT_CLR_V = 0x1
const RTC_CNTL_WDT_INT_CLR_S = 3
const RTC_CNTL_SLP_REJECT_INT_CLR_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_CLR_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_CLR_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_CLR_S = 0
const RTC_CNTL_SCRATCH0 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH0_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH0_S = 0
const RTC_CNTL_SCRATCH1 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH1_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH1_S = 0
const RTC_CNTL_SCRATCH2 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH2_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH2_S = 0
const RTC_CNTL_SCRATCH3 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH3_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH3_S = 0
const RTC_CNTL_XTL_EXT_CTR_EN_V = 0x1
const RTC_CNTL_XTL_EXT_CTR_EN_S = 31
const RTC_CNTL_XTL_EXT_CTR_LV_V = 0x1
const RTC_CNTL_XTL_EXT_CTR_LV_S = 30
const RTC_CNTL_XTAL32K_GPIO_SEL_V = 0x1
const RTC_CNTL_XTAL32K_GPIO_SEL_S = 23
const RTC_CNTL_WDT_STATE = 0x00000007
const RTC_CNTL_WDT_STATE_V = 0x7
const RTC_CNTL_WDT_STATE_S = 20
const RTC_CNTL_DAC_XTAL_32K = 0x00000007
const RTC_CNTL_DAC_XTAL_32K_V = 0x7
const RTC_CNTL_DAC_XTAL_32K_S = 17
const RTC_CNTL_XPD_XTAL_32K_V = 0x1
const RTC_CNTL_XPD_XTAL_32K_S = 16
const RTC_CNTL_DRES_XTAL_32K = 0x00000007
const RTC_CNTL_DRES_XTAL_32K_V = 0x7
const RTC_CNTL_DRES_XTAL_32K_S = 13
const RTC_CNTL_DGM_XTAL_32K = 0x00000007
const RTC_CNTL_DGM_XTAL_32K_V = 0x7
const RTC_CNTL_DGM_XTAL_32K_S = 10
const RTC_CNTL_DBUF_XTAL_32K_V = 0x1
const RTC_CNTL_DBUF_XTAL_32K_S = 9
const RTC_CNTL_ENCKINIT_XTAL_32K_V = 0x1
const RTC_CNTL_ENCKINIT_XTAL_32K_S = 8
const RTC_CNTL_XTAL32K_XPD_FORCE_V = 0x1
const RTC_CNTL_XTAL32K_XPD_FORCE_S = 7
const RTC_CNTL_XTAL32K_AUTO_RETURN_V = 0x1
const RTC_CNTL_XTAL32K_AUTO_RETURN_S = 6
const RTC_CNTL_XTAL32K_AUTO_RESTART_V = 0x1
const RTC_CNTL_XTAL32K_AUTO_RESTART_S = 5
const RTC_CNTL_XTAL32K_AUTO_BACKUP_V = 0x1
const RTC_CNTL_XTAL32K_AUTO_BACKUP_S = 4
const RTC_CNTL_XTAL32K_EXT_CLK_FO_V = 0x1
const RTC_CNTL_XTAL32K_EXT_CLK_FO_S = 3
const RTC_CNTL_XTAL32K_WDT_RESET_V = 0x1
const RTC_CNTL_XTAL32K_WDT_RESET_S = 2
const RTC_CNTL_XTAL32K_WDT_CLK_FO_V = 0x1
const RTC_CNTL_XTAL32K_WDT_CLK_FO_S = 1
const RTC_CNTL_XTAL32K_WDT_EN_V = 0x1
const RTC_CNTL_XTAL32K_WDT_EN_S = 0
const RTC_CNTL_GPIO_WAKEUP_FILTER_V = 0x1
const RTC_CNTL_GPIO_WAKEUP_FILTER_S = 31
const RTC_CNTL_DEEP_SLP_REJECT_EN_V = 0x1
const RTC_CNTL_DEEP_SLP_REJECT_EN_S = 31
const RTC_CNTL_LIGHT_SLP_REJECT_EN_V = 0x1
const RTC_CNTL_LIGHT_SLP_REJECT_EN_S = 30
const RTC_CNTL_SLEEP_REJECT_ENA = 0x0003FFFF
const RTC_CNTL_SLEEP_REJECT_ENA_V = 0x3FFFF
const RTC_CNTL_SLEEP_REJECT_ENA_S = 12
const RTC_CNTL_CPUPERIOD_SEL = 0x00000003
const RTC_CNTL_CPUPERIOD_SEL_V = 0x3
const RTC_CNTL_CPUPERIOD_SEL_S = 30
const RTC_CNTL_CPUSEL_CONF_V = 0x1
const RTC_CNTL_CPUSEL_CONF_S = 29
const RTC_CNTL_ANA_CLK_RTC_SEL = 0x00000003
const RTC_CNTL_ANA_CLK_RTC_SEL_V = 0x3
const RTC_CNTL_ANA_CLK_RTC_SEL_S = 30
const RTC_CNTL_FAST_CLK_RTC_SEL_V = 0x1
const RTC_CNTL_FAST_CLK_RTC_SEL_S = 29
const RTC_CNTL_XTAL_GLOBAL_FORCE_NOGATING_V = 0x1
const RTC_CNTL_XTAL_GLOBAL_FORCE_NOGATING_S = 28
const RTC_CNTL_XTAL_GLOBAL_FORCE_GATING_V = 0x1
const RTC_CNTL_XTAL_GLOBAL_FORCE_GATING_S = 27
const RTC_CNTL_CK8M_FORCE_PU_V = 0x1
const RTC_CNTL_CK8M_FORCE_PU_S = 26
const RTC_CNTL_CK8M_FORCE_PD_V = 0x1
const RTC_CNTL_CK8M_FORCE_PD_S = 25
const RTC_CNTL_CK8M_DFREQ = 0x000000FF
const RTC_CNTL_CK8M_DFREQ_V = 0xFF
const RTC_CNTL_CK8M_DFREQ_S = 17
const RTC_CNTL_CK8M_FORCE_NOGATING_V = 0x1
const RTC_CNTL_CK8M_FORCE_NOGATING_S = 16
const RTC_CNTL_XTAL_FORCE_NOGATING_V = 0x1
const RTC_CNTL_XTAL_FORCE_NOGATING_S = 15
const RTC_CNTL_CK8M_DIV_SEL = 0x00000007
const RTC_CNTL_CK8M_DIV_SEL_V = 0x7
const RTC_CNTL_CK8M_DIV_SEL_S = 12
const RTC_CNTL_DIG_CLK8M_EN_V = 0x1
const RTC_CNTL_DIG_CLK8M_EN_S = 10
const RTC_CNTL_DIG_CLK8M_D256_EN_V = 0x1
const RTC_CNTL_DIG_CLK8M_D256_EN_S = 9
const RTC_CNTL_DIG_XTAL32K_EN_V = 0x1
const RTC_CNTL_DIG_XTAL32K_EN_S = 8
const RTC_CNTL_ENB_CK8M_DIV_V = 0x1
const RTC_CNTL_ENB_CK8M_DIV_S = 7
const RTC_CNTL_ENB_CK8M_V = 0x1
const RTC_CNTL_ENB_CK8M_S = 6
const RTC_CNTL_CK8M_DIV = 0x00000003
const RTC_CNTL_CK8M_DIV_V = 0x3
const RTC_CNTL_CK8M_DIV_S = 4
const RTC_CNTL_CK8M_DIV_SEL_VLD_V = 0x1
const RTC_CNTL_CK8M_DIV_SEL_VLD_S = 3
const RTC_CNTL_EFUSE_CLK_FORCE_NOGATING_V = 0x1
const RTC_CNTL_EFUSE_CLK_FORCE_NOGATING_S = 2
const RTC_CNTL_EFUSE_CLK_FORCE_GATING_V = 0x1
const RTC_CNTL_EFUSE_CLK_FORCE_GATING_S = 1
const RTC_CNTL_SLOW_CLK_NEXT_EDGE_V = 0x1
const RTC_CNTL_SLOW_CLK_NEXT_EDGE_S = 31
const RTC_CNTL_ANA_CLK_DIV = 0x000000FF
const RTC_CNTL_ANA_CLK_DIV_V = 0xFF
const RTC_CNTL_ANA_CLK_DIV_S = 23
const RTC_CNTL_ANA_CLK_DIV_VLD_V = 0x1
const RTC_CNTL_ANA_CLK_DIV_VLD_S = 22
const RTC_CNTL_XPD_SDIO_REG_V = 0x1
const RTC_CNTL_XPD_SDIO_REG_S = 31
const RTC_CNTL_DREFH_SDIO = 0x00000003
const RTC_CNTL_DREFH_SDIO_V = 0x3
const RTC_CNTL_DREFH_SDIO_S = 29
const RTC_CNTL_DREFM_SDIO = 0x00000003
const RTC_CNTL_DREFM_SDIO_V = 0x3
const RTC_CNTL_DREFM_SDIO_S = 27
const RTC_CNTL_DREFL_SDIO = 0x00000003
const RTC_CNTL_DREFL_SDIO_V = 0x3
const RTC_CNTL_DREFL_SDIO_S = 25
const RTC_CNTL_REG1P8_READY_V = 0x1
const RTC_CNTL_REG1P8_READY_S = 24
const RTC_CNTL_SDIO_TIEH_V = 0x1
const RTC_CNTL_SDIO_TIEH_S = 23
const RTC_CNTL_SDIO_FORCE_V = 0x1
const RTC_CNTL_SDIO_FORCE_S = 22
const RTC_CNTL_SDIO_PD_EN_V = 0x1
const RTC_CNTL_SDIO_PD_EN_S = 21
const RTC_CNTL_SDIO_ENCURLIM_V = 0x1
const RTC_CNTL_SDIO_ENCURLIM_S = 20
const RTC_CNTL_SDIO_MODECURLIM_V = 0x1
const RTC_CNTL_SDIO_MODECURLIM_S = 19
const RTC_CNTL_SDIO_DCURLIM = 0x00000007
const RTC_CNTL_SDIO_DCURLIM_V = 0x7
const RTC_CNTL_SDIO_DCURLIM_S = 16
const RTC_CNTL_SDIO_EN_INITI_V = 0x1
const RTC_CNTL_SDIO_EN_INITI_S = 15
const RTC_CNTL_SDIO_INITI = 0x00000003
const RTC_CNTL_SDIO_INITI_V = 0x3
const RTC_CNTL_SDIO_INITI_S = 13
const RTC_CNTL_SDIO_DCAP = 0x00000003
const RTC_CNTL_SDIO_DCAP_V = 0x3
const RTC_CNTL_SDIO_DCAP_S = 11
const RTC_CNTL_SDIO_DTHDRV = 0x00000003
const RTC_CNTL_SDIO_DTHDRV_V = 0x3
const RTC_CNTL_SDIO_DTHDRV_S = 9
const RTC_CNTL_SDIO_TIMER_TARGET = 0x000000FF
const RTC_CNTL_SDIO_TIMER_TARGET_V = 0xFF
const RTC_CNTL_SDIO_TIMER_TARGET_S = 0
const RTC_CNTL_DBG_ATTEN_MONITOR = 0x0000000F
const RTC_CNTL_DBG_ATTEN_MONITOR_V = 0xF
const RTC_CNTL_DBG_ATTEN_MONITOR_S = 22
const RTC_CNTL_DBG_ATTEN_DEEP_SLP = 0x0000000F
const RTC_CNTL_DBG_ATTEN_DEEP_SLP_V = 0xF
const RTC_CNTL_DBG_ATTEN_DEEP_SLP_S = 18
const RTC_CNTL_BIAS_SLEEP_MONITOR_V = 0x1
const RTC_CNTL_BIAS_SLEEP_MONITOR_S = 17
const RTC_CNTL_BIAS_SLEEP_DEEP_SLP_V = 0x1
const RTC_CNTL_BIAS_SLEEP_DEEP_SLP_S = 16
const RTC_CNTL_PD_CUR_MONITOR_V = 0x1
const RTC_CNTL_PD_CUR_MONITOR_S = 15
const RTC_CNTL_PD_CUR_DEEP_SLP_V = 0x1
const RTC_CNTL_PD_CUR_DEEP_SLP_S = 14
const RTC_CNTL_BIAS_BUF_MONITOR_V = 0x1
const RTC_CNTL_BIAS_BUF_MONITOR_S = 13
const RTC_CNTL_BIAS_BUF_DEEP_SLP_V = 0x1
const RTC_CNTL_BIAS_BUF_DEEP_SLP_S = 12
const RTC_CNTL_BIAS_BUF_WAKE_V = 0x1
const RTC_CNTL_BIAS_BUF_WAKE_S = 11
const RTC_CNTL_BIAS_BUF_IDLE_V = 0x1
const RTC_CNTL_BIAS_BUF_IDLE_S = 10
const RTC_CNTL_DG_VDD_DRV_B_SLP_EN_V = 0x1
const RTC_CNTL_DG_VDD_DRV_B_SLP_EN_S = 8
const RTC_CNTL_DG_VDD_DRV_B_SLP = 0x000000FF
const RTC_CNTL_DG_VDD_DRV_B_SLP_V = 0xFF
const RTC_CNTL_DG_VDD_DRV_B_SLP_S = 0
const RTC_CNTL_REGULATOR_FORCE_PU_V = 0x1
const RTC_CNTL_REGULATOR_FORCE_PU_S = 31
const RTC_CNTL_REGULATOR_FORCE_PD_V = 0x1
const RTC_CNTL_REGULATOR_FORCE_PD_S = 30
const RTC_CNTL_DBOOST_FORCE_PU_V = 0x1
const RTC_CNTL_DBOOST_FORCE_PU_S = 29
const RTC_CNTL_DBOOST_FORCE_PD_V = 0x1
const RTC_CNTL_DBOOST_FORCE_PD_S = 28
const RTC_CNTL_SCK_DCAP = 0x000000FF
const RTC_CNTL_SCK_DCAP_V = 0xFF
const RTC_CNTL_SCK_DCAP_S = 14
const RTC_CNTL_SCK_DCAP_DEFAULT = 255
const RTC_CNTL_DIG_CAL_EN_V = 0x1
const RTC_CNTL_DIG_CAL_EN_S = 7
const RTC_CNTL_PAD_FORCE_HOLD_V = 0x1
const RTC_CNTL_PAD_FORCE_HOLD_S = 21
const RTC_CNTL_DG_WRAP_PD_EN_V = 0x1
const RTC_CNTL_DG_WRAP_PD_EN_S = 31
const RTC_CNTL_WIFI_PD_EN_V = 0x1
const RTC_CNTL_WIFI_PD_EN_S = 30
const RTC_CNTL_CPU_TOP_PD_EN_V = 0x1
const RTC_CNTL_CPU_TOP_PD_EN_S = 29
const RTC_CNTL_DG_PERI_PD_EN_V = 0x1
const RTC_CNTL_DG_PERI_PD_EN_S = 28
const RTC_CNTL_BT_PD_EN_V = 0x1
const RTC_CNTL_BT_PD_EN_S = 27
const RTC_CNTL_CPU_TOP_FORCE_PU_V = 0x1
const RTC_CNTL_CPU_TOP_FORCE_PU_S = 22
const RTC_CNTL_CPU_TOP_FORCE_PD_V = 0x1
const RTC_CNTL_CPU_TOP_FORCE_PD_S = 21
const RTC_CNTL_DG_WRAP_FORCE_PU_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_PU_S = 20
const RTC_CNTL_DG_WRAP_FORCE_PD_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_PD_S = 19
const RTC_CNTL_WIFI_FORCE_PU_V = 0x1
const RTC_CNTL_WIFI_FORCE_PU_S = 18
const RTC_CNTL_WIFI_FORCE_PD_V = 0x1
const RTC_CNTL_WIFI_FORCE_PD_S = 17
const RTC_CNTL_FASTMEM_FORCE_LPU_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_LPU_S = 16
const RTC_CNTL_FASTMEM_FORCE_LPD_V = 0x1
const RTC_CNTL_FASTMEM_FORCE_LPD_S = 15
const RTC_CNTL_DG_PERI_FORCE_PU_V = 0x1
const RTC_CNTL_DG_PERI_FORCE_PU_S = 14
const RTC_CNTL_DG_PERI_FORCE_PD_V = 0x1
const RTC_CNTL_DG_PERI_FORCE_PD_S = 13
const RTC_CNTL_BT_FORCE_PU_V = 0x1
const RTC_CNTL_BT_FORCE_PU_S = 12
const RTC_CNTL_BT_FORCE_PD_V = 0x1
const RTC_CNTL_BT_FORCE_PD_S = 11
const RTC_CNTL_LSLP_MEM_FORCE_PU_V = 0x1
const RTC_CNTL_LSLP_MEM_FORCE_PU_S = 4
const RTC_CNTL_LSLP_MEM_FORCE_PD_V = 0x1
const RTC_CNTL_LSLP_MEM_FORCE_PD_S = 3
const RTC_CNTL_VDD_SPI_PWR_FORCE_V = 0x1
const RTC_CNTL_VDD_SPI_PWR_FORCE_S = 2
const RTC_CNTL_VDD_SPI_PWR_DRV = 0x00000003
const RTC_CNTL_VDD_SPI_PWR_DRV_V = 0x3
const RTC_CNTL_VDD_SPI_PWR_DRV_S = 0
const RTC_CNTL_DG_WRAP_FORCE_NOISO_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_NOISO_S = 31
const RTC_CNTL_DG_WRAP_FORCE_ISO_V = 0x1
const RTC_CNTL_DG_WRAP_FORCE_ISO_S = 30
const RTC_CNTL_WIFI_FORCE_NOISO_V = 0x1
const RTC_CNTL_WIFI_FORCE_NOISO_S = 29
const RTC_CNTL_WIFI_FORCE_ISO_V = 0x1
const RTC_CNTL_WIFI_FORCE_ISO_S = 28
const RTC_CNTL_CPU_TOP_FORCE_NOISO_V = 0x1
const RTC_CNTL_CPU_TOP_FORCE_NOISO_S = 27
const RTC_CNTL_CPU_TOP_FORCE_ISO_V = 0x1
const RTC_CNTL_CPU_TOP_FORCE_ISO_S = 26
const RTC_CNTL_DG_PERI_FORCE_NOISO_V = 0x1
const RTC_CNTL_DG_PERI_FORCE_NOISO_S = 25
const RTC_CNTL_DG_PERI_FORCE_ISO_V = 0x1
const RTC_CNTL_DG_PERI_FORCE_ISO_S = 24
const RTC_CNTL_BT_FORCE_NOISO_V = 0x1
const RTC_CNTL_BT_FORCE_NOISO_S = 23
const RTC_CNTL_BT_FORCE_ISO_V = 0x1
const RTC_CNTL_BT_FORCE_ISO_S = 22
const RTC_CNTL_DG_PAD_FORCE_HOLD_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_HOLD_S = 15
const RTC_CNTL_DG_PAD_FORCE_UNHOLD_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_UNHOLD_S = 14
const RTC_CNTL_DG_PAD_FORCE_ISO_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_ISO_S = 13
const RTC_CNTL_DG_PAD_FORCE_NOISO_V = 0x1
const RTC_CNTL_DG_PAD_FORCE_NOISO_S = 12
const RTC_CNTL_DG_PAD_AUTOHOLD_EN_V = 0x1
const RTC_CNTL_DG_PAD_AUTOHOLD_EN_S = 11
const RTC_CNTL_CLR_DG_PAD_AUTOHOLD_V = 0x1
const RTC_CNTL_CLR_DG_PAD_AUTOHOLD_S = 10
const RTC_CNTL_DG_PAD_AUTOHOLD_V = 0x1
const RTC_CNTL_DG_PAD_AUTOHOLD_S = 9
const RTC_CNTL_DIG_ISO_FORCE_ON_V = 0x1
const RTC_CNTL_DIG_ISO_FORCE_ON_S = 8
const RTC_CNTL_DIG_ISO_FORCE_OFF_V = 0x1
const RTC_CNTL_DIG_ISO_FORCE_OFF_S = 7
const RTC_CNTL_WDT_EN_V = 0x1
const RTC_CNTL_WDT_EN_S = 31
const RTC_CNTL_WDT_STG0 = 0x00000007
const RTC_CNTL_WDT_STG0_V = 0x7
const RTC_CNTL_WDT_STG0_S = 28
const RTC_CNTL_WDT_STG1 = 0x00000007
const RTC_CNTL_WDT_STG1_V = 0x7
const RTC_CNTL_WDT_STG1_S = 25
const RTC_CNTL_WDT_STG2 = 0x00000007
const RTC_CNTL_WDT_STG2_V = 0x7
const RTC_CNTL_WDT_STG2_S = 22
const RTC_CNTL_WDT_STG3 = 0x00000007
const RTC_CNTL_WDT_STG3_V = 0x7
const RTC_CNTL_WDT_STG3_S = 19
const RTC_WDT_STG_SEL_OFF = 0
const RTC_WDT_STG_SEL_INT = 1
const RTC_WDT_STG_SEL_RESET_CPU = 2
const RTC_WDT_STG_SEL_RESET_SYSTEM = 3
const RTC_WDT_STG_SEL_RESET_RTC = 4
const RTC_CNTL_WDT_CPU_RESET_LENGTH = 0x00000007
const RTC_CNTL_WDT_CPU_RESET_LENGTH_V = 0x7
const RTC_CNTL_WDT_CPU_RESET_LENGTH_S = 16
const RTC_CNTL_WDT_SYS_RESET_LENGTH = 0x00000007
const RTC_CNTL_WDT_SYS_RESET_LENGTH_V = 0x7
const RTC_CNTL_WDT_SYS_RESET_LENGTH_S = 13
const RTC_CNTL_WDT_FLASHBOOT_MOD_EN_V = 0x1
const RTC_CNTL_WDT_FLASHBOOT_MOD_EN_S = 12
const RTC_CNTL_WDT_PROCPU_RESET_EN_V = 0x1
const RTC_CNTL_WDT_PROCPU_RESET_EN_S = 11
const RTC_CNTL_WDT_APPCPU_RESET_EN_V = 0x1
const RTC_CNTL_WDT_APPCPU_RESET_EN_S = 10
const RTC_CNTL_WDT_PAUSE_IN_SLP_V = 0x1
const RTC_CNTL_WDT_PAUSE_IN_SLP_S = 9
const RTC_CNTL_WDT_CHIP_RESET_EN_V = 0x1
const RTC_CNTL_WDT_CHIP_RESET_EN_S = 8
const RTC_CNTL_WDT_CHIP_RESET_WIDTH = 0x000000FF
const RTC_CNTL_WDT_CHIP_RESET_WIDTH_V = 0xFF
const RTC_CNTL_WDT_CHIP_RESET_WIDTH_S = 0
const RTC_CNTL_WDT_STG0_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG0_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG0_HOLD_S = 0
const RTC_CNTL_WDT_STG1_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG1_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG1_HOLD_S = 0
const RTC_CNTL_WDT_STG2_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG2_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG2_HOLD_S = 0
const RTC_CNTL_WDT_STG3_HOLD = 0xFFFFFFFF
const RTC_CNTL_WDT_STG3_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_WDT_STG3_HOLD_S = 0
const RTC_CNTL_WDT_FEED_V = 0x1
const RTC_CNTL_WDT_FEED_S = 31
const RTC_CNTL_WDT_WKEY = 0xFFFFFFFF
const RTC_CNTL_WDT_WKEY_V = 0xFFFFFFFF
const RTC_CNTL_WDT_WKEY_S = 0
const RTC_CNTL_SWD_AUTO_FEED_EN_V = 0x1
const RTC_CNTL_SWD_AUTO_FEED_EN_S = 31
const RTC_CNTL_SWD_DISABLE_V = 0x1
const RTC_CNTL_SWD_DISABLE_S = 30
const RTC_CNTL_SWD_FEED_V = 0x1
const RTC_CNTL_SWD_FEED_S = 29
const RTC_CNTL_SWD_RST_FLAG_CLR_V = 0x1
const RTC_CNTL_SWD_RST_FLAG_CLR_S = 28
const RTC_CNTL_SWD_SIGNAL_WIDTH = 0x000003FF
const RTC_CNTL_SWD_SIGNAL_WIDTH_V = 0x3FF
const RTC_CNTL_SWD_SIGNAL_WIDTH_S = 18
const RTC_CNTL_SWD_BYPASS_RST_V = 0x1
const RTC_CNTL_SWD_BYPASS_RST_S = 17
const RTC_CNTL_SWD_FEED_INT_V = 0x1
const RTC_CNTL_SWD_FEED_INT_S = 1
const RTC_CNTL_SWD_RESET_FLAG_V = 0x1
const RTC_CNTL_SWD_RESET_FLAG_S = 0
const RTC_CNTL_SWD_WKEY = 0xFFFFFFFF
const RTC_CNTL_SWD_WKEY_V = 0xFFFFFFFF
const RTC_CNTL_SWD_WKEY_S = 0
const RTC_CNTL_SW_STALL_PROCPU_C1 = 0x0000003F
const RTC_CNTL_SW_STALL_PROCPU_C1_V = 0x3F
const RTC_CNTL_SW_STALL_PROCPU_C1_S = 26
const RTC_CNTL_SW_STALL_APPCPU_C1 = 0x0000003F
const RTC_CNTL_SW_STALL_APPCPU_C1_V = 0x3F
const RTC_CNTL_SW_STALL_APPCPU_C1_S = 20
const RTC_CNTL_SCRATCH4 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH4_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH4_S = 0
const RTC_CNTL_SCRATCH5 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH5_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH5_S = 0
const RTC_CNTL_SCRATCH6 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH6_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH6_S = 0
const RTC_CNTL_SCRATCH7 = 0xFFFFFFFF
const RTC_CNTL_SCRATCH7_V = 0xFFFFFFFF
const RTC_CNTL_SCRATCH7_S = 0
const RTC_CNTL_MAIN_STATE = 0x0000000F
const RTC_CNTL_MAIN_STATE_V = 0xF
const RTC_CNTL_MAIN_STATE_S = 28
const RTC_CNTL_MAIN_STATE_IN_IDLE_V = 0x1
const RTC_CNTL_MAIN_STATE_IN_IDLE_S = 27
const RTC_CNTL_MAIN_STATE_IN_SLP_V = 0x1
const RTC_CNTL_MAIN_STATE_IN_SLP_S = 26
const RTC_CNTL_MAIN_STATE_IN_WAIT_XTL_V = 0x1
const RTC_CNTL_MAIN_STATE_IN_WAIT_XTL_S = 25
const RTC_CNTL_MAIN_STATE_IN_WAIT_PLL_V = 0x1
const RTC_CNTL_MAIN_STATE_IN_WAIT_PLL_S = 24
const RTC_CNTL_MAIN_STATE_IN_WAIT_8M_V = 0x1
const RTC_CNTL_MAIN_STATE_IN_WAIT_8M_S = 23
const RTC_CNTL_IN_LOW_POWER_STATE_V = 0x1
const RTC_CNTL_IN_LOW_POWER_STATE_S = 22
const RTC_CNTL_IN_WAKEUP_STATE_V = 0x1
const RTC_CNTL_IN_WAKEUP_STATE_S = 21
const RTC_CNTL_MAIN_STATE_WAIT_END_V = 0x1
const RTC_CNTL_MAIN_STATE_WAIT_END_S = 20
const RTC_CNTL_RDY_FOR_WAKEUP_V = 0x1
const RTC_CNTL_RDY_FOR_WAKEUP_S = 19
const RTC_CNTL_MAIN_STATE_PLL_ON_V = 0x1
const RTC_CNTL_MAIN_STATE_PLL_ON_S = 18
const RTC_CNTL_MAIN_STATE_XTAL_ISO_V = 0x1
const RTC_CNTL_MAIN_STATE_XTAL_ISO_S = 17
const RTC_CNTL_COCPU_STATE_DONE_V = 0x1
const RTC_CNTL_COCPU_STATE_DONE_S = 16
const RTC_CNTL_COCPU_STATE_SLP_V = 0x1
const RTC_CNTL_COCPU_STATE_SLP_S = 15
const RTC_CNTL_COCPU_STATE_SWITCH_V = 0x1
const RTC_CNTL_COCPU_STATE_SWITCH_S = 14
const RTC_CNTL_COCPU_STATE_START_V = 0x1
const RTC_CNTL_COCPU_STATE_START_S = 13
const RTC_CNTL_TOUCH_STATE_DONE_V = 0x1
const RTC_CNTL_TOUCH_STATE_DONE_S = 12
const RTC_CNTL_TOUCH_STATE_SLP_V = 0x1
const RTC_CNTL_TOUCH_STATE_SLP_S = 11
const RTC_CNTL_TOUCH_STATE_SWITCH_V = 0x1
const RTC_CNTL_TOUCH_STATE_SWITCH_S = 10
const RTC_CNTL_TOUCH_STATE_START_V = 0x1
const RTC_CNTL_TOUCH_STATE_START_S = 9
const RTC_CNTL_XPD_DIG_V = 0x1
const RTC_CNTL_XPD_DIG_S = 8
const RTC_CNTL_DIG_ISO_V = 0x1
const RTC_CNTL_DIG_ISO_S = 7
const RTC_CNTL_XPD_WIFI_V = 0x1
const RTC_CNTL_XPD_WIFI_S = 6
const RTC_CNTL_WIFI_ISO_V = 0x1
const RTC_CNTL_WIFI_ISO_S = 5
const RTC_CNTL_XPD_RTC_PERI_V = 0x1
const RTC_CNTL_XPD_RTC_PERI_S = 4
const RTC_CNTL_PERI_ISO_V = 0x1
const RTC_CNTL_PERI_ISO_S = 3
const RTC_CNTL_XPD_DIG_DCDC_V = 0x1
const RTC_CNTL_XPD_DIG_DCDC_S = 2
const RTC_CNTL_XPD_ROM0_V = 0x1
const RTC_CNTL_XPD_ROM0_S = 0
const RTC_CNTL_LOW_POWER_DIAG1 = 0xFFFFFFFF
const RTC_CNTL_LOW_POWER_DIAG1_V = 0xFFFFFFFF
const RTC_CNTL_LOW_POWER_DIAG1_S = 0
const RTC_CNTL_GPIO_PIN5_HOLD_V = 0x1
const RTC_CNTL_GPIO_PIN5_HOLD_S = 5
const RTC_CNTL_GPIO_PIN4_HOLD_V = 0x1
const RTC_CNTL_GPIO_PIN4_HOLD_S = 4
const RTC_CNTL_GPIO_PIN3_HOLD_V = 0x1
const RTC_CNTL_GPIO_PIN3_HOLD_S = 3
const RTC_CNTL_GPIO_PIN2_HOLD_V = 0x1
const RTC_CNTL_GPIO_PIN2_HOLD_S = 2
const RTC_CNTL_GPIO_PIN1_HOLD_V = 0x1
const RTC_CNTL_GPIO_PIN1_HOLD_S = 1
const RTC_CNTL_GPIO_PIN0_HOLD_V = 0x1
const RTC_CNTL_GPIO_PIN0_HOLD_S = 0
const RTC_CNTL_DIG_PAD_HOLD = 0xFFFFFFFF
const RTC_CNTL_DIG_PAD_HOLD_V = 0xFFFFFFFF
const RTC_CNTL_DIG_PAD_HOLD_S = 0
const RTC_CNTL_BROWN_OUT_DET_V = 0x1
const RTC_CNTL_BROWN_OUT_DET_S = 31
const RTC_CNTL_BROWN_OUT_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_ENA_S = 30
const RTC_CNTL_BROWN_OUT_CNT_CLR_V = 0x1
const RTC_CNTL_BROWN_OUT_CNT_CLR_S = 29
const RTC_CNTL_BROWN_OUT_ANA_RST_EN_V = 0x1
const RTC_CNTL_BROWN_OUT_ANA_RST_EN_S = 28
const RTC_CNTL_BROWN_OUT_RST_SEL_V = 0x1
const RTC_CNTL_BROWN_OUT_RST_SEL_S = 27
const RTC_CNTL_BROWN_OUT_RST_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_RST_ENA_S = 26
const RTC_CNTL_BROWN_OUT_RST_WAIT = 0x000003FF
const RTC_CNTL_BROWN_OUT_RST_WAIT_V = 0x3FF
const RTC_CNTL_BROWN_OUT_RST_WAIT_S = 16
const RTC_CNTL_BROWN_OUT_PD_RF_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_PD_RF_ENA_S = 15
const RTC_CNTL_BROWN_OUT_CLOSE_FLASH_ENA_V = 0x1
const RTC_CNTL_BROWN_OUT_CLOSE_FLASH_ENA_S = 14
const RTC_CNTL_BROWN_OUT_INT_WAIT = 0x000003FF
const RTC_CNTL_BROWN_OUT_INT_WAIT_V = 0x3FF
const RTC_CNTL_BROWN_OUT_INT_WAIT_S = 4
const RTC_CNTL_TIMER_VALUE1_LOW = 0xFFFFFFFF
const RTC_CNTL_TIMER_VALUE1_LOW_V = 0xFFFFFFFF
const RTC_CNTL_TIMER_VALUE1_LOW_S = 0
const RTC_CNTL_TIMER_VALUE1_HIGH = 0x0000FFFF
const RTC_CNTL_TIMER_VALUE1_HIGH_V = 0xFFFF
const RTC_CNTL_TIMER_VALUE1_HIGH_S = 0
const RTC_CNTL_XTAL32K_CLK_FACTOR = 0xFFFFFFFF
const RTC_CNTL_XTAL32K_CLK_FACTOR_V = 0xFFFFFFFF
const RTC_CNTL_XTAL32K_CLK_FACTOR_S = 0
const RTC_CNTL_XTAL32K_STABLE_THRES = 0x0000000F
const RTC_CNTL_XTAL32K_STABLE_THRES_V = 0xF
const RTC_CNTL_XTAL32K_STABLE_THRES_S = 28
const RTC_CNTL_XTAL32K_WDT_TIMEOUT = 0x000000FF
const RTC_CNTL_XTAL32K_WDT_TIMEOUT_V = 0xFF
const RTC_CNTL_XTAL32K_WDT_TIMEOUT_S = 20
const RTC_CNTL_XTAL32K_RESTART_WAIT = 0x0000FFFF
const RTC_CNTL_XTAL32K_RESTART_WAIT_V = 0xFFFF
const RTC_CNTL_XTAL32K_RESTART_WAIT_S = 4
const RTC_CNTL_XTAL32K_RETURN_WAIT = 0x0000000F
const RTC_CNTL_XTAL32K_RETURN_WAIT_V = 0xF
const RTC_CNTL_XTAL32K_RETURN_WAIT_S = 0
const RTC_CNTL_IO_MUX_RESET_DISABLE_V = 0x1
const RTC_CNTL_IO_MUX_RESET_DISABLE_S = 18
const RTC_CNTL_REJECT_CAUSE = 0x0003FFFF
const RTC_CNTL_REJECT_CAUSE_V = 0x3FFFF
const RTC_CNTL_REJECT_CAUSE_S = 0
const RTC_CNTL_FORCE_DOWNLOAD_BOOT_V = 0x1
const RTC_CNTL_FORCE_DOWNLOAD_BOOT_S = 0
const RTC_CNTL_WAKEUP_CAUSE = 0x0001FFFF
const RTC_CNTL_WAKEUP_CAUSE_V = 0x1FFFF
const RTC_CNTL_WAKEUP_CAUSE_S = 0
const RTC_CNTL_ULP_CP_TIMER_SLP_CYCLE = 0x00FFFFFF
const RTC_CNTL_ULP_CP_TIMER_SLP_CYCLE_V = 0xFFFFFF
const RTC_CNTL_ULP_CP_TIMER_SLP_CYCLE_S = 8
const RTC_CNTL_BBPLL_CAL_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_BBPLL_CAL_INT_ENA_W1TS_S = 20
const RTC_CNTL_GLITCH_DET_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_GLITCH_DET_INT_ENA_W1TS_S = 19
const RTC_CNTL_XTAL32K_DEAD_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_XTAL32K_DEAD_INT_ENA_W1TS_S = 16
const RTC_CNTL_SWD_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_SWD_INT_ENA_W1TS_S = 15
const RTC_CNTL_MAIN_TIMER_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_ENA_W1TS_S = 10
const RTC_CNTL_BROWN_OUT_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_ENA_W1TS_S = 9
const RTC_CNTL_WDT_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_WDT_INT_ENA_W1TS_S = 3
const RTC_CNTL_SLP_REJECT_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_ENA_W1TS_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_W1TS_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_W1TS_S = 0
const RTC_CNTL_BBPLL_CAL_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_BBPLL_CAL_INT_ENA_W1TC_S = 20
const RTC_CNTL_GLITCH_DET_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_GLITCH_DET_INT_ENA_W1TC_S = 19
const RTC_CNTL_XTAL32K_DEAD_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_XTAL32K_DEAD_INT_ENA_W1TC_S = 16
const RTC_CNTL_SWD_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_SWD_INT_ENA_W1TC_S = 15
const RTC_CNTL_MAIN_TIMER_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_MAIN_TIMER_INT_ENA_W1TC_S = 10
const RTC_CNTL_BROWN_OUT_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_BROWN_OUT_INT_ENA_W1TC_S = 9
const RTC_CNTL_WDT_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_WDT_INT_ENA_W1TC_S = 3
const RTC_CNTL_SLP_REJECT_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_SLP_REJECT_INT_ENA_W1TC_S = 1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_W1TC_V = 0x1
const RTC_CNTL_SLP_WAKEUP_INT_ENA_W1TC_S = 0
const RTC_CNTL_RETENTION_WAIT = 0x0000001F
const RTC_CNTL_RETENTION_WAIT_V = 0x1F
const RTC_CNTL_RETENTION_WAIT_S = 27
const RTC_CNTL_RETENTION_EN_V = 0x1
const RTC_CNTL_RETENTION_EN_S = 26
const RTC_CNTL_RETENTION_CLKOFF_WAIT = 0x0000000F
const RTC_CNTL_RETENTION_CLKOFF_WAIT_V = 0xF
const RTC_CNTL_RETENTION_CLKOFF_WAIT_S = 22
const RTC_CNTL_RETENTION_DONE_WAIT = 0x00000007
const RTC_CNTL_RETENTION_DONE_WAIT_V = 0x7
const RTC_CNTL_RETENTION_DONE_WAIT_S = 19
const RTC_CNTL_RETENTION_CLK_SEL_V = 0x1
const RTC_CNTL_RETENTION_CLK_SEL_S = 18
const RTC_CNTL_FIB_SEL = 0x00000007
const RTC_CNTL_FIB_SEL_V = 0x7
const RTC_CNTL_FIB_SEL_S = 0
const RTC_CNTL_GPIO_PIN0_WAKEUP_ENABLE_V = 0x1
const RTC_CNTL_GPIO_PIN0_WAKEUP_ENABLE_S = 31
const RTC_CNTL_GPIO_PIN1_WAKEUP_ENABLE_V = 0x1
const RTC_CNTL_GPIO_PIN1_WAKEUP_ENABLE_S = 30
const RTC_CNTL_GPIO_PIN2_WAKEUP_ENABLE_V = 0x1
const RTC_CNTL_GPIO_PIN2_WAKEUP_ENABLE_S = 29
const RTC_CNTL_GPIO_PIN3_WAKEUP_ENABLE_V = 0x1
const RTC_CNTL_GPIO_PIN3_WAKEUP_ENABLE_S = 28
const RTC_CNTL_GPIO_PIN4_WAKEUP_ENABLE_V = 0x1
const RTC_CNTL_GPIO_PIN4_WAKEUP_ENABLE_S = 27
const RTC_CNTL_GPIO_PIN5_WAKEUP_ENABLE_V = 0x1
const RTC_CNTL_GPIO_PIN5_WAKEUP_ENABLE_S = 26
const RTC_CNTL_GPIO_PIN0_INT_TYPE = 0x00000007
const RTC_CNTL_GPIO_PIN0_INT_TYPE_V = 0x7
const RTC_CNTL_GPIO_PIN0_INT_TYPE_S = 23
const RTC_CNTL_GPIO_PIN1_INT_TYPE = 0x00000007
const RTC_CNTL_GPIO_PIN1_INT_TYPE_V = 0x7
const RTC_CNTL_GPIO_PIN1_INT_TYPE_S = 20
const RTC_CNTL_GPIO_PIN2_INT_TYPE = 0x00000007
const RTC_CNTL_GPIO_PIN2_INT_TYPE_V = 0x7
const RTC_CNTL_GPIO_PIN2_INT_TYPE_S = 17
const RTC_CNTL_GPIO_PIN3_INT_TYPE = 0x00000007
const RTC_CNTL_GPIO_PIN3_INT_TYPE_V = 0x7
const RTC_CNTL_GPIO_PIN3_INT_TYPE_S = 14
const RTC_CNTL_GPIO_PIN4_INT_TYPE = 0x00000007
const RTC_CNTL_GPIO_PIN4_INT_TYPE_V = 0x7
const RTC_CNTL_GPIO_PIN4_INT_TYPE_S = 11
const RTC_CNTL_GPIO_PIN5_INT_TYPE = 0x00000007
const RTC_CNTL_GPIO_PIN5_INT_TYPE_V = 0x7
const RTC_CNTL_GPIO_PIN5_INT_TYPE_S = 8
const RTC_CNTL_GPIO_PIN_CLK_GATE_V = 0x1
const RTC_CNTL_GPIO_PIN_CLK_GATE_S = 7
const RTC_CNTL_GPIO_WAKEUP_STATUS_CLR_V = 0x1
const RTC_CNTL_GPIO_WAKEUP_STATUS_CLR_S = 6
const RTC_CNTL_GPIO_WAKEUP_STATUS = 0x0000003F
const RTC_CNTL_GPIO_WAKEUP_STATUS_V = 0x3F
const RTC_CNTL_GPIO_WAKEUP_STATUS_S = 0
const RTC_CNTL_DEBUG_SEL4 = 0x0000001F
const RTC_CNTL_DEBUG_SEL4_V = 0x1F
const RTC_CNTL_DEBUG_SEL4_S = 27
const RTC_CNTL_DEBUG_SEL3 = 0x0000001F
const RTC_CNTL_DEBUG_SEL3_V = 0x1F
const RTC_CNTL_DEBUG_SEL3_S = 22
const RTC_CNTL_DEBUG_SEL2 = 0x0000001F
const RTC_CNTL_DEBUG_SEL2_V = 0x1F
const RTC_CNTL_DEBUG_SEL2_S = 17
const RTC_CNTL_DEBUG_SEL1 = 0x0000001F
const RTC_CNTL_DEBUG_SEL1_V = 0x1F
const RTC_CNTL_DEBUG_SEL1_S = 12
const RTC_CNTL_DEBUG_SEL0 = 0x0000001F
const RTC_CNTL_DEBUG_SEL0_V = 0x1F
const RTC_CNTL_DEBUG_SEL0_S = 7
const RTC_CNTL_DEBUG_BIT_SEL = 0x0000001F
const RTC_CNTL_DEBUG_BIT_SEL_V = 0x1F
const RTC_CNTL_DEBUG_BIT_SEL_S = 2
const RTC_CNTL_DEBUG_12M_NO_GATING_V = 0x1
const RTC_CNTL_DEBUG_12M_NO_GATING_S = 1
const RTC_CNTL_GPIO_PIN0_FUN_SEL = 0x0000000F
const RTC_CNTL_GPIO_PIN0_FUN_SEL_V = 0xF
const RTC_CNTL_GPIO_PIN0_FUN_SEL_S = 28
const RTC_CNTL_GPIO_PIN1_FUN_SEL = 0x0000000F
const RTC_CNTL_GPIO_PIN1_FUN_SEL_V = 0xF
const RTC_CNTL_GPIO_PIN1_FUN_SEL_S = 24
const RTC_CNTL_GPIO_PIN2_FUN_SEL = 0x0000000F
const RTC_CNTL_GPIO_PIN2_FUN_SEL_V = 0xF
const RTC_CNTL_GPIO_PIN2_FUN_SEL_S = 20
const RTC_CNTL_GPIO_PIN3_FUN_SEL = 0x0000000F
const RTC_CNTL_GPIO_PIN3_FUN_SEL_V = 0xF
const RTC_CNTL_GPIO_PIN3_FUN_SEL_S = 16
const RTC_CNTL_GPIO_PIN4_FUN_SEL = 0x0000000F
const RTC_CNTL_GPIO_PIN4_FUN_SEL_V = 0xF
const RTC_CNTL_GPIO_PIN4_FUN_SEL_S = 12
const RTC_CNTL_GPIO_PIN5_FUN_SEL = 0x0000000F
const RTC_CNTL_GPIO_PIN5_FUN_SEL_V = 0xF
const RTC_CNTL_GPIO_PIN5_FUN_SEL_S = 8
const RTC_CNTL_GPIO_PIN0_MUX_SEL_V = 0x1
const RTC_CNTL_GPIO_PIN0_MUX_SEL_S = 7
const RTC_CNTL_GPIO_PIN1_MUX_SEL_V = 0x1
const RTC_CNTL_GPIO_PIN1_MUX_SEL_S = 6
const RTC_CNTL_GPIO_PIN2_MUX_SEL_V = 0x1
const RTC_CNTL_GPIO_PIN2_MUX_SEL_S = 5
const RTC_CNTL_GPIO_PIN3_MUX_SEL_V = 0x1
const RTC_CNTL_GPIO_PIN3_MUX_SEL_S = 4
const RTC_CNTL_GPIO_PIN4_MUX_SEL_V = 0x1
const RTC_CNTL_GPIO_PIN4_MUX_SEL_S = 3
const RTC_CNTL_GPIO_PIN5_MUX_SEL_V = 0x1
const RTC_CNTL_GPIO_PIN5_MUX_SEL_S = 2
const RTC_CNTL_FORCE_XPD_SAR = 0x00000003
const RTC_CNTL_FORCE_XPD_SAR_V = 0x3
const RTC_CNTL_FORCE_XPD_SAR_S = 30
const RTC_CNTL_SAR2_PWDET_CCT = 0x00000007
const RTC_CNTL_SAR2_PWDET_CCT_V = 0x7
const RTC_CNTL_SAR2_PWDET_CCT_S = 27
const RTC_CNTL_SAR_DEBUG_SEL = 0x0000001F
const RTC_CNTL_SAR_DEBUG_SEL_V = 0x1F
const RTC_CNTL_SAR_DEBUG_SEL_S = 27
const RTC_CNTL_POWER_GLITCH_EN_V = 0x1
const RTC_CNTL_POWER_GLITCH_EN_S = 31
const RTC_CNTL_POWER_GLITCH_EFUSE_SEL_V = 0x1
const RTC_CNTL_POWER_GLITCH_EFUSE_SEL_S = 30
const RTC_CNTL_POWER_GLITCH_FORCE_PU_V = 0x1
const RTC_CNTL_POWER_GLITCH_FORCE_PU_S = 29
const RTC_CNTL_POWER_GLITCH_FORCE_PD_V = 0x1
const RTC_CNTL_POWER_GLITCH_FORCE_PD_S = 28
const RTC_CNTL_POWER_GLITCH_DSENSE = 0x00000003
const RTC_CNTL_POWER_GLITCH_DSENSE_V = 0x3
const RTC_CNTL_POWER_GLITCH_DSENSE_S = 26
const RTC_CNTL_CNTL_DATE = 0x0FFFFFFF
const RTC_CNTL_CNTL_DATE_V = 0xFFFFFFF
const RTC_CNTL_CNTL_DATE_S = 0
const SYSCON_RST_TICK_CNT_V = 0x1
const SYSCON_RST_TICK_CNT_S = 12
const SYSCON_CLK_EN_V = 0x1
const SYSCON_CLK_EN_S = 11
const SYSCON_CLK_320M_EN_V = 0x1
const SYSCON_CLK_320M_EN_S = 10
const SYSCON_PRE_DIV_CNT = 0x000003FF
const SYSCON_PRE_DIV_CNT_V = 0x3FF
const SYSCON_PRE_DIV_CNT_S = 0
const SYSCON_TICK_ENABLE_V = 0x1
const SYSCON_TICK_ENABLE_S = 16
const SYSCON_CK8M_TICK_NUM = 0x000000FF
const SYSCON_CK8M_TICK_NUM_V = 0xFF
const SYSCON_CK8M_TICK_NUM_S = 8
const SYSCON_XTAL_TICK_NUM = 0x000000FF
const SYSCON_XTAL_TICK_NUM_V = 0xFF
const SYSCON_XTAL_TICK_NUM_S = 0
const SYSCON_CLK_XTAL_OEN_V = 0x1
const SYSCON_CLK_XTAL_OEN_S = 10
const SYSCON_CLK40X_BB_OEN_V = 0x1
const SYSCON_CLK40X_BB_OEN_S = 9
const SYSCON_CLK_DAC_CPU_OEN_V = 0x1
const SYSCON_CLK_DAC_CPU_OEN_S = 8
const SYSCON_CLK_ADC_INF_OEN_V = 0x1
const SYSCON_CLK_ADC_INF_OEN_S = 7
const SYSCON_CLK_320M_OEN_V = 0x1
const SYSCON_CLK_320M_OEN_S = 6
const SYSCON_CLK160_OEN_V = 0x1
const SYSCON_CLK160_OEN_S = 5
const SYSCON_CLK80_OEN_V = 0x1
const SYSCON_CLK80_OEN_S = 4
const SYSCON_CLK_BB_OEN_V = 0x1
const SYSCON_CLK_BB_OEN_S = 3
const SYSCON_CLK44_OEN_V = 0x1
const SYSCON_CLK44_OEN_S = 2
const SYSCON_CLK22_OEN_V = 0x1
const SYSCON_CLK22_OEN_S = 1
const SYSCON_CLK20_OEN_V = 0x1
const SYSCON_CLK20_OEN_S = 0
const SYSCON_WIFI_BB_CFG = 0xFFFFFFFF
const SYSCON_WIFI_BB_CFG_V = 0xFFFFFFFF
const SYSCON_WIFI_BB_CFG_S = 0
const SYSCON_WIFI_BB_CFG_2 = 0xFFFFFFFF
const SYSCON_WIFI_BB_CFG_2_V = 0xFFFFFFFF
const SYSCON_WIFI_BB_CFG_2_S = 0
const SYSCON_WIFI_CLK_EN = 0xFFFFFFFF
const SYSCON_WIFI_CLK_EN_V = 0xFFFFFFFF
const SYSCON_WIFI_CLK_EN_S = 0
const SYSCON_WIFI_RST = 0xFFFFFFFF
const SYSCON_WIFI_RST_V = 0xFFFFFFFF
const SYSCON_WIFI_RST_S = 0
const SYSTEM_WIFI_CLK_EN = 0x00FB9FCF
const SYSTEM_WIFI_CLK_EN_V = 0x00FB9FCF
const SYSTEM_WIFI_CLK_EN_S = 0
const SYSTEM_WIFI_CLK_WIFI_EN = 0x0
const SYSTEM_WIFI_CLK_WIFI_EN_V = 0x0
const SYSTEM_WIFI_CLK_WIFI_EN_S = 0
const SYSTEM_WIFI_CLK_BT_EN = 0x0
const SYSTEM_WIFI_CLK_BT_EN_V = 0x0
const SYSTEM_WIFI_CLK_BT_EN_S = 0
const SYSTEM_WIFI_CLK_WIFI_BT_COMMON_M = 0x78078F
const SYSCON_PERI_IO_SWAP = 0x000000FF
const SYSCON_PERI_IO_SWAP_V = 0xFF
const SYSCON_PERI_IO_SWAP_S = 0
const SYSCON_EXT_MEM_PMS_LOCK_V = 0x1
const SYSCON_EXT_MEM_PMS_LOCK_S = 0
const SYSCON_FLASH_ACE0_ATTR = 0x00000003
const SYSCON_FLASH_ACE0_ATTR_V = 0x3
const SYSCON_FLASH_ACE0_ATTR_S = 0
const SYSCON_FLASH_ACE1_ATTR = 0x00000003
const SYSCON_FLASH_ACE1_ATTR_V = 0x3
const SYSCON_FLASH_ACE1_ATTR_S = 0
const SYSCON_FLASH_ACE2_ATTR = 0x00000003
const SYSCON_FLASH_ACE2_ATTR_V = 0x3
const SYSCON_FLASH_ACE2_ATTR_S = 0
const SYSCON_FLASH_ACE3_ATTR = 0x00000003
const SYSCON_FLASH_ACE3_ATTR_V = 0x3
const SYSCON_FLASH_ACE3_ATTR_S = 0
const SYSCON_FLASH_ACE0_ADDR_S = 0xFFFFFFFF
const SYSCON_FLASH_ACE0_ADDR_S_V = 0xFFFFFFFF
const SYSCON_FLASH_ACE0_ADDR_S_S = 0
const SYSCON_FLASH_ACE1_ADDR_S = 0xFFFFFFFF
const SYSCON_FLASH_ACE1_ADDR_S_V = 0xFFFFFFFF
const SYSCON_FLASH_ACE1_ADDR_S_S = 0
const SYSCON_FLASH_ACE2_ADDR_S = 0xFFFFFFFF
const SYSCON_FLASH_ACE2_ADDR_S_V = 0xFFFFFFFF
const SYSCON_FLASH_ACE2_ADDR_S_S = 0
const SYSCON_FLASH_ACE3_ADDR_S = 0xFFFFFFFF
const SYSCON_FLASH_ACE3_ADDR_S_V = 0xFFFFFFFF
const SYSCON_FLASH_ACE3_ADDR_S_S = 0
const SYSCON_FLASH_ACE0_SIZE = 0x00001FFF
const SYSCON_FLASH_ACE0_SIZE_V = 0x1FFF
const SYSCON_FLASH_ACE0_SIZE_S = 0
const SYSCON_FLASH_ACE1_SIZE = 0x00001FFF
const SYSCON_FLASH_ACE1_SIZE_V = 0x1FFF
const SYSCON_FLASH_ACE1_SIZE_S = 0
const SYSCON_FLASH_ACE2_SIZE = 0x00001FFF
const SYSCON_FLASH_ACE2_SIZE_V = 0x1FFF
const SYSCON_FLASH_ACE2_SIZE_S = 0
const SYSCON_FLASH_ACE3_SIZE = 0x00001FFF
const SYSCON_FLASH_ACE3_SIZE_V = 0x1FFF
const SYSCON_FLASH_ACE3_SIZE_S = 0
const SYSCON_SPI_MEM_REJECT_CDE = 0x0000001F
const SYSCON_SPI_MEM_REJECT_CDE_V = 0x1F
const SYSCON_SPI_MEM_REJECT_CDE_S = 2
const SYSCON_SPI_MEM_REJECT_CLR_V = 0x1
const SYSCON_SPI_MEM_REJECT_CLR_S = 1
const SYSCON_SPI_MEM_REJECT_INT_V = 0x1
const SYSCON_SPI_MEM_REJECT_INT_S = 0
const SYSCON_SPI_MEM_REJECT_ADDR = 0xFFFFFFFF
const SYSCON_SPI_MEM_REJECT_ADDR_V = 0xFFFFFFFF
const SYSCON_SPI_MEM_REJECT_ADDR_S = 0
const SYSCON_SDIO_WIN_ACCESS_EN_V = 0x1
const SYSCON_SDIO_WIN_ACCESS_EN_S = 0
const SYSCON_REDCY_ANDOR_V = 0x1
const SYSCON_REDCY_ANDOR_S = 31
const SYSCON_REDCY_SIG0 = 0x7FFFFFFF
const SYSCON_REDCY_SIG0_V = 0x7FFFFFFF
const SYSCON_REDCY_SIG0_S = 0
const SYSCON_REDCY_NANDOR_V = 0x1
const SYSCON_REDCY_NANDOR_S = 31
const SYSCON_REDCY_SIG1 = 0x7FFFFFFF
const SYSCON_REDCY_SIG1_V = 0x7FFFFFFF
const SYSCON_REDCY_SIG1_S = 0
const SYSCON_DC_MEM_FORCE_PD_V = 0x1
const SYSCON_DC_MEM_FORCE_PD_S = 5
const SYSCON_DC_MEM_FORCE_PU_V = 0x1
const SYSCON_DC_MEM_FORCE_PU_S = 4
const SYSCON_PBUS_MEM_FORCE_PD_V = 0x1
const SYSCON_PBUS_MEM_FORCE_PD_S = 3
const SYSCON_PBUS_MEM_FORCE_PU_V = 0x1
const SYSCON_PBUS_MEM_FORCE_PU_S = 2
const SYSCON_AGC_MEM_FORCE_PD_V = 0x1
const SYSCON_AGC_MEM_FORCE_PD_S = 1
const SYSCON_AGC_MEM_FORCE_PU_V = 0x1
const SYSCON_AGC_MEM_FORCE_PU_S = 0
const SYSCON_NOBYPASS_CPU_ISO_RST_V = 0x1
const SYSCON_NOBYPASS_CPU_ISO_RST_S = 27
const SYSCON_RETENTION_LINK_ADDR = 0x07FFFFFF
const SYSCON_RETENTION_LINK_ADDR_V = 0x7FFFFFF
const SYSCON_RETENTION_LINK_ADDR_S = 0
const SYSCON_SRAM_CLKGATE_FORCE_ON = 0x0000000F
const SYSCON_SRAM_CLKGATE_FORCE_ON_V = 0xF
const SYSCON_SRAM_CLKGATE_FORCE_ON_S = 2
const SYSCON_ROM_CLKGATE_FORCE_ON = 0x00000003
const SYSCON_ROM_CLKGATE_FORCE_ON_V = 0x3
const SYSCON_ROM_CLKGATE_FORCE_ON_S = 0
const SYSCON_SRAM_POWER_DOWN = 0x0000000F
const SYSCON_SRAM_POWER_DOWN_V = 0xF
const SYSCON_SRAM_POWER_DOWN_S = 2
const SYSCON_ROM_POWER_DOWN = 0x00000003
const SYSCON_ROM_POWER_DOWN_V = 0x3
const SYSCON_ROM_POWER_DOWN_S = 0
const SYSCON_SRAM_POWER_UP = 0x0000000F
const SYSCON_SRAM_POWER_UP_V = 0xF
const SYSCON_SRAM_POWER_UP_S = 2
const SYSCON_ROM_POWER_UP = 0x00000003
const SYSCON_ROM_POWER_UP_V = 0x3
const SYSCON_ROM_POWER_UP_S = 0
const SYSCON_RND_DATA = 0xFFFFFFFF
const SYSCON_RND_DATA_V = 0xFFFFFFFF
const SYSCON_RND_DATA_S = 0
const SYSCON_PERI_BACKUP_ENA_V = 0x1
const SYSCON_PERI_BACKUP_ENA_S = 31
const SYSCON_PERI_BACKUP_TO_MEM_V = 0x1
const SYSCON_PERI_BACKUP_TO_MEM_S = 30
const SYSCON_PERI_BACKUP_START_V = 0x1
const SYSCON_PERI_BACKUP_START_S = 29
const SYSCON_PERI_BACKUP_SIZE = 0x000003FF
const SYSCON_PERI_BACKUP_SIZE_V = 0x3FF
const SYSCON_PERI_BACKUP_SIZE_S = 19
const SYSCON_PERI_BACKUP_TOUT_THRES = 0x000003FF
const SYSCON_PERI_BACKUP_TOUT_THRES_V = 0x3FF
const SYSCON_PERI_BACKUP_TOUT_THRES_S = 9
const SYSCON_PERI_BACKUP_BURST_LIMIT = 0x0000001F
const SYSCON_PERI_BACKUP_BURST_LIMIT_V = 0x1F
const SYSCON_PERI_BACKUP_BURST_LIMIT_S = 4
const SYSCON_PERI_BACKUP_FLOW_ERR = 0x00000003
const SYSCON_PERI_BACKUP_FLOW_ERR_V = 0x3
const SYSCON_PERI_BACKUP_FLOW_ERR_S = 1
const SYSCON_BACKUP_APB_START_ADDR = 0xFFFFFFFF
const SYSCON_BACKUP_APB_START_ADDR_V = 0xFFFFFFFF
const SYSCON_BACKUP_APB_START_ADDR_S = 0
const SYSCON_BACKUP_MEM_START_ADDR = 0xFFFFFFFF
const SYSCON_BACKUP_MEM_START_ADDR_V = 0xFFFFFFFF
const SYSCON_BACKUP_MEM_START_ADDR_S = 0
const SYSCON_PERI_BACKUP_ERR_INT_RAW_V = 0x1
const SYSCON_PERI_BACKUP_ERR_INT_RAW_S = 1
const SYSCON_PERI_BACKUP_DONE_INT_RAW_V = 0x1
const SYSCON_PERI_BACKUP_DONE_INT_RAW_S = 0
const SYSCON_PERI_BACKUP_ERR_INT_ST_V = 0x1
const SYSCON_PERI_BACKUP_ERR_INT_ST_S = 1
const SYSCON_PERI_BACKUP_DONE_INT_ST_V = 0x1
const SYSCON_PERI_BACKUP_DONE_INT_ST_S = 0
const SYSCON_PERI_BACKUP_ERR_INT_ENA_V = 0x1
const SYSCON_PERI_BACKUP_ERR_INT_ENA_S = 1
const SYSCON_PERI_BACKUP_DONE_INT_ENA_V = 0x1
const SYSCON_PERI_BACKUP_DONE_INT_ENA_S = 0
const SYSCON_PERI_BACKUP_ERR_INT_CLR_V = 0x1
const SYSCON_PERI_BACKUP_ERR_INT_CLR_S = 1
const SYSCON_PERI_BACKUP_DONE_INT_CLR_V = 0x1
const SYSCON_PERI_BACKUP_DONE_INT_CLR_S = 0
const SYSCON_DATE = 0xFFFFFFFF
const SYSCON_DATE_V = 0xFFFFFFFF
const SYSCON_DATE_S = 0
const XTS_AES_PLAIN_MEM_SIZE_BYTES = 16
const XTS_AES_LINESIZE_S = 0
const XTS_AES_DESTINATION_S = 0
const XTS_AES_PHYSICAL_ADDRESS_S = 0
const XTS_AES_TRIGGER_S = 0
const XTS_AES_RELEASE_S = 0
const XTS_AES_DESTROY_S = 0
const XTS_AES_STATE_S = 0
const XTS_AES_DATE_S = 0
const SHA_MODE_SHA1 = 0
const SHA_MODE_SHA224 = 1
const SHA_MODE_SHA256 = 2
const AES_BLOCK_MODE_ECB = 0
const AES_BLOCK_MODE_CBC = 1
const AES_BLOCK_MODE_OFB = 2
const AES_BLOCK_MODE_CTR = 3
const AES_BLOCK_MODE_CFB8 = 4
const AES_BLOCK_MODE_CFB128 = 5
const AES_STATE_IDLE = 0
const AES_STATE_BUSY = 1
const AES_STATE_DONE = 2
const INTERRUPT_CORE0_MAC_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_MAC_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_MAC_INTR_MAP_S = 0
const INTERRUPT_CORE0_MAC_NMI_MAP = 0x0000001F
const INTERRUPT_CORE0_MAC_NMI_MAP_V = 0x1F
const INTERRUPT_CORE0_MAC_NMI_MAP_S = 0
const INTERRUPT_CORE0_PWR_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_PWR_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_PWR_INTR_MAP_S = 0
const INTERRUPT_CORE0_BB_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_BB_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_BB_INT_MAP_S = 0
const INTERRUPT_CORE0_BT_MAC_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_BT_MAC_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_BT_MAC_INT_MAP_S = 0
const INTERRUPT_CORE0_BT_BB_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_BT_BB_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_BT_BB_INT_MAP_S = 0
const INTERRUPT_CORE0_BT_BB_NMI_MAP = 0x0000001F
const INTERRUPT_CORE0_BT_BB_NMI_MAP_V = 0x1F
const INTERRUPT_CORE0_BT_BB_NMI_MAP_S = 0
const INTERRUPT_CORE0_RWBT_IRQ_MAP = 0x0000001F
const INTERRUPT_CORE0_RWBT_IRQ_MAP_V = 0x1F
const INTERRUPT_CORE0_RWBT_IRQ_MAP_S = 0
const INTERRUPT_CORE0_RWBLE_IRQ_MAP = 0x0000001F
const INTERRUPT_CORE0_RWBLE_IRQ_MAP_V = 0x1F
const INTERRUPT_CORE0_RWBLE_IRQ_MAP_S = 0
const INTERRUPT_CORE0_RWBT_NMI_MAP = 0x0000001F
const INTERRUPT_CORE0_RWBT_NMI_MAP_V = 0x1F
const INTERRUPT_CORE0_RWBT_NMI_MAP_S = 0
const INTERRUPT_CORE0_RWBLE_NMI_MAP = 0x0000001F
const INTERRUPT_CORE0_RWBLE_NMI_MAP_V = 0x1F
const INTERRUPT_CORE0_RWBLE_NMI_MAP_S = 0
const INTERRUPT_CORE0_I2C_MST_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_I2C_MST_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_I2C_MST_INT_MAP_S = 0
const INTERRUPT_CORE0_SLC0_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_SLC0_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_SLC0_INTR_MAP_S = 0
const INTERRUPT_CORE0_SLC1_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_SLC1_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_SLC1_INTR_MAP_S = 0
const INTERRUPT_CORE0_APB_CTRL_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_APB_CTRL_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_APB_CTRL_INTR_MAP_S = 0
const INTERRUPT_CORE0_UHCI0_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_UHCI0_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_UHCI0_INTR_MAP_S = 0
const INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_MAP = 0x0000001F
const INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_MAP_V = 0x1F
const INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_MAP_S = 0
const INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP = 0x0000001F
const INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP_V = 0x1F
const INTERRUPT_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP_S = 0
const INTERRUPT_CORE0_SPI_INTR_1_MAP = 0x0000001F
const INTERRUPT_CORE0_SPI_INTR_1_MAP_V = 0x1F
const INTERRUPT_CORE0_SPI_INTR_1_MAP_S = 0
const INTERRUPT_CORE0_SPI_INTR_2_MAP = 0x0000001F
const INTERRUPT_CORE0_SPI_INTR_2_MAP_V = 0x1F
const INTERRUPT_CORE0_SPI_INTR_2_MAP_S = 0
const INTERRUPT_CORE0_I2S_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_I2S_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_I2S_INT_MAP_S = 0
const INTERRUPT_CORE0_UART_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_UART_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_UART_INTR_MAP_S = 0
const INTERRUPT_CORE0_UART1_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_UART1_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_UART1_INTR_MAP_S = 0
const INTERRUPT_CORE0_LEDC_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_LEDC_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_LEDC_INT_MAP_S = 0
const INTERRUPT_CORE0_EFUSE_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_EFUSE_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_EFUSE_INT_MAP_S = 0
const INTERRUPT_CORE0_CAN_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_CAN_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_CAN_INT_MAP_S = 0
const INTERRUPT_CORE0_USB_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_USB_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_USB_INTR_MAP_S = 0
const INTERRUPT_CORE0_RTC_CORE_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_RTC_CORE_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_RTC_CORE_INTR_MAP_S = 0
const INTERRUPT_CORE0_RMT_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_RMT_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_RMT_INTR_MAP_S = 0
const INTERRUPT_CORE0_I2C_EXT0_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_I2C_EXT0_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_I2C_EXT0_INTR_MAP_S = 0
const INTERRUPT_CORE0_TIMER_INT1_MAP = 0x0000001F
const INTERRUPT_CORE0_TIMER_INT1_MAP_V = 0x1F
const INTERRUPT_CORE0_TIMER_INT1_MAP_S = 0
const INTERRUPT_CORE0_TIMER_INT2_MAP = 0x0000001F
const INTERRUPT_CORE0_TIMER_INT2_MAP_V = 0x1F
const INTERRUPT_CORE0_TIMER_INT2_MAP_S = 0
const INTERRUPT_CORE0_TG_T0_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_TG_T0_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_TG_T0_INT_MAP_S = 0
const INTERRUPT_CORE0_TG_WDT_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_TG_WDT_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_TG_WDT_INT_MAP_S = 0
const INTERRUPT_CORE0_TG1_T0_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_TG1_T0_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_TG1_T0_INT_MAP_S = 0
const INTERRUPT_CORE0_TG1_WDT_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_TG1_WDT_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_TG1_WDT_INT_MAP_S = 0
const INTERRUPT_CORE0_CACHE_IA_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_CACHE_IA_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_CACHE_IA_INT_MAP_S = 0
const INTERRUPT_CORE0_SYSTIMER_TARGET0_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_SYSTIMER_TARGET0_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_SYSTIMER_TARGET0_INT_MAP_S = 0
const INTERRUPT_CORE0_SYSTIMER_TARGET1_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_SYSTIMER_TARGET1_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_SYSTIMER_TARGET1_INT_MAP_S = 0
const INTERRUPT_CORE0_SYSTIMER_TARGET2_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_SYSTIMER_TARGET2_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_SYSTIMER_TARGET2_INT_MAP_S = 0
const INTERRUPT_CORE0_SPI_MEM_REJECT_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_SPI_MEM_REJECT_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_SPI_MEM_REJECT_INTR_MAP_S = 0
const INTERRUPT_CORE0_ICACHE_PRELOAD_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_ICACHE_PRELOAD_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_ICACHE_PRELOAD_INT_MAP_S = 0
const INTERRUPT_CORE0_ICACHE_SYNC_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_ICACHE_SYNC_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_ICACHE_SYNC_INT_MAP_S = 0
const INTERRUPT_CORE0_APB_ADC_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_APB_ADC_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_APB_ADC_INT_MAP_S = 0
const INTERRUPT_CORE0_DMA_CH0_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_DMA_CH0_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_DMA_CH0_INT_MAP_S = 0
const INTERRUPT_CORE0_DMA_CH1_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_DMA_CH1_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_DMA_CH1_INT_MAP_S = 0
const INTERRUPT_CORE0_DMA_CH2_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_DMA_CH2_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_DMA_CH2_INT_MAP_S = 0
const INTERRUPT_CORE0_RSA_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_RSA_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_RSA_INT_MAP_S = 0
const INTERRUPT_CORE0_AES_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_AES_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_AES_INT_MAP_S = 0
const INTERRUPT_CORE0_SHA_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_SHA_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_SHA_INT_MAP_S = 0
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_0_MAP = 0x0000001F
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_0_MAP_V = 0x1F
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_0_MAP_S = 0
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_1_MAP = 0x0000001F
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_1_MAP_V = 0x1F
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_1_MAP_S = 0
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_2_MAP = 0x0000001F
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_2_MAP_V = 0x1F
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_2_MAP_S = 0
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_3_MAP = 0x0000001F
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_3_MAP_V = 0x1F
const INTERRUPT_CORE0_CPU_INTR_FROM_CPU_3_MAP_S = 0
const INTERRUPT_CORE0_ASSIST_DEBUG_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_ASSIST_DEBUG_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_ASSIST_DEBUG_INTR_MAP_S = 0
const INTERRUPT_CORE0_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_DMA_APBPERI_PMS_MONITOR_VIOLATE_INTR_MAP_S = 0
const INTERRUPT_CORE0_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_CORE_0_IRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_S = 0
const INTERRUPT_CORE0_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_CORE_0_DRAM0_PMS_MONITOR_VIOLATE_INTR_MAP_S = 0
const INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_INTR_MAP_S = 0
const INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_S = 0
const INTERRUPT_CORE0_BACKUP_PMS_VIOLATE_INTR_MAP = 0x0000001F
const INTERRUPT_CORE0_BACKUP_PMS_VIOLATE_INTR_MAP_V = 0x1F
const INTERRUPT_CORE0_BACKUP_PMS_VIOLATE_INTR_MAP_S = 0
const INTERRUPT_CORE0_CACHE_CORE0_ACS_INT_MAP = 0x0000001F
const INTERRUPT_CORE0_CACHE_CORE0_ACS_INT_MAP_V = 0x1F
const INTERRUPT_CORE0_CACHE_CORE0_ACS_INT_MAP_S = 0
const INTERRUPT_CORE0_INTR_STATUS_0 = 0xFFFFFFFF
const INTERRUPT_CORE0_INTR_STATUS_0_V = 0xFFFFFFFF
const INTERRUPT_CORE0_INTR_STATUS_0_S = 0
const INTERRUPT_CORE0_INTR_STATUS_1 = 0xFFFFFFFF
const INTERRUPT_CORE0_INTR_STATUS_1_V = 0xFFFFFFFF
const INTERRUPT_CORE0_INTR_STATUS_1_S = 0
const INTERRUPT_CORE0_CLK_EN_V = 0x1
const INTERRUPT_CORE0_CLK_EN_S = 0
const INTERRUPT_CORE0_CPU_INT_ENABLE = 0xFFFFFFFF
const INTERRUPT_CORE0_CPU_INT_ENABLE_V = 0xFFFFFFFF
const INTERRUPT_CORE0_CPU_INT_ENABLE_S = 0
const INTERRUPT_CORE0_CPU_INT_TYPE = 0xFFFFFFFF
const INTERRUPT_CORE0_CPU_INT_TYPE_V = 0xFFFFFFFF
const INTERRUPT_CORE0_CPU_INT_TYPE_S = 0
const INTERRUPT_CORE0_CPU_INT_CLEAR = 0xFFFFFFFF
const INTERRUPT_CORE0_CPU_INT_CLEAR_V = 0xFFFFFFFF
const INTERRUPT_CORE0_CPU_INT_CLEAR_S = 0
const INTERRUPT_CORE0_CPU_INT_EIP_STATUS = 0xFFFFFFFF
const INTERRUPT_CORE0_CPU_INT_EIP_STATUS_V = 0xFFFFFFFF
const INTERRUPT_CORE0_CPU_INT_EIP_STATUS_S = 0
const INTERRUPT_CORE0_CPU_PRI_0_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_0_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_0_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_1_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_1_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_1_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_2_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_2_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_2_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_3_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_3_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_3_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_4_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_4_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_4_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_5_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_5_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_5_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_6_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_6_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_6_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_7_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_7_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_7_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_8_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_8_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_8_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_9_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_9_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_9_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_10_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_10_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_10_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_11_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_11_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_11_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_12_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_12_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_12_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_13_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_13_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_13_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_14_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_14_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_14_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_15_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_15_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_15_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_16_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_16_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_16_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_17_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_17_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_17_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_18_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_18_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_18_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_19_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_19_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_19_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_20_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_20_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_20_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_21_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_21_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_21_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_22_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_22_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_22_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_23_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_23_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_23_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_24_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_24_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_24_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_25_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_25_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_25_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_26_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_26_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_26_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_27_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_27_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_27_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_28_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_28_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_28_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_29_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_29_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_29_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_30_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_30_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_30_MAP_S = 0
const INTERRUPT_CORE0_CPU_PRI_31_MAP = 0x0000000F
const INTERRUPT_CORE0_CPU_PRI_31_MAP_V = 0xF
const INTERRUPT_CORE0_CPU_PRI_31_MAP_S = 0
const INTERRUPT_CORE0_CPU_INT_THRESH = 0x0000000F
const INTERRUPT_CORE0_CPU_INT_THRESH_V = 0xF
const INTERRUPT_CORE0_CPU_INT_THRESH_S = 0
const INTERRUPT_CORE0_INTERRUPT_DATE = 0x0FFFFFFF
const INTERRUPT_CORE0_INTERRUPT_DATE_V = 0xFFFFFFF
const INTERRUPT_CORE0_INTERRUPT_DATE_S = 0
const GDMA_IN_DONE_CH0_INT_RAW_S = 0
const GDMA_IN_SUC_EOF_CH0_INT_RAW_S = 1
const GDMA_IN_ERR_EOF_CH0_INT_RAW_S = 2
const GDMA_OUT_DONE_CH0_INT_RAW_S = 3
const GDMA_OUT_EOF_CH0_INT_RAW_S = 4
const GDMA_IN_DSCR_ERR_CH0_INT_RAW_S = 5
const GDMA_OUT_DSCR_ERR_CH0_INT_RAW_S = 6
const GDMA_IN_DSCR_EMPTY_CH0_INT_RAW_S = 7
const GDMA_OUT_TOTAL_EOF_CH0_INT_RAW_S = 8
const GDMA_INFIFO_OVF_CH0_INT_RAW_S = 9
const GDMA_INFIFO_UDF_CH0_INT_RAW_S = 10
const GDMA_OUTFIFO_OVF_CH0_INT_RAW_S = 11
const GDMA_OUTFIFO_UDF_CH0_INT_RAW_S = 12
const GDMA_IN_DONE_CH0_INT_ST_S = 0
const GDMA_IN_SUC_EOF_CH0_INT_ST_S = 1
const GDMA_IN_ERR_EOF_CH0_INT_ST_S = 2
const GDMA_OUT_DONE_CH0_INT_ST_S = 3
const GDMA_OUT_EOF_CH0_INT_ST_S = 4
const GDMA_IN_DSCR_ERR_CH0_INT_ST_S = 5
const GDMA_OUT_DSCR_ERR_CH0_INT_ST_S = 6
const GDMA_IN_DSCR_EMPTY_CH0_INT_ST_S = 7
const GDMA_OUT_TOTAL_EOF_CH0_INT_ST_S = 8
const GDMA_INFIFO_OVF_CH0_INT_ST_S = 9
const GDMA_INFIFO_UDF_CH0_INT_ST_S = 10
const GDMA_OUTFIFO_OVF_CH0_INT_ST_S = 11
const GDMA_OUTFIFO_UDF_CH0_INT_ST_S = 12
const GDMA_IN_DONE_CH0_INT_ENA_S = 0
const GDMA_IN_SUC_EOF_CH0_INT_ENA_S = 1
const GDMA_IN_ERR_EOF_CH0_INT_ENA_S = 2
const GDMA_OUT_DONE_CH0_INT_ENA_S = 3
const GDMA_OUT_EOF_CH0_INT_ENA_S = 4
const GDMA_IN_DSCR_ERR_CH0_INT_ENA_S = 5
const GDMA_OUT_DSCR_ERR_CH0_INT_ENA_S = 6
const GDMA_IN_DSCR_EMPTY_CH0_INT_ENA_S = 7
const GDMA_OUT_TOTAL_EOF_CH0_INT_ENA_S = 8
const GDMA_INFIFO_OVF_CH0_INT_ENA_S = 9
const GDMA_INFIFO_UDF_CH0_INT_ENA_S = 10
const GDMA_OUTFIFO_OVF_CH0_INT_ENA_S = 11
const GDMA_OUTFIFO_UDF_CH0_INT_ENA_S = 12
const GDMA_IN_DONE_CH0_INT_CLR_S = 0
const GDMA_IN_SUC_EOF_CH0_INT_CLR_S = 1
const GDMA_IN_ERR_EOF_CH0_INT_CLR_S = 2
const GDMA_OUT_DONE_CH0_INT_CLR_S = 3
const GDMA_OUT_EOF_CH0_INT_CLR_S = 4
const GDMA_IN_DSCR_ERR_CH0_INT_CLR_S = 5
const GDMA_OUT_DSCR_ERR_CH0_INT_CLR_S = 6
const GDMA_IN_DSCR_EMPTY_CH0_INT_CLR_S = 7
const GDMA_OUT_TOTAL_EOF_CH0_INT_CLR_S = 8
const GDMA_INFIFO_OVF_CH0_INT_CLR_S = 9
const GDMA_INFIFO_UDF_CH0_INT_CLR_S = 10
const GDMA_OUTFIFO_OVF_CH0_INT_CLR_S = 11
const GDMA_OUTFIFO_UDF_CH0_INT_CLR_S = 12
const GDMA_IN_DONE_CH1_INT_RAW_S = 0
const GDMA_IN_SUC_EOF_CH1_INT_RAW_S = 1
const GDMA_IN_ERR_EOF_CH1_INT_RAW_S = 2
const GDMA_OUT_DONE_CH1_INT_RAW_S = 3
const GDMA_OUT_EOF_CH1_INT_RAW_S = 4
const GDMA_IN_DSCR_ERR_CH1_INT_RAW_S = 5
const GDMA_OUT_DSCR_ERR_CH1_INT_RAW_S = 6
const GDMA_IN_DSCR_EMPTY_CH1_INT_RAW_S = 7
const GDMA_OUT_TOTAL_EOF_CH1_INT_RAW_S = 8
const GDMA_INFIFO_OVF_CH1_INT_RAW_S = 9
const GDMA_INFIFO_UDF_CH1_INT_RAW_S = 10
const GDMA_OUTFIFO_OVF_CH1_INT_RAW_S = 11
const GDMA_OUTFIFO_UDF_CH1_INT_RAW_S = 12
const GDMA_IN_DONE_CH1_INT_ST_S = 0
const GDMA_IN_SUC_EOF_CH1_INT_ST_S = 1
const GDMA_IN_ERR_EOF_CH1_INT_ST_S = 2
const GDMA_OUT_DONE_CH1_INT_ST_S = 3
const GDMA_OUT_EOF_CH1_INT_ST_S = 4
const GDMA_IN_DSCR_ERR_CH1_INT_ST_S = 5
const GDMA_OUT_DSCR_ERR_CH1_INT_ST_S = 6
const GDMA_IN_DSCR_EMPTY_CH1_INT_ST_S = 7
const GDMA_OUT_TOTAL_EOF_CH1_INT_ST_S = 8
const GDMA_INFIFO_OVF_CH1_INT_ST_S = 9
const GDMA_INFIFO_UDF_CH1_INT_ST_S = 10
const GDMA_OUTFIFO_OVF_CH1_INT_ST_S = 11
const GDMA_OUTFIFO_UDF_CH1_INT_ST_S = 12
const GDMA_IN_DONE_CH1_INT_ENA_S = 0
const GDMA_IN_SUC_EOF_CH1_INT_ENA_S = 1
const GDMA_IN_ERR_EOF_CH1_INT_ENA_S = 2
const GDMA_OUT_DONE_CH1_INT_ENA_S = 3
const GDMA_OUT_EOF_CH1_INT_ENA_S = 4
const GDMA_IN_DSCR_ERR_CH1_INT_ENA_S = 5
const GDMA_OUT_DSCR_ERR_CH1_INT_ENA_S = 6
const GDMA_IN_DSCR_EMPTY_CH1_INT_ENA_S = 7
const GDMA_OUT_TOTAL_EOF_CH1_INT_ENA_S = 8
const GDMA_INFIFO_OVF_CH1_INT_ENA_S = 9
const GDMA_INFIFO_UDF_CH1_INT_ENA_S = 10
const GDMA_OUTFIFO_OVF_CH1_INT_ENA_S = 11
const GDMA_OUTFIFO_UDF_CH1_INT_ENA_S = 12
const GDMA_IN_DONE_CH1_INT_CLR_S = 0
const GDMA_IN_SUC_EOF_CH1_INT_CLR_S = 1
const GDMA_IN_ERR_EOF_CH1_INT_CLR_S = 2
const GDMA_OUT_DONE_CH1_INT_CLR_S = 3
const GDMA_OUT_EOF_CH1_INT_CLR_S = 4
const GDMA_IN_DSCR_ERR_CH1_INT_CLR_S = 5
const GDMA_OUT_DSCR_ERR_CH1_INT_CLR_S = 6
const GDMA_IN_DSCR_EMPTY_CH1_INT_CLR_S = 7
const GDMA_OUT_TOTAL_EOF_CH1_INT_CLR_S = 8
const GDMA_INFIFO_OVF_CH1_INT_CLR_S = 9
const GDMA_INFIFO_UDF_CH1_INT_CLR_S = 10
const GDMA_OUTFIFO_OVF_CH1_INT_CLR_S = 11
const GDMA_OUTFIFO_UDF_CH1_INT_CLR_S = 12
const GDMA_IN_DONE_CH2_INT_RAW_S = 0
const GDMA_IN_SUC_EOF_CH2_INT_RAW_S = 1
const GDMA_IN_ERR_EOF_CH2_INT_RAW_S = 2
const GDMA_OUT_DONE_CH2_INT_RAW_S = 3
const GDMA_OUT_EOF_CH2_INT_RAW_S = 4
const GDMA_IN_DSCR_ERR_CH2_INT_RAW_S = 5
const GDMA_OUT_DSCR_ERR_CH2_INT_RAW_S = 6
const GDMA_IN_DSCR_EMPTY_CH2_INT_RAW_S = 7
const GDMA_OUT_TOTAL_EOF_CH2_INT_RAW_S = 8
const GDMA_INFIFO_OVF_CH2_INT_RAW_S = 9
const GDMA_INFIFO_UDF_CH2_INT_RAW_S = 10
const GDMA_OUTFIFO_OVF_CH2_INT_RAW_S = 11
const GDMA_OUTFIFO_UDF_CH2_INT_RAW_S = 12
const GDMA_IN_DONE_CH2_INT_ST_S = 0
const GDMA_IN_SUC_EOF_CH2_INT_ST_S = 1
const GDMA_IN_ERR_EOF_CH2_INT_ST_S = 2
const GDMA_OUT_DONE_CH2_INT_ST_S = 3
const GDMA_OUT_EOF_CH2_INT_ST_S = 4
const GDMA_IN_DSCR_ERR_CH2_INT_ST_S = 5
const GDMA_OUT_DSCR_ERR_CH2_INT_ST_S = 6
const GDMA_IN_DSCR_EMPTY_CH2_INT_ST_S = 7
const GDMA_OUT_TOTAL_EOF_CH2_INT_ST_S = 8
const GDMA_INFIFO_OVF_CH2_INT_ST_S = 9
const GDMA_INFIFO_UDF_CH2_INT_ST_S = 10
const GDMA_OUTFIFO_OVF_CH2_INT_ST_S = 11
const GDMA_OUTFIFO_UDF_CH2_INT_ST_S = 12
const GDMA_IN_DONE_CH2_INT_ENA_S = 0
const GDMA_IN_SUC_EOF_CH2_INT_ENA_S = 1
const GDMA_IN_ERR_EOF_CH2_INT_ENA_S = 2
const GDMA_OUT_DONE_CH2_INT_ENA_S = 3
const GDMA_OUT_EOF_CH2_INT_ENA_S = 4
const GDMA_IN_DSCR_ERR_CH2_INT_ENA_S = 5
const GDMA_OUT_DSCR_ERR_CH2_INT_ENA_S = 6
const GDMA_IN_DSCR_EMPTY_CH2_INT_ENA_S = 7
const GDMA_OUT_TOTAL_EOF_CH2_INT_ENA_S = 8
const GDMA_INFIFO_OVF_CH2_INT_ENA_S = 9
const GDMA_INFIFO_UDF_CH2_INT_ENA_S = 10
const GDMA_OUTFIFO_OVF_CH2_INT_ENA_S = 11
const GDMA_OUTFIFO_UDF_CH2_INT_ENA_S = 12
const GDMA_IN_DONE_CH2_INT_CLR_S = 0
const GDMA_IN_SUC_EOF_CH2_INT_CLR_S = 1
const GDMA_IN_ERR_EOF_CH2_INT_CLR_S = 2
const GDMA_OUT_DONE_CH2_INT_CLR_S = 3
const GDMA_OUT_EOF_CH2_INT_CLR_S = 4
const GDMA_IN_DSCR_ERR_CH2_INT_CLR_S = 5
const GDMA_OUT_DSCR_ERR_CH2_INT_CLR_S = 6
const GDMA_IN_DSCR_EMPTY_CH2_INT_CLR_S = 7
const GDMA_OUT_TOTAL_EOF_CH2_INT_CLR_S = 8
const GDMA_INFIFO_OVF_CH2_INT_CLR_S = 9
const GDMA_INFIFO_UDF_CH2_INT_CLR_S = 10
const GDMA_OUTFIFO_OVF_CH2_INT_CLR_S = 11
const GDMA_OUTFIFO_UDF_CH2_INT_CLR_S = 12
const GDMA_AHBM_RST_INTER_S = 0
const GDMA_ARB_PRI_DIS_S = 2
const GDMA_CLK_EN_S = 3
const GDMA_DATE_S = 0
const GDMA_IN_RST_CH0_S = 0
const GDMA_IN_LOOP_TEST_CH0_S = 1
const GDMA_INDSCR_BURST_EN_CH0_S = 2
const GDMA_IN_DATA_BURST_EN_CH0_S = 3
const GDMA_MEM_TRANS_EN_CH0_S = 4
const GDMA_IN_CHECK_OWNER_CH0_S = 12
const GDMA_INFIFO_FULL_CH0_S = 0
const GDMA_INFIFO_EMPTY_CH0_S = 1
const GDMA_INFIFO_CNT_CH0_S = 2
const GDMA_IN_REMAIN_UNDER_1B_CH0_S = 23
const GDMA_IN_REMAIN_UNDER_2B_CH0_S = 24
const GDMA_IN_REMAIN_UNDER_3B_CH0_S = 25
const GDMA_IN_REMAIN_UNDER_4B_CH0_S = 26
const GDMA_IN_BUF_HUNGRY_CH0_S = 27
const GDMA_INFIFO_RDATA_CH0_S = 0
const GDMA_INFIFO_POP_CH0_S = 12
const GDMA_INLINK_ADDR_CH0_S = 0
const GDMA_INLINK_AUTO_RET_CH0_S = 20
const GDMA_INLINK_STOP_CH0_S = 21
const GDMA_INLINK_START_CH0_S = 22
const GDMA_INLINK_RESTART_CH0_S = 23
const GDMA_INLINK_PARK_CH0_S = 24
const GDMA_INLINK_DSCR_ADDR_CH0_S = 0
const GDMA_IN_DSCR_STATE_CH0_S = 18
const GDMA_IN_STATE_CH0_S = 20
const GDMA_IN_SUC_EOF_DES_ADDR_CH0_S = 0
const GDMA_IN_ERR_EOF_DES_ADDR_CH0_S = 0
const GDMA_INLINK_DSCR_CH0_S = 0
const GDMA_INLINK_DSCR_BF0_CH0_S = 0
const GDMA_INLINK_DSCR_BF1_CH0_S = 0
const GDMA_RX_PRI_CH0_S = 0
const GDMA_PERI_IN_SEL_CH0_S = 0
const GDMA_OUT_RST_CH0_S = 0
const GDMA_OUT_LOOP_TEST_CH0_S = 1
const GDMA_OUT_AUTO_WRBACK_CH0_S = 2
const GDMA_OUT_EOF_MODE_CH0_S = 3
const GDMA_OUTDSCR_BURST_EN_CH0_S = 4
const GDMA_OUT_DATA_BURST_EN_CH0_S = 5
const GDMA_OUT_CHECK_OWNER_CH0_S = 12
const GDMA_OUTFIFO_FULL_CH0_S = 0
const GDMA_OUTFIFO_EMPTY_CH0_S = 1
const GDMA_OUTFIFO_CNT_CH0_S = 2
const GDMA_OUT_REMAIN_UNDER_1B_CH0_S = 23
const GDMA_OUT_REMAIN_UNDER_2B_CH0_S = 24
const GDMA_OUT_REMAIN_UNDER_3B_CH0_S = 25
const GDMA_OUT_REMAIN_UNDER_4B_CH0_S = 26
const GDMA_OUTFIFO_WDATA_CH0_S = 0
const GDMA_OUTFIFO_PUSH_CH0_S = 9
const GDMA_OUTLINK_ADDR_CH0_S = 0
const GDMA_OUTLINK_STOP_CH0_S = 20
const GDMA_OUTLINK_START_CH0_S = 21
const GDMA_OUTLINK_RESTART_CH0_S = 22
const GDMA_OUTLINK_PARK_CH0_S = 23
const GDMA_OUTLINK_DSCR_ADDR_CH0_S = 0
const GDMA_OUT_DSCR_STATE_CH0_S = 18
const GDMA_OUT_STATE_CH0_S = 20
const GDMA_OUT_EOF_DES_ADDR_CH0_S = 0
const GDMA_OUT_EOF_BFR_DES_ADDR_CH0_S = 0
const GDMA_OUTLINK_DSCR_CH0_S = 0
const GDMA_OUTLINK_DSCR_BF0_CH0_S = 0
const GDMA_OUTLINK_DSCR_BF1_CH0_S = 0
const GDMA_TX_PRI_CH0_S = 0
const GDMA_PERI_OUT_SEL_CH0_S = 0
const GDMA_IN_RST_CH1_S = 0
const GDMA_IN_LOOP_TEST_CH1_S = 1
const GDMA_INDSCR_BURST_EN_CH1_S = 2
const GDMA_IN_DATA_BURST_EN_CH1_S = 3
const GDMA_MEM_TRANS_EN_CH1_S = 4
const GDMA_IN_CHECK_OWNER_CH1_S = 12
const GDMA_INFIFO_FULL_CH1_S = 0
const GDMA_INFIFO_EMPTY_CH1_S = 1
const GDMA_INFIFO_CNT_CH1_S = 2
const GDMA_IN_REMAIN_UNDER_1B_CH1_S = 23
const GDMA_IN_REMAIN_UNDER_2B_CH1_S = 24
const GDMA_IN_REMAIN_UNDER_3B_CH1_S = 25
const GDMA_IN_REMAIN_UNDER_4B_CH1_S = 26
const GDMA_IN_BUF_HUNGRY_CH1_S = 27
const GDMA_INFIFO_RDATA_CH1_S = 0
const GDMA_INFIFO_POP_CH1_S = 12
const GDMA_INLINK_ADDR_CH1_S = 0
const GDMA_INLINK_AUTO_RET_CH1_S = 20
const GDMA_INLINK_STOP_CH1_S = 21
const GDMA_INLINK_START_CH1_S = 22
const GDMA_INLINK_RESTART_CH1_S = 23
const GDMA_INLINK_PARK_CH1_S = 24
const GDMA_INLINK_DSCR_ADDR_CH1_S = 0
const GDMA_IN_DSCR_STATE_CH1_S = 18
const GDMA_IN_STATE_CH1_S = 20
const GDMA_IN_SUC_EOF_DES_ADDR_CH1_S = 0
const GDMA_IN_ERR_EOF_DES_ADDR_CH1_S = 0
const GDMA_INLINK_DSCR_CH1_S = 0
const GDMA_INLINK_DSCR_BF0_CH1_S = 0
const GDMA_INLINK_DSCR_BF1_CH1_S = 0
const GDMA_RX_PRI_CH1_S = 0
const GDMA_PERI_IN_SEL_CH1_S = 0
const GDMA_OUT_RST_CH1_S = 0
const GDMA_OUT_LOOP_TEST_CH1_S = 1
const GDMA_OUT_AUTO_WRBACK_CH1_S = 2
const GDMA_OUT_EOF_MODE_CH1_S = 3
const GDMA_OUTDSCR_BURST_EN_CH1_S = 4
const GDMA_OUT_DATA_BURST_EN_CH1_S = 5
const GDMA_OUT_CHECK_OWNER_CH1_S = 12
const GDMA_OUTFIFO_FULL_CH1_S = 0
const GDMA_OUTFIFO_EMPTY_CH1_S = 1
const GDMA_OUTFIFO_CNT_CH1_S = 2
const GDMA_OUT_REMAIN_UNDER_1B_CH1_S = 23
const GDMA_OUT_REMAIN_UNDER_2B_CH1_S = 24
const GDMA_OUT_REMAIN_UNDER_3B_CH1_S = 25
const GDMA_OUT_REMAIN_UNDER_4B_CH1_S = 26
const GDMA_OUTFIFO_WDATA_CH1_S = 0
const GDMA_OUTFIFO_PUSH_CH1_S = 9
const GDMA_OUTLINK_ADDR_CH1_S = 0
const GDMA_OUTLINK_STOP_CH1_S = 20
const GDMA_OUTLINK_START_CH1_S = 21
const GDMA_OUTLINK_RESTART_CH1_S = 22
const GDMA_OUTLINK_PARK_CH1_S = 23
const GDMA_OUTLINK_DSCR_ADDR_CH1_S = 0
const GDMA_OUT_DSCR_STATE_CH1_S = 18
const GDMA_OUT_STATE_CH1_S = 20
const GDMA_OUT_EOF_DES_ADDR_CH1_S = 0
const GDMA_OUT_EOF_BFR_DES_ADDR_CH1_S = 0
const GDMA_OUTLINK_DSCR_CH1_S = 0
const GDMA_OUTLINK_DSCR_BF0_CH1_S = 0
const GDMA_OUTLINK_DSCR_BF1_CH1_S = 0
const GDMA_TX_PRI_CH1_S = 0
const GDMA_PERI_OUT_SEL_CH1_S = 0
const GDMA_IN_RST_CH2_S = 0
const GDMA_IN_LOOP_TEST_CH2_S = 1
const GDMA_INDSCR_BURST_EN_CH2_S = 2
const GDMA_IN_DATA_BURST_EN_CH2_S = 3
const GDMA_MEM_TRANS_EN_CH2_S = 4
const GDMA_IN_CHECK_OWNER_CH2_S = 12
const GDMA_INFIFO_FULL_CH2_S = 0
const GDMA_INFIFO_EMPTY_CH2_S = 1
const GDMA_INFIFO_CNT_CH2_S = 2
const GDMA_IN_REMAIN_UNDER_1B_CH2_S = 23
const GDMA_IN_REMAIN_UNDER_2B_CH2_S = 24
const GDMA_IN_REMAIN_UNDER_3B_CH2_S = 25
const GDMA_IN_REMAIN_UNDER_4B_CH2_S = 26
const GDMA_IN_BUF_HUNGRY_CH2_S = 27
const GDMA_INFIFO_RDATA_CH2_S = 0
const GDMA_INFIFO_POP_CH2_S = 12
const GDMA_INLINK_ADDR_CH2_S = 0
const GDMA_INLINK_AUTO_RET_CH2_S = 20
const GDMA_INLINK_STOP_CH2_S = 21
const GDMA_INLINK_START_CH2_S = 22
const GDMA_INLINK_RESTART_CH2_S = 23
const GDMA_INLINK_PARK_CH2_S = 24
const GDMA_INLINK_DSCR_ADDR_CH2_S = 0
const GDMA_IN_DSCR_STATE_CH2_S = 18
const GDMA_IN_STATE_CH2_S = 20
const GDMA_IN_SUC_EOF_DES_ADDR_CH2_S = 0
const GDMA_IN_ERR_EOF_DES_ADDR_CH2_S = 0
const GDMA_INLINK_DSCR_CH2_S = 0
const GDMA_INLINK_DSCR_BF0_CH2_S = 0
const GDMA_INLINK_DSCR_BF1_CH2_S = 0
const GDMA_RX_PRI_CH2_S = 0
const GDMA_PERI_IN_SEL_CH2_S = 0
const GDMA_OUT_RST_CH2_S = 0
const GDMA_OUT_LOOP_TEST_CH2_S = 1
const GDMA_OUT_AUTO_WRBACK_CH2_S = 2
const GDMA_OUT_EOF_MODE_CH2_S = 3
const GDMA_OUTDSCR_BURST_EN_CH2_S = 4
const GDMA_OUT_DATA_BURST_EN_CH2_S = 5
const GDMA_OUT_CHECK_OWNER_CH2_S = 12
const GDMA_OUTFIFO_FULL_CH2_S = 0
const GDMA_OUTFIFO_EMPTY_CH2_S = 1
const GDMA_OUTFIFO_CNT_CH2_S = 2
const GDMA_OUT_REMAIN_UNDER_1B_CH2_S = 23
const GDMA_OUT_REMAIN_UNDER_2B_CH2_S = 24
const GDMA_OUT_REMAIN_UNDER_3B_CH2_S = 25
const GDMA_OUT_REMAIN_UNDER_4B_CH2_S = 26
const GDMA_OUTFIFO_WDATA_CH2_S = 0
const GDMA_OUTFIFO_PUSH_CH2_S = 9
const GDMA_OUTLINK_ADDR_CH2_S = 0
const GDMA_OUTLINK_STOP_CH2_S = 20
const GDMA_OUTLINK_START_CH2_S = 21
const GDMA_OUTLINK_RESTART_CH2_S = 22
const GDMA_OUTLINK_PARK_CH2_S = 23
const GDMA_OUTLINK_DSCR_ADDR_CH2_S = 0
const GDMA_OUT_DSCR_STATE_CH2_S = 18
const GDMA_OUT_STATE_CH2_S = 20
const GDMA_OUT_EOF_DES_ADDR_CH2_S = 0
const GDMA_OUT_EOF_BFR_DES_ADDR_CH2_S = 0
const GDMA_OUTLINK_DSCR_CH2_S = 0
const GDMA_OUTLINK_DSCR_BF0_CH2_S = 0
const GDMA_OUTLINK_DSCR_BF1_CH2_S = 0
const GDMA_TX_PRI_CH2_S = 0
const GDMA_PERI_OUT_SEL_CH2_S = 0
const GPIO_SD0_PRESCALE = 0x000000FF
const GPIO_SD0_PRESCALE_V = 0xFF
const GPIO_SD0_PRESCALE_S = 8
const GPIO_SD0_IN = 0x000000FF
const GPIO_SD0_IN_V = 0xFF
const GPIO_SD0_IN_S = 0
const GPIO_SD1_PRESCALE = 0x000000FF
const GPIO_SD1_PRESCALE_V = 0xFF
const GPIO_SD1_PRESCALE_S = 8
const GPIO_SD1_IN = 0x000000FF
const GPIO_SD1_IN_V = 0xFF
const GPIO_SD1_IN_S = 0
const GPIO_SD2_PRESCALE = 0x000000FF
const GPIO_SD2_PRESCALE_V = 0xFF
const GPIO_SD2_PRESCALE_S = 8
const GPIO_SD2_IN = 0x000000FF
const GPIO_SD2_IN_V = 0xFF
const GPIO_SD2_IN_S = 0
const GPIO_SD3_PRESCALE = 0x000000FF
const GPIO_SD3_PRESCALE_V = 0xFF
const GPIO_SD3_PRESCALE_S = 8
const GPIO_SD3_IN = 0x000000FF
const GPIO_SD3_IN_V = 0xFF
const GPIO_SD3_IN_S = 0
const GPIO_SD_CLK_EN_V = 0x1
const GPIO_SD_CLK_EN_S = 31
const GPIO_SPI_SWAP_V = 0x1
const GPIO_SPI_SWAP_S = 31
const GPIO_FUNCTION_CLK_EN_V = 0x1
const GPIO_FUNCTION_CLK_EN_S = 30
const GPIO_SD_DATE = 0x0FFFFFFF
const GPIO_SD_DATE_V = 0xFFFFFFF
const GPIO_SD_DATE_S = 0
const ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_ENA_S = 11
const ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_ENA_S = 10
const ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_ENA_S = 9
const ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_ENA_S = 8
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_ENA_S = 7
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_ENA_S = 6
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_ENA_S = 5
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_ENA_S = 4
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_ENA_S = 3
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_ENA_S = 2
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_ENA_S = 1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_ENA_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_ENA_S = 0
const ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RAW_S = 11
const ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RAW_S = 10
const ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RAW_S = 9
const ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RAW_S = 8
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RAW_S = 7
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RAW_S = 6
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RAW_S = 5
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RAW_S = 4
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RAW_S = 3
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RAW_S = 2
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RAW_S = 1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RAW_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RAW_S = 0
const ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RLS_S = 11
const ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RLS_S = 10
const ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RLS_S = 9
const ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RLS_S = 8
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RLS_S = 7
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RLS_S = 6
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RLS_S = 5
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RLS_S = 4
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RLS_S = 3
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RLS_S = 2
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RLS_S = 1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RLS_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RLS_S = 0
const ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_CLR_S = 11
const ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_CLR_S = 10
const ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_CLR_S = 9
const ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_CLR_S = 8
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_CLR_S = 7
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_CLR_S = 6
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_CLR_S = 5
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_CLR_S = 4
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_CLR_S = 3
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_CLR_S = 2
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_CLR_S = 1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_CLR_V = 0x1
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_CLR_S = 0
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_S = 0
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_S = 0
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_S = 0
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_S = 0
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_S = 0
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_S = 0
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_S = 0
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_S = 0
const ASSIST_DEBUG_CORE_0_AREA_PC = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PC_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_PC_S = 0
const ASSIST_DEBUG_CORE_0_AREA_SP = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_SP_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_AREA_SP_S = 0
const ASSIST_DEBUG_CORE_0_SP_MIN = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_SP_MIN_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_SP_MIN_S = 0
const ASSIST_DEBUG_CORE_0_SP_MAX = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_SP_MAX_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_SP_MAX_S = 0
const ASSIST_DEBUG_CORE_0_SP_PC = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_SP_PC_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_SP_PC_S = 0
const ASSIST_DEBUG_CORE_0_RCD_PDEBUGEN_V = 0x1
const ASSIST_DEBUG_CORE_0_RCD_PDEBUGEN_S = 1
const ASSIST_DEBUG_CORE_0_RCD_RECORDEN_V = 0x1
const ASSIST_DEBUG_CORE_0_RCD_RECORDEN_S = 0
const ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_S = 0
const ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_S = 0
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_0_V = 0x1
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_0_S = 25
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_0_V = 0x1
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_0_S = 24
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_0 = 0x00FFFFFF
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_0_V = 0xFFFFFF
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_0_S = 0
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_1_V = 0x1
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_1_S = 25
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_1_V = 0x1
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_1_S = 24
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_1 = 0x00FFFFFF
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_1_V = 0xFFFFFF
const ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_1_S = 0
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_0 = 0x0000000F
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_0_V = 0xF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_0_S = 25
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_0_V = 0x1
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_0_S = 24
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_0 = 0x00FFFFFF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_0_V = 0xFFFFFF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_0_S = 0
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_0 = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_0_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_0_S = 0
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_1 = 0x0000000F
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_1_V = 0xF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_1_S = 25
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_1_V = 0x1
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_1_S = 24
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_1 = 0x00FFFFFF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_1_V = 0xFFFFFF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_1_S = 0
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_1 = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_1_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_1_S = 0
const ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0 = 0x000FFFFF
const ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0_V = 0xFFFFF
const ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0_S = 0
const ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1 = 0x000FFFFF
const ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1_V = 0xFFFFF
const ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1_S = 0
const ASSIST_DEBUG_LOG_MEM_LOOP_ENABLE_V = 0x1
const ASSIST_DEBUG_LOG_MEM_LOOP_ENABLE_S = 7
const ASSIST_DEBUG_LOG_MODE = 0x0000000F
const ASSIST_DEBUG_LOG_MODE_V = 0xF
const ASSIST_DEBUG_LOG_MODE_S = 3
const ASSIST_DEBUG_LOG_ENA = 0x00000007
const ASSIST_DEBUG_LOG_ENA_V = 0x7
const ASSIST_DEBUG_LOG_ENA_S = 0
const ASSIST_DEBUG_LOG_DATA_0 = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_DATA_0_V = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_DATA_0_S = 0
const ASSIST_DEBUG_LOG_DATA_SIZE = 0x0000FFFF
const ASSIST_DEBUG_LOG_DATA_SIZE_V = 0xFFFF
const ASSIST_DEBUG_LOG_DATA_SIZE_S = 0
const ASSIST_DEBUG_LOG_MIN = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MIN_V = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MIN_S = 0
const ASSIST_DEBUG_LOG_MAX = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MAX_V = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MAX_S = 0
const ASSIST_DEBUG_LOG_MEM_START = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MEM_START_V = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MEM_START_S = 0
const ASSIST_DEBUG_LOG_MEM_END = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MEM_END_V = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MEM_END_S = 0
const ASSIST_DEBUG_LOG_MEM_WRITING_ADDR = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MEM_WRITING_ADDR_V = 0xFFFFFFFF
const ASSIST_DEBUG_LOG_MEM_WRITING_ADDR_S = 0
const ASSIST_DEBUG_CLR_LOG_MEM_FULL_FLAG_V = 0x1
const ASSIST_DEBUG_CLR_LOG_MEM_FULL_FLAG_S = 1
const ASSIST_DEBUG_LOG_MEM_FULL_FLAG_V = 0x1
const ASSIST_DEBUG_LOG_MEM_FULL_FLAG_S = 0
const ASSIST_DEBUG_CORE_0_LASTPC_BEFORE_EXC = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_LASTPC_BEFORE_EXC_V = 0xFFFFFFFF
const ASSIST_DEBUG_CORE_0_LASTPC_BEFORE_EXC_S = 0
const ASSIST_DEBUG_CORE_0_DEBUG_MODULE_ACTIVE_V = 0x1
const ASSIST_DEBUG_CORE_0_DEBUG_MODULE_ACTIVE_S = 1
const ASSIST_DEBUG_CORE_0_DEBUG_MODE_V = 0x1
const ASSIST_DEBUG_CORE_0_DEBUG_MODE_S = 0
const ASSIST_DEBUG_DATE = 0x0FFFFFFF
const ASSIST_DEBUG_DATE_V = 0xFFFFFFF
const ASSIST_DEBUG_DATE_S = 0
const EXTMEM_ICACHE_ENABLE_V = 0x1
const EXTMEM_ICACHE_ENABLE_S = 0
const EXTMEM_ICACHE_SHUT_DBUS_V = 0x1
const EXTMEM_ICACHE_SHUT_DBUS_S = 1
const EXTMEM_ICACHE_SHUT_IBUS_V = 0x1
const EXTMEM_ICACHE_SHUT_IBUS_S = 0
const EXTMEM_ICACHE_TAG_MEM_FORCE_PU_V = 0x1
const EXTMEM_ICACHE_TAG_MEM_FORCE_PU_S = 2
const EXTMEM_ICACHE_TAG_MEM_FORCE_PD_V = 0x1
const EXTMEM_ICACHE_TAG_MEM_FORCE_PD_S = 1
const EXTMEM_ICACHE_TAG_MEM_FORCE_ON_V = 0x1
const EXTMEM_ICACHE_TAG_MEM_FORCE_ON_S = 0
const EXTMEM_ICACHE_PRELOCK_SCT1_EN_V = 0x1
const EXTMEM_ICACHE_PRELOCK_SCT1_EN_S = 1
const EXTMEM_ICACHE_PRELOCK_SCT0_EN_V = 0x1
const EXTMEM_ICACHE_PRELOCK_SCT0_EN_S = 0
const EXTMEM_ICACHE_PRELOCK_SCT0_ADDR = 0xFFFFFFFF
const EXTMEM_ICACHE_PRELOCK_SCT0_ADDR_V = 0xFFFFFFFF
const EXTMEM_ICACHE_PRELOCK_SCT0_ADDR_S = 0
const EXTMEM_ICACHE_PRELOCK_SCT1_ADDR = 0xFFFFFFFF
const EXTMEM_ICACHE_PRELOCK_SCT1_ADDR_V = 0xFFFFFFFF
const EXTMEM_ICACHE_PRELOCK_SCT1_ADDR_S = 0
const EXTMEM_ICACHE_PRELOCK_SCT0_SIZE = 0x0000FFFF
const EXTMEM_ICACHE_PRELOCK_SCT0_SIZE_V = 0xFFFF
const EXTMEM_ICACHE_PRELOCK_SCT0_SIZE_S = 16
const EXTMEM_ICACHE_PRELOCK_SCT1_SIZE = 0x0000FFFF
const EXTMEM_ICACHE_PRELOCK_SCT1_SIZE_V = 0xFFFF
const EXTMEM_ICACHE_PRELOCK_SCT1_SIZE_S = 0
const EXTMEM_ICACHE_LOCK_DONE_V = 0x1
const EXTMEM_ICACHE_LOCK_DONE_S = 2
const EXTMEM_ICACHE_UNLOCK_ENA_V = 0x1
const EXTMEM_ICACHE_UNLOCK_ENA_S = 1
const EXTMEM_ICACHE_LOCK_ENA_V = 0x1
const EXTMEM_ICACHE_LOCK_ENA_S = 0
const EXTMEM_ICACHE_LOCK_ADDR = 0xFFFFFFFF
const EXTMEM_ICACHE_LOCK_ADDR_V = 0xFFFFFFFF
const EXTMEM_ICACHE_LOCK_ADDR_S = 0
const EXTMEM_ICACHE_LOCK_SIZE = 0x0000FFFF
const EXTMEM_ICACHE_LOCK_SIZE_V = 0xFFFF
const EXTMEM_ICACHE_LOCK_SIZE_S = 0
const EXTMEM_ICACHE_SYNC_DONE_V = 0x1
const EXTMEM_ICACHE_SYNC_DONE_S = 1
const EXTMEM_ICACHE_INVALIDATE_ENA_V = 0x1
const EXTMEM_ICACHE_INVALIDATE_ENA_S = 0
const EXTMEM_ICACHE_SYNC_ADDR = 0xFFFFFFFF
const EXTMEM_ICACHE_SYNC_ADDR_V = 0xFFFFFFFF
const EXTMEM_ICACHE_SYNC_ADDR_S = 0
const EXTMEM_ICACHE_SYNC_SIZE = 0x007FFFFF
const EXTMEM_ICACHE_SYNC_SIZE_V = 0x7FFFFF
const EXTMEM_ICACHE_SYNC_SIZE_S = 0
const EXTMEM_ICACHE_PRELOAD_ORDER_V = 0x1
const EXTMEM_ICACHE_PRELOAD_ORDER_S = 2
const EXTMEM_ICACHE_PRELOAD_DONE_V = 0x1
const EXTMEM_ICACHE_PRELOAD_DONE_S = 1
const EXTMEM_ICACHE_PRELOAD_ENA_V = 0x1
const EXTMEM_ICACHE_PRELOAD_ENA_S = 0
const EXTMEM_ICACHE_PRELOAD_ADDR = 0xFFFFFFFF
const EXTMEM_ICACHE_PRELOAD_ADDR_V = 0xFFFFFFFF
const EXTMEM_ICACHE_PRELOAD_ADDR_S = 0
const EXTMEM_ICACHE_PRELOAD_SIZE = 0x0000FFFF
const EXTMEM_ICACHE_PRELOAD_SIZE_V = 0xFFFF
const EXTMEM_ICACHE_PRELOAD_SIZE_S = 0
const EXTMEM_ICACHE_AUTOLOAD_RQST = 0x00000003
const EXTMEM_ICACHE_AUTOLOAD_RQST_V = 0x3
const EXTMEM_ICACHE_AUTOLOAD_RQST_S = 5
const EXTMEM_ICACHE_AUTOLOAD_ORDER_V = 0x1
const EXTMEM_ICACHE_AUTOLOAD_ORDER_S = 4
const EXTMEM_ICACHE_AUTOLOAD_DONE_V = 0x1
const EXTMEM_ICACHE_AUTOLOAD_DONE_S = 3
const EXTMEM_ICACHE_AUTOLOAD_ENA_V = 0x1
const EXTMEM_ICACHE_AUTOLOAD_ENA_S = 2
const EXTMEM_ICACHE_AUTOLOAD_SCT1_ENA_V = 0x1
const EXTMEM_ICACHE_AUTOLOAD_SCT1_ENA_S = 1
const EXTMEM_ICACHE_AUTOLOAD_SCT0_ENA_V = 0x1
const EXTMEM_ICACHE_AUTOLOAD_SCT0_ENA_S = 0
const EXTMEM_ICACHE_AUTOLOAD_SCT0_ADDR = 0xFFFFFFFF
const EXTMEM_ICACHE_AUTOLOAD_SCT0_ADDR_V = 0xFFFFFFFF
const EXTMEM_ICACHE_AUTOLOAD_SCT0_ADDR_S = 0
const EXTMEM_ICACHE_AUTOLOAD_SCT0_SIZE = 0x07FFFFFF
const EXTMEM_ICACHE_AUTOLOAD_SCT0_SIZE_V = 0x7FFFFFF
const EXTMEM_ICACHE_AUTOLOAD_SCT0_SIZE_S = 0
const EXTMEM_ICACHE_AUTOLOAD_SCT1_ADDR = 0xFFFFFFFF
const EXTMEM_ICACHE_AUTOLOAD_SCT1_ADDR_V = 0xFFFFFFFF
const EXTMEM_ICACHE_AUTOLOAD_SCT1_ADDR_S = 0
const EXTMEM_ICACHE_AUTOLOAD_SCT1_SIZE = 0x07FFFFFF
const EXTMEM_ICACHE_AUTOLOAD_SCT1_SIZE_V = 0x7FFFFFF
const EXTMEM_ICACHE_AUTOLOAD_SCT1_SIZE_S = 0
const EXTMEM_IBUS_TO_FLASH_START_VADDR = 0xFFFFFFFF
const EXTMEM_IBUS_TO_FLASH_START_VADDR_V = 0xFFFFFFFF
const EXTMEM_IBUS_TO_FLASH_START_VADDR_S = 0
const EXTMEM_IBUS_TO_FLASH_END_VADDR = 0xFFFFFFFF
const EXTMEM_IBUS_TO_FLASH_END_VADDR_V = 0xFFFFFFFF
const EXTMEM_IBUS_TO_FLASH_END_VADDR_S = 0
const EXTMEM_DBUS_TO_FLASH_START_VADDR = 0xFFFFFFFF
const EXTMEM_DBUS_TO_FLASH_START_VADDR_V = 0xFFFFFFFF
const EXTMEM_DBUS_TO_FLASH_START_VADDR_S = 0
const EXTMEM_DBUS_TO_FLASH_END_VADDR = 0xFFFFFFFF
const EXTMEM_DBUS_TO_FLASH_END_VADDR_V = 0xFFFFFFFF
const EXTMEM_DBUS_TO_FLASH_END_VADDR_S = 0
const EXTMEM_DBUS_ACS_CNT_CLR_V = 0x1
const EXTMEM_DBUS_ACS_CNT_CLR_S = 1
const EXTMEM_IBUS_ACS_CNT_CLR_V = 0x1
const EXTMEM_IBUS_ACS_CNT_CLR_S = 0
const EXTMEM_IBUS_ACS_MISS_CNT = 0xFFFFFFFF
const EXTMEM_IBUS_ACS_MISS_CNT_V = 0xFFFFFFFF
const EXTMEM_IBUS_ACS_MISS_CNT_S = 0
const EXTMEM_IBUS_ACS_CNT = 0xFFFFFFFF
const EXTMEM_IBUS_ACS_CNT_V = 0xFFFFFFFF
const EXTMEM_IBUS_ACS_CNT_S = 0
const EXTMEM_DBUS_ACS_FLASH_MISS_CNT = 0xFFFFFFFF
const EXTMEM_DBUS_ACS_FLASH_MISS_CNT_V = 0xFFFFFFFF
const EXTMEM_DBUS_ACS_FLASH_MISS_CNT_S = 0
const EXTMEM_DBUS_ACS_CNT = 0xFFFFFFFF
const EXTMEM_DBUS_ACS_CNT_V = 0xFFFFFFFF
const EXTMEM_DBUS_ACS_CNT_S = 0
const EXTMEM_DBUS_CNT_OVF_INT_ENA_V = 0x1
const EXTMEM_DBUS_CNT_OVF_INT_ENA_S = 8
const EXTMEM_IBUS_CNT_OVF_INT_ENA_V = 0x1
const EXTMEM_IBUS_CNT_OVF_INT_ENA_S = 7
const EXTMEM_MMU_ENTRY_FAULT_INT_ENA_V = 0x1
const EXTMEM_MMU_ENTRY_FAULT_INT_ENA_S = 5
const EXTMEM_ICACHE_PRELOAD_OP_FAULT_INT_ENA_V = 0x1
const EXTMEM_ICACHE_PRELOAD_OP_FAULT_INT_ENA_S = 1
const EXTMEM_ICACHE_SYNC_OP_FAULT_INT_ENA_V = 0x1
const EXTMEM_ICACHE_SYNC_OP_FAULT_INT_ENA_S = 0
const EXTMEM_DBUS_CNT_OVF_INT_CLR_V = 0x1
const EXTMEM_DBUS_CNT_OVF_INT_CLR_S = 8
const EXTMEM_IBUS_CNT_OVF_INT_CLR_V = 0x1
const EXTMEM_IBUS_CNT_OVF_INT_CLR_S = 7
const EXTMEM_MMU_ENTRY_FAULT_INT_CLR_V = 0x1
const EXTMEM_MMU_ENTRY_FAULT_INT_CLR_S = 5
const EXTMEM_ICACHE_PRELOAD_OP_FAULT_INT_CLR_V = 0x1
const EXTMEM_ICACHE_PRELOAD_OP_FAULT_INT_CLR_S = 1
const EXTMEM_ICACHE_SYNC_OP_FAULT_INT_CLR_V = 0x1
const EXTMEM_ICACHE_SYNC_OP_FAULT_INT_CLR_S = 0
const EXTMEM_DBUS_ACS_FLASH_MISS_CNT_OVF_ST_V = 0x1
const EXTMEM_DBUS_ACS_FLASH_MISS_CNT_OVF_ST_S = 10
const EXTMEM_DBUS_ACS_CNT_OVF_ST_V = 0x1
const EXTMEM_DBUS_ACS_CNT_OVF_ST_S = 9
const EXTMEM_IBUS_ACS_MISS_CNT_OVF_ST_V = 0x1
const EXTMEM_IBUS_ACS_MISS_CNT_OVF_ST_S = 8
const EXTMEM_IBUS_ACS_CNT_OVF_ST_V = 0x1
const EXTMEM_IBUS_ACS_CNT_OVF_ST_S = 7
const EXTMEM_MMU_ENTRY_FAULT_ST_V = 0x1
const EXTMEM_MMU_ENTRY_FAULT_ST_S = 5
const EXTMEM_ICACHE_PRELOAD_OP_FAULT_ST_V = 0x1
const EXTMEM_ICACHE_PRELOAD_OP_FAULT_ST_S = 1
const EXTMEM_ICACHE_SYNC_OP_FAULT_ST_V = 0x1
const EXTMEM_ICACHE_SYNC_OP_FAULT_ST_S = 0
const EXTMEM_CORE0_DBUS_WR_IC_INT_ENA_V = 0x1
const EXTMEM_CORE0_DBUS_WR_IC_INT_ENA_S = 5
const EXTMEM_CORE0_DBUS_REJECT_INT_ENA_V = 0x1
const EXTMEM_CORE0_DBUS_REJECT_INT_ENA_S = 4
const EXTMEM_CORE0_DBUS_ACS_MSK_IC_INT_ENA_V = 0x1
const EXTMEM_CORE0_DBUS_ACS_MSK_IC_INT_ENA_S = 3
const EXTMEM_CORE0_IBUS_REJECT_INT_ENA_V = 0x1
const EXTMEM_CORE0_IBUS_REJECT_INT_ENA_S = 2
const EXTMEM_CORE0_IBUS_WR_IC_INT_ENA_V = 0x1
const EXTMEM_CORE0_IBUS_WR_IC_INT_ENA_S = 1
const EXTMEM_CORE0_IBUS_ACS_MSK_IC_INT_ENA_V = 0x1
const EXTMEM_CORE0_IBUS_ACS_MSK_IC_INT_ENA_S = 0
const EXTMEM_CORE0_DBUS_WR_IC_INT_CLR_V = 0x1
const EXTMEM_CORE0_DBUS_WR_IC_INT_CLR_S = 5
const EXTMEM_CORE0_DBUS_REJECT_INT_CLR_V = 0x1
const EXTMEM_CORE0_DBUS_REJECT_INT_CLR_S = 4
const EXTMEM_CORE0_DBUS_ACS_MSK_IC_INT_CLR_V = 0x1
const EXTMEM_CORE0_DBUS_ACS_MSK_IC_INT_CLR_S = 3
const EXTMEM_CORE0_IBUS_REJECT_INT_CLR_V = 0x1
const EXTMEM_CORE0_IBUS_REJECT_INT_CLR_S = 2
const EXTMEM_CORE0_IBUS_WR_IC_INT_CLR_V = 0x1
const EXTMEM_CORE0_IBUS_WR_IC_INT_CLR_S = 1
const EXTMEM_CORE0_IBUS_ACS_MSK_IC_INT_CLR_V = 0x1
const EXTMEM_CORE0_IBUS_ACS_MSK_IC_INT_CLR_S = 0
const EXTMEM_CORE0_DBUS_WR_ICACHE_ST_V = 0x1
const EXTMEM_CORE0_DBUS_WR_ICACHE_ST_S = 5
const EXTMEM_CORE0_DBUS_REJECT_ST_V = 0x1
const EXTMEM_CORE0_DBUS_REJECT_ST_S = 4
const EXTMEM_CORE0_DBUS_ACS_MSK_ICACHE_ST_V = 0x1
const EXTMEM_CORE0_DBUS_ACS_MSK_ICACHE_ST_S = 3
const EXTMEM_CORE0_IBUS_REJECT_ST_V = 0x1
const EXTMEM_CORE0_IBUS_REJECT_ST_S = 2
const EXTMEM_CORE0_IBUS_WR_ICACHE_ST_V = 0x1
const EXTMEM_CORE0_IBUS_WR_ICACHE_ST_S = 1
const EXTMEM_CORE0_IBUS_ACS_MSK_ICACHE_ST_V = 0x1
const EXTMEM_CORE0_IBUS_ACS_MSK_ICACHE_ST_S = 0
const EXTMEM_CORE0_DBUS_WORLD_V = 0x1
const EXTMEM_CORE0_DBUS_WORLD_S = 3
const EXTMEM_CORE0_DBUS_ATTR = 0x00000007
const EXTMEM_CORE0_DBUS_ATTR_V = 0x7
const EXTMEM_CORE0_DBUS_ATTR_S = 0
const EXTMEM_CORE0_DBUS_VADDR = 0xFFFFFFFF
const EXTMEM_CORE0_DBUS_VADDR_V = 0xFFFFFFFF
const EXTMEM_CORE0_DBUS_VADDR_S = 0
const EXTMEM_CORE0_IBUS_WORLD_V = 0x1
const EXTMEM_CORE0_IBUS_WORLD_S = 3
const EXTMEM_CORE0_IBUS_ATTR = 0x00000007
const EXTMEM_CORE0_IBUS_ATTR_V = 0x7
const EXTMEM_CORE0_IBUS_ATTR_S = 0
const EXTMEM_CORE0_IBUS_VADDR = 0xFFFFFFFF
const EXTMEM_CORE0_IBUS_VADDR_V = 0xFFFFFFFF
const EXTMEM_CORE0_IBUS_VADDR_S = 0
const EXTMEM_CACHE_MMU_FAULT_CODE = 0x0000000F
const EXTMEM_CACHE_MMU_FAULT_CODE_V = 0xF
const EXTMEM_CACHE_MMU_FAULT_CODE_S = 10
const EXTMEM_CACHE_MMU_FAULT_CONTENT = 0x000003FF
const EXTMEM_CACHE_MMU_FAULT_CONTENT_V = 0x3FF
const EXTMEM_CACHE_MMU_FAULT_CONTENT_S = 0
const EXTMEM_CACHE_MMU_FAULT_VADDR = 0xFFFFFFFF
const EXTMEM_CACHE_MMU_FAULT_VADDR_V = 0xFFFFFFFF
const EXTMEM_CACHE_MMU_FAULT_VADDR_S = 0
const EXTMEM_CACHE_FLASH_WRAP_AROUND_V = 0x1
const EXTMEM_CACHE_FLASH_WRAP_AROUND_S = 0
const EXTMEM_CACHE_MMU_MEM_FORCE_PU_V = 0x1
const EXTMEM_CACHE_MMU_MEM_FORCE_PU_S = 2
const EXTMEM_CACHE_MMU_MEM_FORCE_PD_V = 0x1
const EXTMEM_CACHE_MMU_MEM_FORCE_PD_S = 1
const EXTMEM_CACHE_MMU_MEM_FORCE_ON_V = 0x1
const EXTMEM_CACHE_MMU_MEM_FORCE_ON_S = 0
const EXTMEM_ICACHE_STATE = 0x00000FFF
const EXTMEM_ICACHE_STATE_V = 0xFFF
const EXTMEM_ICACHE_STATE_S = 0
const EXTMEM_RECORD_DISABLE_G0CB_DECRYPT_V = 0x1
const EXTMEM_RECORD_DISABLE_G0CB_DECRYPT_S = 1
const EXTMEM_RECORD_DISABLE_DB_ENCRYPT_V = 0x1
const EXTMEM_RECORD_DISABLE_DB_ENCRYPT_S = 0
const EXTMEM_CLK_FORCE_ON_CRYPT_V = 0x1
const EXTMEM_CLK_FORCE_ON_CRYPT_S = 2
const EXTMEM_CLK_FORCE_ON_AUTO_CRYPT_V = 0x1
const EXTMEM_CLK_FORCE_ON_AUTO_CRYPT_S = 1
const EXTMEM_CLK_FORCE_ON_MANUAL_CRYPT_V = 0x1
const EXTMEM_CLK_FORCE_ON_MANUAL_CRYPT_S = 0
const EXTMEM_ICACHE_PRELOAD_INT_CLR_V = 0x1
const EXTMEM_ICACHE_PRELOAD_INT_CLR_S = 2
const EXTMEM_ICACHE_PRELOAD_INT_ENA_V = 0x1
const EXTMEM_ICACHE_PRELOAD_INT_ENA_S = 1
const EXTMEM_ICACHE_PRELOAD_INT_ST_V = 0x1
const EXTMEM_ICACHE_PRELOAD_INT_ST_S = 0
const EXTMEM_ICACHE_SYNC_INT_CLR_V = 0x1
const EXTMEM_ICACHE_SYNC_INT_CLR_S = 2
const EXTMEM_ICACHE_SYNC_INT_ENA_V = 0x1
const EXTMEM_ICACHE_SYNC_INT_ENA_S = 1
const EXTMEM_ICACHE_SYNC_INT_ST_V = 0x1
const EXTMEM_ICACHE_SYNC_INT_ST_S = 0
const EXTMEM_CACHE_MMU_OWNER = 0x0000000F
const EXTMEM_CACHE_MMU_OWNER_V = 0xF
const EXTMEM_CACHE_MMU_OWNER_S = 0
const EXTMEM_CACHE_TRACE_ENA_V = 0x1
const EXTMEM_CACHE_TRACE_ENA_S = 2
const EXTMEM_CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_V = 0x1
const EXTMEM_CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_S = 1
const EXTMEM_CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_V = 0x1
const EXTMEM_CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_S = 0
const EXTMEM_ICACHE_FREEZE_DONE_V = 0x1
const EXTMEM_ICACHE_FREEZE_DONE_S = 2
const EXTMEM_ICACHE_FREEZE_MODE_V = 0x1
const EXTMEM_ICACHE_FREEZE_MODE_S = 1
const EXTMEM_ICACHE_FREEZE_ENA_V = 0x1
const EXTMEM_ICACHE_FREEZE_ENA_S = 0
const EXTMEM_ICACHE_ATOMIC_OPERATE_ENA_V = 0x1
const EXTMEM_ICACHE_ATOMIC_OPERATE_ENA_S = 0
const EXTMEM_CACHE_REQUEST_BYPASS_V = 0x1
const EXTMEM_CACHE_REQUEST_BYPASS_S = 0
const EXTMEM_IBUS_PMS_LOCK_V = 0x1
const EXTMEM_IBUS_PMS_LOCK_S = 0
const EXTMEM_IBUS_PMS_BOUNDARY0 = 0x00000FFF
const EXTMEM_IBUS_PMS_BOUNDARY0_V = 0xFFF
const EXTMEM_IBUS_PMS_BOUNDARY0_S = 0
const EXTMEM_IBUS_PMS_BOUNDARY1 = 0x00000FFF
const EXTMEM_IBUS_PMS_BOUNDARY1_V = 0xFFF
const EXTMEM_IBUS_PMS_BOUNDARY1_S = 0
const EXTMEM_IBUS_PMS_BOUNDARY2 = 0x00000FFF
const EXTMEM_IBUS_PMS_BOUNDARY2_V = 0xFFF
const EXTMEM_IBUS_PMS_BOUNDARY2_S = 0
const EXTMEM_IBUS_PMS_SCT2_ATTR = 0x0000000F
const EXTMEM_IBUS_PMS_SCT2_ATTR_V = 0xF
const EXTMEM_IBUS_PMS_SCT2_ATTR_S = 4
const EXTMEM_IBUS_PMS_SCT1_ATTR = 0x0000000F
const EXTMEM_IBUS_PMS_SCT1_ATTR_V = 0xF
const EXTMEM_IBUS_PMS_SCT1_ATTR_S = 0
const EXTMEM_DBUS_PMS_LOCK_V = 0x1
const EXTMEM_DBUS_PMS_LOCK_S = 0
const EXTMEM_DBUS_PMS_BOUNDARY0 = 0x00000FFF
const EXTMEM_DBUS_PMS_BOUNDARY0_V = 0xFFF
const EXTMEM_DBUS_PMS_BOUNDARY0_S = 0
const EXTMEM_DBUS_PMS_BOUNDARY1 = 0x00000FFF
const EXTMEM_DBUS_PMS_BOUNDARY1_V = 0xFFF
const EXTMEM_DBUS_PMS_BOUNDARY1_S = 0
const EXTMEM_DBUS_PMS_BOUNDARY2 = 0x00000FFF
const EXTMEM_DBUS_PMS_BOUNDARY2_V = 0xFFF
const EXTMEM_DBUS_PMS_BOUNDARY2_S = 0
const EXTMEM_DBUS_PMS_SCT2_ATTR = 0x00000003
const EXTMEM_DBUS_PMS_SCT2_ATTR_V = 0x3
const EXTMEM_DBUS_PMS_SCT2_ATTR_S = 2
const EXTMEM_DBUS_PMS_SCT1_ATTR = 0x00000003
const EXTMEM_DBUS_PMS_SCT1_ATTR_V = 0x3
const EXTMEM_DBUS_PMS_SCT1_ATTR_S = 0
const EXTMEM_CLK_EN_V = 0x1
const EXTMEM_CLK_EN_S = 0
const EXTMEM_DATE = 0x0FFFFFFF
const EXTMEM_DATE_V = 0xFFFFFFF
const EXTMEM_DATE_S = 0
const SOC_IRAM0_ADDRESS_LOW = 0x4037C000
const SOC_IRAM0_ADDRESS_HIGH = 0x403E0000
const SOC_IRAM0_CACHE_ADDRESS_LOW = 0x42000000
const SOC_IRAM0_CACHE_ADDRESS_HIGH = 0x42800000
const SOC_DRAM0_ADDRESS_LOW = 0x3FC80000
const SOC_DRAM0_ADDRESS_HIGH = 0x3FCE0000
const SOC_DRAM0_CACHE_ADDRESS_LOW = 0x3C000000
const SOC_DRAM0_CACHE_ADDRESS_HIGH = 0x3C800000
const SOC_MMU_VALID = 0
const SOC_MMU_TYPE = 0
const SOC_MMU_ACCESS_FLASH = 0
const SOC_MMU_VALID_VAL_MASK = 0xff
const SOC_MMU_MAX_PADDR_PAGE_NUM = 256
const SOC_MMU_VADDR_MASK = 0x7FFFFF
const SOC_MMU_ENTRY_NUM = 128
const SOC_MMU_DBUS_VADDR_BASE = 0x3C000000
const SOC_MMU_IBUS_VADDR_BASE = 0x42000000
const SOC_MMU_LINEAR_ADDR_MASK = 0x7FFFFF
const CACHE_IBUS = 0
const CACHE_IBUS_MMU_START = 0
const CACHE_IBUS_MMU_END = 0x200
const CACHE_DBUS = 1
const CACHE_DBUS_MMU_START = 0
const CACHE_DBUS_MMU_END = 0x200
const CACHE_IROM_MMU_START = 0
const CACHE_DROM_MMU_MAX_END = 0x200
const ICACHE_MMU_SIZE = 0x200
const DCACHE_MMU_SIZE = 0x200
const MIN_ICACHE_SIZE = 16384
const MAX_ICACHE_SIZE = 16384
const MIN_ICACHE_WAYS = 8
const MAX_ICACHE_WAYS = 8
const MAX_CACHE_WAYS = 8
const MIN_CACHE_LINE_SIZE = 32
const TAG_SIZE = 4
const MIN_ICACHE_BANK_NUM = 1
const MAX_ICACHE_BANK_NUM = 1
const CACHE_MEMORY_BANK_NUM = 1
const CACHE_MEMORY_IBANK_SIZE = 0x4000
const ESP_ROM_ERR_INVALID_ARG = 1
const MMU_SET_ADDR_ALIGNED_ERROR = 2
const MMU_SET_PASE_SIZE_ERROR = 3
const MMU_SET_VADDR_OUT_RANGE = 4
const CACHE_OP_ICACHE_Y = 1
const CACHE_OP_ICACHE_N = 0
const SLP_OE_V = 1
const SLP_OE_S = 0
const SLP_SEL_V = 1
const SLP_SEL_S = 1
const SLP_PD_V = 1
const SLP_PD_S = 2
const SLP_PU_V = 1
const SLP_PU_S = 3
const SLP_IE_V = 1
const SLP_IE_S = 4
const SLP_DRV = 0x3
const SLP_DRV_V = 0x3
const SLP_DRV_S = 5
const FUN_PD_V = 1
const FUN_PD_S = 7
const FUN_PU_V = 1
const FUN_PU_S = 8
const FUN_IE_V = 1
const FUN_IE_S = 9
const FUN_DRV = 0x3
const FUN_DRV_V = 0x3
const FUN_DRV_S = 10
const MCU_SEL = 0x7
const MCU_SEL_V = 0x7
const MCU_SEL_S = 12
const FILTER_EN_V = 1
const FILTER_EN_S = 15
const PIN_FUNC_GPIO = 1
const SPI_HD_GPIO_NUM = 12
const SPI_WP_GPIO_NUM = 13
const SPI_CS0_GPIO_NUM = 14
const SPI_CLK_GPIO_NUM = 15
const SPI_D_GPIO_NUM = 16
const SPI_Q_GPIO_NUM = 17
const SD_CLK_GPIO_NUM = 12
const SD_CMD_GPIO_NUM = 11
const SD_DATA0_GPIO_NUM = 13
const SD_DATA1_GPIO_NUM = 14
const SD_DATA2_GPIO_NUM = 9
const SD_DATA3_GPIO_NUM = 10
const USB_INT_PHY0_DM_GPIO_NUM = 18
const USB_INT_PHY0_DP_GPIO_NUM = 19
const MAX_RTC_GPIO_NUM = 5
const MAX_PAD_GPIO_NUM = 21
const MAX_GPIO_NUM = 25
const PAD_POWER_SEL_V = 0x1
const PAD_POWER_SEL_S = 15
const PAD_POWER_SWITCH_DELAY = 0x7
const PAD_POWER_SWITCH_DELAY_V = 0x7
const PAD_POWER_SWITCH_DELAY_S = 12
const CLK_OUT3 = 0xf
const CLK_OUT3_S = 8
const CLK_OUT2 = 0xf
const CLK_OUT2_S = 4
const CLK_OUT1 = 0xf
const CLK_OUT1_S = 0
const FUNC_XTAL_32K_P_GPIO0 = 1
const FUNC_XTAL_32K_P_GPIO0_0 = 0
const FUNC_XTAL_32K_N_GPIO1 = 1
const FUNC_XTAL_32K_N_GPIO1_0 = 0
const FUNC_GPIO2_FSPIQ = 2
const FUNC_GPIO2_GPIO2 = 1
const FUNC_GPIO2_GPIO2_0 = 0
const FUNC_GPIO3_GPIO3 = 1
const FUNC_GPIO3_GPIO3_0 = 0
const FUNC_MTMS_FSPIHD = 2
const FUNC_MTMS_GPIO4 = 1
const FUNC_MTMS_MTMS = 0
const FUNC_MTDI_FSPIWP = 2
const FUNC_MTDI_GPIO5 = 1
const FUNC_MTDI_MTDI = 0
const FUNC_MTCK_FSPICLK = 2
const FUNC_MTCK_GPIO6 = 1
const FUNC_MTCK_MTCK = 0
const FUNC_MTDO_FSPID = 2
const FUNC_MTDO_GPIO7 = 1
const FUNC_MTDO_MTDO = 0
const FUNC_GPIO8_GPIO8 = 1
const FUNC_GPIO8_GPIO8_0 = 0
const FUNC_GPIO9_GPIO9 = 1
const FUNC_GPIO9_GPIO9_0 = 0
const FUNC_GPIO10_FSPICS0 = 2
const FUNC_GPIO10_GPIO10 = 1
const FUNC_GPIO10_GPIO10_0 = 0
const FUNC_VDD_SPI_GPIO11 = 1
const FUNC_VDD_SPI_GPIO11_0 = 0
const FUNC_SPIHD_GPIO12 = 1
const FUNC_SPIHD_SPIHD = 0
const FUNC_SPIWP_GPIO13 = 1
const FUNC_SPIWP_SPIWP = 0
const FUNC_SPICS0_GPIO14 = 1
const FUNC_SPICS0_SPICS0 = 0
const FUNC_SPICLK_GPIO15 = 1
const FUNC_SPICLK_SPICLK = 0
const FUNC_SPID_GPIO16 = 1
const FUNC_SPID_SPID = 0
const FUNC_SPIQ_GPIO17 = 1
const FUNC_SPIQ_SPIQ = 0
const FUNC_GPIO18_GPIO18 = 1
const FUNC_GPIO18_GPIO18_0 = 0
const FUNC_GPIO19_GPIO19 = 1
const FUNC_GPIO19_GPIO19_0 = 0
const FUNC_U0RXD_GPIO20 = 1
const FUNC_U0RXD_U0RXD = 0
const FUNC_U0TXD_GPIO21 = 1
const FUNC_U0TXD_U0TXD = 0
const IO_MUX_DATE = 0xFFFFFFFF
const IO_MUX_DATE_S = 0
const IO_MUX_DATE_VERSION = 0x2006050
const SPIQ_IN_IDX = 0
const SPIQ_OUT_IDX = 0
const SPID_IN_IDX = 1
const SPID_OUT_IDX = 1
const SPIHD_IN_IDX = 2
const SPIHD_OUT_IDX = 2
const SPIWP_IN_IDX = 3
const SPIWP_OUT_IDX = 3
const SPICLK_OUT_IDX = 4
const SPICS0_OUT_IDX = 5
const U0RXD_IN_IDX = 6
const U0TXD_OUT_IDX = 6
const U0CTS_IN_IDX = 7
const U0RTS_OUT_IDX = 7
const U0DSR_IN_IDX = 8
const U0DTR_OUT_IDX = 8
const U1RXD_IN_IDX = 9
const U1TXD_OUT_IDX = 9
const U1CTS_IN_IDX = 10
const U1RTS_OUT_IDX = 10
const U1DSR_IN_IDX = 11
const U1DTR_OUT_IDX = 11
const I2S_MCLK_IN_IDX = 12
const I2S_MCLK_OUT_IDX = 12
const I2SO_BCK_IN_IDX = 13
const I2SO_BCK_OUT_IDX = 13
const I2SO_WS_IN_IDX = 14
const I2SO_WS_OUT_IDX = 14
const I2SI_SD_IN_IDX = 15
const I2SO_SD_OUT_IDX = 15
const I2SI_BCK_IN_IDX = 16
const I2SI_BCK_OUT_IDX = 16
const I2SI_WS_IN_IDX = 17
const I2SI_WS_OUT_IDX = 17
const GPIO_BT_PRIORITY_IDX = 18
const GPIO_WLAN_PRIO_IDX = 18
const GPIO_BT_ACTIVE_IDX = 19
const GPIO_WLAN_ACTIVE_IDX = 19
const CPU_GPIO_IN0_IDX = 28
const CPU_GPIO_OUT0_IDX = 28
const CPU_GPIO_IN1_IDX = 29
const CPU_GPIO_OUT1_IDX = 29
const CPU_GPIO_IN2_IDX = 30
const CPU_GPIO_OUT2_IDX = 30
const CPU_GPIO_IN3_IDX = 31
const CPU_GPIO_OUT3_IDX = 31
const CPU_GPIO_IN4_IDX = 32
const CPU_GPIO_OUT4_IDX = 32
const CPU_GPIO_IN5_IDX = 33
const CPU_GPIO_OUT5_IDX = 33
const CPU_GPIO_IN6_IDX = 34
const CPU_GPIO_OUT6_IDX = 34
const CPU_GPIO_IN7_IDX = 35
const CPU_GPIO_OUT7_IDX = 35
const USB_JTAG_TCK_OUT_IDX = 36
const USB_JTAG_TMS_OUT_IDX = 37
const USB_JTAG_TDI_OUT_IDX = 38
const USB_JTAG_TDO_OUT_IDX = 39
const USB_EXTPHY_VP_IDX = 40
const USB_EXTPHY_OEN_IDX = 40
const USB_EXTPHY_VM_IDX = 41
const USB_EXTPHY_SPEED_IDX = 41
const USB_EXTPHY_RCV_IDX = 42
const USB_EXTPHY_VPO_IDX = 42
const USB_EXTPHY_VMO_IDX = 43
const USB_EXTPHY_SUSPND_IDX = 44
const EXT_ADC_START_IDX = 45
const LEDC_LS_SIG_OUT0_IDX = 45
const LEDC_LS_SIG_OUT1_IDX = 46
const LEDC_LS_SIG_OUT2_IDX = 47
const LEDC_LS_SIG_OUT3_IDX = 48
const LEDC_LS_SIG_OUT4_IDX = 49
const LEDC_LS_SIG_OUT5_IDX = 50
const RMT_SIG_IN0_IDX = 51
const RMT_SIG_OUT0_IDX = 51
const RMT_SIG_IN1_IDX = 52
const RMT_SIG_OUT1_IDX = 52
const I2CEXT0_SCL_IN_IDX = 53
const I2CEXT0_SCL_OUT_IDX = 53
const I2CEXT0_SDA_IN_IDX = 54
const I2CEXT0_SDA_OUT_IDX = 54
const GPIO_SD0_OUT_IDX = 55
const GPIO_SD1_OUT_IDX = 56
const GPIO_SD2_OUT_IDX = 57
const GPIO_SD3_OUT_IDX = 58
const I2SO_SD1_OUT_IDX = 59
const FSPICLK_IN_IDX = 63
const FSPICLK_OUT_IDX = 63
const FSPIQ_IN_IDX = 64
const FSPIQ_OUT_IDX = 64
const FSPID_IN_IDX = 65
const FSPID_OUT_IDX = 65
const FSPIHD_IN_IDX = 66
const FSPIHD_OUT_IDX = 66
const FSPIWP_IN_IDX = 67
const FSPIWP_OUT_IDX = 67
const FSPICS0_IN_IDX = 68
const FSPICS0_OUT_IDX = 68
const FSPICS1_OUT_IDX = 69
const FSPICS2_OUT_IDX = 70
const FSPICS3_OUT_IDX = 71
const FSPICS4_OUT_IDX = 72
const FSPICS5_OUT_IDX = 73
const TWAI_RX_IDX = 74
const TWAI_TX_IDX = 74
const TWAI_BUS_OFF_ON_IDX = 75
const TWAI_CLKOUT_IDX = 76
const PCMFSYNC_IN_IDX = 77
const BT_AUDIO0_IRQ_IDX = 77
const PCMCLK_IN_IDX = 78
const BT_AUDIO1_IRQ_IDX = 78
const PCMDIN_IDX = 79
const BT_AUDIO2_IRQ_IDX = 79
const RW_WAKEUP_REQ_IDX = 80
const BLE_AUDIO0_IRQ_IDX = 80
const BLE_AUDIO1_IRQ_IDX = 81
const BLE_AUDIO2_IRQ_IDX = 82
const PCMFSYNC_OUT_IDX = 83
const PCMCLK_OUT_IDX = 84
const PCMDOUT_IDX = 85
const BLE_AUDIO_SYNC0_P_IDX = 86
const BLE_AUDIO_SYNC1_P_IDX = 87
const BLE_AUDIO_SYNC2_P_IDX = 88
const ANT_SEL0_IDX = 89
const ANT_SEL1_IDX = 90
const ANT_SEL2_IDX = 91
const ANT_SEL3_IDX = 92
const ANT_SEL4_IDX = 93
const ANT_SEL5_IDX = 94
const ANT_SEL6_IDX = 95
const ANT_SEL7_IDX = 96
const SIG_IN_FUNC_97_IDX = 97
const SIG_IN_FUNC97_IDX = 97
const SIG_IN_FUNC_98_IDX = 98
const SIG_IN_FUNC98_IDX = 98
const SIG_IN_FUNC_99_IDX = 99
const SIG_IN_FUNC99_IDX = 99
const SIG_IN_FUNC_100_IDX = 100
const SIG_IN_FUNC100_IDX = 100
const SYNCERR_IDX = 101
const SYNCFOUND_FLAG_IDX = 102
const EVT_CNTL_IMMEDIATE_ABORT_IDX = 103
const LINKLBL_IDX = 104
const DATA_EN_IDX = 105
const DATA_IDX = 106
const PKT_TX_ON_IDX = 107
const PKT_RX_ON_IDX = 108
const RW_TX_ON_IDX = 109
const RW_RX_ON_IDX = 110
const EVT_REQ_P_IDX = 111
const EVT_STOP_P_IDX = 112
const BT_MODE_ON_IDX = 113
const GPIO_LC_DIAG0_IDX = 114
const GPIO_LC_DIAG1_IDX = 115
const GPIO_LC_DIAG2_IDX = 116
const CH_IDX_IDX = 117
const RX_WINDOW_IDX = 118
const UPDATE_RX_IDX = 119
const RX_STATUS_IDX = 120
const CLK_GPIO_IDX = 121
const NBT_BLE_IDX = 122
const CLK_OUT_OUT1_IDX = 123
const CLK_OUT_OUT2_IDX = 124
const CLK_OUT_OUT3_IDX = 125
const SPICS1_OUT_IDX = 126
const USB_JTAG_TRST_OUT_IDX = 127
const SIG_GPIO_OUT_IDX = 128
const GPIO_MAP_DATE_IDX = 0x2006130
const USB_SERIAL_JTAG_RDWR_BYTE = 0x000000FF
const USB_SERIAL_JTAG_RDWR_BYTE_V = 0x000000FF
const USB_SERIAL_JTAG_RDWR_BYTE_S = 0
const USB_SERIAL_JTAG_PHY_SEL_V = 0x00000001
const USB_SERIAL_JTAG_PHY_SEL_S = 0
const USB_SERIAL_JTAG_EXCHG_PINS_OVERRIDE_V = 0x00000001
const USB_SERIAL_JTAG_EXCHG_PINS_OVERRIDE_S = 1
const USB_SERIAL_JTAG_EXCHG_PINS_V = 0x00000001
const USB_SERIAL_JTAG_EXCHG_PINS_S = 2
const USB_SERIAL_JTAG_VREFL = 0x00000003
const USB_SERIAL_JTAG_VREFL_V = 0x00000003
const USB_SERIAL_JTAG_VREFL_S = 3
const USB_SERIAL_JTAG_VREFH = 0x00000003
const USB_SERIAL_JTAG_VREFH_V = 0x00000003
const USB_SERIAL_JTAG_VREFH_S = 5
const USB_SERIAL_JTAG_VREF_OVERRIDE_V = 0x00000001
const USB_SERIAL_JTAG_VREF_OVERRIDE_S = 7
const USB_SERIAL_JTAG_PAD_PULL_OVERRIDE_V = 0x00000001
const USB_SERIAL_JTAG_PAD_PULL_OVERRIDE_S = 8
const USB_SERIAL_JTAG_DP_PULLUP_V = 0x00000001
const USB_SERIAL_JTAG_DP_PULLUP_S = 9
const USB_SERIAL_JTAG_DP_PULLDOWN_V = 0x00000001
const USB_SERIAL_JTAG_DP_PULLDOWN_S = 10
const USB_SERIAL_JTAG_DM_PULLUP_V = 0x00000001
const USB_SERIAL_JTAG_DM_PULLUP_S = 11
const USB_SERIAL_JTAG_DM_PULLDOWN_V = 0x00000001
const USB_SERIAL_JTAG_DM_PULLDOWN_S = 12
const USB_SERIAL_JTAG_PULLUP_VALUE_V = 0x00000001
const USB_SERIAL_JTAG_PULLUP_VALUE_S = 13
const USB_SERIAL_JTAG_USB_PAD_ENABLE_V = 0x00000001
const USB_SERIAL_JTAG_USB_PAD_ENABLE_S = 14
const USB_SERIAL_JTAG_TEST_ENABLE_V = 0x00000001
const USB_SERIAL_JTAG_TEST_ENABLE_S = 0
const USB_SERIAL_JTAG_TEST_USB_OE_V = 0x00000001
const USB_SERIAL_JTAG_TEST_USB_OE_S = 1
const USB_SERIAL_JTAG_TEST_TX_DP_V = 0x00000001
const USB_SERIAL_JTAG_TEST_TX_DP_S = 2
const USB_SERIAL_JTAG_TEST_TX_DM_V = 0x00000001
const USB_SERIAL_JTAG_TEST_TX_DM_S = 3
const USB_SERIAL_JTAG_CLK_EN_V = 0x00000001
const USB_SERIAL_JTAG_CLK_EN_S = 0
const USB_SERIAL_JTAG_USB_MEM_PD_V = 0x00000001
const USB_SERIAL_JTAG_USB_MEM_PD_S = 0
const USB_SERIAL_JTAG_USB_MEM_CLK_EN_V = 0x00000001
const USB_SERIAL_JTAG_USB_MEM_CLK_EN_S = 1
const USB_SERIAL_JTAG_WR_DONE_V = 0x00000001
const USB_SERIAL_JTAG_WR_DONE_S = 0
const USB_SERIAL_JTAG_SERIAL_IN_EP_DATA_FREE_V = 0x00000001
const USB_SERIAL_JTAG_SERIAL_IN_EP_DATA_FREE_S = 1
const USB_SERIAL_JTAG_SERIAL_OUT_EP_DATA_AVAIL_V = 0x00000001
const USB_SERIAL_JTAG_SERIAL_OUT_EP_DATA_AVAIL_S = 2
const USB_SERIAL_JTAG_IN_FIFO_CNT = 0x00000003
const USB_SERIAL_JTAG_IN_FIFO_CNT_V = 0x00000003
const USB_SERIAL_JTAG_IN_FIFO_CNT_S = 0
const USB_SERIAL_JTAG_IN_FIFO_EMPTY_V = 0x00000001
const USB_SERIAL_JTAG_IN_FIFO_EMPTY_S = 2
const USB_SERIAL_JTAG_IN_FIFO_FULL_V = 0x00000001
const USB_SERIAL_JTAG_IN_FIFO_FULL_S = 3
const USB_SERIAL_JTAG_OUT_FIFO_CNT = 0x00000003
const USB_SERIAL_JTAG_OUT_FIFO_CNT_V = 0x00000003
const USB_SERIAL_JTAG_OUT_FIFO_CNT_S = 4
const USB_SERIAL_JTAG_OUT_FIFO_EMPTY_V = 0x00000001
const USB_SERIAL_JTAG_OUT_FIFO_EMPTY_S = 6
const USB_SERIAL_JTAG_OUT_FIFO_FULL_V = 0x00000001
const USB_SERIAL_JTAG_OUT_FIFO_FULL_S = 7
const USB_SERIAL_JTAG_IN_FIFO_RESET_V = 0x00000001
const USB_SERIAL_JTAG_IN_FIFO_RESET_S = 8
const USB_SERIAL_JTAG_OUT_FIFO_RESET_V = 0x00000001
const USB_SERIAL_JTAG_OUT_FIFO_RESET_S = 9
const USB_SERIAL_JTAG_SOF_FRAME_INDEX = 0x000007FF
const USB_SERIAL_JTAG_SOF_FRAME_INDEX_V = 0x000007FF
const USB_SERIAL_JTAG_SOF_FRAME_INDEX_S = 0
const USB_SERIAL_JTAG_IN_EP0_STATE = 0x00000003
const USB_SERIAL_JTAG_IN_EP0_STATE_V = 0x00000003
const USB_SERIAL_JTAG_IN_EP0_STATE_S = 0
const USB_SERIAL_JTAG_IN_EP0_WR_ADDR = 0x0000007F
const USB_SERIAL_JTAG_IN_EP0_WR_ADDR_V = 0x0000007F
const USB_SERIAL_JTAG_IN_EP0_WR_ADDR_S = 2
const USB_SERIAL_JTAG_IN_EP0_RD_ADDR = 0x0000007F
const USB_SERIAL_JTAG_IN_EP0_RD_ADDR_V = 0x0000007F
const USB_SERIAL_JTAG_IN_EP0_RD_ADDR_S = 9
const USB_SERIAL_JTAG_IN_EP1_STATE = 0x00000003
const USB_SERIAL_JTAG_IN_EP1_STATE_V = 0x00000003
const USB_SERIAL_JTAG_IN_EP1_STATE_S = 0
const USB_SERIAL_JTAG_IN_EP1_WR_ADDR = 0x0000007F
const USB_SERIAL_JTAG_IN_EP1_WR_ADDR_V = 0x0000007F
const USB_SERIAL_JTAG_IN_EP1_WR_ADDR_S = 2
const USB_SERIAL_JTAG_IN_EP1_RD_ADDR = 0x0000007F
const USB_SERIAL_JTAG_IN_EP1_RD_ADDR_V = 0x0000007F
const USB_SERIAL_JTAG_IN_EP1_RD_ADDR_S = 9
const USB_SERIAL_JTAG_IN_EP2_STATE = 0x00000003
const USB_SERIAL_JTAG_IN_EP2_STATE_V = 0x00000003
const USB_SERIAL_JTAG_IN_EP2_STATE_S = 0
const USB_SERIAL_JTAG_IN_EP2_WR_ADDR = 0x0000007F
const USB_SERIAL_JTAG_IN_EP2_WR_ADDR_V = 0x0000007F
const USB_SERIAL_JTAG_IN_EP2_WR_ADDR_S = 2
const USB_SERIAL_JTAG_IN_EP2_RD_ADDR = 0x0000007F
const USB_SERIAL_JTAG_IN_EP2_RD_ADDR_V = 0x0000007F
const USB_SERIAL_JTAG_IN_EP2_RD_ADDR_S = 9
const USB_SERIAL_JTAG_IN_EP3_STATE = 0x00000003
const USB_SERIAL_JTAG_IN_EP3_STATE_V = 0x00000003
const USB_SERIAL_JTAG_IN_EP3_STATE_S = 0
const USB_SERIAL_JTAG_IN_EP3_WR_ADDR = 0x0000007F
const USB_SERIAL_JTAG_IN_EP3_WR_ADDR_V = 0x0000007F
const USB_SERIAL_JTAG_IN_EP3_WR_ADDR_S = 2
const USB_SERIAL_JTAG_IN_EP3_RD_ADDR = 0x0000007F
const USB_SERIAL_JTAG_IN_EP3_RD_ADDR_V = 0x0000007F
const USB_SERIAL_JTAG_IN_EP3_RD_ADDR_S = 9
const USB_SERIAL_JTAG_OUT_EP0_STATE = 0x00000003
const USB_SERIAL_JTAG_OUT_EP0_STATE_V = 0x00000003
const USB_SERIAL_JTAG_OUT_EP0_STATE_S = 0
const USB_SERIAL_JTAG_OUT_EP0_WR_ADDR = 0x0000007F
const USB_SERIAL_JTAG_OUT_EP0_WR_ADDR_V = 0x0000007F
const USB_SERIAL_JTAG_OUT_EP0_WR_ADDR_S = 2
const USB_SERIAL_JTAG_OUT_EP0_RD_ADDR = 0x0000007F
const USB_SERIAL_JTAG_OUT_EP0_RD_ADDR_V = 0x0000007F
const USB_SERIAL_JTAG_OUT_EP0_RD_ADDR_S = 9
const USB_SERIAL_JTAG_OUT_EP1_STATE = 0x00000003
const USB_SERIAL_JTAG_OUT_EP1_STATE_V = 0x00000003
const USB_SERIAL_JTAG_OUT_EP1_STATE_S = 0
const USB_SERIAL_JTAG_OUT_EP1_WR_ADDR = 0x0000007F
const USB_SERIAL_JTAG_OUT_EP1_WR_ADDR_V = 0x0000007F
const USB_SERIAL_JTAG_OUT_EP1_WR_ADDR_S = 2
const USB_SERIAL_JTAG_OUT_EP1_RD_ADDR = 0x0000007F
const USB_SERIAL_JTAG_OUT_EP1_RD_ADDR_V = 0x0000007F
const USB_SERIAL_JTAG_OUT_EP1_RD_ADDR_S = 9
const USB_SERIAL_JTAG_OUT_EP1_REC_DATA_CNT = 0x0000007F
const USB_SERIAL_JTAG_OUT_EP1_REC_DATA_CNT_V = 0x0000007F
const USB_SERIAL_JTAG_OUT_EP1_REC_DATA_CNT_S = 16
const USB_SERIAL_JTAG_OUT_EP2_STATE = 0x00000003
const USB_SERIAL_JTAG_OUT_EP2_STATE_V = 0x00000003
const USB_SERIAL_JTAG_OUT_EP2_STATE_S = 0
const USB_SERIAL_JTAG_OUT_EP2_WR_ADDR = 0x0000007F
const USB_SERIAL_JTAG_OUT_EP2_WR_ADDR_V = 0x0000007F
const USB_SERIAL_JTAG_OUT_EP2_WR_ADDR_S = 2
const USB_SERIAL_JTAG_OUT_EP2_RD_ADDR = 0x0000007F
const USB_SERIAL_JTAG_OUT_EP2_RD_ADDR_V = 0x0000007F
const USB_SERIAL_JTAG_OUT_EP2_RD_ADDR_S = 9
const USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_RAW_V = 0x00000001
const USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_RAW_S = 0
const USB_SERIAL_JTAG_SOF_INT_RAW_V = 0x00000001
const USB_SERIAL_JTAG_SOF_INT_RAW_S = 1
const USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_RAW_V = 0x00000001
const USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_RAW_S = 2
const USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_RAW_V = 0x00000001
const USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_RAW_S = 3
const USB_SERIAL_JTAG_PID_ERR_INT_RAW_V = 0x00000001
const USB_SERIAL_JTAG_PID_ERR_INT_RAW_S = 4
const USB_SERIAL_JTAG_CRC5_ERR_INT_RAW_V = 0x00000001
const USB_SERIAL_JTAG_CRC5_ERR_INT_RAW_S = 5
const USB_SERIAL_JTAG_CRC16_ERR_INT_RAW_V = 0x00000001
const USB_SERIAL_JTAG_CRC16_ERR_INT_RAW_S = 6
const USB_SERIAL_JTAG_STUFF_ERR_INT_RAW_V = 0x00000001
const USB_SERIAL_JTAG_STUFF_ERR_INT_RAW_S = 7
const USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_RAW_V = 0x00000001
const USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_RAW_S = 8
const USB_SERIAL_JTAG_USB_BUS_RESET_INT_RAW_V = 0x00000001
const USB_SERIAL_JTAG_USB_BUS_RESET_INT_RAW_S = 9
const USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_RAW_V = 0x00000001
const USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_RAW_S = 10
const USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_RAW_V = 0x00000001
const USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_RAW_S = 11
const USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ST_V = 0x00000001
const USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ST_S = 0
const USB_SERIAL_JTAG_SOF_INT_ST_V = 0x00000001
const USB_SERIAL_JTAG_SOF_INT_ST_S = 1
const USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ST_V = 0x00000001
const USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ST_S = 2
const USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ST_V = 0x00000001
const USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ST_S = 3
const USB_SERIAL_JTAG_PID_ERR_INT_ST_V = 0x00000001
const USB_SERIAL_JTAG_PID_ERR_INT_ST_S = 4
const USB_SERIAL_JTAG_CRC5_ERR_INT_ST_V = 0x00000001
const USB_SERIAL_JTAG_CRC5_ERR_INT_ST_S = 5
const USB_SERIAL_JTAG_CRC16_ERR_INT_ST_V = 0x00000001
const USB_SERIAL_JTAG_CRC16_ERR_INT_ST_S = 6
const USB_SERIAL_JTAG_STUFF_ERR_INT_ST_V = 0x00000001
const USB_SERIAL_JTAG_STUFF_ERR_INT_ST_S = 7
const USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ST_V = 0x00000001
const USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ST_S = 8
const USB_SERIAL_JTAG_USB_BUS_RESET_INT_ST_V = 0x00000001
const USB_SERIAL_JTAG_USB_BUS_RESET_INT_ST_S = 9
const USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ST_V = 0x00000001
const USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ST_S = 10
const USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ST_V = 0x00000001
const USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ST_S = 11
const USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ENA_V = 0x00000001
const USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ENA_S = 0
const USB_SERIAL_JTAG_SOF_INT_ENA_V = 0x00000001
const USB_SERIAL_JTAG_SOF_INT_ENA_S = 1
const USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ENA_V = 0x00000001
const USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ENA_S = 2
const USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ENA_V = 0x00000001
const USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ENA_S = 3
const USB_SERIAL_JTAG_PID_ERR_INT_ENA_V = 0x00000001
const USB_SERIAL_JTAG_PID_ERR_INT_ENA_S = 4
const USB_SERIAL_JTAG_CRC5_ERR_INT_ENA_V = 0x00000001
const USB_SERIAL_JTAG_CRC5_ERR_INT_ENA_S = 5
const USB_SERIAL_JTAG_CRC16_ERR_INT_ENA_V = 0x00000001
const USB_SERIAL_JTAG_CRC16_ERR_INT_ENA_S = 6
const USB_SERIAL_JTAG_STUFF_ERR_INT_ENA_V = 0x00000001
const USB_SERIAL_JTAG_STUFF_ERR_INT_ENA_S = 7
const USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ENA_V = 0x00000001
const USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ENA_S = 8
const USB_SERIAL_JTAG_USB_BUS_RESET_INT_ENA_V = 0x00000001
const USB_SERIAL_JTAG_USB_BUS_RESET_INT_ENA_S = 9
const USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ENA_V = 0x00000001
const USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ENA_S = 10
const USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ENA_V = 0x00000001
const USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ENA_S = 11
const USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_CLR_V = 0x00000001
const USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_CLR_S = 0
const USB_SERIAL_JTAG_SOF_INT_CLR_V = 0x00000001
const USB_SERIAL_JTAG_SOF_INT_CLR_S = 1
const USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_CLR_V = 0x00000001
const USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_CLR_S = 2
const USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_CLR_V = 0x00000001
const USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_CLR_S = 3
const USB_SERIAL_JTAG_PID_ERR_INT_CLR_V = 0x00000001
const USB_SERIAL_JTAG_PID_ERR_INT_CLR_S = 4
const USB_SERIAL_JTAG_CRC5_ERR_INT_CLR_V = 0x00000001
const USB_SERIAL_JTAG_CRC5_ERR_INT_CLR_S = 5
const USB_SERIAL_JTAG_CRC16_ERR_INT_CLR_V = 0x00000001
const USB_SERIAL_JTAG_CRC16_ERR_INT_CLR_S = 6
const USB_SERIAL_JTAG_STUFF_ERR_INT_CLR_V = 0x00000001
const USB_SERIAL_JTAG_STUFF_ERR_INT_CLR_S = 7
const USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_CLR_V = 0x00000001
const USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_CLR_S = 8
const USB_SERIAL_JTAG_USB_BUS_RESET_INT_CLR_V = 0x00000001
const USB_SERIAL_JTAG_USB_BUS_RESET_INT_CLR_S = 9
const USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_CLR_V = 0x00000001
const USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_CLR_S = 10
const USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_CLR_V = 0x00000001
const USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_CLR_S = 11
const USB_SERIAL_JTAG_DATE = 0xFFFFFFFF
const USB_SERIAL_JTAG_DATE_V = 0xFFFFFFFF
const USB_SERIAL_JTAG_DATE_S = 0
const LEDC_OVF_CNT_RESET_LSCH0_V = 0x1
const LEDC_OVF_CNT_RESET_LSCH0_S = 16
const LEDC_OVF_CNT_EN_LSCH0_V = 0x1
const LEDC_OVF_CNT_EN_LSCH0_S = 15
const LEDC_OVF_NUM_LSCH0 = 0x000003FF
const LEDC_OVF_NUM_LSCH0_V = 0x3FF
const LEDC_OVF_NUM_LSCH0_S = 5
const LEDC_PARA_UP_LSCH0_V = 0x1
const LEDC_PARA_UP_LSCH0_S = 4
const LEDC_IDLE_LV_LSCH0_V = 0x1
const LEDC_IDLE_LV_LSCH0_S = 3
const LEDC_SIG_OUT_EN_LSCH0_V = 0x1
const LEDC_SIG_OUT_EN_LSCH0_S = 2
const LEDC_TIMER_SEL_LSCH0 = 0x00000003
const LEDC_TIMER_SEL_LSCH0_V = 0x3
const LEDC_TIMER_SEL_LSCH0_S = 0
const LEDC_HPOINT_LSCH0 = 0x00003FFF
const LEDC_HPOINT_LSCH0_V = 0x3FFF
const LEDC_HPOINT_LSCH0_S = 0
const LEDC_DUTY_LSCH0 = 0x0007FFFF
const LEDC_DUTY_LSCH0_V = 0x7FFFF
const LEDC_DUTY_LSCH0_S = 0
const LEDC_DUTY_START_LSCH0_V = 0x1
const LEDC_DUTY_START_LSCH0_S = 31
const LEDC_DUTY_INC_LSCH0_V = 0x1
const LEDC_DUTY_INC_LSCH0_S = 30
const LEDC_DUTY_NUM_LSCH0 = 0x000003FF
const LEDC_DUTY_NUM_LSCH0_V = 0x3FF
const LEDC_DUTY_NUM_LSCH0_S = 20
const LEDC_DUTY_CYCLE_LSCH0 = 0x000003FF
const LEDC_DUTY_CYCLE_LSCH0_V = 0x3FF
const LEDC_DUTY_CYCLE_LSCH0_S = 10
const LEDC_DUTY_SCALE_LSCH0 = 0x000003FF
const LEDC_DUTY_SCALE_LSCH0_V = 0x3FF
const LEDC_DUTY_SCALE_LSCH0_S = 0
const LEDC_OVF_CNT_RESET_LSCH1_V = 0x1
const LEDC_OVF_CNT_RESET_LSCH1_S = 16
const LEDC_OVF_CNT_EN_LSCH1_V = 0x1
const LEDC_OVF_CNT_EN_LSCH1_S = 15
const LEDC_OVF_NUM_LSCH1 = 0x000003FF
const LEDC_OVF_NUM_LSCH1_V = 0x3FF
const LEDC_OVF_NUM_LSCH1_S = 5
const LEDC_PARA_UP_LSCH1_V = 0x1
const LEDC_PARA_UP_LSCH1_S = 4
const LEDC_IDLE_LV_LSCH1_V = 0x1
const LEDC_IDLE_LV_LSCH1_S = 3
const LEDC_SIG_OUT_EN_LSCH1_V = 0x1
const LEDC_SIG_OUT_EN_LSCH1_S = 2
const LEDC_TIMER_SEL_LSCH1 = 0x00000003
const LEDC_TIMER_SEL_LSCH1_V = 0x3
const LEDC_TIMER_SEL_LSCH1_S = 0
const LEDC_HPOINT_LSCH1 = 0x00003FFF
const LEDC_HPOINT_LSCH1_V = 0x3FFF
const LEDC_HPOINT_LSCH1_S = 0
const LEDC_DUTY_LSCH1 = 0x0007FFFF
const LEDC_DUTY_LSCH1_V = 0x7FFFF
const LEDC_DUTY_LSCH1_S = 0
const LEDC_DUTY_START_LSCH1_V = 0x1
const LEDC_DUTY_START_LSCH1_S = 31
const LEDC_DUTY_INC_LSCH1_V = 0x1
const LEDC_DUTY_INC_LSCH1_S = 30
const LEDC_DUTY_NUM_LSCH1 = 0x000003FF
const LEDC_DUTY_NUM_LSCH1_V = 0x3FF
const LEDC_DUTY_NUM_LSCH1_S = 20
const LEDC_DUTY_CYCLE_LSCH1 = 0x000003FF
const LEDC_DUTY_CYCLE_LSCH1_V = 0x3FF
const LEDC_DUTY_CYCLE_LSCH1_S = 10
const LEDC_DUTY_SCALE_LSCH1 = 0x000003FF
const LEDC_DUTY_SCALE_LSCH1_V = 0x3FF
const LEDC_DUTY_SCALE_LSCH1_S = 0
const LEDC_OVF_CNT_RESET_LSCH2_V = 0x1
const LEDC_OVF_CNT_RESET_LSCH2_S = 16
const LEDC_OVF_CNT_EN_LSCH2_V = 0x1
const LEDC_OVF_CNT_EN_LSCH2_S = 15
const LEDC_OVF_NUM_LSCH2 = 0x000003FF
const LEDC_OVF_NUM_LSCH2_V = 0x3FF
const LEDC_OVF_NUM_LSCH2_S = 5
const LEDC_PARA_UP_LSCH2_V = 0x1
const LEDC_PARA_UP_LSCH2_S = 4
const LEDC_IDLE_LV_LSCH2_V = 0x1
const LEDC_IDLE_LV_LSCH2_S = 3
const LEDC_SIG_OUT_EN_LSCH2_V = 0x1
const LEDC_SIG_OUT_EN_LSCH2_S = 2
const LEDC_TIMER_SEL_LSCH2 = 0x00000003
const LEDC_TIMER_SEL_LSCH2_V = 0x3
const LEDC_TIMER_SEL_LSCH2_S = 0
const LEDC_HPOINT_LSCH2 = 0x00003FFF
const LEDC_HPOINT_LSCH2_V = 0x3FFF
const LEDC_HPOINT_LSCH2_S = 0
const LEDC_DUTY_LSCH2 = 0x0007FFFF
const LEDC_DUTY_LSCH2_V = 0x7FFFF
const LEDC_DUTY_LSCH2_S = 0
const LEDC_DUTY_START_LSCH2_V = 0x1
const LEDC_DUTY_START_LSCH2_S = 31
const LEDC_DUTY_INC_LSCH2_V = 0x1
const LEDC_DUTY_INC_LSCH2_S = 30
const LEDC_DUTY_NUM_LSCH2 = 0x000003FF
const LEDC_DUTY_NUM_LSCH2_V = 0x3FF
const LEDC_DUTY_NUM_LSCH2_S = 20
const LEDC_DUTY_CYCLE_LSCH2 = 0x000003FF
const LEDC_DUTY_CYCLE_LSCH2_V = 0x3FF
const LEDC_DUTY_CYCLE_LSCH2_S = 10
const LEDC_DUTY_SCALE_LSCH2 = 0x000003FF
const LEDC_DUTY_SCALE_LSCH2_V = 0x3FF
const LEDC_DUTY_SCALE_LSCH2_S = 0
const LEDC_OVF_CNT_RESET_LSCH3_V = 0x1
const LEDC_OVF_CNT_RESET_LSCH3_S = 16
const LEDC_OVF_CNT_EN_LSCH3_V = 0x1
const LEDC_OVF_CNT_EN_LSCH3_S = 15
const LEDC_OVF_NUM_LSCH3 = 0x000003FF
const LEDC_OVF_NUM_LSCH3_V = 0x3FF
const LEDC_OVF_NUM_LSCH3_S = 5
const LEDC_PARA_UP_LSCH3_V = 0x1
const LEDC_PARA_UP_LSCH3_S = 4
const LEDC_IDLE_LV_LSCH3_V = 0x1
const LEDC_IDLE_LV_LSCH3_S = 3
const LEDC_SIG_OUT_EN_LSCH3_V = 0x1
const LEDC_SIG_OUT_EN_LSCH3_S = 2
const LEDC_TIMER_SEL_LSCH3 = 0x00000003
const LEDC_TIMER_SEL_LSCH3_V = 0x3
const LEDC_TIMER_SEL_LSCH3_S = 0
const LEDC_HPOINT_LSCH3 = 0x00003FFF
const LEDC_HPOINT_LSCH3_V = 0x3FFF
const LEDC_HPOINT_LSCH3_S = 0
const LEDC_DUTY_LSCH3 = 0x0007FFFF
const LEDC_DUTY_LSCH3_V = 0x7FFFF
const LEDC_DUTY_LSCH3_S = 0
const LEDC_DUTY_START_LSCH3_V = 0x1
const LEDC_DUTY_START_LSCH3_S = 31
const LEDC_DUTY_INC_LSCH3_V = 0x1
const LEDC_DUTY_INC_LSCH3_S = 30
const LEDC_DUTY_NUM_LSCH3 = 0x000003FF
const LEDC_DUTY_NUM_LSCH3_V = 0x3FF
const LEDC_DUTY_NUM_LSCH3_S = 20
const LEDC_DUTY_CYCLE_LSCH3 = 0x000003FF
const LEDC_DUTY_CYCLE_LSCH3_V = 0x3FF
const LEDC_DUTY_CYCLE_LSCH3_S = 10
const LEDC_DUTY_SCALE_LSCH3 = 0x000003FF
const LEDC_DUTY_SCALE_LSCH3_V = 0x3FF
const LEDC_DUTY_SCALE_LSCH3_S = 0
const LEDC_OVF_CNT_RESET_LSCH4_V = 0x1
const LEDC_OVF_CNT_RESET_LSCH4_S = 16
const LEDC_OVF_CNT_EN_LSCH4_V = 0x1
const LEDC_OVF_CNT_EN_LSCH4_S = 15
const LEDC_OVF_NUM_LSCH4 = 0x000003FF
const LEDC_OVF_NUM_LSCH4_V = 0x3FF
const LEDC_OVF_NUM_LSCH4_S = 5
const LEDC_PARA_UP_LSCH4_V = 0x1
const LEDC_PARA_UP_LSCH4_S = 4
const LEDC_IDLE_LV_LSCH4_V = 0x1
const LEDC_IDLE_LV_LSCH4_S = 3
const LEDC_SIG_OUT_EN_LSCH4_V = 0x1
const LEDC_SIG_OUT_EN_LSCH4_S = 2
const LEDC_TIMER_SEL_LSCH4 = 0x00000003
const LEDC_TIMER_SEL_LSCH4_V = 0x3
const LEDC_TIMER_SEL_LSCH4_S = 0
const LEDC_HPOINT_LSCH4 = 0x00003FFF
const LEDC_HPOINT_LSCH4_V = 0x3FFF
const LEDC_HPOINT_LSCH4_S = 0
const LEDC_DUTY_LSCH4 = 0x0007FFFF
const LEDC_DUTY_LSCH4_V = 0x7FFFF
const LEDC_DUTY_LSCH4_S = 0
const LEDC_DUTY_START_LSCH4_V = 0x1
const LEDC_DUTY_START_LSCH4_S = 31
const LEDC_DUTY_INC_LSCH4_V = 0x1
const LEDC_DUTY_INC_LSCH4_S = 30
const LEDC_DUTY_NUM_LSCH4 = 0x000003FF
const LEDC_DUTY_NUM_LSCH4_V = 0x3FF
const LEDC_DUTY_NUM_LSCH4_S = 20
const LEDC_DUTY_CYCLE_LSCH4 = 0x000003FF
const LEDC_DUTY_CYCLE_LSCH4_V = 0x3FF
const LEDC_DUTY_CYCLE_LSCH4_S = 10
const LEDC_DUTY_SCALE_LSCH4 = 0x000003FF
const LEDC_DUTY_SCALE_LSCH4_V = 0x3FF
const LEDC_DUTY_SCALE_LSCH4_S = 0
const LEDC_OVF_CNT_RESET_LSCH5_V = 0x1
const LEDC_OVF_CNT_RESET_LSCH5_S = 16
const LEDC_OVF_CNT_EN_LSCH5_V = 0x1
const LEDC_OVF_CNT_EN_LSCH5_S = 15
const LEDC_OVF_NUM_LSCH5 = 0x000003FF
const LEDC_OVF_NUM_LSCH5_V = 0x3FF
const LEDC_OVF_NUM_LSCH5_S = 5
const LEDC_PARA_UP_LSCH5_V = 0x1
const LEDC_PARA_UP_LSCH5_S = 4
const LEDC_IDLE_LV_LSCH5_V = 0x1
const LEDC_IDLE_LV_LSCH5_S = 3
const LEDC_SIG_OUT_EN_LSCH5_V = 0x1
const LEDC_SIG_OUT_EN_LSCH5_S = 2
const LEDC_TIMER_SEL_LSCH5 = 0x00000003
const LEDC_TIMER_SEL_LSCH5_V = 0x3
const LEDC_TIMER_SEL_LSCH5_S = 0
const LEDC_HPOINT_LSCH5 = 0x00003FFF
const LEDC_HPOINT_LSCH5_V = 0x3FFF
const LEDC_HPOINT_LSCH5_S = 0
const LEDC_DUTY_LSCH5 = 0x0007FFFF
const LEDC_DUTY_LSCH5_V = 0x7FFFF
const LEDC_DUTY_LSCH5_S = 0
const LEDC_DUTY_START_LSCH5_V = 0x1
const LEDC_DUTY_START_LSCH5_S = 31
const LEDC_DUTY_INC_LSCH5_V = 0x1
const LEDC_DUTY_INC_LSCH5_S = 30
const LEDC_DUTY_NUM_LSCH5 = 0x000003FF
const LEDC_DUTY_NUM_LSCH5_V = 0x3FF
const LEDC_DUTY_NUM_LSCH5_S = 20
const LEDC_DUTY_CYCLE_LSCH5 = 0x000003FF
const LEDC_DUTY_CYCLE_LSCH5_V = 0x3FF
const LEDC_DUTY_CYCLE_LSCH5_S = 10
const LEDC_DUTY_SCALE_LSCH5 = 0x000003FF
const LEDC_DUTY_SCALE_LSCH5_V = 0x3FF
const LEDC_DUTY_SCALE_LSCH5_S = 0
const LEDC_LSTIMER0_PARA_UP_V = 0x1
const LEDC_LSTIMER0_PARA_UP_S = 25
const LEDC_TICK_SEL_LSTIMER0_V = 0x1
const LEDC_TICK_SEL_LSTIMER0_S = 24
const LEDC_LSTIMER0_RST_V = 0x1
const LEDC_LSTIMER0_RST_S = 23
const LEDC_LSTIMER0_PAUSE_V = 0x1
const LEDC_LSTIMER0_PAUSE_S = 22
const LEDC_CLK_DIV_LSTIMER0 = 0x0003FFFF
const LEDC_CLK_DIV_LSTIMER0_V = 0x3FFFF
const LEDC_CLK_DIV_LSTIMER0_S = 4
const LEDC_LSTIMER0_DUTY_RES = 0x0000000F
const LEDC_LSTIMER0_DUTY_RES_V = 0xF
const LEDC_LSTIMER0_DUTY_RES_S = 0
const LEDC_LSTIMER0_CNT = 0x00003FFF
const LEDC_LSTIMER0_CNT_V = 0x3FFF
const LEDC_LSTIMER0_CNT_S = 0
const LEDC_LSTIMER1_PARA_UP_V = 0x1
const LEDC_LSTIMER1_PARA_UP_S = 25
const LEDC_TICK_SEL_LSTIMER1_V = 0x1
const LEDC_TICK_SEL_LSTIMER1_S = 24
const LEDC_LSTIMER1_RST_V = 0x1
const LEDC_LSTIMER1_RST_S = 23
const LEDC_LSTIMER1_PAUSE_V = 0x1
const LEDC_LSTIMER1_PAUSE_S = 22
const LEDC_CLK_DIV_LSTIMER1 = 0x0003FFFF
const LEDC_CLK_DIV_LSTIMER1_V = 0x3FFFF
const LEDC_CLK_DIV_LSTIMER1_S = 4
const LEDC_LSTIMER1_DUTY_RES = 0x0000000F
const LEDC_LSTIMER1_DUTY_RES_V = 0xF
const LEDC_LSTIMER1_DUTY_RES_S = 0
const LEDC_LSTIMER1_CNT = 0x00003FFF
const LEDC_LSTIMER1_CNT_V = 0x3FFF
const LEDC_LSTIMER1_CNT_S = 0
const LEDC_LSTIMER2_PARA_UP_V = 0x1
const LEDC_LSTIMER2_PARA_UP_S = 25
const LEDC_TICK_SEL_LSTIMER2_V = 0x1
const LEDC_TICK_SEL_LSTIMER2_S = 24
const LEDC_LSTIMER2_RST_V = 0x1
const LEDC_LSTIMER2_RST_S = 23
const LEDC_LSTIMER2_PAUSE_V = 0x1
const LEDC_LSTIMER2_PAUSE_S = 22
const LEDC_CLK_DIV_LSTIMER2 = 0x0003FFFF
const LEDC_CLK_DIV_LSTIMER2_V = 0x3FFFF
const LEDC_CLK_DIV_LSTIMER2_S = 4
const LEDC_LSTIMER2_DUTY_RES = 0x0000000F
const LEDC_LSTIMER2_DUTY_RES_V = 0xF
const LEDC_LSTIMER2_DUTY_RES_S = 0
const LEDC_LSTIMER2_CNT = 0x00003FFF
const LEDC_LSTIMER2_CNT_V = 0x3FFF
const LEDC_LSTIMER2_CNT_S = 0
const LEDC_LSTIMER3_PARA_UP_V = 0x1
const LEDC_LSTIMER3_PARA_UP_S = 25
const LEDC_TICK_SEL_LSTIMER3_V = 0x1
const LEDC_TICK_SEL_LSTIMER3_S = 24
const LEDC_LSTIMER3_RST_V = 0x1
const LEDC_LSTIMER3_RST_S = 23
const LEDC_LSTIMER3_PAUSE_V = 0x1
const LEDC_LSTIMER3_PAUSE_S = 22
const LEDC_CLK_DIV_LSTIMER3 = 0x0003FFFF
const LEDC_CLK_DIV_LSTIMER3_V = 0x3FFFF
const LEDC_CLK_DIV_LSTIMER3_S = 4
const LEDC_LSTIMER3_DUTY_RES = 0x0000000F
const LEDC_LSTIMER3_DUTY_RES_V = 0xF
const LEDC_LSTIMER3_DUTY_RES_S = 0
const LEDC_LSTIMER3_CNT = 0x00003FFF
const LEDC_LSTIMER3_CNT_V = 0x3FFF
const LEDC_LSTIMER3_CNT_S = 0
const LEDC_OVF_CNT_LSCH5_INT_RAW_V = 0x1
const LEDC_OVF_CNT_LSCH5_INT_RAW_S = 15
const LEDC_OVF_CNT_LSCH4_INT_RAW_V = 0x1
const LEDC_OVF_CNT_LSCH4_INT_RAW_S = 14
const LEDC_OVF_CNT_LSCH3_INT_RAW_V = 0x1
const LEDC_OVF_CNT_LSCH3_INT_RAW_S = 13
const LEDC_OVF_CNT_LSCH2_INT_RAW_V = 0x1
const LEDC_OVF_CNT_LSCH2_INT_RAW_S = 12
const LEDC_OVF_CNT_LSCH1_INT_RAW_V = 0x1
const LEDC_OVF_CNT_LSCH1_INT_RAW_S = 11
const LEDC_OVF_CNT_LSCH0_INT_RAW_V = 0x1
const LEDC_OVF_CNT_LSCH0_INT_RAW_S = 10
const LEDC_DUTY_CHNG_END_LSCH5_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH5_INT_RAW_S = 9
const LEDC_DUTY_CHNG_END_LSCH4_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH4_INT_RAW_S = 8
const LEDC_DUTY_CHNG_END_LSCH3_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH3_INT_RAW_S = 7
const LEDC_DUTY_CHNG_END_LSCH2_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH2_INT_RAW_S = 6
const LEDC_DUTY_CHNG_END_LSCH1_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH1_INT_RAW_S = 5
const LEDC_DUTY_CHNG_END_LSCH0_INT_RAW_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH0_INT_RAW_S = 4
const LEDC_LSTIMER3_OVF_INT_RAW_V = 0x1
const LEDC_LSTIMER3_OVF_INT_RAW_S = 3
const LEDC_LSTIMER2_OVF_INT_RAW_V = 0x1
const LEDC_LSTIMER2_OVF_INT_RAW_S = 2
const LEDC_LSTIMER1_OVF_INT_RAW_V = 0x1
const LEDC_LSTIMER1_OVF_INT_RAW_S = 1
const LEDC_LSTIMER0_OVF_INT_RAW_V = 0x1
const LEDC_LSTIMER0_OVF_INT_RAW_S = 0
const LEDC_OVF_CNT_LSCH5_INT_ST_V = 0x1
const LEDC_OVF_CNT_LSCH5_INT_ST_S = 15
const LEDC_OVF_CNT_LSCH4_INT_ST_V = 0x1
const LEDC_OVF_CNT_LSCH4_INT_ST_S = 14
const LEDC_OVF_CNT_LSCH3_INT_ST_V = 0x1
const LEDC_OVF_CNT_LSCH3_INT_ST_S = 13
const LEDC_OVF_CNT_LSCH2_INT_ST_V = 0x1
const LEDC_OVF_CNT_LSCH2_INT_ST_S = 12
const LEDC_OVF_CNT_LSCH1_INT_ST_V = 0x1
const LEDC_OVF_CNT_LSCH1_INT_ST_S = 11
const LEDC_OVF_CNT_LSCH0_INT_ST_V = 0x1
const LEDC_OVF_CNT_LSCH0_INT_ST_S = 10
const LEDC_DUTY_CHNG_END_LSCH5_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH5_INT_ST_S = 9
const LEDC_DUTY_CHNG_END_LSCH4_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH4_INT_ST_S = 8
const LEDC_DUTY_CHNG_END_LSCH3_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH3_INT_ST_S = 7
const LEDC_DUTY_CHNG_END_LSCH2_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH2_INT_ST_S = 6
const LEDC_DUTY_CHNG_END_LSCH1_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH1_INT_ST_S = 5
const LEDC_DUTY_CHNG_END_LSCH0_INT_ST_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH0_INT_ST_S = 4
const LEDC_LSTIMER3_OVF_INT_ST_V = 0x1
const LEDC_LSTIMER3_OVF_INT_ST_S = 3
const LEDC_LSTIMER2_OVF_INT_ST_V = 0x1
const LEDC_LSTIMER2_OVF_INT_ST_S = 2
const LEDC_LSTIMER1_OVF_INT_ST_V = 0x1
const LEDC_LSTIMER1_OVF_INT_ST_S = 1
const LEDC_LSTIMER0_OVF_INT_ST_V = 0x1
const LEDC_LSTIMER0_OVF_INT_ST_S = 0
const LEDC_OVF_CNT_LSCH5_INT_ENA_V = 0x1
const LEDC_OVF_CNT_LSCH5_INT_ENA_S = 15
const LEDC_OVF_CNT_LSCH4_INT_ENA_V = 0x1
const LEDC_OVF_CNT_LSCH4_INT_ENA_S = 14
const LEDC_OVF_CNT_LSCH3_INT_ENA_V = 0x1
const LEDC_OVF_CNT_LSCH3_INT_ENA_S = 13
const LEDC_OVF_CNT_LSCH2_INT_ENA_V = 0x1
const LEDC_OVF_CNT_LSCH2_INT_ENA_S = 12
const LEDC_OVF_CNT_LSCH1_INT_ENA_V = 0x1
const LEDC_OVF_CNT_LSCH1_INT_ENA_S = 11
const LEDC_OVF_CNT_LSCH0_INT_ENA_V = 0x1
const LEDC_OVF_CNT_LSCH0_INT_ENA_S = 10
const LEDC_DUTY_CHNG_END_LSCH5_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH5_INT_ENA_S = 9
const LEDC_DUTY_CHNG_END_LSCH4_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH4_INT_ENA_S = 8
const LEDC_DUTY_CHNG_END_LSCH3_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH3_INT_ENA_S = 7
const LEDC_DUTY_CHNG_END_LSCH2_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH2_INT_ENA_S = 6
const LEDC_DUTY_CHNG_END_LSCH1_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH1_INT_ENA_S = 5
const LEDC_DUTY_CHNG_END_LSCH0_INT_ENA_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH0_INT_ENA_S = 4
const LEDC_LSTIMER3_OVF_INT_ENA_V = 0x1
const LEDC_LSTIMER3_OVF_INT_ENA_S = 3
const LEDC_LSTIMER2_OVF_INT_ENA_V = 0x1
const LEDC_LSTIMER2_OVF_INT_ENA_S = 2
const LEDC_LSTIMER1_OVF_INT_ENA_V = 0x1
const LEDC_LSTIMER1_OVF_INT_ENA_S = 1
const LEDC_LSTIMER0_OVF_INT_ENA_V = 0x1
const LEDC_LSTIMER0_OVF_INT_ENA_S = 0
const LEDC_OVF_CNT_LSCH5_INT_CLR_V = 0x1
const LEDC_OVF_CNT_LSCH5_INT_CLR_S = 15
const LEDC_OVF_CNT_LSCH4_INT_CLR_V = 0x1
const LEDC_OVF_CNT_LSCH4_INT_CLR_S = 14
const LEDC_OVF_CNT_LSCH3_INT_CLR_V = 0x1
const LEDC_OVF_CNT_LSCH3_INT_CLR_S = 13
const LEDC_OVF_CNT_LSCH2_INT_CLR_V = 0x1
const LEDC_OVF_CNT_LSCH2_INT_CLR_S = 12
const LEDC_OVF_CNT_LSCH1_INT_CLR_V = 0x1
const LEDC_OVF_CNT_LSCH1_INT_CLR_S = 11
const LEDC_OVF_CNT_LSCH0_INT_CLR_V = 0x1
const LEDC_OVF_CNT_LSCH0_INT_CLR_S = 10
const LEDC_DUTY_CHNG_END_LSCH5_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH5_INT_CLR_S = 9
const LEDC_DUTY_CHNG_END_LSCH4_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH4_INT_CLR_S = 8
const LEDC_DUTY_CHNG_END_LSCH3_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH3_INT_CLR_S = 7
const LEDC_DUTY_CHNG_END_LSCH2_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH2_INT_CLR_S = 6
const LEDC_DUTY_CHNG_END_LSCH1_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH1_INT_CLR_S = 5
const LEDC_DUTY_CHNG_END_LSCH0_INT_CLR_V = 0x1
const LEDC_DUTY_CHNG_END_LSCH0_INT_CLR_S = 4
const LEDC_LSTIMER3_OVF_INT_CLR_V = 0x1
const LEDC_LSTIMER3_OVF_INT_CLR_S = 3
const LEDC_LSTIMER2_OVF_INT_CLR_V = 0x1
const LEDC_LSTIMER2_OVF_INT_CLR_S = 2
const LEDC_LSTIMER1_OVF_INT_CLR_V = 0x1
const LEDC_LSTIMER1_OVF_INT_CLR_S = 1
const LEDC_LSTIMER0_OVF_INT_CLR_V = 0x1
const LEDC_LSTIMER0_OVF_INT_CLR_S = 0
const LEDC_CLK_EN_V = 0x1
const LEDC_CLK_EN_S = 31
const LEDC_APB_CLK_SEL = 0x00000003
const LEDC_APB_CLK_SEL_V = 0x3
const LEDC_APB_CLK_SEL_S = 0
const LEDC_DATE = 0xFFFFFFFF
const LEDC_DATE_V = 0xFFFFFFFF
const LEDC_DATE_S = 0
const UART_RXFIFO_RD_BYTE = 0x000000FF
const UART_RXFIFO_RD_BYTE_V = 0xFF
const UART_RXFIFO_RD_BYTE_S = 0
const UART_WAKEUP_INT_RAW_V = 0x1
const UART_WAKEUP_INT_RAW_S = 19
const UART_AT_CMD_CHAR_DET_INT_RAW_V = 0x1
const UART_AT_CMD_CHAR_DET_INT_RAW_S = 18
const UART_RS485_CLASH_INT_RAW_V = 0x1
const UART_RS485_CLASH_INT_RAW_S = 17
const UART_RS485_FRM_ERR_INT_RAW_V = 0x1
const UART_RS485_FRM_ERR_INT_RAW_S = 16
const UART_RS485_PARITY_ERR_INT_RAW_V = 0x1
const UART_RS485_PARITY_ERR_INT_RAW_S = 15
const UART_TX_DONE_INT_RAW_V = 0x1
const UART_TX_DONE_INT_RAW_S = 14
const UART_TX_BRK_IDLE_DONE_INT_RAW_V = 0x1
const UART_TX_BRK_IDLE_DONE_INT_RAW_S = 13
const UART_TX_BRK_DONE_INT_RAW_V = 0x1
const UART_TX_BRK_DONE_INT_RAW_S = 12
const UART_GLITCH_DET_INT_RAW_V = 0x1
const UART_GLITCH_DET_INT_RAW_S = 11
const UART_SW_XOFF_INT_RAW_V = 0x1
const UART_SW_XOFF_INT_RAW_S = 10
const UART_SW_XON_INT_RAW_V = 0x1
const UART_SW_XON_INT_RAW_S = 9
const UART_RXFIFO_TOUT_INT_RAW_V = 0x1
const UART_RXFIFO_TOUT_INT_RAW_S = 8
const UART_BRK_DET_INT_RAW_V = 0x1
const UART_BRK_DET_INT_RAW_S = 7
const UART_CTS_CHG_INT_RAW_V = 0x1
const UART_CTS_CHG_INT_RAW_S = 6
const UART_DSR_CHG_INT_RAW_V = 0x1
const UART_DSR_CHG_INT_RAW_S = 5
const UART_RXFIFO_OVF_INT_RAW_V = 0x1
const UART_RXFIFO_OVF_INT_RAW_S = 4
const UART_FRM_ERR_INT_RAW_V = 0x1
const UART_FRM_ERR_INT_RAW_S = 3
const UART_PARITY_ERR_INT_RAW_V = 0x1
const UART_PARITY_ERR_INT_RAW_S = 2
const UART_TXFIFO_EMPTY_INT_RAW_V = 0x1
const UART_TXFIFO_EMPTY_INT_RAW_S = 1
const UART_RXFIFO_FULL_INT_RAW_V = 0x1
const UART_RXFIFO_FULL_INT_RAW_S = 0
const UART_WAKEUP_INT_ST_V = 0x1
const UART_WAKEUP_INT_ST_S = 19
const UART_AT_CMD_CHAR_DET_INT_ST_V = 0x1
const UART_AT_CMD_CHAR_DET_INT_ST_S = 18
const UART_RS485_CLASH_INT_ST_V = 0x1
const UART_RS485_CLASH_INT_ST_S = 17
const UART_RS485_FRM_ERR_INT_ST_V = 0x1
const UART_RS485_FRM_ERR_INT_ST_S = 16
const UART_RS485_PARITY_ERR_INT_ST_V = 0x1
const UART_RS485_PARITY_ERR_INT_ST_S = 15
const UART_TX_DONE_INT_ST_V = 0x1
const UART_TX_DONE_INT_ST_S = 14
const UART_TX_BRK_IDLE_DONE_INT_ST_V = 0x1
const UART_TX_BRK_IDLE_DONE_INT_ST_S = 13
const UART_TX_BRK_DONE_INT_ST_V = 0x1
const UART_TX_BRK_DONE_INT_ST_S = 12
const UART_GLITCH_DET_INT_ST_V = 0x1
const UART_GLITCH_DET_INT_ST_S = 11
const UART_SW_XOFF_INT_ST_V = 0x1
const UART_SW_XOFF_INT_ST_S = 10
const UART_SW_XON_INT_ST_V = 0x1
const UART_SW_XON_INT_ST_S = 9
const UART_RXFIFO_TOUT_INT_ST_V = 0x1
const UART_RXFIFO_TOUT_INT_ST_S = 8
const UART_BRK_DET_INT_ST_V = 0x1
const UART_BRK_DET_INT_ST_S = 7
const UART_CTS_CHG_INT_ST_V = 0x1
const UART_CTS_CHG_INT_ST_S = 6
const UART_DSR_CHG_INT_ST_V = 0x1
const UART_DSR_CHG_INT_ST_S = 5
const UART_RXFIFO_OVF_INT_ST_V = 0x1
const UART_RXFIFO_OVF_INT_ST_S = 4
const UART_FRM_ERR_INT_ST_V = 0x1
const UART_FRM_ERR_INT_ST_S = 3
const UART_PARITY_ERR_INT_ST_V = 0x1
const UART_PARITY_ERR_INT_ST_S = 2
const UART_TXFIFO_EMPTY_INT_ST_V = 0x1
const UART_TXFIFO_EMPTY_INT_ST_S = 1
const UART_RXFIFO_FULL_INT_ST_V = 0x1
const UART_RXFIFO_FULL_INT_ST_S = 0
const UART_WAKEUP_INT_ENA_V = 0x1
const UART_WAKEUP_INT_ENA_S = 19
const UART_AT_CMD_CHAR_DET_INT_ENA_V = 0x1
const UART_AT_CMD_CHAR_DET_INT_ENA_S = 18
const UART_RS485_CLASH_INT_ENA_V = 0x1
const UART_RS485_CLASH_INT_ENA_S = 17
const UART_RS485_FRM_ERR_INT_ENA_V = 0x1
const UART_RS485_FRM_ERR_INT_ENA_S = 16
const UART_RS485_PARITY_ERR_INT_ENA_V = 0x1
const UART_RS485_PARITY_ERR_INT_ENA_S = 15
const UART_TX_DONE_INT_ENA_V = 0x1
const UART_TX_DONE_INT_ENA_S = 14
const UART_TX_BRK_IDLE_DONE_INT_ENA_V = 0x1
const UART_TX_BRK_IDLE_DONE_INT_ENA_S = 13
const UART_TX_BRK_DONE_INT_ENA_V = 0x1
const UART_TX_BRK_DONE_INT_ENA_S = 12
const UART_GLITCH_DET_INT_ENA_V = 0x1
const UART_GLITCH_DET_INT_ENA_S = 11
const UART_SW_XOFF_INT_ENA_V = 0x1
const UART_SW_XOFF_INT_ENA_S = 10
const UART_SW_XON_INT_ENA_V = 0x1
const UART_SW_XON_INT_ENA_S = 9
const UART_RXFIFO_TOUT_INT_ENA_V = 0x1
const UART_RXFIFO_TOUT_INT_ENA_S = 8
const UART_BRK_DET_INT_ENA_V = 0x1
const UART_BRK_DET_INT_ENA_S = 7
const UART_CTS_CHG_INT_ENA_V = 0x1
const UART_CTS_CHG_INT_ENA_S = 6
const UART_DSR_CHG_INT_ENA_V = 0x1
const UART_DSR_CHG_INT_ENA_S = 5
const UART_RXFIFO_OVF_INT_ENA_V = 0x1
const UART_RXFIFO_OVF_INT_ENA_S = 4
const UART_FRM_ERR_INT_ENA_V = 0x1
const UART_FRM_ERR_INT_ENA_S = 3
const UART_PARITY_ERR_INT_ENA_V = 0x1
const UART_PARITY_ERR_INT_ENA_S = 2
const UART_TXFIFO_EMPTY_INT_ENA_V = 0x1
const UART_TXFIFO_EMPTY_INT_ENA_S = 1
const UART_RXFIFO_FULL_INT_ENA_V = 0x1
const UART_RXFIFO_FULL_INT_ENA_S = 0
const UART_WAKEUP_INT_CLR_V = 0x1
const UART_WAKEUP_INT_CLR_S = 19
const UART_AT_CMD_CHAR_DET_INT_CLR_V = 0x1
const UART_AT_CMD_CHAR_DET_INT_CLR_S = 18
const UART_RS485_CLASH_INT_CLR_V = 0x1
const UART_RS485_CLASH_INT_CLR_S = 17
const UART_RS485_FRM_ERR_INT_CLR_V = 0x1
const UART_RS485_FRM_ERR_INT_CLR_S = 16
const UART_RS485_PARITY_ERR_INT_CLR_V = 0x1
const UART_RS485_PARITY_ERR_INT_CLR_S = 15
const UART_TX_DONE_INT_CLR_V = 0x1
const UART_TX_DONE_INT_CLR_S = 14
const UART_TX_BRK_IDLE_DONE_INT_CLR_V = 0x1
const UART_TX_BRK_IDLE_DONE_INT_CLR_S = 13
const UART_TX_BRK_DONE_INT_CLR_V = 0x1
const UART_TX_BRK_DONE_INT_CLR_S = 12
const UART_GLITCH_DET_INT_CLR_V = 0x1
const UART_GLITCH_DET_INT_CLR_S = 11
const UART_SW_XOFF_INT_CLR_V = 0x1
const UART_SW_XOFF_INT_CLR_S = 10
const UART_SW_XON_INT_CLR_V = 0x1
const UART_SW_XON_INT_CLR_S = 9
const UART_RXFIFO_TOUT_INT_CLR_V = 0x1
const UART_RXFIFO_TOUT_INT_CLR_S = 8
const UART_BRK_DET_INT_CLR_V = 0x1
const UART_BRK_DET_INT_CLR_S = 7
const UART_CTS_CHG_INT_CLR_V = 0x1
const UART_CTS_CHG_INT_CLR_S = 6
const UART_DSR_CHG_INT_CLR_V = 0x1
const UART_DSR_CHG_INT_CLR_S = 5
const UART_RXFIFO_OVF_INT_CLR_V = 0x1
const UART_RXFIFO_OVF_INT_CLR_S = 4
const UART_FRM_ERR_INT_CLR_V = 0x1
const UART_FRM_ERR_INT_CLR_S = 3
const UART_PARITY_ERR_INT_CLR_V = 0x1
const UART_PARITY_ERR_INT_CLR_S = 2
const UART_TXFIFO_EMPTY_INT_CLR_V = 0x1
const UART_TXFIFO_EMPTY_INT_CLR_S = 1
const UART_RXFIFO_FULL_INT_CLR_V = 0x1
const UART_RXFIFO_FULL_INT_CLR_S = 0
const UART_CLKDIV_FRAG = 0x0000000F
const UART_CLKDIV_FRAG_V = 0xF
const UART_CLKDIV_FRAG_S = 20
const UART_CLKDIV = 0x00000FFF
const UART_CLKDIV_V = 0xFFF
const UART_CLKDIV_S = 0
const UART_GLITCH_FILT_EN_V = 0x1
const UART_GLITCH_FILT_EN_S = 8
const UART_GLITCH_FILT = 0x000000FF
const UART_GLITCH_FILT_V = 0xFF
const UART_GLITCH_FILT_S = 0
const UART_TXD_V = 0x1
const UART_TXD_S = 31
const UART_RTSN_V = 0x1
const UART_RTSN_S = 30
const UART_DTRN_V = 0x1
const UART_DTRN_S = 29
const UART_TXFIFO_CNT = 0x000003FF
const UART_TXFIFO_CNT_V = 0x3FF
const UART_TXFIFO_CNT_S = 16
const UART_RXD_V = 0x1
const UART_RXD_S = 15
const UART_CTSN_V = 0x1
const UART_CTSN_S = 14
const UART_DSRN_V = 0x1
const UART_DSRN_S = 13
const UART_RXFIFO_CNT = 0x000003FF
const UART_RXFIFO_CNT_V = 0x3FF
const UART_RXFIFO_CNT_S = 0
const UART_MEM_CLK_EN_V = 0x1
const UART_MEM_CLK_EN_S = 28
const UART_AUTOBAUD_EN_V = 0x1
const UART_AUTOBAUD_EN_S = 27
const UART_ERR_WR_MASK_V = 0x1
const UART_ERR_WR_MASK_S = 26
const UART_CLK_EN_V = 0x1
const UART_CLK_EN_S = 25
const UART_DTR_INV_V = 0x1
const UART_DTR_INV_S = 24
const UART_RTS_INV_V = 0x1
const UART_RTS_INV_S = 23
const UART_TXD_INV_V = 0x1
const UART_TXD_INV_S = 22
const UART_DSR_INV_V = 0x1
const UART_DSR_INV_S = 21
const UART_CTS_INV_V = 0x1
const UART_CTS_INV_S = 20
const UART_RXD_INV_V = 0x1
const UART_RXD_INV_S = 19
const UART_TXFIFO_RST_V = 0x1
const UART_TXFIFO_RST_S = 18
const UART_RXFIFO_RST_V = 0x1
const UART_RXFIFO_RST_S = 17
const UART_IRDA_EN_V = 0x1
const UART_IRDA_EN_S = 16
const UART_TX_FLOW_EN_V = 0x1
const UART_TX_FLOW_EN_S = 15
const UART_LOOPBACK_V = 0x1
const UART_LOOPBACK_S = 14
const UART_IRDA_RX_INV_V = 0x1
const UART_IRDA_RX_INV_S = 13
const UART_IRDA_TX_INV_V = 0x1
const UART_IRDA_TX_INV_S = 12
const UART_IRDA_WCTL_V = 0x1
const UART_IRDA_WCTL_S = 11
const UART_IRDA_TX_EN_V = 0x1
const UART_IRDA_TX_EN_S = 10
const UART_IRDA_DPLX_V = 0x1
const UART_IRDA_DPLX_S = 9
const UART_TXD_BRK_V = 0x1
const UART_TXD_BRK_S = 8
const UART_SW_DTR_V = 0x1
const UART_SW_DTR_S = 7
const UART_SW_RTS_V = 0x1
const UART_SW_RTS_S = 6
const UART_STOP_BIT_NUM = 0x00000003
const UART_STOP_BIT_NUM_V = 0x3
const UART_STOP_BIT_NUM_S = 4
const UART_BIT_NUM = 0x00000003
const UART_BIT_NUM_V = 0x3
const UART_BIT_NUM_S = 2
const UART_PARITY_EN_V = 0x1
const UART_PARITY_EN_S = 1
const UART_PARITY_V = 0x1
const UART_PARITY_S = 0
const UART_RX_TOUT_EN_V = 0x1
const UART_RX_TOUT_EN_S = 21
const UART_RX_FLOW_EN_V = 0x1
const UART_RX_FLOW_EN_S = 20
const UART_RX_TOUT_FLOW_DIS_V = 0x1
const UART_RX_TOUT_FLOW_DIS_S = 19
const UART_DIS_RX_DAT_OVF_V = 0x1
const UART_DIS_RX_DAT_OVF_S = 18
const UART_TXFIFO_EMPTY_THRHD = 0x000001FF
const UART_TXFIFO_EMPTY_THRHD_V = 0x1FF
const UART_TXFIFO_EMPTY_THRHD_S = 9
const UART_RXFIFO_FULL_THRHD = 0x000001FF
const UART_RXFIFO_FULL_THRHD_V = 0x1FF
const UART_RXFIFO_FULL_THRHD_S = 0
const UART_LOWPULSE_MIN_CNT = 0x00000FFF
const UART_LOWPULSE_MIN_CNT_V = 0xFFF
const UART_LOWPULSE_MIN_CNT_S = 0
const UART_HIGHPULSE_MIN_CNT = 0x00000FFF
const UART_HIGHPULSE_MIN_CNT_V = 0xFFF
const UART_HIGHPULSE_MIN_CNT_S = 0
const UART_RXD_EDGE_CNT = 0x000003FF
const UART_RXD_EDGE_CNT_V = 0x3FF
const UART_RXD_EDGE_CNT_S = 0
const UART_SEND_XOFF_V = 0x1
const UART_SEND_XOFF_S = 5
const UART_SEND_XON_V = 0x1
const UART_SEND_XON_S = 4
const UART_FORCE_XOFF_V = 0x1
const UART_FORCE_XOFF_S = 3
const UART_FORCE_XON_V = 0x1
const UART_FORCE_XON_S = 2
const UART_XONOFF_DEL_V = 0x1
const UART_XONOFF_DEL_S = 1
const UART_SW_FLOW_CON_EN_V = 0x1
const UART_SW_FLOW_CON_EN_S = 0
const UART_ACTIVE_THRESHOLD = 0x000003FF
const UART_ACTIVE_THRESHOLD_V = 0x3FF
const UART_ACTIVE_THRESHOLD_S = 0
const UART_XOFF_CHAR = 0x000000FF
const UART_XOFF_CHAR_V = 0xFF
const UART_XOFF_CHAR_S = 9
const UART_XOFF_THRESHOLD = 0x000001FF
const UART_XOFF_THRESHOLD_V = 0x1FF
const UART_XOFF_THRESHOLD_S = 0
const UART_XON_CHAR = 0x000000FF
const UART_XON_CHAR_V = 0xFF
const UART_XON_CHAR_S = 9
const UART_XON_THRESHOLD = 0x000001FF
const UART_XON_THRESHOLD_V = 0x1FF
const UART_XON_THRESHOLD_S = 0
const UART_TX_BRK_NUM = 0x000000FF
const UART_TX_BRK_NUM_V = 0xFF
const UART_TX_BRK_NUM_S = 0
const UART_TX_IDLE_NUM = 0x000003FF
const UART_TX_IDLE_NUM_V = 0x3FF
const UART_TX_IDLE_NUM_S = 10
const UART_RX_IDLE_THRHD = 0x000003FF
const UART_RX_IDLE_THRHD_V = 0x3FF
const UART_RX_IDLE_THRHD_S = 0
const UART_RS485_TX_DLY_NUM = 0x0000000F
const UART_RS485_TX_DLY_NUM_V = 0xF
const UART_RS485_TX_DLY_NUM_S = 6
const UART_RS485_RX_DLY_NUM_V = 0x1
const UART_RS485_RX_DLY_NUM_S = 5
const UART_RS485RXBY_TX_EN_V = 0x1
const UART_RS485RXBY_TX_EN_S = 4
const UART_RS485TX_RX_EN_V = 0x1
const UART_RS485TX_RX_EN_S = 3
const UART_DL1_EN_V = 0x1
const UART_DL1_EN_S = 2
const UART_DL0_EN_V = 0x1
const UART_DL0_EN_S = 1
const UART_RS485_EN_V = 0x1
const UART_RS485_EN_S = 0
const UART_PRE_IDLE_NUM = 0x0000FFFF
const UART_PRE_IDLE_NUM_V = 0xFFFF
const UART_PRE_IDLE_NUM_S = 0
const UART_POST_IDLE_NUM = 0x0000FFFF
const UART_POST_IDLE_NUM_V = 0xFFFF
const UART_POST_IDLE_NUM_S = 0
const UART_RX_GAP_TOUT = 0x0000FFFF
const UART_RX_GAP_TOUT_V = 0xFFFF
const UART_RX_GAP_TOUT_S = 0
const UART_CHAR_NUM = 0x000000FF
const UART_CHAR_NUM_V = 0xFF
const UART_CHAR_NUM_S = 8
const UART_AT_CMD_CHAR = 0x000000FF
const UART_AT_CMD_CHAR_V = 0xFF
const UART_AT_CMD_CHAR_S = 0
const UART_MEM_FORCE_PU_V = 0x1
const UART_MEM_FORCE_PU_S = 27
const UART_MEM_FORCE_PD_V = 0x1
const UART_MEM_FORCE_PD_S = 26
const UART_RX_TOUT_THRHD = 0x000003FF
const UART_RX_TOUT_THRHD_V = 0x3FF
const UART_RX_TOUT_THRHD_S = 16
const UART_RX_FLOW_THRHD = 0x000001FF
const UART_RX_FLOW_THRHD_V = 0x1FF
const UART_RX_FLOW_THRHD_S = 7
const UART_TX_SIZE = 0x00000007
const UART_TX_SIZE_V = 0x7
const UART_TX_SIZE_S = 4
const UART_RX_SIZE = 0x00000007
const UART_RX_SIZE_V = 0x7
const UART_RX_SIZE_S = 1
const UART_TX_RADDR = 0x000003FF
const UART_TX_RADDR_V = 0x3FF
const UART_TX_RADDR_S = 11
const UART_APB_TX_WADDR = 0x000003FF
const UART_APB_TX_WADDR_V = 0x3FF
const UART_APB_TX_WADDR_S = 0
const UART_RX_WADDR = 0x000003FF
const UART_RX_WADDR_V = 0x3FF
const UART_RX_WADDR_S = 11
const UART_APB_RX_RADDR = 0x000003FF
const UART_APB_RX_RADDR_V = 0x3FF
const UART_APB_RX_RADDR_S = 0
const UART_ST_UTX_OUT = 0x0000000F
const UART_ST_UTX_OUT_V = 0xF
const UART_ST_UTX_OUT_S = 4
const UART_ST_URX_OUT = 0x0000000F
const UART_ST_URX_OUT_V = 0xF
const UART_ST_URX_OUT_S = 0
const UART_POSEDGE_MIN_CNT = 0x00000FFF
const UART_POSEDGE_MIN_CNT_V = 0xFFF
const UART_POSEDGE_MIN_CNT_S = 0
const UART_NEGEDGE_MIN_CNT = 0x00000FFF
const UART_NEGEDGE_MIN_CNT_V = 0xFFF
const UART_NEGEDGE_MIN_CNT_S = 0
const UART_RX_RST_CORE_V = 0x1
const UART_RX_RST_CORE_S = 27
const UART_TX_RST_CORE_V = 0x1
const UART_TX_RST_CORE_S = 26
const UART_RX_SCLK_EN_V = 0x1
const UART_RX_SCLK_EN_S = 25
const UART_TX_SCLK_EN_V = 0x1
const UART_TX_SCLK_EN_S = 24
const UART_RST_CORE_V = 0x1
const UART_RST_CORE_S = 23
const UART_SCLK_EN_V = 0x1
const UART_SCLK_EN_S = 22
const UART_SCLK_SEL = 0x00000003
const UART_SCLK_SEL_V = 0x3
const UART_SCLK_SEL_S = 20
const UART_SCLK_DIV_NUM = 0x000000FF
const UART_SCLK_DIV_NUM_V = 0xFF
const UART_SCLK_DIV_NUM_S = 12
const UART_SCLK_DIV_A = 0x0000003F
const UART_SCLK_DIV_A_V = 0x3F
const UART_SCLK_DIV_A_S = 6
const UART_SCLK_DIV_B = 0x0000003F
const UART_SCLK_DIV_B_V = 0x3F
const UART_SCLK_DIV_B_S = 0
const UART_DATE = 0xFFFFFFFF
const UART_DATE_V = 0xFFFFFFFF
const UART_DATE_S = 0
const UART_UPDATE_V = 0x1
const UART_UPDATE_S = 31
const UART_HIGH_SPEED_V = 0x1
const UART_HIGH_SPEED_S = 30
const UART_ID = 0x3FFFFFFF
const UART_ID_V = 0x3FFFFFFF
const UART_ID_S = 0
const I2S_TX_HUNG_INT_RAW_V = 0x1
const I2S_TX_HUNG_INT_RAW_S = 3
const I2S_RX_HUNG_INT_RAW_V = 0x1
const I2S_RX_HUNG_INT_RAW_S = 2
const I2S_TX_DONE_INT_RAW_V = 0x1
const I2S_TX_DONE_INT_RAW_S = 1
const I2S_RX_DONE_INT_RAW_V = 0x1
const I2S_RX_DONE_INT_RAW_S = 0
const I2S_TX_HUNG_INT_ST_V = 0x1
const I2S_TX_HUNG_INT_ST_S = 3
const I2S_RX_HUNG_INT_ST_V = 0x1
const I2S_RX_HUNG_INT_ST_S = 2
const I2S_TX_DONE_INT_ST_V = 0x1
const I2S_TX_DONE_INT_ST_S = 1
const I2S_RX_DONE_INT_ST_V = 0x1
const I2S_RX_DONE_INT_ST_S = 0
const I2S_TX_HUNG_INT_ENA_V = 0x1
const I2S_TX_HUNG_INT_ENA_S = 3
const I2S_RX_HUNG_INT_ENA_V = 0x1
const I2S_RX_HUNG_INT_ENA_S = 2
const I2S_TX_DONE_INT_ENA_V = 0x1
const I2S_TX_DONE_INT_ENA_S = 1
const I2S_RX_DONE_INT_ENA_V = 0x1
const I2S_RX_DONE_INT_ENA_S = 0
const I2S_TX_HUNG_INT_CLR_V = 0x1
const I2S_TX_HUNG_INT_CLR_S = 3
const I2S_RX_HUNG_INT_CLR_V = 0x1
const I2S_RX_HUNG_INT_CLR_S = 2
const I2S_TX_DONE_INT_CLR_V = 0x1
const I2S_TX_DONE_INT_CLR_S = 1
const I2S_RX_DONE_INT_CLR_V = 0x1
const I2S_RX_DONE_INT_CLR_S = 0
const I2S_RX_PDM_EN_V = 0x1
const I2S_RX_PDM_EN_S = 20
const I2S_RX_TDM_EN_V = 0x1
const I2S_RX_TDM_EN_S = 19
const I2S_RX_BIT_ORDER_V = 0x1
const I2S_RX_BIT_ORDER_S = 18
const I2S_RX_WS_IDLE_POL_V = 0x1
const I2S_RX_WS_IDLE_POL_S = 17
const I2S_RX_24_FILL_EN_V = 0x1
const I2S_RX_24_FILL_EN_S = 16
const I2S_RX_LEFT_ALIGN_V = 0x1
const I2S_RX_LEFT_ALIGN_S = 15
const I2S_RX_STOP_MODE = 0x00000003
const I2S_RX_STOP_MODE_V = 0x3
const I2S_RX_STOP_MODE_S = 13
const I2S_RX_PCM_BYPASS_V = 0x1
const I2S_RX_PCM_BYPASS_S = 12
const I2S_RX_PCM_CONF = 0x00000003
const I2S_RX_PCM_CONF_V = 0x3
const I2S_RX_PCM_CONF_S = 10
const I2S_RX_MONO_FST_VLD_V = 0x1
const I2S_RX_MONO_FST_VLD_S = 9
const I2S_RX_UPDATE_V = 0x1
const I2S_RX_UPDATE_S = 8
const I2S_RX_BIG_ENDIAN_V = 0x1
const I2S_RX_BIG_ENDIAN_S = 7
const I2S_RX_MONO_V = 0x1
const I2S_RX_MONO_S = 5
const I2S_RX_SLAVE_MOD_V = 0x1
const I2S_RX_SLAVE_MOD_S = 3
const I2S_RX_START_V = 0x1
const I2S_RX_START_S = 2
const I2S_RX_FIFO_RESET_V = 0x1
const I2S_RX_FIFO_RESET_S = 1
const I2S_RX_RESET_V = 0x1
const I2S_RX_RESET_S = 0
const I2S_SIG_LOOPBACK_V = 0x1
const I2S_SIG_LOOPBACK_S = 27
const I2S_TX_CHAN_MOD = 0x00000007
const I2S_TX_CHAN_MOD_V = 0x7
const I2S_TX_CHAN_MOD_S = 24
const I2S_TX_PDM_EN_V = 0x1
const I2S_TX_PDM_EN_S = 20
const I2S_TX_TDM_EN_V = 0x1
const I2S_TX_TDM_EN_S = 19
const I2S_TX_BIT_ORDER_V = 0x1
const I2S_TX_BIT_ORDER_S = 18
const I2S_TX_WS_IDLE_POL_V = 0x1
const I2S_TX_WS_IDLE_POL_S = 17
const I2S_TX_24_FILL_EN_V = 0x1
const I2S_TX_24_FILL_EN_S = 16
const I2S_TX_LEFT_ALIGN_V = 0x1
const I2S_TX_LEFT_ALIGN_S = 15
const I2S_TX_STOP_EN_V = 0x1
const I2S_TX_STOP_EN_S = 13
const I2S_TX_PCM_BYPASS_V = 0x1
const I2S_TX_PCM_BYPASS_S = 12
const I2S_TX_PCM_CONF = 0x00000003
const I2S_TX_PCM_CONF_V = 0x3
const I2S_TX_PCM_CONF_S = 10
const I2S_TX_MONO_FST_VLD_V = 0x1
const I2S_TX_MONO_FST_VLD_S = 9
const I2S_TX_UPDATE_V = 0x1
const I2S_TX_UPDATE_S = 8
const I2S_TX_BIG_ENDIAN_V = 0x1
const I2S_TX_BIG_ENDIAN_S = 7
const I2S_TX_CHAN_EQUAL_V = 0x1
const I2S_TX_CHAN_EQUAL_S = 6
const I2S_TX_MONO_V = 0x1
const I2S_TX_MONO_S = 5
const I2S_TX_SLAVE_MOD_V = 0x1
const I2S_TX_SLAVE_MOD_S = 3
const I2S_TX_START_V = 0x1
const I2S_TX_START_S = 2
const I2S_TX_FIFO_RESET_V = 0x1
const I2S_TX_FIFO_RESET_S = 1
const I2S_TX_RESET_V = 0x1
const I2S_TX_RESET_S = 0
const I2S_RX_MSB_SHIFT_V = 0x1
const I2S_RX_MSB_SHIFT_S = 29
const I2S_RX_TDM_CHAN_BITS = 0x0000001F
const I2S_RX_TDM_CHAN_BITS_V = 0x1F
const I2S_RX_TDM_CHAN_BITS_S = 24
const I2S_RX_HALF_SAMPLE_BITS = 0x0000003F
const I2S_RX_HALF_SAMPLE_BITS_V = 0x3F
const I2S_RX_HALF_SAMPLE_BITS_S = 18
const I2S_RX_BITS_MOD = 0x0000001F
const I2S_RX_BITS_MOD_V = 0x1F
const I2S_RX_BITS_MOD_S = 13
const I2S_RX_BCK_DIV_NUM = 0x0000003F
const I2S_RX_BCK_DIV_NUM_V = 0x3F
const I2S_RX_BCK_DIV_NUM_S = 7
const I2S_RX_TDM_WS_WIDTH = 0x0000007F
const I2S_RX_TDM_WS_WIDTH_V = 0x7F
const I2S_RX_TDM_WS_WIDTH_S = 0
const I2S_TX_MSB_SHIFT_V = 0x1
const I2S_TX_MSB_SHIFT_S = 29
const I2S_TX_TDM_CHAN_BITS = 0x0000001F
const I2S_TX_TDM_CHAN_BITS_V = 0x1F
const I2S_TX_TDM_CHAN_BITS_S = 24
const I2S_TX_HALF_SAMPLE_BITS = 0x0000003F
const I2S_TX_HALF_SAMPLE_BITS_V = 0x3F
const I2S_TX_HALF_SAMPLE_BITS_S = 18
const I2S_TX_BITS_MOD = 0x0000001F
const I2S_TX_BITS_MOD_V = 0x1F
const I2S_TX_BITS_MOD_S = 13
const I2S_TX_BCK_DIV_NUM = 0x0000003F
const I2S_TX_BCK_DIV_NUM_V = 0x3F
const I2S_TX_BCK_DIV_NUM_S = 7
const I2S_TX_TDM_WS_WIDTH = 0x0000007F
const I2S_TX_TDM_WS_WIDTH_V = 0x7F
const I2S_TX_TDM_WS_WIDTH_S = 0
const I2S_MCLK_SEL_V = 0x1
const I2S_MCLK_SEL_S = 29
const I2S_RX_CLK_SEL = 0x00000003
const I2S_RX_CLK_SEL_V = 0x3
const I2S_RX_CLK_SEL_S = 27
const I2S_RX_CLK_ACTIVE_V = 0x1
const I2S_RX_CLK_ACTIVE_S = 26
const I2S_RX_CLKM_DIV_NUM = 0x000000FF
const I2S_RX_CLKM_DIV_NUM_V = 0xFF
const I2S_RX_CLKM_DIV_NUM_S = 0
const I2S_CLK_EN_V = 0x1
const I2S_CLK_EN_S = 29
const I2S_TX_CLK_SEL = 0x00000003
const I2S_TX_CLK_SEL_V = 0x3
const I2S_TX_CLK_SEL_S = 27
const I2S_TX_CLK_ACTIVE_V = 0x1
const I2S_TX_CLK_ACTIVE_S = 26
const I2S_TX_CLKM_DIV_NUM = 0x000000FF
const I2S_TX_CLKM_DIV_NUM_V = 0xFF
const I2S_TX_CLKM_DIV_NUM_S = 0
const I2S_RX_CLKM_DIV_YN1_V = 0x1
const I2S_RX_CLKM_DIV_YN1_S = 27
const I2S_RX_CLKM_DIV_X = 0x000001FF
const I2S_RX_CLKM_DIV_X_V = 0x1FF
const I2S_RX_CLKM_DIV_X_S = 18
const I2S_RX_CLKM_DIV_Y = 0x000001FF
const I2S_RX_CLKM_DIV_Y_V = 0x1FF
const I2S_RX_CLKM_DIV_Y_S = 9
const I2S_RX_CLKM_DIV_Z = 0x000001FF
const I2S_RX_CLKM_DIV_Z_V = 0x1FF
const I2S_RX_CLKM_DIV_Z_S = 0
const I2S_TX_CLKM_DIV_YN1_V = 0x1
const I2S_TX_CLKM_DIV_YN1_S = 27
const I2S_TX_CLKM_DIV_X = 0x000001FF
const I2S_TX_CLKM_DIV_X_V = 0x1FF
const I2S_TX_CLKM_DIV_X_S = 18
const I2S_TX_CLKM_DIV_Y = 0x000001FF
const I2S_TX_CLKM_DIV_Y_V = 0x1FF
const I2S_TX_CLKM_DIV_Y_S = 9
const I2S_TX_CLKM_DIV_Z = 0x000001FF
const I2S_TX_CLKM_DIV_Z_V = 0x1FF
const I2S_TX_CLKM_DIV_Z_S = 0
const I2S_PCM2PDM_CONV_EN_V = 0x1
const I2S_PCM2PDM_CONV_EN_S = 25
const I2S_TX_PDM_DAC_MODE_EN_V = 0x1
const I2S_TX_PDM_DAC_MODE_EN_S = 24
const I2S_TX_PDM_DAC_2OUT_EN_V = 0x1
const I2S_TX_PDM_DAC_2OUT_EN_S = 23
const I2S_TX_PDM_SIGMADELTA_DITHER_V = 0x1
const I2S_TX_PDM_SIGMADELTA_DITHER_S = 22
const I2S_TX_PDM_SIGMADELTA_DITHER2_V = 0x1
const I2S_TX_PDM_SIGMADELTA_DITHER2_S = 21
const I2S_TX_PDM_SIGMADELTA_IN_SHIFT = 0x00000003
const I2S_TX_PDM_SIGMADELTA_IN_SHIFT_V = 0x3
const I2S_TX_PDM_SIGMADELTA_IN_SHIFT_S = 19
const I2S_TX_PDM_SINC_IN_SHIFT = 0x00000003
const I2S_TX_PDM_SINC_IN_SHIFT_V = 0x3
const I2S_TX_PDM_SINC_IN_SHIFT_S = 17
const I2S_TX_PDM_LP_IN_SHIFT = 0x00000003
const I2S_TX_PDM_LP_IN_SHIFT_V = 0x3
const I2S_TX_PDM_LP_IN_SHIFT_S = 15
const I2S_TX_PDM_HP_IN_SHIFT = 0x00000003
const I2S_TX_PDM_HP_IN_SHIFT_V = 0x3
const I2S_TX_PDM_HP_IN_SHIFT_S = 13
const I2S_TX_PDM_PRESCALE = 0x000000FF
const I2S_TX_PDM_PRESCALE_V = 0xFF
const I2S_TX_PDM_PRESCALE_S = 5
const I2S_TX_PDM_SINC_OSR2 = 0x0000000F
const I2S_TX_PDM_SINC_OSR2_V = 0xF
const I2S_TX_PDM_SINC_OSR2_S = 1
const I2S_TX_PDM_HP_BYPASS_V = 0x1
const I2S_TX_PDM_HP_BYPASS_S = 0
const I2S_TX_IIR_HP_MULT12_0 = 0x00000007
const I2S_TX_IIR_HP_MULT12_0_V = 0x7
const I2S_TX_IIR_HP_MULT12_0_S = 23
const I2S_TX_IIR_HP_MULT12_5 = 0x00000007
const I2S_TX_IIR_HP_MULT12_5_V = 0x7
const I2S_TX_IIR_HP_MULT12_5_S = 20
const I2S_TX_PDM_FS = 0x000003FF
const I2S_TX_PDM_FS_V = 0x3FF
const I2S_TX_PDM_FS_S = 10
const I2S_TX_PDM_FP = 0x000003FF
const I2S_TX_PDM_FP_V = 0x3FF
const I2S_TX_PDM_FP_S = 0
const I2S_RX_TDM_TOT_CHAN_NUM = 0x0000000F
const I2S_RX_TDM_TOT_CHAN_NUM_V = 0xF
const I2S_RX_TDM_TOT_CHAN_NUM_S = 16
const I2S_RX_TDM_CHAN15_EN_V = 0x1
const I2S_RX_TDM_CHAN15_EN_S = 15
const I2S_RX_TDM_CHAN14_EN_V = 0x1
const I2S_RX_TDM_CHAN14_EN_S = 14
const I2S_RX_TDM_CHAN13_EN_V = 0x1
const I2S_RX_TDM_CHAN13_EN_S = 13
const I2S_RX_TDM_CHAN12_EN_V = 0x1
const I2S_RX_TDM_CHAN12_EN_S = 12
const I2S_RX_TDM_CHAN11_EN_V = 0x1
const I2S_RX_TDM_CHAN11_EN_S = 11
const I2S_RX_TDM_CHAN10_EN_V = 0x1
const I2S_RX_TDM_CHAN10_EN_S = 10
const I2S_RX_TDM_CHAN9_EN_V = 0x1
const I2S_RX_TDM_CHAN9_EN_S = 9
const I2S_RX_TDM_CHAN8_EN_V = 0x1
const I2S_RX_TDM_CHAN8_EN_S = 8
const I2S_RX_TDM_PDM_CHAN7_EN_V = 0x1
const I2S_RX_TDM_PDM_CHAN7_EN_S = 7
const I2S_RX_TDM_PDM_CHAN6_EN_V = 0x1
const I2S_RX_TDM_PDM_CHAN6_EN_S = 6
const I2S_RX_TDM_PDM_CHAN5_EN_V = 0x1
const I2S_RX_TDM_PDM_CHAN5_EN_S = 5
const I2S_RX_TDM_PDM_CHAN4_EN_V = 0x1
const I2S_RX_TDM_PDM_CHAN4_EN_S = 4
const I2S_RX_TDM_PDM_CHAN3_EN_V = 0x1
const I2S_RX_TDM_PDM_CHAN3_EN_S = 3
const I2S_RX_TDM_PDM_CHAN2_EN_V = 0x1
const I2S_RX_TDM_PDM_CHAN2_EN_S = 2
const I2S_RX_TDM_PDM_CHAN1_EN_V = 0x1
const I2S_RX_TDM_PDM_CHAN1_EN_S = 1
const I2S_RX_TDM_PDM_CHAN0_EN_V = 0x1
const I2S_RX_TDM_PDM_CHAN0_EN_S = 0
const I2S_TX_TDM_SKIP_MSK_EN_V = 0x1
const I2S_TX_TDM_SKIP_MSK_EN_S = 20
const I2S_TX_TDM_TOT_CHAN_NUM = 0x0000000F
const I2S_TX_TDM_TOT_CHAN_NUM_V = 0xF
const I2S_TX_TDM_TOT_CHAN_NUM_S = 16
const I2S_TX_TDM_CHAN15_EN_V = 0x1
const I2S_TX_TDM_CHAN15_EN_S = 15
const I2S_TX_TDM_CHAN14_EN_V = 0x1
const I2S_TX_TDM_CHAN14_EN_S = 14
const I2S_TX_TDM_CHAN13_EN_V = 0x1
const I2S_TX_TDM_CHAN13_EN_S = 13
const I2S_TX_TDM_CHAN12_EN_V = 0x1
const I2S_TX_TDM_CHAN12_EN_S = 12
const I2S_TX_TDM_CHAN11_EN_V = 0x1
const I2S_TX_TDM_CHAN11_EN_S = 11
const I2S_TX_TDM_CHAN10_EN_V = 0x1
const I2S_TX_TDM_CHAN10_EN_S = 10
const I2S_TX_TDM_CHAN9_EN_V = 0x1
const I2S_TX_TDM_CHAN9_EN_S = 9
const I2S_TX_TDM_CHAN8_EN_V = 0x1
const I2S_TX_TDM_CHAN8_EN_S = 8
const I2S_TX_TDM_CHAN7_EN_V = 0x1
const I2S_TX_TDM_CHAN7_EN_S = 7
const I2S_TX_TDM_CHAN6_EN_V = 0x1
const I2S_TX_TDM_CHAN6_EN_S = 6
const I2S_TX_TDM_CHAN5_EN_V = 0x1
const I2S_TX_TDM_CHAN5_EN_S = 5
const I2S_TX_TDM_CHAN4_EN_V = 0x1
const I2S_TX_TDM_CHAN4_EN_S = 4
const I2S_TX_TDM_CHAN3_EN_V = 0x1
const I2S_TX_TDM_CHAN3_EN_S = 3
const I2S_TX_TDM_CHAN2_EN_V = 0x1
const I2S_TX_TDM_CHAN2_EN_S = 2
const I2S_TX_TDM_CHAN1_EN_V = 0x1
const I2S_TX_TDM_CHAN1_EN_S = 1
const I2S_TX_TDM_CHAN0_EN_V = 0x1
const I2S_TX_TDM_CHAN0_EN_S = 0
const I2S_RX_BCK_IN_DM = 0x00000003
const I2S_RX_BCK_IN_DM_V = 0x3
const I2S_RX_BCK_IN_DM_S = 28
const I2S_RX_WS_IN_DM = 0x00000003
const I2S_RX_WS_IN_DM_V = 0x3
const I2S_RX_WS_IN_DM_S = 24
const I2S_RX_BCK_OUT_DM = 0x00000003
const I2S_RX_BCK_OUT_DM_V = 0x3
const I2S_RX_BCK_OUT_DM_S = 20
const I2S_RX_WS_OUT_DM = 0x00000003
const I2S_RX_WS_OUT_DM_V = 0x3
const I2S_RX_WS_OUT_DM_S = 16
const I2S_RX_SD_IN_DM = 0x00000003
const I2S_RX_SD_IN_DM_V = 0x3
const I2S_RX_SD_IN_DM_S = 0
const I2S_TX_BCK_IN_DM = 0x00000003
const I2S_TX_BCK_IN_DM_V = 0x3
const I2S_TX_BCK_IN_DM_S = 28
const I2S_TX_WS_IN_DM = 0x00000003
const I2S_TX_WS_IN_DM_V = 0x3
const I2S_TX_WS_IN_DM_S = 24
const I2S_TX_BCK_OUT_DM = 0x00000003
const I2S_TX_BCK_OUT_DM_V = 0x3
const I2S_TX_BCK_OUT_DM_S = 20
const I2S_TX_WS_OUT_DM = 0x00000003
const I2S_TX_WS_OUT_DM_V = 0x3
const I2S_TX_WS_OUT_DM_S = 16
const I2S_TX_SD1_OUT_DM = 0x00000003
const I2S_TX_SD1_OUT_DM_V = 0x3
const I2S_TX_SD1_OUT_DM_S = 4
const I2S_TX_SD_OUT_DM = 0x00000003
const I2S_TX_SD_OUT_DM_V = 0x3
const I2S_TX_SD_OUT_DM_S = 0
const I2S_LC_FIFO_TIMEOUT_ENA_V = 0x1
const I2S_LC_FIFO_TIMEOUT_ENA_S = 11
const I2S_LC_FIFO_TIMEOUT_SHIFT = 0x00000007
const I2S_LC_FIFO_TIMEOUT_SHIFT_V = 0x7
const I2S_LC_FIFO_TIMEOUT_SHIFT_S = 8
const I2S_LC_FIFO_TIMEOUT = 0x000000FF
const I2S_LC_FIFO_TIMEOUT_V = 0xFF
const I2S_LC_FIFO_TIMEOUT_S = 0
const I2S_RX_EOF_NUM = 0x00000FFF
const I2S_RX_EOF_NUM_V = 0xFFF
const I2S_RX_EOF_NUM_S = 0
const I2S_SINGLE_DATA = 0xFFFFFFFF
const I2S_SINGLE_DATA_V = 0xFFFFFFFF
const I2S_SINGLE_DATA_S = 0
const I2S_TX_IDLE_V = 0x1
const I2S_TX_IDLE_S = 0
const I2S_DATE = 0x0FFFFFFF
const I2S_DATE_V = 0xFFFFFFF
const I2S_DATE_S = 0
const TIMG_T0_USE_XTAL_S = 9
const TIMG_T0_ALARM_EN_S = 10
const TIMG_T0_DIVCNT_RST_S = 12
const TIMG_T0_DIVIDER_S = 13
const TIMG_T0_AUTORELOAD_S = 29
const TIMG_T0_INCREASE_S = 30
const TIMG_T0_EN_S = 31
const TIMG_T0_LO_S = 0
const TIMG_T0_HI_S = 0
const TIMG_T0_UPDATE_S = 31
const TIMG_T0_ALARM_LO_S = 0
const TIMG_T0_ALARM_HI_S = 0
const TIMG_T0_LOAD_LO_S = 0
const TIMG_T0_LOAD_HI_S = 0
const TIMG_T0_LOAD_S = 0
const TIMG_WDT_APPCPU_RESET_EN_S = 12
const TIMG_WDT_PROCPU_RESET_EN_S = 13
const TIMG_WDT_FLASHBOOT_MOD_EN_S = 14
const TIMG_WDT_SYS_RESET_LENGTH_S = 15
const TIMG_WDT_CPU_RESET_LENGTH_S = 18
const TIMG_WDT_USE_XTAL_S = 21
const TIMG_WDT_CONF_UPDATE_EN_S = 22
const TIMG_WDT_STG3_S = 23
const TIMG_WDT_STG2_S = 25
const TIMG_WDT_STG1_S = 27
const TIMG_WDT_STG0_S = 29
const TIMG_WDT_EN_S = 31
const TIMG_WDT_DIVCNT_RST_S = 0
const TIMG_WDT_CLK_PRESCALE_S = 16
const TIMG_WDT_STG0_HOLD_S = 0
const TIMG_WDT_STG1_HOLD_S = 0
const TIMG_WDT_STG2_HOLD_S = 0
const TIMG_WDT_STG3_HOLD_S = 0
const TIMG_WDT_FEED_S = 0
const TIMG_WDT_WKEY_S = 0
const TIMG_RTC_CALI_START_CYCLING_S = 12
const TIMG_RTC_CALI_CLK_SEL_S = 13
const TIMG_RTC_CALI_RDY_S = 15
const TIMG_RTC_CALI_MAX_S = 16
const TIMG_RTC_CALI_START_S = 31
const TIMG_RTC_CALI_CYCLING_DATA_VLD_S = 0
const TIMG_RTC_CALI_VALUE_S = 7
const TIMG_T0_INT_ENA_S = 0
const TIMG_WDT_INT_ENA_S = 1
const TIMG_T0_INT_RAW_S = 0
const TIMG_WDT_INT_RAW_S = 1
const TIMG_T0_INT_ST_S = 0
const TIMG_WDT_INT_ST_S = 1
const TIMG_T0_INT_CLR_S = 0
const TIMG_WDT_INT_CLR_S = 1
const TIMG_RTC_CALI_TIMEOUT_S = 0
const TIMG_RTC_CALI_TIMEOUT_RST_CNT_S = 3
const TIMG_RTC_CALI_TIMEOUT_THRES_S = 7
const TIMG_NTIMGS_DATE_S = 0
const TIMG_WDT_CLK_IS_ACTIVE_S = 29
const TIMG_TIMER_CLK_IS_ACTIVE_S = 30
const TIMG_CLK_EN_S = 31
const TIMG_WDT_WKEY_VALUE = 0x50D83AA1
const GPIO_PIN_CONFIG_MSB = 12
const GPIO_PIN_CONFIG_LSB = 11
const GPIO_PIN_CONFIG_MASK = 0x00001800
const GPIO_WAKEUP_ENABLE = 1
const GPIO_PIN_WAKEUP_ENABLE_MSB = 10
const GPIO_PIN_WAKEUP_ENABLE_LSB = 10
const GPIO_PIN_WAKEUP_ENABLE_MASK = 0x00000400
const GPIO_PIN_INT_TYPE_MASK = 0x380
const GPIO_PIN_INT_TYPE_MSB = 9
const GPIO_PIN_INT_TYPE_LSB = 7
const GPIO_PAD_DRIVER_ENABLE = 1
const GPIO_PIN_PAD_DRIVER_MSB = 2
const GPIO_PIN_PAD_DRIVER_LSB = 2
const GPIO_PIN_PAD_DRIVER_MASK = 0x00000004
const GPIO_BT_SEL = 0xFFFFFFFF
const GPIO_BT_SEL_V = 0xFFFFFFFF
const GPIO_BT_SEL_S = 0
const GPIO_OUT_DATA = 0x03FFFFFF
const GPIO_OUT_DATA_V = 0x3FFFFFF
const GPIO_OUT_DATA_S = 0
const GPIO_OUT_W1TS = 0x03FFFFFF
const GPIO_OUT_W1TS_V = 0x3FFFFFF
const GPIO_OUT_W1TS_S = 0
const GPIO_OUT_W1TC = 0x03FFFFFF
const GPIO_OUT_W1TC_V = 0x3FFFFFF
const GPIO_OUT_W1TC_S = 0
const GPIO_SDIO_SEL = 0x000000FF
const GPIO_SDIO_SEL_V = 0xFF
const GPIO_SDIO_SEL_S = 0
const GPIO_ENABLE_DATA = 0x03FFFFFF
const GPIO_ENABLE_DATA_V = 0x3FFFFFF
const GPIO_ENABLE_DATA_S = 0
const GPIO_ENABLE_W1TS = 0x03FFFFFF
const GPIO_ENABLE_W1TS_V = 0x3FFFFFF
const GPIO_ENABLE_W1TS_S = 0
const GPIO_ENABLE_W1TC = 0x03FFFFFF
const GPIO_ENABLE_W1TC_V = 0x3FFFFFF
const GPIO_ENABLE_W1TC_S = 0
const GPIO_STRAPPING = 0x0000FFFF
const GPIO_STRAPPING_V = 0xFFFF
const GPIO_STRAPPING_S = 0
const GPIO_IN_DATA = 0x03FFFFFF
const GPIO_IN_DATA_V = 0x3FFFFFF
const GPIO_IN_DATA_S = 0
const GPIO_STATUS_INT = 0x03FFFFFF
const GPIO_STATUS_INT_V = 0x3FFFFFF
const GPIO_STATUS_INT_S = 0
const GPIO_STATUS_W1TS = 0x03FFFFFF
const GPIO_STATUS_W1TS_V = 0x3FFFFFF
const GPIO_STATUS_W1TS_S = 0
const GPIO_STATUS_W1TC = 0x03FFFFFF
const GPIO_STATUS_W1TC_V = 0x3FFFFFF
const GPIO_STATUS_W1TC_S = 0
const GPIO_PROCPU_INT = 0x03FFFFFF
const GPIO_PROCPU_INT_V = 0x3FFFFFF
const GPIO_PROCPU_INT_S = 0
const GPIO_PROCPU_NMI_INT = 0x03FFFFFF
const GPIO_PROCPU_NMI_INT_V = 0x3FFFFFF
const GPIO_PROCPU_NMI_INT_S = 0
const GPIO_SDIO_INT = 0x03FFFFFF
const GPIO_SDIO_INT_V = 0x3FFFFFF
const GPIO_SDIO_INT_S = 0
const GPIO_PIN0_INT_ENA = 0x0000001F
const GPIO_PIN0_INT_ENA_V = 0x1F
const GPIO_PIN0_INT_ENA_S = 13
const GPIO_PIN0_CONFIG = 0x00000003
const GPIO_PIN0_CONFIG_V = 0x3
const GPIO_PIN0_CONFIG_S = 11
const GPIO_PIN0_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN0_WAKEUP_ENABLE_S = 10
const GPIO_PIN0_INT_TYPE = 0x00000007
const GPIO_PIN0_INT_TYPE_V = 0x7
const GPIO_PIN0_INT_TYPE_S = 7
const GPIO_PIN0_SYNC1_BYPASS = 0x00000003
const GPIO_PIN0_SYNC1_BYPASS_V = 0x3
const GPIO_PIN0_SYNC1_BYPASS_S = 3
const GPIO_PIN0_PAD_DRIVER_V = 0x1
const GPIO_PIN0_PAD_DRIVER_S = 2
const GPIO_PIN0_SYNC2_BYPASS = 0x00000003
const GPIO_PIN0_SYNC2_BYPASS_V = 0x3
const GPIO_PIN0_SYNC2_BYPASS_S = 0
const GPIO_PIN1_INT_ENA = 0x0000001F
const GPIO_PIN1_INT_ENA_V = 0x1F
const GPIO_PIN1_INT_ENA_S = 13
const GPIO_PIN1_CONFIG = 0x00000003
const GPIO_PIN1_CONFIG_V = 0x3
const GPIO_PIN1_CONFIG_S = 11
const GPIO_PIN1_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN1_WAKEUP_ENABLE_S = 10
const GPIO_PIN1_INT_TYPE = 0x00000007
const GPIO_PIN1_INT_TYPE_V = 0x7
const GPIO_PIN1_INT_TYPE_S = 7
const GPIO_PIN1_SYNC1_BYPASS = 0x00000003
const GPIO_PIN1_SYNC1_BYPASS_V = 0x3
const GPIO_PIN1_SYNC1_BYPASS_S = 3
const GPIO_PIN1_PAD_DRIVER_V = 0x1
const GPIO_PIN1_PAD_DRIVER_S = 2
const GPIO_PIN1_SYNC2_BYPASS = 0x00000003
const GPIO_PIN1_SYNC2_BYPASS_V = 0x3
const GPIO_PIN1_SYNC2_BYPASS_S = 0
const GPIO_PIN2_INT_ENA = 0x0000001F
const GPIO_PIN2_INT_ENA_V = 0x1F
const GPIO_PIN2_INT_ENA_S = 13
const GPIO_PIN2_CONFIG = 0x00000003
const GPIO_PIN2_CONFIG_V = 0x3
const GPIO_PIN2_CONFIG_S = 11
const GPIO_PIN2_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN2_WAKEUP_ENABLE_S = 10
const GPIO_PIN2_INT_TYPE = 0x00000007
const GPIO_PIN2_INT_TYPE_V = 0x7
const GPIO_PIN2_INT_TYPE_S = 7
const GPIO_PIN2_SYNC1_BYPASS = 0x00000003
const GPIO_PIN2_SYNC1_BYPASS_V = 0x3
const GPIO_PIN2_SYNC1_BYPASS_S = 3
const GPIO_PIN2_PAD_DRIVER_V = 0x1
const GPIO_PIN2_PAD_DRIVER_S = 2
const GPIO_PIN2_SYNC2_BYPASS = 0x00000003
const GPIO_PIN2_SYNC2_BYPASS_V = 0x3
const GPIO_PIN2_SYNC2_BYPASS_S = 0
const GPIO_PIN3_INT_ENA = 0x0000001F
const GPIO_PIN3_INT_ENA_V = 0x1F
const GPIO_PIN3_INT_ENA_S = 13
const GPIO_PIN3_CONFIG = 0x00000003
const GPIO_PIN3_CONFIG_V = 0x3
const GPIO_PIN3_CONFIG_S = 11
const GPIO_PIN3_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN3_WAKEUP_ENABLE_S = 10
const GPIO_PIN3_INT_TYPE = 0x00000007
const GPIO_PIN3_INT_TYPE_V = 0x7
const GPIO_PIN3_INT_TYPE_S = 7
const GPIO_PIN3_SYNC1_BYPASS = 0x00000003
const GPIO_PIN3_SYNC1_BYPASS_V = 0x3
const GPIO_PIN3_SYNC1_BYPASS_S = 3
const GPIO_PIN3_PAD_DRIVER_V = 0x1
const GPIO_PIN3_PAD_DRIVER_S = 2
const GPIO_PIN3_SYNC2_BYPASS = 0x00000003
const GPIO_PIN3_SYNC2_BYPASS_V = 0x3
const GPIO_PIN3_SYNC2_BYPASS_S = 0
const GPIO_PIN4_INT_ENA = 0x0000001F
const GPIO_PIN4_INT_ENA_V = 0x1F
const GPIO_PIN4_INT_ENA_S = 13
const GPIO_PIN4_CONFIG = 0x00000003
const GPIO_PIN4_CONFIG_V = 0x3
const GPIO_PIN4_CONFIG_S = 11
const GPIO_PIN4_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN4_WAKEUP_ENABLE_S = 10
const GPIO_PIN4_INT_TYPE = 0x00000007
const GPIO_PIN4_INT_TYPE_V = 0x7
const GPIO_PIN4_INT_TYPE_S = 7
const GPIO_PIN4_SYNC1_BYPASS = 0x00000003
const GPIO_PIN4_SYNC1_BYPASS_V = 0x3
const GPIO_PIN4_SYNC1_BYPASS_S = 3
const GPIO_PIN4_PAD_DRIVER_V = 0x1
const GPIO_PIN4_PAD_DRIVER_S = 2
const GPIO_PIN4_SYNC2_BYPASS = 0x00000003
const GPIO_PIN4_SYNC2_BYPASS_V = 0x3
const GPIO_PIN4_SYNC2_BYPASS_S = 0
const GPIO_PIN5_INT_ENA = 0x0000001F
const GPIO_PIN5_INT_ENA_V = 0x1F
const GPIO_PIN5_INT_ENA_S = 13
const GPIO_PIN5_CONFIG = 0x00000003
const GPIO_PIN5_CONFIG_V = 0x3
const GPIO_PIN5_CONFIG_S = 11
const GPIO_PIN5_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN5_WAKEUP_ENABLE_S = 10
const GPIO_PIN5_INT_TYPE = 0x00000007
const GPIO_PIN5_INT_TYPE_V = 0x7
const GPIO_PIN5_INT_TYPE_S = 7
const GPIO_PIN5_SYNC1_BYPASS = 0x00000003
const GPIO_PIN5_SYNC1_BYPASS_V = 0x3
const GPIO_PIN5_SYNC1_BYPASS_S = 3
const GPIO_PIN5_PAD_DRIVER_V = 0x1
const GPIO_PIN5_PAD_DRIVER_S = 2
const GPIO_PIN5_SYNC2_BYPASS = 0x00000003
const GPIO_PIN5_SYNC2_BYPASS_V = 0x3
const GPIO_PIN5_SYNC2_BYPASS_S = 0
const GPIO_PIN6_INT_ENA = 0x0000001F
const GPIO_PIN6_INT_ENA_V = 0x1F
const GPIO_PIN6_INT_ENA_S = 13
const GPIO_PIN6_CONFIG = 0x00000003
const GPIO_PIN6_CONFIG_V = 0x3
const GPIO_PIN6_CONFIG_S = 11
const GPIO_PIN6_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN6_WAKEUP_ENABLE_S = 10
const GPIO_PIN6_INT_TYPE = 0x00000007
const GPIO_PIN6_INT_TYPE_V = 0x7
const GPIO_PIN6_INT_TYPE_S = 7
const GPIO_PIN6_SYNC1_BYPASS = 0x00000003
const GPIO_PIN6_SYNC1_BYPASS_V = 0x3
const GPIO_PIN6_SYNC1_BYPASS_S = 3
const GPIO_PIN6_PAD_DRIVER_V = 0x1
const GPIO_PIN6_PAD_DRIVER_S = 2
const GPIO_PIN6_SYNC2_BYPASS = 0x00000003
const GPIO_PIN6_SYNC2_BYPASS_V = 0x3
const GPIO_PIN6_SYNC2_BYPASS_S = 0
const GPIO_PIN7_INT_ENA = 0x0000001F
const GPIO_PIN7_INT_ENA_V = 0x1F
const GPIO_PIN7_INT_ENA_S = 13
const GPIO_PIN7_CONFIG = 0x00000003
const GPIO_PIN7_CONFIG_V = 0x3
const GPIO_PIN7_CONFIG_S = 11
const GPIO_PIN7_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN7_WAKEUP_ENABLE_S = 10
const GPIO_PIN7_INT_TYPE = 0x00000007
const GPIO_PIN7_INT_TYPE_V = 0x7
const GPIO_PIN7_INT_TYPE_S = 7
const GPIO_PIN7_SYNC1_BYPASS = 0x00000003
const GPIO_PIN7_SYNC1_BYPASS_V = 0x3
const GPIO_PIN7_SYNC1_BYPASS_S = 3
const GPIO_PIN7_PAD_DRIVER_V = 0x1
const GPIO_PIN7_PAD_DRIVER_S = 2
const GPIO_PIN7_SYNC2_BYPASS = 0x00000003
const GPIO_PIN7_SYNC2_BYPASS_V = 0x3
const GPIO_PIN7_SYNC2_BYPASS_S = 0
const GPIO_PIN8_INT_ENA = 0x0000001F
const GPIO_PIN8_INT_ENA_V = 0x1F
const GPIO_PIN8_INT_ENA_S = 13
const GPIO_PIN8_CONFIG = 0x00000003
const GPIO_PIN8_CONFIG_V = 0x3
const GPIO_PIN8_CONFIG_S = 11
const GPIO_PIN8_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN8_WAKEUP_ENABLE_S = 10
const GPIO_PIN8_INT_TYPE = 0x00000007
const GPIO_PIN8_INT_TYPE_V = 0x7
const GPIO_PIN8_INT_TYPE_S = 7
const GPIO_PIN8_SYNC1_BYPASS = 0x00000003
const GPIO_PIN8_SYNC1_BYPASS_V = 0x3
const GPIO_PIN8_SYNC1_BYPASS_S = 3
const GPIO_PIN8_PAD_DRIVER_V = 0x1
const GPIO_PIN8_PAD_DRIVER_S = 2
const GPIO_PIN8_SYNC2_BYPASS = 0x00000003
const GPIO_PIN8_SYNC2_BYPASS_V = 0x3
const GPIO_PIN8_SYNC2_BYPASS_S = 0
const GPIO_PIN9_INT_ENA = 0x0000001F
const GPIO_PIN9_INT_ENA_V = 0x1F
const GPIO_PIN9_INT_ENA_S = 13
const GPIO_PIN9_CONFIG = 0x00000003
const GPIO_PIN9_CONFIG_V = 0x3
const GPIO_PIN9_CONFIG_S = 11
const GPIO_PIN9_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN9_WAKEUP_ENABLE_S = 10
const GPIO_PIN9_INT_TYPE = 0x00000007
const GPIO_PIN9_INT_TYPE_V = 0x7
const GPIO_PIN9_INT_TYPE_S = 7
const GPIO_PIN9_SYNC1_BYPASS = 0x00000003
const GPIO_PIN9_SYNC1_BYPASS_V = 0x3
const GPIO_PIN9_SYNC1_BYPASS_S = 3
const GPIO_PIN9_PAD_DRIVER_V = 0x1
const GPIO_PIN9_PAD_DRIVER_S = 2
const GPIO_PIN9_SYNC2_BYPASS = 0x00000003
const GPIO_PIN9_SYNC2_BYPASS_V = 0x3
const GPIO_PIN9_SYNC2_BYPASS_S = 0
const GPIO_PIN10_INT_ENA = 0x0000001F
const GPIO_PIN10_INT_ENA_V = 0x1F
const GPIO_PIN10_INT_ENA_S = 13
const GPIO_PIN10_CONFIG = 0x00000003
const GPIO_PIN10_CONFIG_V = 0x3
const GPIO_PIN10_CONFIG_S = 11
const GPIO_PIN10_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN10_WAKEUP_ENABLE_S = 10
const GPIO_PIN10_INT_TYPE = 0x00000007
const GPIO_PIN10_INT_TYPE_V = 0x7
const GPIO_PIN10_INT_TYPE_S = 7
const GPIO_PIN10_SYNC1_BYPASS = 0x00000003
const GPIO_PIN10_SYNC1_BYPASS_V = 0x3
const GPIO_PIN10_SYNC1_BYPASS_S = 3
const GPIO_PIN10_PAD_DRIVER_V = 0x1
const GPIO_PIN10_PAD_DRIVER_S = 2
const GPIO_PIN10_SYNC2_BYPASS = 0x00000003
const GPIO_PIN10_SYNC2_BYPASS_V = 0x3
const GPIO_PIN10_SYNC2_BYPASS_S = 0
const GPIO_PIN11_INT_ENA = 0x0000001F
const GPIO_PIN11_INT_ENA_V = 0x1F
const GPIO_PIN11_INT_ENA_S = 13
const GPIO_PIN11_CONFIG = 0x00000003
const GPIO_PIN11_CONFIG_V = 0x3
const GPIO_PIN11_CONFIG_S = 11
const GPIO_PIN11_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN11_WAKEUP_ENABLE_S = 10
const GPIO_PIN11_INT_TYPE = 0x00000007
const GPIO_PIN11_INT_TYPE_V = 0x7
const GPIO_PIN11_INT_TYPE_S = 7
const GPIO_PIN11_SYNC1_BYPASS = 0x00000003
const GPIO_PIN11_SYNC1_BYPASS_V = 0x3
const GPIO_PIN11_SYNC1_BYPASS_S = 3
const GPIO_PIN11_PAD_DRIVER_V = 0x1
const GPIO_PIN11_PAD_DRIVER_S = 2
const GPIO_PIN11_SYNC2_BYPASS = 0x00000003
const GPIO_PIN11_SYNC2_BYPASS_V = 0x3
const GPIO_PIN11_SYNC2_BYPASS_S = 0
const GPIO_PIN12_INT_ENA = 0x0000001F
const GPIO_PIN12_INT_ENA_V = 0x1F
const GPIO_PIN12_INT_ENA_S = 13
const GPIO_PIN12_CONFIG = 0x00000003
const GPIO_PIN12_CONFIG_V = 0x3
const GPIO_PIN12_CONFIG_S = 11
const GPIO_PIN12_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN12_WAKEUP_ENABLE_S = 10
const GPIO_PIN12_INT_TYPE = 0x00000007
const GPIO_PIN12_INT_TYPE_V = 0x7
const GPIO_PIN12_INT_TYPE_S = 7
const GPIO_PIN12_SYNC1_BYPASS = 0x00000003
const GPIO_PIN12_SYNC1_BYPASS_V = 0x3
const GPIO_PIN12_SYNC1_BYPASS_S = 3
const GPIO_PIN12_PAD_DRIVER_V = 0x1
const GPIO_PIN12_PAD_DRIVER_S = 2
const GPIO_PIN12_SYNC2_BYPASS = 0x00000003
const GPIO_PIN12_SYNC2_BYPASS_V = 0x3
const GPIO_PIN12_SYNC2_BYPASS_S = 0
const GPIO_PIN13_INT_ENA = 0x0000001F
const GPIO_PIN13_INT_ENA_V = 0x1F
const GPIO_PIN13_INT_ENA_S = 13
const GPIO_PIN13_CONFIG = 0x00000003
const GPIO_PIN13_CONFIG_V = 0x3
const GPIO_PIN13_CONFIG_S = 11
const GPIO_PIN13_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN13_WAKEUP_ENABLE_S = 10
const GPIO_PIN13_INT_TYPE = 0x00000007
const GPIO_PIN13_INT_TYPE_V = 0x7
const GPIO_PIN13_INT_TYPE_S = 7
const GPIO_PIN13_SYNC1_BYPASS = 0x00000003
const GPIO_PIN13_SYNC1_BYPASS_V = 0x3
const GPIO_PIN13_SYNC1_BYPASS_S = 3
const GPIO_PIN13_PAD_DRIVER_V = 0x1
const GPIO_PIN13_PAD_DRIVER_S = 2
const GPIO_PIN13_SYNC2_BYPASS = 0x00000003
const GPIO_PIN13_SYNC2_BYPASS_V = 0x3
const GPIO_PIN13_SYNC2_BYPASS_S = 0
const GPIO_PIN14_INT_ENA = 0x0000001F
const GPIO_PIN14_INT_ENA_V = 0x1F
const GPIO_PIN14_INT_ENA_S = 13
const GPIO_PIN14_CONFIG = 0x00000003
const GPIO_PIN14_CONFIG_V = 0x3
const GPIO_PIN14_CONFIG_S = 11
const GPIO_PIN14_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN14_WAKEUP_ENABLE_S = 10
const GPIO_PIN14_INT_TYPE = 0x00000007
const GPIO_PIN14_INT_TYPE_V = 0x7
const GPIO_PIN14_INT_TYPE_S = 7
const GPIO_PIN14_SYNC1_BYPASS = 0x00000003
const GPIO_PIN14_SYNC1_BYPASS_V = 0x3
const GPIO_PIN14_SYNC1_BYPASS_S = 3
const GPIO_PIN14_PAD_DRIVER_V = 0x1
const GPIO_PIN14_PAD_DRIVER_S = 2
const GPIO_PIN14_SYNC2_BYPASS = 0x00000003
const GPIO_PIN14_SYNC2_BYPASS_V = 0x3
const GPIO_PIN14_SYNC2_BYPASS_S = 0
const GPIO_PIN15_INT_ENA = 0x0000001F
const GPIO_PIN15_INT_ENA_V = 0x1F
const GPIO_PIN15_INT_ENA_S = 13
const GPIO_PIN15_CONFIG = 0x00000003
const GPIO_PIN15_CONFIG_V = 0x3
const GPIO_PIN15_CONFIG_S = 11
const GPIO_PIN15_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN15_WAKEUP_ENABLE_S = 10
const GPIO_PIN15_INT_TYPE = 0x00000007
const GPIO_PIN15_INT_TYPE_V = 0x7
const GPIO_PIN15_INT_TYPE_S = 7
const GPIO_PIN15_SYNC1_BYPASS = 0x00000003
const GPIO_PIN15_SYNC1_BYPASS_V = 0x3
const GPIO_PIN15_SYNC1_BYPASS_S = 3
const GPIO_PIN15_PAD_DRIVER_V = 0x1
const GPIO_PIN15_PAD_DRIVER_S = 2
const GPIO_PIN15_SYNC2_BYPASS = 0x00000003
const GPIO_PIN15_SYNC2_BYPASS_V = 0x3
const GPIO_PIN15_SYNC2_BYPASS_S = 0
const GPIO_PIN16_INT_ENA = 0x0000001F
const GPIO_PIN16_INT_ENA_V = 0x1F
const GPIO_PIN16_INT_ENA_S = 13
const GPIO_PIN16_CONFIG = 0x00000003
const GPIO_PIN16_CONFIG_V = 0x3
const GPIO_PIN16_CONFIG_S = 11
const GPIO_PIN16_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN16_WAKEUP_ENABLE_S = 10
const GPIO_PIN16_INT_TYPE = 0x00000007
const GPIO_PIN16_INT_TYPE_V = 0x7
const GPIO_PIN16_INT_TYPE_S = 7
const GPIO_PIN16_SYNC1_BYPASS = 0x00000003
const GPIO_PIN16_SYNC1_BYPASS_V = 0x3
const GPIO_PIN16_SYNC1_BYPASS_S = 3
const GPIO_PIN16_PAD_DRIVER_V = 0x1
const GPIO_PIN16_PAD_DRIVER_S = 2
const GPIO_PIN16_SYNC2_BYPASS = 0x00000003
const GPIO_PIN16_SYNC2_BYPASS_V = 0x3
const GPIO_PIN16_SYNC2_BYPASS_S = 0
const GPIO_PIN17_INT_ENA = 0x0000001F
const GPIO_PIN17_INT_ENA_V = 0x1F
const GPIO_PIN17_INT_ENA_S = 13
const GPIO_PIN17_CONFIG = 0x00000003
const GPIO_PIN17_CONFIG_V = 0x3
const GPIO_PIN17_CONFIG_S = 11
const GPIO_PIN17_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN17_WAKEUP_ENABLE_S = 10
const GPIO_PIN17_INT_TYPE = 0x00000007
const GPIO_PIN17_INT_TYPE_V = 0x7
const GPIO_PIN17_INT_TYPE_S = 7
const GPIO_PIN17_SYNC1_BYPASS = 0x00000003
const GPIO_PIN17_SYNC1_BYPASS_V = 0x3
const GPIO_PIN17_SYNC1_BYPASS_S = 3
const GPIO_PIN17_PAD_DRIVER_V = 0x1
const GPIO_PIN17_PAD_DRIVER_S = 2
const GPIO_PIN17_SYNC2_BYPASS = 0x00000003
const GPIO_PIN17_SYNC2_BYPASS_V = 0x3
const GPIO_PIN17_SYNC2_BYPASS_S = 0
const GPIO_PIN18_INT_ENA = 0x0000001F
const GPIO_PIN18_INT_ENA_V = 0x1F
const GPIO_PIN18_INT_ENA_S = 13
const GPIO_PIN18_CONFIG = 0x00000003
const GPIO_PIN18_CONFIG_V = 0x3
const GPIO_PIN18_CONFIG_S = 11
const GPIO_PIN18_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN18_WAKEUP_ENABLE_S = 10
const GPIO_PIN18_INT_TYPE = 0x00000007
const GPIO_PIN18_INT_TYPE_V = 0x7
const GPIO_PIN18_INT_TYPE_S = 7
const GPIO_PIN18_SYNC1_BYPASS = 0x00000003
const GPIO_PIN18_SYNC1_BYPASS_V = 0x3
const GPIO_PIN18_SYNC1_BYPASS_S = 3
const GPIO_PIN18_PAD_DRIVER_V = 0x1
const GPIO_PIN18_PAD_DRIVER_S = 2
const GPIO_PIN18_SYNC2_BYPASS = 0x00000003
const GPIO_PIN18_SYNC2_BYPASS_V = 0x3
const GPIO_PIN18_SYNC2_BYPASS_S = 0
const GPIO_PIN19_INT_ENA = 0x0000001F
const GPIO_PIN19_INT_ENA_V = 0x1F
const GPIO_PIN19_INT_ENA_S = 13
const GPIO_PIN19_CONFIG = 0x00000003
const GPIO_PIN19_CONFIG_V = 0x3
const GPIO_PIN19_CONFIG_S = 11
const GPIO_PIN19_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN19_WAKEUP_ENABLE_S = 10
const GPIO_PIN19_INT_TYPE = 0x00000007
const GPIO_PIN19_INT_TYPE_V = 0x7
const GPIO_PIN19_INT_TYPE_S = 7
const GPIO_PIN19_SYNC1_BYPASS = 0x00000003
const GPIO_PIN19_SYNC1_BYPASS_V = 0x3
const GPIO_PIN19_SYNC1_BYPASS_S = 3
const GPIO_PIN19_PAD_DRIVER_V = 0x1
const GPIO_PIN19_PAD_DRIVER_S = 2
const GPIO_PIN19_SYNC2_BYPASS = 0x00000003
const GPIO_PIN19_SYNC2_BYPASS_V = 0x3
const GPIO_PIN19_SYNC2_BYPASS_S = 0
const GPIO_PIN20_INT_ENA = 0x0000001F
const GPIO_PIN20_INT_ENA_V = 0x1F
const GPIO_PIN20_INT_ENA_S = 13
const GPIO_PIN20_CONFIG = 0x00000003
const GPIO_PIN20_CONFIG_V = 0x3
const GPIO_PIN20_CONFIG_S = 11
const GPIO_PIN20_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN20_WAKEUP_ENABLE_S = 10
const GPIO_PIN20_INT_TYPE = 0x00000007
const GPIO_PIN20_INT_TYPE_V = 0x7
const GPIO_PIN20_INT_TYPE_S = 7
const GPIO_PIN20_SYNC1_BYPASS = 0x00000003
const GPIO_PIN20_SYNC1_BYPASS_V = 0x3
const GPIO_PIN20_SYNC1_BYPASS_S = 3
const GPIO_PIN20_PAD_DRIVER_V = 0x1
const GPIO_PIN20_PAD_DRIVER_S = 2
const GPIO_PIN20_SYNC2_BYPASS = 0x00000003
const GPIO_PIN20_SYNC2_BYPASS_V = 0x3
const GPIO_PIN20_SYNC2_BYPASS_S = 0
const GPIO_PIN21_INT_ENA = 0x0000001F
const GPIO_PIN21_INT_ENA_V = 0x1F
const GPIO_PIN21_INT_ENA_S = 13
const GPIO_PIN21_CONFIG = 0x00000003
const GPIO_PIN21_CONFIG_V = 0x3
const GPIO_PIN21_CONFIG_S = 11
const GPIO_PIN21_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN21_WAKEUP_ENABLE_S = 10
const GPIO_PIN21_INT_TYPE = 0x00000007
const GPIO_PIN21_INT_TYPE_V = 0x7
const GPIO_PIN21_INT_TYPE_S = 7
const GPIO_PIN21_SYNC1_BYPASS = 0x00000003
const GPIO_PIN21_SYNC1_BYPASS_V = 0x3
const GPIO_PIN21_SYNC1_BYPASS_S = 3
const GPIO_PIN21_PAD_DRIVER_V = 0x1
const GPIO_PIN21_PAD_DRIVER_S = 2
const GPIO_PIN21_SYNC2_BYPASS = 0x00000003
const GPIO_PIN21_SYNC2_BYPASS_V = 0x3
const GPIO_PIN21_SYNC2_BYPASS_S = 0
const GPIO_PIN22_INT_ENA = 0x0000001F
const GPIO_PIN22_INT_ENA_V = 0x1F
const GPIO_PIN22_INT_ENA_S = 13
const GPIO_PIN22_CONFIG = 0x00000003
const GPIO_PIN22_CONFIG_V = 0x3
const GPIO_PIN22_CONFIG_S = 11
const GPIO_PIN22_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN22_WAKEUP_ENABLE_S = 10
const GPIO_PIN22_INT_TYPE = 0x00000007
const GPIO_PIN22_INT_TYPE_V = 0x7
const GPIO_PIN22_INT_TYPE_S = 7
const GPIO_PIN22_SYNC1_BYPASS = 0x00000003
const GPIO_PIN22_SYNC1_BYPASS_V = 0x3
const GPIO_PIN22_SYNC1_BYPASS_S = 3
const GPIO_PIN22_PAD_DRIVER_V = 0x1
const GPIO_PIN22_PAD_DRIVER_S = 2
const GPIO_PIN22_SYNC2_BYPASS = 0x00000003
const GPIO_PIN22_SYNC2_BYPASS_V = 0x3
const GPIO_PIN22_SYNC2_BYPASS_S = 0
const GPIO_PIN23_INT_ENA = 0x0000001F
const GPIO_PIN23_INT_ENA_V = 0x1F
const GPIO_PIN23_INT_ENA_S = 13
const GPIO_PIN23_CONFIG = 0x00000003
const GPIO_PIN23_CONFIG_V = 0x3
const GPIO_PIN23_CONFIG_S = 11
const GPIO_PIN23_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN23_WAKEUP_ENABLE_S = 10
const GPIO_PIN23_INT_TYPE = 0x00000007
const GPIO_PIN23_INT_TYPE_V = 0x7
const GPIO_PIN23_INT_TYPE_S = 7
const GPIO_PIN23_SYNC1_BYPASS = 0x00000003
const GPIO_PIN23_SYNC1_BYPASS_V = 0x3
const GPIO_PIN23_SYNC1_BYPASS_S = 3
const GPIO_PIN23_PAD_DRIVER_V = 0x1
const GPIO_PIN23_PAD_DRIVER_S = 2
const GPIO_PIN23_SYNC2_BYPASS = 0x00000003
const GPIO_PIN23_SYNC2_BYPASS_V = 0x3
const GPIO_PIN23_SYNC2_BYPASS_S = 0
const GPIO_PIN24_INT_ENA = 0x0000001F
const GPIO_PIN24_INT_ENA_V = 0x1F
const GPIO_PIN24_INT_ENA_S = 13
const GPIO_PIN24_CONFIG = 0x00000003
const GPIO_PIN24_CONFIG_V = 0x3
const GPIO_PIN24_CONFIG_S = 11
const GPIO_PIN24_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN24_WAKEUP_ENABLE_S = 10
const GPIO_PIN24_INT_TYPE = 0x00000007
const GPIO_PIN24_INT_TYPE_V = 0x7
const GPIO_PIN24_INT_TYPE_S = 7
const GPIO_PIN24_SYNC1_BYPASS = 0x00000003
const GPIO_PIN24_SYNC1_BYPASS_V = 0x3
const GPIO_PIN24_SYNC1_BYPASS_S = 3
const GPIO_PIN24_PAD_DRIVER_V = 0x1
const GPIO_PIN24_PAD_DRIVER_S = 2
const GPIO_PIN24_SYNC2_BYPASS = 0x00000003
const GPIO_PIN24_SYNC2_BYPASS_V = 0x3
const GPIO_PIN24_SYNC2_BYPASS_S = 0
const GPIO_PIN25_INT_ENA = 0x0000001F
const GPIO_PIN25_INT_ENA_V = 0x1F
const GPIO_PIN25_INT_ENA_S = 13
const GPIO_PIN25_CONFIG = 0x00000003
const GPIO_PIN25_CONFIG_V = 0x3
const GPIO_PIN25_CONFIG_S = 11
const GPIO_PIN25_WAKEUP_ENABLE_V = 0x1
const GPIO_PIN25_WAKEUP_ENABLE_S = 10
const GPIO_PIN25_INT_TYPE = 0x00000007
const GPIO_PIN25_INT_TYPE_V = 0x7
const GPIO_PIN25_INT_TYPE_S = 7
const GPIO_PIN25_SYNC1_BYPASS = 0x00000003
const GPIO_PIN25_SYNC1_BYPASS_V = 0x3
const GPIO_PIN25_SYNC1_BYPASS_S = 3
const GPIO_PIN25_PAD_DRIVER_V = 0x1
const GPIO_PIN25_PAD_DRIVER_S = 2
const GPIO_PIN25_SYNC2_BYPASS = 0x00000003
const GPIO_PIN25_SYNC2_BYPASS_V = 0x3
const GPIO_PIN25_SYNC2_BYPASS_S = 0
const GPIO_STATUS_INTERRUPT_NEXT = 0x03FFFFFF
const GPIO_STATUS_INTERRUPT_NEXT_V = 0x3FFFFFF
const GPIO_STATUS_INTERRUPT_NEXT_S = 0
const GPIO_SIG0_IN_SEL_V = 0x1
const GPIO_SIG0_IN_SEL_S = 6
const GPIO_FUNC0_IN_INV_SEL_V = 0x1
const GPIO_FUNC0_IN_INV_SEL_S = 5
const GPIO_FUNC0_IN_SEL = 0x0000001F
const GPIO_FUNC0_IN_SEL_V = 0x1F
const GPIO_FUNC0_IN_SEL_S = 0
const GPIO_SIG1_IN_SEL_V = 0x1
const GPIO_SIG1_IN_SEL_S = 6
const GPIO_FUNC1_IN_INV_SEL_V = 0x1
const GPIO_FUNC1_IN_INV_SEL_S = 5
const GPIO_FUNC1_IN_SEL = 0x0000001F
const GPIO_FUNC1_IN_SEL_V = 0x1F
const GPIO_FUNC1_IN_SEL_S = 0
const GPIO_SIG2_IN_SEL_V = 0x1
const GPIO_SIG2_IN_SEL_S = 6
const GPIO_FUNC2_IN_INV_SEL_V = 0x1
const GPIO_FUNC2_IN_INV_SEL_S = 5
const GPIO_FUNC2_IN_SEL = 0x0000001F
const GPIO_FUNC2_IN_SEL_V = 0x1F
const GPIO_FUNC2_IN_SEL_S = 0
const GPIO_SIG3_IN_SEL_V = 0x1
const GPIO_SIG3_IN_SEL_S = 6
const GPIO_FUNC3_IN_INV_SEL_V = 0x1
const GPIO_FUNC3_IN_INV_SEL_S = 5
const GPIO_FUNC3_IN_SEL = 0x0000001F
const GPIO_FUNC3_IN_SEL_V = 0x1F
const GPIO_FUNC3_IN_SEL_S = 0
const GPIO_SIG4_IN_SEL_V = 0x1
const GPIO_SIG4_IN_SEL_S = 6
const GPIO_FUNC4_IN_INV_SEL_V = 0x1
const GPIO_FUNC4_IN_INV_SEL_S = 5
const GPIO_FUNC4_IN_SEL = 0x0000001F
const GPIO_FUNC4_IN_SEL_V = 0x1F
const GPIO_FUNC4_IN_SEL_S = 0
const GPIO_SIG5_IN_SEL_V = 0x1
const GPIO_SIG5_IN_SEL_S = 6
const GPIO_FUNC5_IN_INV_SEL_V = 0x1
const GPIO_FUNC5_IN_INV_SEL_S = 5
const GPIO_FUNC5_IN_SEL = 0x0000001F
const GPIO_FUNC5_IN_SEL_V = 0x1F
const GPIO_FUNC5_IN_SEL_S = 0
const GPIO_SIG6_IN_SEL_V = 0x1
const GPIO_SIG6_IN_SEL_S = 6
const GPIO_FUNC6_IN_INV_SEL_V = 0x1
const GPIO_FUNC6_IN_INV_SEL_S = 5
const GPIO_FUNC6_IN_SEL = 0x0000001F
const GPIO_FUNC6_IN_SEL_V = 0x1F
const GPIO_FUNC6_IN_SEL_S = 0
const GPIO_SIG7_IN_SEL_V = 0x1
const GPIO_SIG7_IN_SEL_S = 6
const GPIO_FUNC7_IN_INV_SEL_V = 0x1
const GPIO_FUNC7_IN_INV_SEL_S = 5
const GPIO_FUNC7_IN_SEL = 0x0000001F
const GPIO_FUNC7_IN_SEL_V = 0x1F
const GPIO_FUNC7_IN_SEL_S = 0
const GPIO_SIG8_IN_SEL_V = 0x1
const GPIO_SIG8_IN_SEL_S = 6
const GPIO_FUNC8_IN_INV_SEL_V = 0x1
const GPIO_FUNC8_IN_INV_SEL_S = 5
const GPIO_FUNC8_IN_SEL = 0x0000001F
const GPIO_FUNC8_IN_SEL_V = 0x1F
const GPIO_FUNC8_IN_SEL_S = 0
const GPIO_SIG9_IN_SEL_V = 0x1
const GPIO_SIG9_IN_SEL_S = 6
const GPIO_FUNC9_IN_INV_SEL_V = 0x1
const GPIO_FUNC9_IN_INV_SEL_S = 5
const GPIO_FUNC9_IN_SEL = 0x0000001F
const GPIO_FUNC9_IN_SEL_V = 0x1F
const GPIO_FUNC9_IN_SEL_S = 0
const GPIO_SIG10_IN_SEL_V = 0x1
const GPIO_SIG10_IN_SEL_S = 6
const GPIO_FUNC10_IN_INV_SEL_V = 0x1
const GPIO_FUNC10_IN_INV_SEL_S = 5
const GPIO_FUNC10_IN_SEL = 0x0000001F
const GPIO_FUNC10_IN_SEL_V = 0x1F
const GPIO_FUNC10_IN_SEL_S = 0
const GPIO_SIG11_IN_SEL_V = 0x1
const GPIO_SIG11_IN_SEL_S = 6
const GPIO_FUNC11_IN_INV_SEL_V = 0x1
const GPIO_FUNC11_IN_INV_SEL_S = 5
const GPIO_FUNC11_IN_SEL = 0x0000001F
const GPIO_FUNC11_IN_SEL_V = 0x1F
const GPIO_FUNC11_IN_SEL_S = 0
const GPIO_SIG12_IN_SEL_V = 0x1
const GPIO_SIG12_IN_SEL_S = 6
const GPIO_FUNC12_IN_INV_SEL_V = 0x1
const GPIO_FUNC12_IN_INV_SEL_S = 5
const GPIO_FUNC12_IN_SEL = 0x0000001F
const GPIO_FUNC12_IN_SEL_V = 0x1F
const GPIO_FUNC12_IN_SEL_S = 0
const GPIO_SIG13_IN_SEL_V = 0x1
const GPIO_SIG13_IN_SEL_S = 6
const GPIO_FUNC13_IN_INV_SEL_V = 0x1
const GPIO_FUNC13_IN_INV_SEL_S = 5
const GPIO_FUNC13_IN_SEL = 0x0000001F
const GPIO_FUNC13_IN_SEL_V = 0x1F
const GPIO_FUNC13_IN_SEL_S = 0
const GPIO_SIG14_IN_SEL_V = 0x1
const GPIO_SIG14_IN_SEL_S = 6
const GPIO_FUNC14_IN_INV_SEL_V = 0x1
const GPIO_FUNC14_IN_INV_SEL_S = 5
const GPIO_FUNC14_IN_SEL = 0x0000001F
const GPIO_FUNC14_IN_SEL_V = 0x1F
const GPIO_FUNC14_IN_SEL_S = 0
const GPIO_SIG15_IN_SEL_V = 0x1
const GPIO_SIG15_IN_SEL_S = 6
const GPIO_FUNC15_IN_INV_SEL_V = 0x1
const GPIO_FUNC15_IN_INV_SEL_S = 5
const GPIO_FUNC15_IN_SEL = 0x0000001F
const GPIO_FUNC15_IN_SEL_V = 0x1F
const GPIO_FUNC15_IN_SEL_S = 0
const GPIO_SIG16_IN_SEL_V = 0x1
const GPIO_SIG16_IN_SEL_S = 6
const GPIO_FUNC16_IN_INV_SEL_V = 0x1
const GPIO_FUNC16_IN_INV_SEL_S = 5
const GPIO_FUNC16_IN_SEL = 0x0000001F
const GPIO_FUNC16_IN_SEL_V = 0x1F
const GPIO_FUNC16_IN_SEL_S = 0
const GPIO_SIG17_IN_SEL_V = 0x1
const GPIO_SIG17_IN_SEL_S = 6
const GPIO_FUNC17_IN_INV_SEL_V = 0x1
const GPIO_FUNC17_IN_INV_SEL_S = 5
const GPIO_FUNC17_IN_SEL = 0x0000001F
const GPIO_FUNC17_IN_SEL_V = 0x1F
const GPIO_FUNC17_IN_SEL_S = 0
const GPIO_SIG18_IN_SEL_V = 0x1
const GPIO_SIG18_IN_SEL_S = 6
const GPIO_FUNC18_IN_INV_SEL_V = 0x1
const GPIO_FUNC18_IN_INV_SEL_S = 5
const GPIO_FUNC18_IN_SEL = 0x0000001F
const GPIO_FUNC18_IN_SEL_V = 0x1F
const GPIO_FUNC18_IN_SEL_S = 0
const GPIO_SIG19_IN_SEL_V = 0x1
const GPIO_SIG19_IN_SEL_S = 6
const GPIO_FUNC19_IN_INV_SEL_V = 0x1
const GPIO_FUNC19_IN_INV_SEL_S = 5
const GPIO_FUNC19_IN_SEL = 0x0000001F
const GPIO_FUNC19_IN_SEL_V = 0x1F
const GPIO_FUNC19_IN_SEL_S = 0
const GPIO_SIG20_IN_SEL_V = 0x1
const GPIO_SIG20_IN_SEL_S = 6
const GPIO_FUNC20_IN_INV_SEL_V = 0x1
const GPIO_FUNC20_IN_INV_SEL_S = 5
const GPIO_FUNC20_IN_SEL = 0x0000001F
const GPIO_FUNC20_IN_SEL_V = 0x1F
const GPIO_FUNC20_IN_SEL_S = 0
const GPIO_SIG21_IN_SEL_V = 0x1
const GPIO_SIG21_IN_SEL_S = 6
const GPIO_FUNC21_IN_INV_SEL_V = 0x1
const GPIO_FUNC21_IN_INV_SEL_S = 5
const GPIO_FUNC21_IN_SEL = 0x0000001F
const GPIO_FUNC21_IN_SEL_V = 0x1F
const GPIO_FUNC21_IN_SEL_S = 0
const GPIO_SIG22_IN_SEL_V = 0x1
const GPIO_SIG22_IN_SEL_S = 6
const GPIO_FUNC22_IN_INV_SEL_V = 0x1
const GPIO_FUNC22_IN_INV_SEL_S = 5
const GPIO_FUNC22_IN_SEL = 0x0000001F
const GPIO_FUNC22_IN_SEL_V = 0x1F
const GPIO_FUNC22_IN_SEL_S = 0
const GPIO_SIG23_IN_SEL_V = 0x1
const GPIO_SIG23_IN_SEL_S = 6
const GPIO_FUNC23_IN_INV_SEL_V = 0x1
const GPIO_FUNC23_IN_INV_SEL_S = 5
const GPIO_FUNC23_IN_SEL = 0x0000001F
const GPIO_FUNC23_IN_SEL_V = 0x1F
const GPIO_FUNC23_IN_SEL_S = 0
const GPIO_SIG24_IN_SEL_V = 0x1
const GPIO_SIG24_IN_SEL_S = 6
const GPIO_FUNC24_IN_INV_SEL_V = 0x1
const GPIO_FUNC24_IN_INV_SEL_S = 5
const GPIO_FUNC24_IN_SEL = 0x0000001F
const GPIO_FUNC24_IN_SEL_V = 0x1F
const GPIO_FUNC24_IN_SEL_S = 0
const GPIO_SIG25_IN_SEL_V = 0x1
const GPIO_SIG25_IN_SEL_S = 6
const GPIO_FUNC25_IN_INV_SEL_V = 0x1
const GPIO_FUNC25_IN_INV_SEL_S = 5
const GPIO_FUNC25_IN_SEL = 0x0000001F
const GPIO_FUNC25_IN_SEL_V = 0x1F
const GPIO_FUNC25_IN_SEL_S = 0
const GPIO_SIG26_IN_SEL_V = 0x1
const GPIO_SIG26_IN_SEL_S = 6
const GPIO_FUNC26_IN_INV_SEL_V = 0x1
const GPIO_FUNC26_IN_INV_SEL_S = 5
const GPIO_FUNC26_IN_SEL = 0x0000001F
const GPIO_FUNC26_IN_SEL_V = 0x1F
const GPIO_FUNC26_IN_SEL_S = 0
const GPIO_SIG27_IN_SEL_V = 0x1
const GPIO_SIG27_IN_SEL_S = 6
const GPIO_FUNC27_IN_INV_SEL_V = 0x1
const GPIO_FUNC27_IN_INV_SEL_S = 5
const GPIO_FUNC27_IN_SEL = 0x0000001F
const GPIO_FUNC27_IN_SEL_V = 0x1F
const GPIO_FUNC27_IN_SEL_S = 0
const GPIO_SIG28_IN_SEL_V = 0x1
const GPIO_SIG28_IN_SEL_S = 6
const GPIO_FUNC28_IN_INV_SEL_V = 0x1
const GPIO_FUNC28_IN_INV_SEL_S = 5
const GPIO_FUNC28_IN_SEL = 0x0000001F
const GPIO_FUNC28_IN_SEL_V = 0x1F
const GPIO_FUNC28_IN_SEL_S = 0
const GPIO_SIG29_IN_SEL_V = 0x1
const GPIO_SIG29_IN_SEL_S = 6
const GPIO_FUNC29_IN_INV_SEL_V = 0x1
const GPIO_FUNC29_IN_INV_SEL_S = 5
const GPIO_FUNC29_IN_SEL = 0x0000001F
const GPIO_FUNC29_IN_SEL_V = 0x1F
const GPIO_FUNC29_IN_SEL_S = 0
const GPIO_SIG30_IN_SEL_V = 0x1
const GPIO_SIG30_IN_SEL_S = 6
const GPIO_FUNC30_IN_INV_SEL_V = 0x1
const GPIO_FUNC30_IN_INV_SEL_S = 5
const GPIO_FUNC30_IN_SEL = 0x0000001F
const GPIO_FUNC30_IN_SEL_V = 0x1F
const GPIO_FUNC30_IN_SEL_S = 0
const GPIO_SIG31_IN_SEL_V = 0x1
const GPIO_SIG31_IN_SEL_S = 6
const GPIO_FUNC31_IN_INV_SEL_V = 0x1
const GPIO_FUNC31_IN_INV_SEL_S = 5
const GPIO_FUNC31_IN_SEL = 0x0000001F
const GPIO_FUNC31_IN_SEL_V = 0x1F
const GPIO_FUNC31_IN_SEL_S = 0
const GPIO_SIG32_IN_SEL_V = 0x1
const GPIO_SIG32_IN_SEL_S = 6
const GPIO_FUNC32_IN_INV_SEL_V = 0x1
const GPIO_FUNC32_IN_INV_SEL_S = 5
const GPIO_FUNC32_IN_SEL = 0x0000001F
const GPIO_FUNC32_IN_SEL_V = 0x1F
const GPIO_FUNC32_IN_SEL_S = 0
const GPIO_SIG33_IN_SEL_V = 0x1
const GPIO_SIG33_IN_SEL_S = 6
const GPIO_FUNC33_IN_INV_SEL_V = 0x1
const GPIO_FUNC33_IN_INV_SEL_S = 5
const GPIO_FUNC33_IN_SEL = 0x0000001F
const GPIO_FUNC33_IN_SEL_V = 0x1F
const GPIO_FUNC33_IN_SEL_S = 0
const GPIO_SIG34_IN_SEL_V = 0x1
const GPIO_SIG34_IN_SEL_S = 6
const GPIO_FUNC34_IN_INV_SEL_V = 0x1
const GPIO_FUNC34_IN_INV_SEL_S = 5
const GPIO_FUNC34_IN_SEL = 0x0000001F
const GPIO_FUNC34_IN_SEL_V = 0x1F
const GPIO_FUNC34_IN_SEL_S = 0
const GPIO_SIG35_IN_SEL_V = 0x1
const GPIO_SIG35_IN_SEL_S = 6
const GPIO_FUNC35_IN_INV_SEL_V = 0x1
const GPIO_FUNC35_IN_INV_SEL_S = 5
const GPIO_FUNC35_IN_SEL = 0x0000001F
const GPIO_FUNC35_IN_SEL_V = 0x1F
const GPIO_FUNC35_IN_SEL_S = 0
const GPIO_SIG36_IN_SEL_V = 0x1
const GPIO_SIG36_IN_SEL_S = 6
const GPIO_FUNC36_IN_INV_SEL_V = 0x1
const GPIO_FUNC36_IN_INV_SEL_S = 5
const GPIO_FUNC36_IN_SEL = 0x0000001F
const GPIO_FUNC36_IN_SEL_V = 0x1F
const GPIO_FUNC36_IN_SEL_S = 0
const GPIO_SIG37_IN_SEL_V = 0x1
const GPIO_SIG37_IN_SEL_S = 6
const GPIO_FUNC37_IN_INV_SEL_V = 0x1
const GPIO_FUNC37_IN_INV_SEL_S = 5
const GPIO_FUNC37_IN_SEL = 0x0000001F
const GPIO_FUNC37_IN_SEL_V = 0x1F
const GPIO_FUNC37_IN_SEL_S = 0
const GPIO_SIG38_IN_SEL_V = 0x1
const GPIO_SIG38_IN_SEL_S = 6
const GPIO_FUNC38_IN_INV_SEL_V = 0x1
const GPIO_FUNC38_IN_INV_SEL_S = 5
const GPIO_FUNC38_IN_SEL = 0x0000001F
const GPIO_FUNC38_IN_SEL_V = 0x1F
const GPIO_FUNC38_IN_SEL_S = 0
const GPIO_SIG39_IN_SEL_V = 0x1
const GPIO_SIG39_IN_SEL_S = 6
const GPIO_FUNC39_IN_INV_SEL_V = 0x1
const GPIO_FUNC39_IN_INV_SEL_S = 5
const GPIO_FUNC39_IN_SEL = 0x0000001F
const GPIO_FUNC39_IN_SEL_V = 0x1F
const GPIO_FUNC39_IN_SEL_S = 0
const GPIO_SIG40_IN_SEL_V = 0x1
const GPIO_SIG40_IN_SEL_S = 6
const GPIO_FUNC40_IN_INV_SEL_V = 0x1
const GPIO_FUNC40_IN_INV_SEL_S = 5
const GPIO_FUNC40_IN_SEL = 0x0000001F
const GPIO_FUNC40_IN_SEL_V = 0x1F
const GPIO_FUNC40_IN_SEL_S = 0
const GPIO_SIG41_IN_SEL_V = 0x1
const GPIO_SIG41_IN_SEL_S = 6
const GPIO_FUNC41_IN_INV_SEL_V = 0x1
const GPIO_FUNC41_IN_INV_SEL_S = 5
const GPIO_FUNC41_IN_SEL = 0x0000001F
const GPIO_FUNC41_IN_SEL_V = 0x1F
const GPIO_FUNC41_IN_SEL_S = 0
const GPIO_SIG42_IN_SEL_V = 0x1
const GPIO_SIG42_IN_SEL_S = 6
const GPIO_FUNC42_IN_INV_SEL_V = 0x1
const GPIO_FUNC42_IN_INV_SEL_S = 5
const GPIO_FUNC42_IN_SEL = 0x0000001F
const GPIO_FUNC42_IN_SEL_V = 0x1F
const GPIO_FUNC42_IN_SEL_S = 0
const GPIO_SIG43_IN_SEL_V = 0x1
const GPIO_SIG43_IN_SEL_S = 6
const GPIO_FUNC43_IN_INV_SEL_V = 0x1
const GPIO_FUNC43_IN_INV_SEL_S = 5
const GPIO_FUNC43_IN_SEL = 0x0000001F
const GPIO_FUNC43_IN_SEL_V = 0x1F
const GPIO_FUNC43_IN_SEL_S = 0
const GPIO_SIG44_IN_SEL_V = 0x1
const GPIO_SIG44_IN_SEL_S = 6
const GPIO_FUNC44_IN_INV_SEL_V = 0x1
const GPIO_FUNC44_IN_INV_SEL_S = 5
const GPIO_FUNC44_IN_SEL = 0x0000001F
const GPIO_FUNC44_IN_SEL_V = 0x1F
const GPIO_FUNC44_IN_SEL_S = 0
const GPIO_SIG45_IN_SEL_V = 0x1
const GPIO_SIG45_IN_SEL_S = 6
const GPIO_FUNC45_IN_INV_SEL_V = 0x1
const GPIO_FUNC45_IN_INV_SEL_S = 5
const GPIO_FUNC45_IN_SEL = 0x0000001F
const GPIO_FUNC45_IN_SEL_V = 0x1F
const GPIO_FUNC45_IN_SEL_S = 0
const GPIO_SIG46_IN_SEL_V = 0x1
const GPIO_SIG46_IN_SEL_S = 6
const GPIO_FUNC46_IN_INV_SEL_V = 0x1
const GPIO_FUNC46_IN_INV_SEL_S = 5
const GPIO_FUNC46_IN_SEL = 0x0000001F
const GPIO_FUNC46_IN_SEL_V = 0x1F
const GPIO_FUNC46_IN_SEL_S = 0
const GPIO_SIG47_IN_SEL_V = 0x1
const GPIO_SIG47_IN_SEL_S = 6
const GPIO_FUNC47_IN_INV_SEL_V = 0x1
const GPIO_FUNC47_IN_INV_SEL_S = 5
const GPIO_FUNC47_IN_SEL = 0x0000001F
const GPIO_FUNC47_IN_SEL_V = 0x1F
const GPIO_FUNC47_IN_SEL_S = 0
const GPIO_SIG48_IN_SEL_V = 0x1
const GPIO_SIG48_IN_SEL_S = 6
const GPIO_FUNC48_IN_INV_SEL_V = 0x1
const GPIO_FUNC48_IN_INV_SEL_S = 5
const GPIO_FUNC48_IN_SEL = 0x0000001F
const GPIO_FUNC48_IN_SEL_V = 0x1F
const GPIO_FUNC48_IN_SEL_S = 0
const GPIO_SIG49_IN_SEL_V = 0x1
const GPIO_SIG49_IN_SEL_S = 6
const GPIO_FUNC49_IN_INV_SEL_V = 0x1
const GPIO_FUNC49_IN_INV_SEL_S = 5
const GPIO_FUNC49_IN_SEL = 0x0000001F
const GPIO_FUNC49_IN_SEL_V = 0x1F
const GPIO_FUNC49_IN_SEL_S = 0
const GPIO_SIG50_IN_SEL_V = 0x1
const GPIO_SIG50_IN_SEL_S = 6
const GPIO_FUNC50_IN_INV_SEL_V = 0x1
const GPIO_FUNC50_IN_INV_SEL_S = 5
const GPIO_FUNC50_IN_SEL = 0x0000001F
const GPIO_FUNC50_IN_SEL_V = 0x1F
const GPIO_FUNC50_IN_SEL_S = 0
const GPIO_SIG51_IN_SEL_V = 0x1
const GPIO_SIG51_IN_SEL_S = 6
const GPIO_FUNC51_IN_INV_SEL_V = 0x1
const GPIO_FUNC51_IN_INV_SEL_S = 5
const GPIO_FUNC51_IN_SEL = 0x0000001F
const GPIO_FUNC51_IN_SEL_V = 0x1F
const GPIO_FUNC51_IN_SEL_S = 0
const GPIO_SIG52_IN_SEL_V = 0x1
const GPIO_SIG52_IN_SEL_S = 6
const GPIO_FUNC52_IN_INV_SEL_V = 0x1
const GPIO_FUNC52_IN_INV_SEL_S = 5
const GPIO_FUNC52_IN_SEL = 0x0000001F
const GPIO_FUNC52_IN_SEL_V = 0x1F
const GPIO_FUNC52_IN_SEL_S = 0
const GPIO_SIG53_IN_SEL_V = 0x1
const GPIO_SIG53_IN_SEL_S = 6
const GPIO_FUNC53_IN_INV_SEL_V = 0x1
const GPIO_FUNC53_IN_INV_SEL_S = 5
const GPIO_FUNC53_IN_SEL = 0x0000001F
const GPIO_FUNC53_IN_SEL_V = 0x1F
const GPIO_FUNC53_IN_SEL_S = 0
const GPIO_SIG54_IN_SEL_V = 0x1
const GPIO_SIG54_IN_SEL_S = 6
const GPIO_FUNC54_IN_INV_SEL_V = 0x1
const GPIO_FUNC54_IN_INV_SEL_S = 5
const GPIO_FUNC54_IN_SEL = 0x0000001F
const GPIO_FUNC54_IN_SEL_V = 0x1F
const GPIO_FUNC54_IN_SEL_S = 0
const GPIO_SIG55_IN_SEL_V = 0x1
const GPIO_SIG55_IN_SEL_S = 6
const GPIO_FUNC55_IN_INV_SEL_V = 0x1
const GPIO_FUNC55_IN_INV_SEL_S = 5
const GPIO_FUNC55_IN_SEL = 0x0000001F
const GPIO_FUNC55_IN_SEL_V = 0x1F
const GPIO_FUNC55_IN_SEL_S = 0
const GPIO_SIG56_IN_SEL_V = 0x1
const GPIO_SIG56_IN_SEL_S = 6
const GPIO_FUNC56_IN_INV_SEL_V = 0x1
const GPIO_FUNC56_IN_INV_SEL_S = 5
const GPIO_FUNC56_IN_SEL = 0x0000001F
const GPIO_FUNC56_IN_SEL_V = 0x1F
const GPIO_FUNC56_IN_SEL_S = 0
const GPIO_SIG57_IN_SEL_V = 0x1
const GPIO_SIG57_IN_SEL_S = 6
const GPIO_FUNC57_IN_INV_SEL_V = 0x1
const GPIO_FUNC57_IN_INV_SEL_S = 5
const GPIO_FUNC57_IN_SEL = 0x0000001F
const GPIO_FUNC57_IN_SEL_V = 0x1F
const GPIO_FUNC57_IN_SEL_S = 0
const GPIO_SIG58_IN_SEL_V = 0x1
const GPIO_SIG58_IN_SEL_S = 6
const GPIO_FUNC58_IN_INV_SEL_V = 0x1
const GPIO_FUNC58_IN_INV_SEL_S = 5
const GPIO_FUNC58_IN_SEL = 0x0000001F
const GPIO_FUNC58_IN_SEL_V = 0x1F
const GPIO_FUNC58_IN_SEL_S = 0
const GPIO_SIG59_IN_SEL_V = 0x1
const GPIO_SIG59_IN_SEL_S = 6
const GPIO_FUNC59_IN_INV_SEL_V = 0x1
const GPIO_FUNC59_IN_INV_SEL_S = 5
const GPIO_FUNC59_IN_SEL = 0x0000001F
const GPIO_FUNC59_IN_SEL_V = 0x1F
const GPIO_FUNC59_IN_SEL_S = 0
const GPIO_SIG60_IN_SEL_V = 0x1
const GPIO_SIG60_IN_SEL_S = 6
const GPIO_FUNC60_IN_INV_SEL_V = 0x1
const GPIO_FUNC60_IN_INV_SEL_S = 5
const GPIO_FUNC60_IN_SEL = 0x0000001F
const GPIO_FUNC60_IN_SEL_V = 0x1F
const GPIO_FUNC60_IN_SEL_S = 0
const GPIO_SIG61_IN_SEL_V = 0x1
const GPIO_SIG61_IN_SEL_S = 6
const GPIO_FUNC61_IN_INV_SEL_V = 0x1
const GPIO_FUNC61_IN_INV_SEL_S = 5
const GPIO_FUNC61_IN_SEL = 0x0000001F
const GPIO_FUNC61_IN_SEL_V = 0x1F
const GPIO_FUNC61_IN_SEL_S = 0
const GPIO_SIG62_IN_SEL_V = 0x1
const GPIO_SIG62_IN_SEL_S = 6
const GPIO_FUNC62_IN_INV_SEL_V = 0x1
const GPIO_FUNC62_IN_INV_SEL_S = 5
const GPIO_FUNC62_IN_SEL = 0x0000001F
const GPIO_FUNC62_IN_SEL_V = 0x1F
const GPIO_FUNC62_IN_SEL_S = 0
const GPIO_SIG63_IN_SEL_V = 0x1
const GPIO_SIG63_IN_SEL_S = 6
const GPIO_FUNC63_IN_INV_SEL_V = 0x1
const GPIO_FUNC63_IN_INV_SEL_S = 5
const GPIO_FUNC63_IN_SEL = 0x0000001F
const GPIO_FUNC63_IN_SEL_V = 0x1F
const GPIO_FUNC63_IN_SEL_S = 0
const GPIO_SIG64_IN_SEL_V = 0x1
const GPIO_SIG64_IN_SEL_S = 6
const GPIO_FUNC64_IN_INV_SEL_V = 0x1
const GPIO_FUNC64_IN_INV_SEL_S = 5
const GPIO_FUNC64_IN_SEL = 0x0000001F
const GPIO_FUNC64_IN_SEL_V = 0x1F
const GPIO_FUNC64_IN_SEL_S = 0
const GPIO_SIG65_IN_SEL_V = 0x1
const GPIO_SIG65_IN_SEL_S = 6
const GPIO_FUNC65_IN_INV_SEL_V = 0x1
const GPIO_FUNC65_IN_INV_SEL_S = 5
const GPIO_FUNC65_IN_SEL = 0x0000001F
const GPIO_FUNC65_IN_SEL_V = 0x1F
const GPIO_FUNC65_IN_SEL_S = 0
const GPIO_SIG66_IN_SEL_V = 0x1
const GPIO_SIG66_IN_SEL_S = 6
const GPIO_FUNC66_IN_INV_SEL_V = 0x1
const GPIO_FUNC66_IN_INV_SEL_S = 5
const GPIO_FUNC66_IN_SEL = 0x0000001F
const GPIO_FUNC66_IN_SEL_V = 0x1F
const GPIO_FUNC66_IN_SEL_S = 0
const GPIO_SIG67_IN_SEL_V = 0x1
const GPIO_SIG67_IN_SEL_S = 6
const GPIO_FUNC67_IN_INV_SEL_V = 0x1
const GPIO_FUNC67_IN_INV_SEL_S = 5
const GPIO_FUNC67_IN_SEL = 0x0000001F
const GPIO_FUNC67_IN_SEL_V = 0x1F
const GPIO_FUNC67_IN_SEL_S = 0
const GPIO_SIG68_IN_SEL_V = 0x1
const GPIO_SIG68_IN_SEL_S = 6
const GPIO_FUNC68_IN_INV_SEL_V = 0x1
const GPIO_FUNC68_IN_INV_SEL_S = 5
const GPIO_FUNC68_IN_SEL = 0x0000001F
const GPIO_FUNC68_IN_SEL_V = 0x1F
const GPIO_FUNC68_IN_SEL_S = 0
const GPIO_SIG69_IN_SEL_V = 0x1
const GPIO_SIG69_IN_SEL_S = 6
const GPIO_FUNC69_IN_INV_SEL_V = 0x1
const GPIO_FUNC69_IN_INV_SEL_S = 5
const GPIO_FUNC69_IN_SEL = 0x0000001F
const GPIO_FUNC69_IN_SEL_V = 0x1F
const GPIO_FUNC69_IN_SEL_S = 0
const GPIO_SIG70_IN_SEL_V = 0x1
const GPIO_SIG70_IN_SEL_S = 6
const GPIO_FUNC70_IN_INV_SEL_V = 0x1
const GPIO_FUNC70_IN_INV_SEL_S = 5
const GPIO_FUNC70_IN_SEL = 0x0000001F
const GPIO_FUNC70_IN_SEL_V = 0x1F
const GPIO_FUNC70_IN_SEL_S = 0
const GPIO_SIG71_IN_SEL_V = 0x1
const GPIO_SIG71_IN_SEL_S = 6
const GPIO_FUNC71_IN_INV_SEL_V = 0x1
const GPIO_FUNC71_IN_INV_SEL_S = 5
const GPIO_FUNC71_IN_SEL = 0x0000001F
const GPIO_FUNC71_IN_SEL_V = 0x1F
const GPIO_FUNC71_IN_SEL_S = 0
const GPIO_SIG72_IN_SEL_V = 0x1
const GPIO_SIG72_IN_SEL_S = 6
const GPIO_FUNC72_IN_INV_SEL_V = 0x1
const GPIO_FUNC72_IN_INV_SEL_S = 5
const GPIO_FUNC72_IN_SEL = 0x0000001F
const GPIO_FUNC72_IN_SEL_V = 0x1F
const GPIO_FUNC72_IN_SEL_S = 0
const GPIO_SIG73_IN_SEL_V = 0x1
const GPIO_SIG73_IN_SEL_S = 6
const GPIO_FUNC73_IN_INV_SEL_V = 0x1
const GPIO_FUNC73_IN_INV_SEL_S = 5
const GPIO_FUNC73_IN_SEL = 0x0000001F
const GPIO_FUNC73_IN_SEL_V = 0x1F
const GPIO_FUNC73_IN_SEL_S = 0
const GPIO_SIG74_IN_SEL_V = 0x1
const GPIO_SIG74_IN_SEL_S = 6
const GPIO_FUNC74_IN_INV_SEL_V = 0x1
const GPIO_FUNC74_IN_INV_SEL_S = 5
const GPIO_FUNC74_IN_SEL = 0x0000001F
const GPIO_FUNC74_IN_SEL_V = 0x1F
const GPIO_FUNC74_IN_SEL_S = 0
const GPIO_SIG75_IN_SEL_V = 0x1
const GPIO_SIG75_IN_SEL_S = 6
const GPIO_FUNC75_IN_INV_SEL_V = 0x1
const GPIO_FUNC75_IN_INV_SEL_S = 5
const GPIO_FUNC75_IN_SEL = 0x0000001F
const GPIO_FUNC75_IN_SEL_V = 0x1F
const GPIO_FUNC75_IN_SEL_S = 0
const GPIO_SIG76_IN_SEL_V = 0x1
const GPIO_SIG76_IN_SEL_S = 6
const GPIO_FUNC76_IN_INV_SEL_V = 0x1
const GPIO_FUNC76_IN_INV_SEL_S = 5
const GPIO_FUNC76_IN_SEL = 0x0000001F
const GPIO_FUNC76_IN_SEL_V = 0x1F
const GPIO_FUNC76_IN_SEL_S = 0
const GPIO_SIG77_IN_SEL_V = 0x1
const GPIO_SIG77_IN_SEL_S = 6
const GPIO_FUNC77_IN_INV_SEL_V = 0x1
const GPIO_FUNC77_IN_INV_SEL_S = 5
const GPIO_FUNC77_IN_SEL = 0x0000001F
const GPIO_FUNC77_IN_SEL_V = 0x1F
const GPIO_FUNC77_IN_SEL_S = 0
const GPIO_SIG78_IN_SEL_V = 0x1
const GPIO_SIG78_IN_SEL_S = 6
const GPIO_FUNC78_IN_INV_SEL_V = 0x1
const GPIO_FUNC78_IN_INV_SEL_S = 5
const GPIO_FUNC78_IN_SEL = 0x0000001F
const GPIO_FUNC78_IN_SEL_V = 0x1F
const GPIO_FUNC78_IN_SEL_S = 0
const GPIO_SIG79_IN_SEL_V = 0x1
const GPIO_SIG79_IN_SEL_S = 6
const GPIO_FUNC79_IN_INV_SEL_V = 0x1
const GPIO_FUNC79_IN_INV_SEL_S = 5
const GPIO_FUNC79_IN_SEL = 0x0000001F
const GPIO_FUNC79_IN_SEL_V = 0x1F
const GPIO_FUNC79_IN_SEL_S = 0
const GPIO_SIG80_IN_SEL_V = 0x1
const GPIO_SIG80_IN_SEL_S = 6
const GPIO_FUNC80_IN_INV_SEL_V = 0x1
const GPIO_FUNC80_IN_INV_SEL_S = 5
const GPIO_FUNC80_IN_SEL = 0x0000001F
const GPIO_FUNC80_IN_SEL_V = 0x1F
const GPIO_FUNC80_IN_SEL_S = 0
const GPIO_SIG81_IN_SEL_V = 0x1
const GPIO_SIG81_IN_SEL_S = 6
const GPIO_FUNC81_IN_INV_SEL_V = 0x1
const GPIO_FUNC81_IN_INV_SEL_S = 5
const GPIO_FUNC81_IN_SEL = 0x0000001F
const GPIO_FUNC81_IN_SEL_V = 0x1F
const GPIO_FUNC81_IN_SEL_S = 0
const GPIO_SIG82_IN_SEL_V = 0x1
const GPIO_SIG82_IN_SEL_S = 6
const GPIO_FUNC82_IN_INV_SEL_V = 0x1
const GPIO_FUNC82_IN_INV_SEL_S = 5
const GPIO_FUNC82_IN_SEL = 0x0000001F
const GPIO_FUNC82_IN_SEL_V = 0x1F
const GPIO_FUNC82_IN_SEL_S = 0
const GPIO_SIG83_IN_SEL_V = 0x1
const GPIO_SIG83_IN_SEL_S = 6
const GPIO_FUNC83_IN_INV_SEL_V = 0x1
const GPIO_FUNC83_IN_INV_SEL_S = 5
const GPIO_FUNC83_IN_SEL = 0x0000001F
const GPIO_FUNC83_IN_SEL_V = 0x1F
const GPIO_FUNC83_IN_SEL_S = 0
const GPIO_SIG84_IN_SEL_V = 0x1
const GPIO_SIG84_IN_SEL_S = 6
const GPIO_FUNC84_IN_INV_SEL_V = 0x1
const GPIO_FUNC84_IN_INV_SEL_S = 5
const GPIO_FUNC84_IN_SEL = 0x0000001F
const GPIO_FUNC84_IN_SEL_V = 0x1F
const GPIO_FUNC84_IN_SEL_S = 0
const GPIO_SIG85_IN_SEL_V = 0x1
const GPIO_SIG85_IN_SEL_S = 6
const GPIO_FUNC85_IN_INV_SEL_V = 0x1
const GPIO_FUNC85_IN_INV_SEL_S = 5
const GPIO_FUNC85_IN_SEL = 0x0000001F
const GPIO_FUNC85_IN_SEL_V = 0x1F
const GPIO_FUNC85_IN_SEL_S = 0
const GPIO_SIG86_IN_SEL_V = 0x1
const GPIO_SIG86_IN_SEL_S = 6
const GPIO_FUNC86_IN_INV_SEL_V = 0x1
const GPIO_FUNC86_IN_INV_SEL_S = 5
const GPIO_FUNC86_IN_SEL = 0x0000001F
const GPIO_FUNC86_IN_SEL_V = 0x1F
const GPIO_FUNC86_IN_SEL_S = 0
const GPIO_SIG87_IN_SEL_V = 0x1
const GPIO_SIG87_IN_SEL_S = 6
const GPIO_FUNC87_IN_INV_SEL_V = 0x1
const GPIO_FUNC87_IN_INV_SEL_S = 5
const GPIO_FUNC87_IN_SEL = 0x0000001F
const GPIO_FUNC87_IN_SEL_V = 0x1F
const GPIO_FUNC87_IN_SEL_S = 0
const GPIO_SIG88_IN_SEL_V = 0x1
const GPIO_SIG88_IN_SEL_S = 6
const GPIO_FUNC88_IN_INV_SEL_V = 0x1
const GPIO_FUNC88_IN_INV_SEL_S = 5
const GPIO_FUNC88_IN_SEL = 0x0000001F
const GPIO_FUNC88_IN_SEL_V = 0x1F
const GPIO_FUNC88_IN_SEL_S = 0
const GPIO_SIG89_IN_SEL_V = 0x1
const GPIO_SIG89_IN_SEL_S = 6
const GPIO_FUNC89_IN_INV_SEL_V = 0x1
const GPIO_FUNC89_IN_INV_SEL_S = 5
const GPIO_FUNC89_IN_SEL = 0x0000001F
const GPIO_FUNC89_IN_SEL_V = 0x1F
const GPIO_FUNC89_IN_SEL_S = 0
const GPIO_SIG90_IN_SEL_V = 0x1
const GPIO_SIG90_IN_SEL_S = 6
const GPIO_FUNC90_IN_INV_SEL_V = 0x1
const GPIO_FUNC90_IN_INV_SEL_S = 5
const GPIO_FUNC90_IN_SEL = 0x0000001F
const GPIO_FUNC90_IN_SEL_V = 0x1F
const GPIO_FUNC90_IN_SEL_S = 0
const GPIO_SIG91_IN_SEL_V = 0x1
const GPIO_SIG91_IN_SEL_S = 6
const GPIO_FUNC91_IN_INV_SEL_V = 0x1
const GPIO_FUNC91_IN_INV_SEL_S = 5
const GPIO_FUNC91_IN_SEL = 0x0000001F
const GPIO_FUNC91_IN_SEL_V = 0x1F
const GPIO_FUNC91_IN_SEL_S = 0
const GPIO_SIG92_IN_SEL_V = 0x1
const GPIO_SIG92_IN_SEL_S = 6
const GPIO_FUNC92_IN_INV_SEL_V = 0x1
const GPIO_FUNC92_IN_INV_SEL_S = 5
const GPIO_FUNC92_IN_SEL = 0x0000001F
const GPIO_FUNC92_IN_SEL_V = 0x1F
const GPIO_FUNC92_IN_SEL_S = 0
const GPIO_SIG93_IN_SEL_V = 0x1
const GPIO_SIG93_IN_SEL_S = 6
const GPIO_FUNC93_IN_INV_SEL_V = 0x1
const GPIO_FUNC93_IN_INV_SEL_S = 5
const GPIO_FUNC93_IN_SEL = 0x0000001F
const GPIO_FUNC93_IN_SEL_V = 0x1F
const GPIO_FUNC93_IN_SEL_S = 0
const GPIO_SIG94_IN_SEL_V = 0x1
const GPIO_SIG94_IN_SEL_S = 6
const GPIO_FUNC94_IN_INV_SEL_V = 0x1
const GPIO_FUNC94_IN_INV_SEL_S = 5
const GPIO_FUNC94_IN_SEL = 0x0000001F
const GPIO_FUNC94_IN_SEL_V = 0x1F
const GPIO_FUNC94_IN_SEL_S = 0
const GPIO_SIG95_IN_SEL_V = 0x1
const GPIO_SIG95_IN_SEL_S = 6
const GPIO_FUNC95_IN_INV_SEL_V = 0x1
const GPIO_FUNC95_IN_INV_SEL_S = 5
const GPIO_FUNC95_IN_SEL = 0x0000001F
const GPIO_FUNC95_IN_SEL_V = 0x1F
const GPIO_FUNC95_IN_SEL_S = 0
const GPIO_SIG96_IN_SEL_V = 0x1
const GPIO_SIG96_IN_SEL_S = 6
const GPIO_FUNC96_IN_INV_SEL_V = 0x1
const GPIO_FUNC96_IN_INV_SEL_S = 5
const GPIO_FUNC96_IN_SEL = 0x0000001F
const GPIO_FUNC96_IN_SEL_V = 0x1F
const GPIO_FUNC96_IN_SEL_S = 0
const GPIO_SIG97_IN_SEL_V = 0x1
const GPIO_SIG97_IN_SEL_S = 6
const GPIO_FUNC97_IN_INV_SEL_V = 0x1
const GPIO_FUNC97_IN_INV_SEL_S = 5
const GPIO_FUNC97_IN_SEL = 0x0000001F
const GPIO_FUNC97_IN_SEL_V = 0x1F
const GPIO_FUNC97_IN_SEL_S = 0
const GPIO_SIG98_IN_SEL_V = 0x1
const GPIO_SIG98_IN_SEL_S = 6
const GPIO_FUNC98_IN_INV_SEL_V = 0x1
const GPIO_FUNC98_IN_INV_SEL_S = 5
const GPIO_FUNC98_IN_SEL = 0x0000001F
const GPIO_FUNC98_IN_SEL_V = 0x1F
const GPIO_FUNC98_IN_SEL_S = 0
const GPIO_SIG99_IN_SEL_V = 0x1
const GPIO_SIG99_IN_SEL_S = 6
const GPIO_FUNC99_IN_INV_SEL_V = 0x1
const GPIO_FUNC99_IN_INV_SEL_S = 5
const GPIO_FUNC99_IN_SEL = 0x0000001F
const GPIO_FUNC99_IN_SEL_V = 0x1F
const GPIO_FUNC99_IN_SEL_S = 0
const GPIO_SIG100_IN_SEL_V = 0x1
const GPIO_SIG100_IN_SEL_S = 6
const GPIO_FUNC100_IN_INV_SEL_V = 0x1
const GPIO_FUNC100_IN_INV_SEL_S = 5
const GPIO_FUNC100_IN_SEL = 0x0000001F
const GPIO_FUNC100_IN_SEL_V = 0x1F
const GPIO_FUNC100_IN_SEL_S = 0
const GPIO_SIG101_IN_SEL_V = 0x1
const GPIO_SIG101_IN_SEL_S = 6
const GPIO_FUNC101_IN_INV_SEL_V = 0x1
const GPIO_FUNC101_IN_INV_SEL_S = 5
const GPIO_FUNC101_IN_SEL = 0x0000001F
const GPIO_FUNC101_IN_SEL_V = 0x1F
const GPIO_FUNC101_IN_SEL_S = 0
const GPIO_SIG102_IN_SEL_V = 0x1
const GPIO_SIG102_IN_SEL_S = 6
const GPIO_FUNC102_IN_INV_SEL_V = 0x1
const GPIO_FUNC102_IN_INV_SEL_S = 5
const GPIO_FUNC102_IN_SEL = 0x0000001F
const GPIO_FUNC102_IN_SEL_V = 0x1F
const GPIO_FUNC102_IN_SEL_S = 0
const GPIO_SIG103_IN_SEL_V = 0x1
const GPIO_SIG103_IN_SEL_S = 6
const GPIO_FUNC103_IN_INV_SEL_V = 0x1
const GPIO_FUNC103_IN_INV_SEL_S = 5
const GPIO_FUNC103_IN_SEL = 0x0000001F
const GPIO_FUNC103_IN_SEL_V = 0x1F
const GPIO_FUNC103_IN_SEL_S = 0
const GPIO_SIG104_IN_SEL_V = 0x1
const GPIO_SIG104_IN_SEL_S = 6
const GPIO_FUNC104_IN_INV_SEL_V = 0x1
const GPIO_FUNC104_IN_INV_SEL_S = 5
const GPIO_FUNC104_IN_SEL = 0x0000001F
const GPIO_FUNC104_IN_SEL_V = 0x1F
const GPIO_FUNC104_IN_SEL_S = 0
const GPIO_SIG105_IN_SEL_V = 0x1
const GPIO_SIG105_IN_SEL_S = 6
const GPIO_FUNC105_IN_INV_SEL_V = 0x1
const GPIO_FUNC105_IN_INV_SEL_S = 5
const GPIO_FUNC105_IN_SEL = 0x0000001F
const GPIO_FUNC105_IN_SEL_V = 0x1F
const GPIO_FUNC105_IN_SEL_S = 0
const GPIO_SIG106_IN_SEL_V = 0x1
const GPIO_SIG106_IN_SEL_S = 6
const GPIO_FUNC106_IN_INV_SEL_V = 0x1
const GPIO_FUNC106_IN_INV_SEL_S = 5
const GPIO_FUNC106_IN_SEL = 0x0000001F
const GPIO_FUNC106_IN_SEL_V = 0x1F
const GPIO_FUNC106_IN_SEL_S = 0
const GPIO_SIG107_IN_SEL_V = 0x1
const GPIO_SIG107_IN_SEL_S = 6
const GPIO_FUNC107_IN_INV_SEL_V = 0x1
const GPIO_FUNC107_IN_INV_SEL_S = 5
const GPIO_FUNC107_IN_SEL = 0x0000001F
const GPIO_FUNC107_IN_SEL_V = 0x1F
const GPIO_FUNC107_IN_SEL_S = 0
const GPIO_SIG108_IN_SEL_V = 0x1
const GPIO_SIG108_IN_SEL_S = 6
const GPIO_FUNC108_IN_INV_SEL_V = 0x1
const GPIO_FUNC108_IN_INV_SEL_S = 5
const GPIO_FUNC108_IN_SEL = 0x0000001F
const GPIO_FUNC108_IN_SEL_V = 0x1F
const GPIO_FUNC108_IN_SEL_S = 0
const GPIO_SIG109_IN_SEL_V = 0x1
const GPIO_SIG109_IN_SEL_S = 6
const GPIO_FUNC109_IN_INV_SEL_V = 0x1
const GPIO_FUNC109_IN_INV_SEL_S = 5
const GPIO_FUNC109_IN_SEL = 0x0000001F
const GPIO_FUNC109_IN_SEL_V = 0x1F
const GPIO_FUNC109_IN_SEL_S = 0
const GPIO_SIG110_IN_SEL_V = 0x1
const GPIO_SIG110_IN_SEL_S = 6
const GPIO_FUNC110_IN_INV_SEL_V = 0x1
const GPIO_FUNC110_IN_INV_SEL_S = 5
const GPIO_FUNC110_IN_SEL = 0x0000001F
const GPIO_FUNC110_IN_SEL_V = 0x1F
const GPIO_FUNC110_IN_SEL_S = 0
const GPIO_SIG111_IN_SEL_V = 0x1
const GPIO_SIG111_IN_SEL_S = 6
const GPIO_FUNC111_IN_INV_SEL_V = 0x1
const GPIO_FUNC111_IN_INV_SEL_S = 5
const GPIO_FUNC111_IN_SEL = 0x0000001F
const GPIO_FUNC111_IN_SEL_V = 0x1F
const GPIO_FUNC111_IN_SEL_S = 0
const GPIO_SIG112_IN_SEL_V = 0x1
const GPIO_SIG112_IN_SEL_S = 6
const GPIO_FUNC112_IN_INV_SEL_V = 0x1
const GPIO_FUNC112_IN_INV_SEL_S = 5
const GPIO_FUNC112_IN_SEL = 0x0000001F
const GPIO_FUNC112_IN_SEL_V = 0x1F
const GPIO_FUNC112_IN_SEL_S = 0
const GPIO_SIG113_IN_SEL_V = 0x1
const GPIO_SIG113_IN_SEL_S = 6
const GPIO_FUNC113_IN_INV_SEL_V = 0x1
const GPIO_FUNC113_IN_INV_SEL_S = 5
const GPIO_FUNC113_IN_SEL = 0x0000001F
const GPIO_FUNC113_IN_SEL_V = 0x1F
const GPIO_FUNC113_IN_SEL_S = 0
const GPIO_SIG114_IN_SEL_V = 0x1
const GPIO_SIG114_IN_SEL_S = 6
const GPIO_FUNC114_IN_INV_SEL_V = 0x1
const GPIO_FUNC114_IN_INV_SEL_S = 5
const GPIO_FUNC114_IN_SEL = 0x0000001F
const GPIO_FUNC114_IN_SEL_V = 0x1F
const GPIO_FUNC114_IN_SEL_S = 0
const GPIO_SIG115_IN_SEL_V = 0x1
const GPIO_SIG115_IN_SEL_S = 6
const GPIO_FUNC115_IN_INV_SEL_V = 0x1
const GPIO_FUNC115_IN_INV_SEL_S = 5
const GPIO_FUNC115_IN_SEL = 0x0000001F
const GPIO_FUNC115_IN_SEL_V = 0x1F
const GPIO_FUNC115_IN_SEL_S = 0
const GPIO_SIG116_IN_SEL_V = 0x1
const GPIO_SIG116_IN_SEL_S = 6
const GPIO_FUNC116_IN_INV_SEL_V = 0x1
const GPIO_FUNC116_IN_INV_SEL_S = 5
const GPIO_FUNC116_IN_SEL = 0x0000001F
const GPIO_FUNC116_IN_SEL_V = 0x1F
const GPIO_FUNC116_IN_SEL_S = 0
const GPIO_SIG117_IN_SEL_V = 0x1
const GPIO_SIG117_IN_SEL_S = 6
const GPIO_FUNC117_IN_INV_SEL_V = 0x1
const GPIO_FUNC117_IN_INV_SEL_S = 5
const GPIO_FUNC117_IN_SEL = 0x0000001F
const GPIO_FUNC117_IN_SEL_V = 0x1F
const GPIO_FUNC117_IN_SEL_S = 0
const GPIO_SIG118_IN_SEL_V = 0x1
const GPIO_SIG118_IN_SEL_S = 6
const GPIO_FUNC118_IN_INV_SEL_V = 0x1
const GPIO_FUNC118_IN_INV_SEL_S = 5
const GPIO_FUNC118_IN_SEL = 0x0000001F
const GPIO_FUNC118_IN_SEL_V = 0x1F
const GPIO_FUNC118_IN_SEL_S = 0
const GPIO_SIG119_IN_SEL_V = 0x1
const GPIO_SIG119_IN_SEL_S = 6
const GPIO_FUNC119_IN_INV_SEL_V = 0x1
const GPIO_FUNC119_IN_INV_SEL_S = 5
const GPIO_FUNC119_IN_SEL = 0x0000001F
const GPIO_FUNC119_IN_SEL_V = 0x1F
const GPIO_FUNC119_IN_SEL_S = 0
const GPIO_SIG120_IN_SEL_V = 0x1
const GPIO_SIG120_IN_SEL_S = 6
const GPIO_FUNC120_IN_INV_SEL_V = 0x1
const GPIO_FUNC120_IN_INV_SEL_S = 5
const GPIO_FUNC120_IN_SEL = 0x0000001F
const GPIO_FUNC120_IN_SEL_V = 0x1F
const GPIO_FUNC120_IN_SEL_S = 0
const GPIO_SIG121_IN_SEL_V = 0x1
const GPIO_SIG121_IN_SEL_S = 6
const GPIO_FUNC121_IN_INV_SEL_V = 0x1
const GPIO_FUNC121_IN_INV_SEL_S = 5
const GPIO_FUNC121_IN_SEL = 0x0000001F
const GPIO_FUNC121_IN_SEL_V = 0x1F
const GPIO_FUNC121_IN_SEL_S = 0
const GPIO_SIG122_IN_SEL_V = 0x1
const GPIO_SIG122_IN_SEL_S = 6
const GPIO_FUNC122_IN_INV_SEL_V = 0x1
const GPIO_FUNC122_IN_INV_SEL_S = 5
const GPIO_FUNC122_IN_SEL = 0x0000001F
const GPIO_FUNC122_IN_SEL_V = 0x1F
const GPIO_FUNC122_IN_SEL_S = 0
const GPIO_SIG123_IN_SEL_V = 0x1
const GPIO_SIG123_IN_SEL_S = 6
const GPIO_FUNC123_IN_INV_SEL_V = 0x1
const GPIO_FUNC123_IN_INV_SEL_S = 5
const GPIO_FUNC123_IN_SEL = 0x0000001F
const GPIO_FUNC123_IN_SEL_V = 0x1F
const GPIO_FUNC123_IN_SEL_S = 0
const GPIO_SIG124_IN_SEL_V = 0x1
const GPIO_SIG124_IN_SEL_S = 6
const GPIO_FUNC124_IN_INV_SEL_V = 0x1
const GPIO_FUNC124_IN_INV_SEL_S = 5
const GPIO_FUNC124_IN_SEL = 0x0000001F
const GPIO_FUNC124_IN_SEL_V = 0x1F
const GPIO_FUNC124_IN_SEL_S = 0
const GPIO_SIG125_IN_SEL_V = 0x1
const GPIO_SIG125_IN_SEL_S = 6
const GPIO_FUNC125_IN_INV_SEL_V = 0x1
const GPIO_FUNC125_IN_INV_SEL_S = 5
const GPIO_FUNC125_IN_SEL = 0x0000001F
const GPIO_FUNC125_IN_SEL_V = 0x1F
const GPIO_FUNC125_IN_SEL_S = 0
const GPIO_SIG126_IN_SEL_V = 0x1
const GPIO_SIG126_IN_SEL_S = 6
const GPIO_FUNC126_IN_INV_SEL_V = 0x1
const GPIO_FUNC126_IN_INV_SEL_S = 5
const GPIO_FUNC126_IN_SEL = 0x0000001F
const GPIO_FUNC126_IN_SEL_V = 0x1F
const GPIO_FUNC126_IN_SEL_S = 0
const GPIO_SIG127_IN_SEL_V = 0x1
const GPIO_SIG127_IN_SEL_S = 6
const GPIO_FUNC127_IN_INV_SEL_V = 0x1
const GPIO_FUNC127_IN_INV_SEL_S = 5
const GPIO_FUNC127_IN_SEL = 0x0000001F
const GPIO_FUNC127_IN_SEL_V = 0x1F
const GPIO_FUNC127_IN_SEL_S = 0
const GPIO_FUNC0_OEN_INV_SEL_V = 0x1
const GPIO_FUNC0_OEN_INV_SEL_S = 10
const GPIO_FUNC0_OEN_SEL_V = 0x1
const GPIO_FUNC0_OEN_SEL_S = 9
const GPIO_FUNC0_OUT_INV_SEL_V = 0x1
const GPIO_FUNC0_OUT_INV_SEL_S = 8
const GPIO_FUNC0_OUT_SEL = 0x000000FF
const GPIO_FUNC0_OUT_SEL_V = 0xFF
const GPIO_FUNC0_OUT_SEL_S = 0
const GPIO_FUNC1_OEN_INV_SEL_V = 0x1
const GPIO_FUNC1_OEN_INV_SEL_S = 10
const GPIO_FUNC1_OEN_SEL_V = 0x1
const GPIO_FUNC1_OEN_SEL_S = 9
const GPIO_FUNC1_OUT_INV_SEL_V = 0x1
const GPIO_FUNC1_OUT_INV_SEL_S = 8
const GPIO_FUNC1_OUT_SEL = 0x000000FF
const GPIO_FUNC1_OUT_SEL_V = 0xFF
const GPIO_FUNC1_OUT_SEL_S = 0
const GPIO_FUNC2_OEN_INV_SEL_V = 0x1
const GPIO_FUNC2_OEN_INV_SEL_S = 10
const GPIO_FUNC2_OEN_SEL_V = 0x1
const GPIO_FUNC2_OEN_SEL_S = 9
const GPIO_FUNC2_OUT_INV_SEL_V = 0x1
const GPIO_FUNC2_OUT_INV_SEL_S = 8
const GPIO_FUNC2_OUT_SEL = 0x000000FF
const GPIO_FUNC2_OUT_SEL_V = 0xFF
const GPIO_FUNC2_OUT_SEL_S = 0
const GPIO_FUNC3_OEN_INV_SEL_V = 0x1
const GPIO_FUNC3_OEN_INV_SEL_S = 10
const GPIO_FUNC3_OEN_SEL_V = 0x1
const GPIO_FUNC3_OEN_SEL_S = 9
const GPIO_FUNC3_OUT_INV_SEL_V = 0x1
const GPIO_FUNC3_OUT_INV_SEL_S = 8
const GPIO_FUNC3_OUT_SEL = 0x000000FF
const GPIO_FUNC3_OUT_SEL_V = 0xFF
const GPIO_FUNC3_OUT_SEL_S = 0
const GPIO_FUNC4_OEN_INV_SEL_V = 0x1
const GPIO_FUNC4_OEN_INV_SEL_S = 10
const GPIO_FUNC4_OEN_SEL_V = 0x1
const GPIO_FUNC4_OEN_SEL_S = 9
const GPIO_FUNC4_OUT_INV_SEL_V = 0x1
const GPIO_FUNC4_OUT_INV_SEL_S = 8
const GPIO_FUNC4_OUT_SEL = 0x000000FF
const GPIO_FUNC4_OUT_SEL_V = 0xFF
const GPIO_FUNC4_OUT_SEL_S = 0
const GPIO_FUNC5_OEN_INV_SEL_V = 0x1
const GPIO_FUNC5_OEN_INV_SEL_S = 10
const GPIO_FUNC5_OEN_SEL_V = 0x1
const GPIO_FUNC5_OEN_SEL_S = 9
const GPIO_FUNC5_OUT_INV_SEL_V = 0x1
const GPIO_FUNC5_OUT_INV_SEL_S = 8
const GPIO_FUNC5_OUT_SEL = 0x000000FF
const GPIO_FUNC5_OUT_SEL_V = 0xFF
const GPIO_FUNC5_OUT_SEL_S = 0
const GPIO_FUNC6_OEN_INV_SEL_V = 0x1
const GPIO_FUNC6_OEN_INV_SEL_S = 10
const GPIO_FUNC6_OEN_SEL_V = 0x1
const GPIO_FUNC6_OEN_SEL_S = 9
const GPIO_FUNC6_OUT_INV_SEL_V = 0x1
const GPIO_FUNC6_OUT_INV_SEL_S = 8
const GPIO_FUNC6_OUT_SEL = 0x000000FF
const GPIO_FUNC6_OUT_SEL_V = 0xFF
const GPIO_FUNC6_OUT_SEL_S = 0
const GPIO_FUNC7_OEN_INV_SEL_V = 0x1
const GPIO_FUNC7_OEN_INV_SEL_S = 10
const GPIO_FUNC7_OEN_SEL_V = 0x1
const GPIO_FUNC7_OEN_SEL_S = 9
const GPIO_FUNC7_OUT_INV_SEL_V = 0x1
const GPIO_FUNC7_OUT_INV_SEL_S = 8
const GPIO_FUNC7_OUT_SEL = 0x000000FF
const GPIO_FUNC7_OUT_SEL_V = 0xFF
const GPIO_FUNC7_OUT_SEL_S = 0
const GPIO_FUNC8_OEN_INV_SEL_V = 0x1
const GPIO_FUNC8_OEN_INV_SEL_S = 10
const GPIO_FUNC8_OEN_SEL_V = 0x1
const GPIO_FUNC8_OEN_SEL_S = 9
const GPIO_FUNC8_OUT_INV_SEL_V = 0x1
const GPIO_FUNC8_OUT_INV_SEL_S = 8
const GPIO_FUNC8_OUT_SEL = 0x000000FF
const GPIO_FUNC8_OUT_SEL_V = 0xFF
const GPIO_FUNC8_OUT_SEL_S = 0
const GPIO_FUNC9_OEN_INV_SEL_V = 0x1
const GPIO_FUNC9_OEN_INV_SEL_S = 10
const GPIO_FUNC9_OEN_SEL_V = 0x1
const GPIO_FUNC9_OEN_SEL_S = 9
const GPIO_FUNC9_OUT_INV_SEL_V = 0x1
const GPIO_FUNC9_OUT_INV_SEL_S = 8
const GPIO_FUNC9_OUT_SEL = 0x000000FF
const GPIO_FUNC9_OUT_SEL_V = 0xFF
const GPIO_FUNC9_OUT_SEL_S = 0
const GPIO_FUNC10_OEN_INV_SEL_V = 0x1
const GPIO_FUNC10_OEN_INV_SEL_S = 10
const GPIO_FUNC10_OEN_SEL_V = 0x1
const GPIO_FUNC10_OEN_SEL_S = 9
const GPIO_FUNC10_OUT_INV_SEL_V = 0x1
const GPIO_FUNC10_OUT_INV_SEL_S = 8
const GPIO_FUNC10_OUT_SEL = 0x000000FF
const GPIO_FUNC10_OUT_SEL_V = 0xFF
const GPIO_FUNC10_OUT_SEL_S = 0
const GPIO_FUNC11_OEN_INV_SEL_V = 0x1
const GPIO_FUNC11_OEN_INV_SEL_S = 10
const GPIO_FUNC11_OEN_SEL_V = 0x1
const GPIO_FUNC11_OEN_SEL_S = 9
const GPIO_FUNC11_OUT_INV_SEL_V = 0x1
const GPIO_FUNC11_OUT_INV_SEL_S = 8
const GPIO_FUNC11_OUT_SEL = 0x000000FF
const GPIO_FUNC11_OUT_SEL_V = 0xFF
const GPIO_FUNC11_OUT_SEL_S = 0
const GPIO_FUNC12_OEN_INV_SEL_V = 0x1
const GPIO_FUNC12_OEN_INV_SEL_S = 10
const GPIO_FUNC12_OEN_SEL_V = 0x1
const GPIO_FUNC12_OEN_SEL_S = 9
const GPIO_FUNC12_OUT_INV_SEL_V = 0x1
const GPIO_FUNC12_OUT_INV_SEL_S = 8
const GPIO_FUNC12_OUT_SEL = 0x000000FF
const GPIO_FUNC12_OUT_SEL_V = 0xFF
const GPIO_FUNC12_OUT_SEL_S = 0
const GPIO_FUNC13_OEN_INV_SEL_V = 0x1
const GPIO_FUNC13_OEN_INV_SEL_S = 10
const GPIO_FUNC13_OEN_SEL_V = 0x1
const GPIO_FUNC13_OEN_SEL_S = 9
const GPIO_FUNC13_OUT_INV_SEL_V = 0x1
const GPIO_FUNC13_OUT_INV_SEL_S = 8
const GPIO_FUNC13_OUT_SEL = 0x000000FF
const GPIO_FUNC13_OUT_SEL_V = 0xFF
const GPIO_FUNC13_OUT_SEL_S = 0
const GPIO_FUNC14_OEN_INV_SEL_V = 0x1
const GPIO_FUNC14_OEN_INV_SEL_S = 10
const GPIO_FUNC14_OEN_SEL_V = 0x1
const GPIO_FUNC14_OEN_SEL_S = 9
const GPIO_FUNC14_OUT_INV_SEL_V = 0x1
const GPIO_FUNC14_OUT_INV_SEL_S = 8
const GPIO_FUNC14_OUT_SEL = 0x000000FF
const GPIO_FUNC14_OUT_SEL_V = 0xFF
const GPIO_FUNC14_OUT_SEL_S = 0
const GPIO_FUNC15_OEN_INV_SEL_V = 0x1
const GPIO_FUNC15_OEN_INV_SEL_S = 10
const GPIO_FUNC15_OEN_SEL_V = 0x1
const GPIO_FUNC15_OEN_SEL_S = 9
const GPIO_FUNC15_OUT_INV_SEL_V = 0x1
const GPIO_FUNC15_OUT_INV_SEL_S = 8
const GPIO_FUNC15_OUT_SEL = 0x000000FF
const GPIO_FUNC15_OUT_SEL_V = 0xFF
const GPIO_FUNC15_OUT_SEL_S = 0
const GPIO_FUNC16_OEN_INV_SEL_V = 0x1
const GPIO_FUNC16_OEN_INV_SEL_S = 10
const GPIO_FUNC16_OEN_SEL_V = 0x1
const GPIO_FUNC16_OEN_SEL_S = 9
const GPIO_FUNC16_OUT_INV_SEL_V = 0x1
const GPIO_FUNC16_OUT_INV_SEL_S = 8
const GPIO_FUNC16_OUT_SEL = 0x000000FF
const GPIO_FUNC16_OUT_SEL_V = 0xFF
const GPIO_FUNC16_OUT_SEL_S = 0
const GPIO_FUNC17_OEN_INV_SEL_V = 0x1
const GPIO_FUNC17_OEN_INV_SEL_S = 10
const GPIO_FUNC17_OEN_SEL_V = 0x1
const GPIO_FUNC17_OEN_SEL_S = 9
const GPIO_FUNC17_OUT_INV_SEL_V = 0x1
const GPIO_FUNC17_OUT_INV_SEL_S = 8
const GPIO_FUNC17_OUT_SEL = 0x000000FF
const GPIO_FUNC17_OUT_SEL_V = 0xFF
const GPIO_FUNC17_OUT_SEL_S = 0
const GPIO_FUNC18_OEN_INV_SEL_V = 0x1
const GPIO_FUNC18_OEN_INV_SEL_S = 10
const GPIO_FUNC18_OEN_SEL_V = 0x1
const GPIO_FUNC18_OEN_SEL_S = 9
const GPIO_FUNC18_OUT_INV_SEL_V = 0x1
const GPIO_FUNC18_OUT_INV_SEL_S = 8
const GPIO_FUNC18_OUT_SEL = 0x000000FF
const GPIO_FUNC18_OUT_SEL_V = 0xFF
const GPIO_FUNC18_OUT_SEL_S = 0
const GPIO_FUNC19_OEN_INV_SEL_V = 0x1
const GPIO_FUNC19_OEN_INV_SEL_S = 10
const GPIO_FUNC19_OEN_SEL_V = 0x1
const GPIO_FUNC19_OEN_SEL_S = 9
const GPIO_FUNC19_OUT_INV_SEL_V = 0x1
const GPIO_FUNC19_OUT_INV_SEL_S = 8
const GPIO_FUNC19_OUT_SEL = 0x000000FF
const GPIO_FUNC19_OUT_SEL_V = 0xFF
const GPIO_FUNC19_OUT_SEL_S = 0
const GPIO_FUNC20_OEN_INV_SEL_V = 0x1
const GPIO_FUNC20_OEN_INV_SEL_S = 10
const GPIO_FUNC20_OEN_SEL_V = 0x1
const GPIO_FUNC20_OEN_SEL_S = 9
const GPIO_FUNC20_OUT_INV_SEL_V = 0x1
const GPIO_FUNC20_OUT_INV_SEL_S = 8
const GPIO_FUNC20_OUT_SEL = 0x000000FF
const GPIO_FUNC20_OUT_SEL_V = 0xFF
const GPIO_FUNC20_OUT_SEL_S = 0
const GPIO_FUNC21_OEN_INV_SEL_V = 0x1
const GPIO_FUNC21_OEN_INV_SEL_S = 10
const GPIO_FUNC21_OEN_SEL_V = 0x1
const GPIO_FUNC21_OEN_SEL_S = 9
const GPIO_FUNC21_OUT_INV_SEL_V = 0x1
const GPIO_FUNC21_OUT_INV_SEL_S = 8
const GPIO_FUNC21_OUT_SEL = 0x000000FF
const GPIO_FUNC21_OUT_SEL_V = 0xFF
const GPIO_FUNC21_OUT_SEL_S = 0
const GPIO_FUNC22_OEN_INV_SEL_V = 0x1
const GPIO_FUNC22_OEN_INV_SEL_S = 10
const GPIO_FUNC22_OEN_SEL_V = 0x1
const GPIO_FUNC22_OEN_SEL_S = 9
const GPIO_FUNC22_OUT_INV_SEL_V = 0x1
const GPIO_FUNC22_OUT_INV_SEL_S = 8
const GPIO_FUNC22_OUT_SEL = 0x000000FF
const GPIO_FUNC22_OUT_SEL_V = 0xFF
const GPIO_FUNC22_OUT_SEL_S = 0
const GPIO_FUNC23_OEN_INV_SEL_V = 0x1
const GPIO_FUNC23_OEN_INV_SEL_S = 10
const GPIO_FUNC23_OEN_SEL_V = 0x1
const GPIO_FUNC23_OEN_SEL_S = 9
const GPIO_FUNC23_OUT_INV_SEL_V = 0x1
const GPIO_FUNC23_OUT_INV_SEL_S = 8
const GPIO_FUNC23_OUT_SEL = 0x000000FF
const GPIO_FUNC23_OUT_SEL_V = 0xFF
const GPIO_FUNC23_OUT_SEL_S = 0
const GPIO_FUNC24_OEN_INV_SEL_V = 0x1
const GPIO_FUNC24_OEN_INV_SEL_S = 10
const GPIO_FUNC24_OEN_SEL_V = 0x1
const GPIO_FUNC24_OEN_SEL_S = 9
const GPIO_FUNC24_OUT_INV_SEL_V = 0x1
const GPIO_FUNC24_OUT_INV_SEL_S = 8
const GPIO_FUNC24_OUT_SEL = 0x000000FF
const GPIO_FUNC24_OUT_SEL_V = 0xFF
const GPIO_FUNC24_OUT_SEL_S = 0
const GPIO_FUNC25_OEN_INV_SEL_V = 0x1
const GPIO_FUNC25_OEN_INV_SEL_S = 10
const GPIO_FUNC25_OEN_SEL_V = 0x1
const GPIO_FUNC25_OEN_SEL_S = 9
const GPIO_FUNC25_OUT_INV_SEL_V = 0x1
const GPIO_FUNC25_OUT_INV_SEL_S = 8
const GPIO_FUNC25_OUT_SEL = 0x000000FF
const GPIO_FUNC25_OUT_SEL_V = 0xFF
const GPIO_FUNC25_OUT_SEL_S = 0
const GPIO_CLK_EN_V = 0x1
const GPIO_CLK_EN_S = 0
const GPIO_DATE = 0x0FFFFFFF
const GPIO_DATE_V = 0xFFFFFFF
const GPIO_DATE_S = 0
const I2C_SAR_ADC = 0x69
const I2C_SAR_ADC_HOSTID = 0
const ADC_SAR1_ENCAL_GND_ADDR = 0x7
const ADC_SAR1_ENCAL_GND_ADDR_MSB = 5
const ADC_SAR1_ENCAL_GND_ADDR_LSB = 5
const ADC_SAR2_ENCAL_GND_ADDR = 0x7
const ADC_SAR2_ENCAL_GND_ADDR_MSB = 7
const ADC_SAR2_ENCAL_GND_ADDR_LSB = 7
const ADC_SAR1_INITIAL_CODE_HIGH_ADDR = 0x1
const ADC_SAR1_INITIAL_CODE_HIGH_ADDR_MSB = 0x3
const ADC_SAR1_INITIAL_CODE_HIGH_ADDR_LSB = 0x0
const ADC_SAR1_INITIAL_CODE_LOW_ADDR = 0x0
const ADC_SAR1_INITIAL_CODE_LOW_ADDR_MSB = 0x7
const ADC_SAR1_INITIAL_CODE_LOW_ADDR_LSB = 0x0
const ADC_SAR2_INITIAL_CODE_HIGH_ADDR = 0x4
const ADC_SAR2_INITIAL_CODE_HIGH_ADDR_MSB = 0x3
const ADC_SAR2_INITIAL_CODE_HIGH_ADDR_LSB = 0x0
const ADC_SAR2_INITIAL_CODE_LOW_ADDR = 0x3
const ADC_SAR2_INITIAL_CODE_LOW_ADDR_MSB = 0x7
const ADC_SAR2_INITIAL_CODE_LOW_ADDR_LSB = 0x0
const ADC_SAR1_DREF_ADDR = 0x2
const ADC_SAR1_DREF_ADDR_MSB = 0x6
const ADC_SAR1_DREF_ADDR_LSB = 0x4
const ADC_SAR2_DREF_ADDR = 0x5
const ADC_SAR2_DREF_ADDR_MSB = 0x6
const ADC_SAR2_DREF_ADDR_LSB = 0x4
const ADC_SAR1_SAMPLE_CYCLE_ADDR = 0x2
const ADC_SAR1_SAMPLE_CYCLE_ADDR_MSB = 0x2
const ADC_SAR1_SAMPLE_CYCLE_ADDR_LSB = 0x0
const ADC_SARADC_DTEST_RTC_ADDR = 0x7
const ADC_SARADC_DTEST_RTC_ADDR_MSB = 1
const ADC_SARADC_DTEST_RTC_ADDR_LSB = 0
const ADC_SARADC_ENT_TSENS_ADDR = 0x7
const ADC_SARADC_ENT_TSENS_ADDR_MSB = 2
const ADC_SARADC_ENT_TSENS_ADDR_LSB = 2
const ADC_SARADC_ENT_RTC_ADDR = 0x7
const ADC_SARADC_ENT_RTC_ADDR_MSB = 3
const ADC_SARADC_ENT_RTC_ADDR_LSB = 3
const ADC_SARADC1_ENCAL_REF_ADDR = 0x7
const ADC_SARADC1_ENCAL_REF_ADDR_MSB = 4
const ADC_SARADC1_ENCAL_REF_ADDR_LSB = 4
const ADC_SARADC2_ENCAL_REF_ADDR = 0x7
const ADC_SARADC2_ENCAL_REF_ADDR_MSB = 6
const ADC_SARADC2_ENCAL_REF_ADDR_LSB = 6
const I2C_SARADC_TSENS_DAC = 0x6
const I2C_SARADC_TSENS_DAC_MSB = 3
const I2C_SARADC_TSENS_DAC_LSB = 0
const I2C_SCL_LOW_PERIOD = 0x000001FF
const I2C_SCL_LOW_PERIOD_V = 0x1FF
const I2C_SCL_LOW_PERIOD_S = 0
const I2C_ADDR_BROADCASTING_EN_V = 0x1
const I2C_ADDR_BROADCASTING_EN_S = 14
const I2C_ADDR_10BIT_RW_CHECK_EN_V = 0x1
const I2C_ADDR_10BIT_RW_CHECK_EN_S = 13
const I2C_SLV_TX_AUTO_START_EN_V = 0x1
const I2C_SLV_TX_AUTO_START_EN_S = 12
const I2C_CONF_UPGATE_V = 0x1
const I2C_CONF_UPGATE_S = 11
const I2C_FSM_RST_V = 0x1
const I2C_FSM_RST_S = 10
const I2C_ARBITRATION_EN_V = 0x1
const I2C_ARBITRATION_EN_S = 9
const I2C_CLK_EN_V = 0x1
const I2C_CLK_EN_S = 8
const I2C_RX_LSB_FIRST_V = 0x1
const I2C_RX_LSB_FIRST_S = 7
const I2C_TX_LSB_FIRST_V = 0x1
const I2C_TX_LSB_FIRST_S = 6
const I2C_TRANS_START_V = 0x1
const I2C_TRANS_START_S = 5
const I2C_MS_MODE_V = 0x1
const I2C_MS_MODE_S = 4
const I2C_RX_FULL_ACK_LEVEL_V = 0x1
const I2C_RX_FULL_ACK_LEVEL_S = 3
const I2C_SAMPLE_SCL_LEVEL_V = 0x1
const I2C_SAMPLE_SCL_LEVEL_S = 2
const I2C_SCL_FORCE_OUT_V = 0x1
const I2C_SCL_FORCE_OUT_S = 1
const I2C_SDA_FORCE_OUT_V = 0x1
const I2C_SDA_FORCE_OUT_S = 0
const I2C_SCL_STATE_LAST = 0x00000007
const I2C_SCL_STATE_LAST_V = 0x7
const I2C_SCL_STATE_LAST_S = 28
const I2C_SCL_MAIN_STATE_LAST = 0x00000007
const I2C_SCL_MAIN_STATE_LAST_V = 0x7
const I2C_SCL_MAIN_STATE_LAST_S = 24
const I2C_TXFIFO_CNT = 0x0000003F
const I2C_TXFIFO_CNT_V = 0x3F
const I2C_TXFIFO_CNT_S = 18
const I2C_STRETCH_CAUSE = 0x00000003
const I2C_STRETCH_CAUSE_V = 0x3
const I2C_STRETCH_CAUSE_S = 14
const I2C_RXFIFO_CNT = 0x0000003F
const I2C_RXFIFO_CNT_V = 0x3F
const I2C_RXFIFO_CNT_S = 8
const I2C_SLAVE_ADDRESSED_V = 0x1
const I2C_SLAVE_ADDRESSED_S = 5
const I2C_BUS_BUSY_V = 0x1
const I2C_BUS_BUSY_S = 4
const I2C_ARB_LOST_V = 0x1
const I2C_ARB_LOST_S = 3
const I2C_SLAVE_RW_V = 0x1
const I2C_SLAVE_RW_S = 1
const I2C_RESP_REC_V = 0x1
const I2C_RESP_REC_S = 0
const I2C_TIME_OUT_EN_V = 0x1
const I2C_TIME_OUT_EN_S = 5
const I2C_TIME_OUT_REG = 0x0000001F
const I2C_TIME_OUT_REG_V = 0x1F
const I2C_TIME_OUT_REG_S = 0
const I2C_ADDR_10BIT_EN_V = 0x1
const I2C_ADDR_10BIT_EN_S = 31
const I2C_SLAVE_ADDR = 0x00007FFF
const I2C_SLAVE_ADDR_V = 0x7FFF
const I2C_SLAVE_ADDR_S = 0
const I2C_SLAVE_RW_POINT = 0x000000FF
const I2C_SLAVE_RW_POINT_V = 0xFF
const I2C_SLAVE_RW_POINT_S = 22
const I2C_TXFIFO_WADDR = 0x0000001F
const I2C_TXFIFO_WADDR_V = 0x1F
const I2C_TXFIFO_WADDR_S = 15
const I2C_TXFIFO_RADDR = 0x0000001F
const I2C_TXFIFO_RADDR_V = 0x1F
const I2C_TXFIFO_RADDR_S = 10
const I2C_RXFIFO_WADDR = 0x0000001F
const I2C_RXFIFO_WADDR_V = 0x1F
const I2C_RXFIFO_WADDR_S = 5
const I2C_RXFIFO_RADDR = 0x0000001F
const I2C_RXFIFO_RADDR_V = 0x1F
const I2C_RXFIFO_RADDR_S = 0
const I2C_FIFO_PRT_EN_V = 0x1
const I2C_FIFO_PRT_EN_S = 14
const I2C_TX_FIFO_RST_V = 0x1
const I2C_TX_FIFO_RST_S = 13
const I2C_RX_FIFO_RST_V = 0x1
const I2C_RX_FIFO_RST_S = 12
const I2C_FIFO_ADDR_CFG_EN_V = 0x1
const I2C_FIFO_ADDR_CFG_EN_S = 11
const I2C_NONFIFO_EN_V = 0x1
const I2C_NONFIFO_EN_S = 10
const I2C_TXFIFO_WM_THRHD = 0x0000001F
const I2C_TXFIFO_WM_THRHD_V = 0x1F
const I2C_TXFIFO_WM_THRHD_S = 5
const I2C_RXFIFO_WM_THRHD = 0x0000001F
const I2C_RXFIFO_WM_THRHD_V = 0x1F
const I2C_RXFIFO_WM_THRHD_S = 0
const I2C_FIFO_RDATA = 0x000000FF
const I2C_FIFO_RDATA_V = 0xFF
const I2C_FIFO_RDATA_S = 0
const I2C_GENERAL_CALL_INT_RAW_V = 0x1
const I2C_GENERAL_CALL_INT_RAW_S = 17
const I2C_SLAVE_STRETCH_INT_RAW_V = 0x1
const I2C_SLAVE_STRETCH_INT_RAW_S = 16
const I2C_DET_START_INT_RAW_V = 0x1
const I2C_DET_START_INT_RAW_S = 15
const I2C_SCL_MAIN_ST_TO_INT_RAW_V = 0x1
const I2C_SCL_MAIN_ST_TO_INT_RAW_S = 14
const I2C_SCL_ST_TO_INT_RAW_V = 0x1
const I2C_SCL_ST_TO_INT_RAW_S = 13
const I2C_RXFIFO_UDF_INT_RAW_V = 0x1
const I2C_RXFIFO_UDF_INT_RAW_S = 12
const I2C_TXFIFO_OVF_INT_RAW_V = 0x1
const I2C_TXFIFO_OVF_INT_RAW_S = 11
const I2C_NACK_INT_RAW_V = 0x1
const I2C_NACK_INT_RAW_S = 10
const I2C_TRANS_START_INT_RAW_V = 0x1
const I2C_TRANS_START_INT_RAW_S = 9
const I2C_TIME_OUT_INT_RAW_V = 0x1
const I2C_TIME_OUT_INT_RAW_S = 8
const I2C_TRANS_COMPLETE_INT_RAW_V = 0x1
const I2C_TRANS_COMPLETE_INT_RAW_S = 7
const I2C_MST_TXFIFO_UDF_INT_RAW_V = 0x1
const I2C_MST_TXFIFO_UDF_INT_RAW_S = 6
const I2C_ARBITRATION_LOST_INT_RAW_V = 0x1
const I2C_ARBITRATION_LOST_INT_RAW_S = 5
const I2C_BYTE_TRANS_DONE_INT_RAW_V = 0x1
const I2C_BYTE_TRANS_DONE_INT_RAW_S = 4
const I2C_END_DETECT_INT_RAW_V = 0x1
const I2C_END_DETECT_INT_RAW_S = 3
const I2C_RXFIFO_OVF_INT_RAW_V = 0x1
const I2C_RXFIFO_OVF_INT_RAW_S = 2
const I2C_TXFIFO_WM_INT_RAW_V = 0x1
const I2C_TXFIFO_WM_INT_RAW_S = 1
const I2C_RXFIFO_WM_INT_RAW_V = 0x1
const I2C_RXFIFO_WM_INT_RAW_S = 0
const I2C_GENERAL_CALL_INT_CLR_V = 0x1
const I2C_GENERAL_CALL_INT_CLR_S = 17
const I2C_SLAVE_STRETCH_INT_CLR_V = 0x1
const I2C_SLAVE_STRETCH_INT_CLR_S = 16
const I2C_DET_START_INT_CLR_V = 0x1
const I2C_DET_START_INT_CLR_S = 15
const I2C_SCL_MAIN_ST_TO_INT_CLR_V = 0x1
const I2C_SCL_MAIN_ST_TO_INT_CLR_S = 14
const I2C_SCL_ST_TO_INT_CLR_V = 0x1
const I2C_SCL_ST_TO_INT_CLR_S = 13
const I2C_RXFIFO_UDF_INT_CLR_V = 0x1
const I2C_RXFIFO_UDF_INT_CLR_S = 12
const I2C_TXFIFO_OVF_INT_CLR_V = 0x1
const I2C_TXFIFO_OVF_INT_CLR_S = 11
const I2C_NACK_INT_CLR_V = 0x1
const I2C_NACK_INT_CLR_S = 10
const I2C_TRANS_START_INT_CLR_V = 0x1
const I2C_TRANS_START_INT_CLR_S = 9
const I2C_TIME_OUT_INT_CLR_V = 0x1
const I2C_TIME_OUT_INT_CLR_S = 8
const I2C_TRANS_COMPLETE_INT_CLR_V = 0x1
const I2C_TRANS_COMPLETE_INT_CLR_S = 7
const I2C_MST_TXFIFO_UDF_INT_CLR_V = 0x1
const I2C_MST_TXFIFO_UDF_INT_CLR_S = 6
const I2C_ARBITRATION_LOST_INT_CLR_V = 0x1
const I2C_ARBITRATION_LOST_INT_CLR_S = 5
const I2C_BYTE_TRANS_DONE_INT_CLR_V = 0x1
const I2C_BYTE_TRANS_DONE_INT_CLR_S = 4
const I2C_END_DETECT_INT_CLR_V = 0x1
const I2C_END_DETECT_INT_CLR_S = 3
const I2C_RXFIFO_OVF_INT_CLR_V = 0x1
const I2C_RXFIFO_OVF_INT_CLR_S = 2
const I2C_TXFIFO_WM_INT_CLR_V = 0x1
const I2C_TXFIFO_WM_INT_CLR_S = 1
const I2C_RXFIFO_WM_INT_CLR_V = 0x1
const I2C_RXFIFO_WM_INT_CLR_S = 0
const I2C_GENERAL_CALL_INT_ENA_V = 0x1
const I2C_GENERAL_CALL_INT_ENA_S = 17
const I2C_SLAVE_STRETCH_INT_ENA_V = 0x1
const I2C_SLAVE_STRETCH_INT_ENA_S = 16
const I2C_DET_START_INT_ENA_V = 0x1
const I2C_DET_START_INT_ENA_S = 15
const I2C_SCL_MAIN_ST_TO_INT_ENA_V = 0x1
const I2C_SCL_MAIN_ST_TO_INT_ENA_S = 14
const I2C_SCL_ST_TO_INT_ENA_V = 0x1
const I2C_SCL_ST_TO_INT_ENA_S = 13
const I2C_RXFIFO_UDF_INT_ENA_V = 0x1
const I2C_RXFIFO_UDF_INT_ENA_S = 12
const I2C_TXFIFO_OVF_INT_ENA_V = 0x1
const I2C_TXFIFO_OVF_INT_ENA_S = 11
const I2C_NACK_INT_ENA_V = 0x1
const I2C_NACK_INT_ENA_S = 10
const I2C_TRANS_START_INT_ENA_V = 0x1
const I2C_TRANS_START_INT_ENA_S = 9
const I2C_TIME_OUT_INT_ENA_V = 0x1
const I2C_TIME_OUT_INT_ENA_S = 8
const I2C_TRANS_COMPLETE_INT_ENA_V = 0x1
const I2C_TRANS_COMPLETE_INT_ENA_S = 7
const I2C_MST_TXFIFO_UDF_INT_ENA_V = 0x1
const I2C_MST_TXFIFO_UDF_INT_ENA_S = 6
const I2C_ARBITRATION_LOST_INT_ENA_V = 0x1
const I2C_ARBITRATION_LOST_INT_ENA_S = 5
const I2C_BYTE_TRANS_DONE_INT_ENA_V = 0x1
const I2C_BYTE_TRANS_DONE_INT_ENA_S = 4
const I2C_END_DETECT_INT_ENA_V = 0x1
const I2C_END_DETECT_INT_ENA_S = 3
const I2C_RXFIFO_OVF_INT_ENA_V = 0x1
const I2C_RXFIFO_OVF_INT_ENA_S = 2
const I2C_TXFIFO_WM_INT_ENA_V = 0x1
const I2C_TXFIFO_WM_INT_ENA_S = 1
const I2C_RXFIFO_WM_INT_ENA_V = 0x1
const I2C_RXFIFO_WM_INT_ENA_S = 0
const I2C_GENERAL_CALL_INT_ST_V = 0x1
const I2C_GENERAL_CALL_INT_ST_S = 17
const I2C_SLAVE_STRETCH_INT_ST_V = 0x1
const I2C_SLAVE_STRETCH_INT_ST_S = 16
const I2C_DET_START_INT_ST_V = 0x1
const I2C_DET_START_INT_ST_S = 15
const I2C_SCL_MAIN_ST_TO_INT_ST_V = 0x1
const I2C_SCL_MAIN_ST_TO_INT_ST_S = 14
const I2C_SCL_ST_TO_INT_ST_V = 0x1
const I2C_SCL_ST_TO_INT_ST_S = 13
const I2C_RXFIFO_UDF_INT_ST_V = 0x1
const I2C_RXFIFO_UDF_INT_ST_S = 12
const I2C_TXFIFO_OVF_INT_ST_V = 0x1
const I2C_TXFIFO_OVF_INT_ST_S = 11
const I2C_NACK_INT_ST_V = 0x1
const I2C_NACK_INT_ST_S = 10
const I2C_TRANS_START_INT_ST_V = 0x1
const I2C_TRANS_START_INT_ST_S = 9
const I2C_TIME_OUT_INT_ST_V = 0x1
const I2C_TIME_OUT_INT_ST_S = 8
const I2C_TRANS_COMPLETE_INT_ST_V = 0x1
const I2C_TRANS_COMPLETE_INT_ST_S = 7
const I2C_MST_TXFIFO_UDF_INT_ST_V = 0x1
const I2C_MST_TXFIFO_UDF_INT_ST_S = 6
const I2C_ARBITRATION_LOST_INT_ST_V = 0x1
const I2C_ARBITRATION_LOST_INT_ST_S = 5
const I2C_BYTE_TRANS_DONE_INT_ST_V = 0x1
const I2C_BYTE_TRANS_DONE_INT_ST_S = 4
const I2C_END_DETECT_INT_ST_V = 0x1
const I2C_END_DETECT_INT_ST_S = 3
const I2C_RXFIFO_OVF_INT_ST_V = 0x1
const I2C_RXFIFO_OVF_INT_ST_S = 2
const I2C_TXFIFO_WM_INT_ST_V = 0x1
const I2C_TXFIFO_WM_INT_ST_S = 1
const I2C_RXFIFO_WM_INT_ST_V = 0x1
const I2C_RXFIFO_WM_INT_ST_S = 0
const I2C_SDA_HOLD_TIME = 0x000001FF
const I2C_SDA_HOLD_TIME_V = 0x1FF
const I2C_SDA_HOLD_TIME_S = 0
const I2C_SDA_SAMPLE_TIME = 0x000001FF
const I2C_SDA_SAMPLE_TIME_V = 0x1FF
const I2C_SDA_SAMPLE_TIME_S = 0
const I2C_SCL_WAIT_HIGH_PERIOD = 0x0000007F
const I2C_SCL_WAIT_HIGH_PERIOD_V = 0x7F
const I2C_SCL_WAIT_HIGH_PERIOD_S = 9
const I2C_SCL_HIGH_PERIOD = 0x000001FF
const I2C_SCL_HIGH_PERIOD_V = 0x1FF
const I2C_SCL_HIGH_PERIOD_S = 0
const I2C_SCL_START_HOLD_TIME = 0x000001FF
const I2C_SCL_START_HOLD_TIME_V = 0x1FF
const I2C_SCL_START_HOLD_TIME_S = 0
const I2C_SCL_RSTART_SETUP_TIME = 0x000001FF
const I2C_SCL_RSTART_SETUP_TIME_V = 0x1FF
const I2C_SCL_RSTART_SETUP_TIME_S = 0
const I2C_SCL_STOP_HOLD_TIME = 0x000001FF
const I2C_SCL_STOP_HOLD_TIME_V = 0x1FF
const I2C_SCL_STOP_HOLD_TIME_S = 0
const I2C_SCL_STOP_SETUP_TIME = 0x000001FF
const I2C_SCL_STOP_SETUP_TIME_V = 0x1FF
const I2C_SCL_STOP_SETUP_TIME_S = 0
const I2C_SDA_FILTER_EN_V = 0x1
const I2C_SDA_FILTER_EN_S = 9
const I2C_SCL_FILTER_EN_V = 0x1
const I2C_SCL_FILTER_EN_S = 8
const I2C_SDA_FILTER_THRES = 0x0000000F
const I2C_SDA_FILTER_THRES_V = 0xF
const I2C_SDA_FILTER_THRES_S = 4
const I2C_SCL_FILTER_THRES = 0x0000000F
const I2C_SCL_FILTER_THRES_V = 0xF
const I2C_SCL_FILTER_THRES_S = 0
const I2C_SCLK_ACTIVE_V = 0x1
const I2C_SCLK_ACTIVE_S = 21
const I2C_SCLK_SEL_V = 0x1
const I2C_SCLK_SEL_S = 20
const I2C_SCLK_DIV_B = 0x0000003F
const I2C_SCLK_DIV_B_V = 0x3F
const I2C_SCLK_DIV_B_S = 14
const I2C_SCLK_DIV_A = 0x0000003F
const I2C_SCLK_DIV_A_V = 0x3F
const I2C_SCLK_DIV_A_S = 8
const I2C_SCLK_DIV_NUM = 0x000000FF
const I2C_SCLK_DIV_NUM_V = 0xFF
const I2C_SCLK_DIV_NUM_S = 0
const I2C_COMMAND0_DONE_V = 0x1
const I2C_COMMAND0_DONE_S = 31
const I2C_COMMAND0 = 0x00003FFF
const I2C_COMMAND0_V = 0x3FFF
const I2C_COMMAND0_S = 0
const I2C_COMMAND1_DONE_V = 0x1
const I2C_COMMAND1_DONE_S = 31
const I2C_COMMAND1 = 0x00003FFF
const I2C_COMMAND1_V = 0x3FFF
const I2C_COMMAND1_S = 0
const I2C_COMMAND2_DONE_V = 0x1
const I2C_COMMAND2_DONE_S = 31
const I2C_COMMAND2 = 0x00003FFF
const I2C_COMMAND2_V = 0x3FFF
const I2C_COMMAND2_S = 0
const I2C_COMMAND3_DONE_V = 0x1
const I2C_COMMAND3_DONE_S = 31
const I2C_COMMAND3 = 0x00003FFF
const I2C_COMMAND3_V = 0x3FFF
const I2C_COMMAND3_S = 0
const I2C_COMMAND4_DONE_V = 0x1
const I2C_COMMAND4_DONE_S = 31
const I2C_COMMAND4 = 0x00003FFF
const I2C_COMMAND4_V = 0x3FFF
const I2C_COMMAND4_S = 0
const I2C_COMMAND5_DONE_V = 0x1
const I2C_COMMAND5_DONE_S = 31
const I2C_COMMAND5 = 0x00003FFF
const I2C_COMMAND5_V = 0x3FFF
const I2C_COMMAND5_S = 0
const I2C_COMMAND6_DONE_V = 0x1
const I2C_COMMAND6_DONE_S = 31
const I2C_COMMAND6 = 0x00003FFF
const I2C_COMMAND6_V = 0x3FFF
const I2C_COMMAND6_S = 0
const I2C_COMMAND7_DONE_V = 0x1
const I2C_COMMAND7_DONE_S = 31
const I2C_COMMAND7 = 0x00003FFF
const I2C_COMMAND7_V = 0x3FFF
const I2C_COMMAND7_S = 0
const I2C_SCL_ST_TO_REG = 0x0000001F
const I2C_SCL_ST_TO_REG_V = 0x1F
const I2C_SCL_ST_TO_REG_S = 0
const I2C_SCL_MAIN_ST_TO_REG = 0x0000001F
const I2C_SCL_MAIN_ST_TO_REG_V = 0x1F
const I2C_SCL_MAIN_ST_TO_REG_S = 0
const I2C_SDA_PD_EN_V = 0x1
const I2C_SDA_PD_EN_S = 7
const I2C_SCL_PD_EN_V = 0x1
const I2C_SCL_PD_EN_S = 6
const I2C_SCL_RST_SLV_NUM = 0x0000001F
const I2C_SCL_RST_SLV_NUM_V = 0x1F
const I2C_SCL_RST_SLV_NUM_S = 1
const I2C_SCL_RST_SLV_EN_V = 0x1
const I2C_SCL_RST_SLV_EN_S = 0
const I2C_SLAVE_BYTE_ACK_LVL_V = 0x1
const I2C_SLAVE_BYTE_ACK_LVL_S = 13
const I2C_SLAVE_BYTE_ACK_CTL_EN_V = 0x1
const I2C_SLAVE_BYTE_ACK_CTL_EN_S = 12
const I2C_SLAVE_SCL_STRETCH_CLR_V = 0x1
const I2C_SLAVE_SCL_STRETCH_CLR_S = 11
const I2C_SLAVE_SCL_STRETCH_EN_V = 0x1
const I2C_SLAVE_SCL_STRETCH_EN_S = 10
const I2C_STRETCH_PROTECT_NUM = 0x000003FF
const I2C_STRETCH_PROTECT_NUM_V = 0x3FF
const I2C_STRETCH_PROTECT_NUM_S = 0
const I2C_DATE = 0xFFFFFFFF
const I2C_DATE_V = 0xFFFFFFFF
const I2C_DATE_S = 0
const MSPI_FUNC_NUM = 0
const MSPI_IOMUX_PIN_NUM_HD = 12
const MSPI_IOMUX_PIN_NUM_WP = 13
const MSPI_IOMUX_PIN_NUM_CS0 = 14
const MSPI_IOMUX_PIN_NUM_CLK = 15
const MSPI_IOMUX_PIN_NUM_MOSI = 16
const MSPI_IOMUX_PIN_NUM_MISO = 17
const SPI2_FUNC_NUM = 2
const SPI2_IOMUX_PIN_NUM_MISO = 2
const SPI2_IOMUX_PIN_NUM_HD = 4
const SPI2_IOMUX_PIN_NUM_WP = 5
const SPI2_IOMUX_PIN_NUM_CLK = 6
const SPI2_IOMUX_PIN_NUM_MOSI = 7
const SPI2_IOMUX_PIN_NUM_CS = 10
const SPI_USR_V = 0x1
const SPI_USR_S = 24
const SPI_UPDATE_V = 0x1
const SPI_UPDATE_S = 23
const SPI_CONF_BITLEN = 0x0003FFFF
const SPI_CONF_BITLEN_V = 0x3FFFF
const SPI_CONF_BITLEN_S = 0
const SPI_USR_ADDR_VALUE = 0xFFFFFFFF
const SPI_USR_ADDR_VALUE_V = 0xFFFFFFFF
const SPI_USR_ADDR_VALUE_S = 0
const SPI_WR_BIT_ORDER_V = 0x1
const SPI_WR_BIT_ORDER_S = 26
const SPI_RD_BIT_ORDER_V = 0x1
const SPI_RD_BIT_ORDER_S = 25
const SPI_WP_POL_V = 0x1
const SPI_WP_POL_S = 21
const SPI_HOLD_POL_V = 0x1
const SPI_HOLD_POL_S = 20
const SPI_D_POL_V = 0x1
const SPI_D_POL_S = 19
const SPI_Q_POL_V = 0x1
const SPI_Q_POL_S = 18
const SPI_FREAD_QUAD_V = 0x1
const SPI_FREAD_QUAD_S = 15
const SPI_FREAD_DUAL_V = 0x1
const SPI_FREAD_DUAL_S = 14
const SPI_FCMD_QUAD_V = 0x1
const SPI_FCMD_QUAD_S = 9
const SPI_FCMD_DUAL_V = 0x1
const SPI_FCMD_DUAL_S = 8
const SPI_FADDR_QUAD_V = 0x1
const SPI_FADDR_QUAD_S = 6
const SPI_FADDR_DUAL_V = 0x1
const SPI_FADDR_DUAL_S = 5
const SPI_DUMMY_OUT_V = 0x1
const SPI_DUMMY_OUT_S = 3
const SPI_CLK_EQU_SYSCLK_V = 0x1
const SPI_CLK_EQU_SYSCLK_S = 31
const SPI_CLKDIV_PRE = 0x0000000F
const SPI_CLKDIV_PRE_V = 0xF
const SPI_CLKDIV_PRE_S = 18
const SPI_CLKCNT_N = 0x0000003F
const SPI_CLKCNT_N_V = 0x3F
const SPI_CLKCNT_N_S = 12
const SPI_CLKCNT_H = 0x0000003F
const SPI_CLKCNT_H_V = 0x3F
const SPI_CLKCNT_H_S = 6
const SPI_CLKCNT_L = 0x0000003F
const SPI_CLKCNT_L_V = 0x3F
const SPI_CLKCNT_L_S = 0
const SPI_USR_COMMAND_V = 0x1
const SPI_USR_COMMAND_S = 31
const SPI_USR_ADDR_V = 0x1
const SPI_USR_ADDR_S = 30
const SPI_USR_DUMMY_V = 0x1
const SPI_USR_DUMMY_S = 29
const SPI_USR_MISO_V = 0x1
const SPI_USR_MISO_S = 28
const SPI_USR_MOSI_V = 0x1
const SPI_USR_MOSI_S = 27
const SPI_USR_DUMMY_IDLE_V = 0x1
const SPI_USR_DUMMY_IDLE_S = 26
const SPI_USR_MOSI_HIGHPART_V = 0x1
const SPI_USR_MOSI_HIGHPART_S = 25
const SPI_USR_MISO_HIGHPART_V = 0x1
const SPI_USR_MISO_HIGHPART_S = 24
const SPI_SIO_V = 0x1
const SPI_SIO_S = 17
const SPI_USR_CONF_NXT_V = 0x1
const SPI_USR_CONF_NXT_S = 15
const SPI_FWRITE_QUAD_V = 0x1
const SPI_FWRITE_QUAD_S = 13
const SPI_FWRITE_DUAL_V = 0x1
const SPI_FWRITE_DUAL_S = 12
const SPI_CK_OUT_EDGE_V = 0x1
const SPI_CK_OUT_EDGE_S = 9
const SPI_RSCK_I_EDGE_V = 0x1
const SPI_RSCK_I_EDGE_S = 8
const SPI_CS_SETUP_V = 0x1
const SPI_CS_SETUP_S = 7
const SPI_CS_HOLD_V = 0x1
const SPI_CS_HOLD_S = 6
const SPI_TSCK_I_EDGE_V = 0x1
const SPI_TSCK_I_EDGE_S = 5
const SPI_QPI_MODE_V = 0x1
const SPI_QPI_MODE_S = 3
const SPI_DOUTDIN_V = 0x1
const SPI_DOUTDIN_S = 0
const SPI_USR_ADDR_BITLEN = 0x0000001F
const SPI_USR_ADDR_BITLEN_V = 0x1F
const SPI_USR_ADDR_BITLEN_S = 27
const SPI_CS_HOLD_TIME = 0x0000001F
const SPI_CS_HOLD_TIME_V = 0x1F
const SPI_CS_HOLD_TIME_S = 22
const SPI_CS_SETUP_TIME = 0x0000001F
const SPI_CS_SETUP_TIME_V = 0x1F
const SPI_CS_SETUP_TIME_S = 17
const SPI_MST_WFULL_ERR_END_EN_V = 0x1
const SPI_MST_WFULL_ERR_END_EN_S = 16
const SPI_USR_DUMMY_CYCLELEN = 0x000000FF
const SPI_USR_DUMMY_CYCLELEN_V = 0xFF
const SPI_USR_DUMMY_CYCLELEN_S = 0
const SPI_USR_COMMAND_BITLEN = 0x0000000F
const SPI_USR_COMMAND_BITLEN_V = 0xF
const SPI_USR_COMMAND_BITLEN_S = 28
const SPI_MST_REMPTY_ERR_END_EN_V = 0x1
const SPI_MST_REMPTY_ERR_END_EN_S = 27
const SPI_USR_COMMAND_VALUE = 0x0000FFFF
const SPI_USR_COMMAND_VALUE_V = 0xFFFF
const SPI_USR_COMMAND_VALUE_S = 0
const SPI_MS_DATA_BITLEN = 0x0003FFFF
const SPI_MS_DATA_BITLEN_V = 0x3FFFF
const SPI_MS_DATA_BITLEN_S = 0
const SPI_QUAD_DIN_PIN_SWAP_V = 0x1
const SPI_QUAD_DIN_PIN_SWAP_S = 31
const SPI_CS_KEEP_ACTIVE_V = 0x1
const SPI_CS_KEEP_ACTIVE_S = 30
const SPI_CK_IDLE_EDGE_V = 0x1
const SPI_CK_IDLE_EDGE_S = 29
const SPI_SLAVE_CS_POL_V = 0x1
const SPI_SLAVE_CS_POL_S = 23
const SPI_MASTER_CS_POL = 0x0000003F
const SPI_MASTER_CS_POL_V = 0x3F
const SPI_MASTER_CS_POL_S = 7
const SPI_CK_DIS_V = 0x1
const SPI_CK_DIS_S = 6
const SPI_CS5_DIS_V = 0x1
const SPI_CS5_DIS_S = 5
const SPI_CS4_DIS_V = 0x1
const SPI_CS4_DIS_S = 4
const SPI_CS3_DIS_V = 0x1
const SPI_CS3_DIS_S = 3
const SPI_CS2_DIS_V = 0x1
const SPI_CS2_DIS_S = 2
const SPI_CS1_DIS_V = 0x1
const SPI_CS1_DIS_S = 1
const SPI_CS0_DIS_V = 0x1
const SPI_CS0_DIS_S = 0
const SPI_TIMING_HCLK_ACTIVE_V = 0x1
const SPI_TIMING_HCLK_ACTIVE_S = 16
const SPI_DIN3_MODE = 0x00000003
const SPI_DIN3_MODE_V = 0x3
const SPI_DIN3_MODE_S = 6
const SPI_DIN2_MODE = 0x00000003
const SPI_DIN2_MODE_V = 0x3
const SPI_DIN2_MODE_S = 4
const SPI_DIN1_MODE = 0x00000003
const SPI_DIN1_MODE_V = 0x3
const SPI_DIN1_MODE_S = 2
const SPI_DIN0_MODE = 0x00000003
const SPI_DIN0_MODE_V = 0x3
const SPI_DIN0_MODE_S = 0
const SPI_DIN3_NUM = 0x00000003
const SPI_DIN3_NUM_V = 0x3
const SPI_DIN3_NUM_S = 6
const SPI_DIN2_NUM = 0x00000003
const SPI_DIN2_NUM_V = 0x3
const SPI_DIN2_NUM_S = 4
const SPI_DIN1_NUM = 0x00000003
const SPI_DIN1_NUM_V = 0x3
const SPI_DIN1_NUM_S = 2
const SPI_DIN0_NUM = 0x00000003
const SPI_DIN0_NUM_V = 0x3
const SPI_DIN0_NUM_S = 0
const SPI_DOUT3_MODE_V = 0x1
const SPI_DOUT3_MODE_S = 3
const SPI_DOUT2_MODE_V = 0x1
const SPI_DOUT2_MODE_S = 2
const SPI_DOUT1_MODE_V = 0x1
const SPI_DOUT1_MODE_S = 1
const SPI_DOUT0_MODE_V = 0x1
const SPI_DOUT0_MODE_S = 0
const SPI_DMA_AFIFO_RST_V = 0x1
const SPI_DMA_AFIFO_RST_S = 31
const SPI_BUF_AFIFO_RST_V = 0x1
const SPI_BUF_AFIFO_RST_S = 30
const SPI_RX_AFIFO_RST_V = 0x1
const SPI_RX_AFIFO_RST_S = 29
const SPI_DMA_TX_ENA_V = 0x1
const SPI_DMA_TX_ENA_S = 28
const SPI_DMA_RX_ENA_V = 0x1
const SPI_DMA_RX_ENA_S = 27
const SPI_RX_EOF_EN_V = 0x1
const SPI_RX_EOF_EN_S = 21
const SPI_SLV_TX_SEG_TRANS_CLR_EN_V = 0x1
const SPI_SLV_TX_SEG_TRANS_CLR_EN_S = 20
const SPI_SLV_RX_SEG_TRANS_CLR_EN_V = 0x1
const SPI_SLV_RX_SEG_TRANS_CLR_EN_S = 19
const SPI_DMA_SLV_SEG_TRANS_EN_V = 0x1
const SPI_DMA_SLV_SEG_TRANS_EN_S = 18
const SPI_APP1_INT_ENA_V = 0x1
const SPI_APP1_INT_ENA_S = 20
const SPI_APP2_INT_ENA_V = 0x1
const SPI_APP2_INT_ENA_S = 19
const SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ENA_V = 0x1
const SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ENA_S = 18
const SPI_MST_RX_AFIFO_WFULL_ERR_INT_ENA_V = 0x1
const SPI_MST_RX_AFIFO_WFULL_ERR_INT_ENA_S = 17
const SPI_SLV_CMD_ERR_INT_ENA_V = 0x1
const SPI_SLV_CMD_ERR_INT_ENA_S = 16
const SPI_SLV_BUF_ADDR_ERR_INT_ENA_V = 0x1
const SPI_SLV_BUF_ADDR_ERR_INT_ENA_S = 15
const SPI_SEG_MAGIC_ERR_INT_ENA_V = 0x1
const SPI_SEG_MAGIC_ERR_INT_ENA_S = 14
const SPI_DMA_SEG_TRANS_DONE_INT_ENA_V = 0x1
const SPI_DMA_SEG_TRANS_DONE_INT_ENA_S = 13
const SPI_TRANS_DONE_INT_ENA_V = 0x1
const SPI_TRANS_DONE_INT_ENA_S = 12
const SPI_SLV_WR_BUF_DONE_INT_ENA_V = 0x1
const SPI_SLV_WR_BUF_DONE_INT_ENA_S = 11
const SPI_SLV_RD_BUF_DONE_INT_ENA_V = 0x1
const SPI_SLV_RD_BUF_DONE_INT_ENA_S = 10
const SPI_SLV_WR_DMA_DONE_INT_ENA_V = 0x1
const SPI_SLV_WR_DMA_DONE_INT_ENA_S = 9
const SPI_SLV_RD_DMA_DONE_INT_ENA_V = 0x1
const SPI_SLV_RD_DMA_DONE_INT_ENA_S = 8
const SPI_SLV_CMDA_INT_ENA_V = 0x1
const SPI_SLV_CMDA_INT_ENA_S = 7
const SPI_SLV_CMD9_INT_ENA_V = 0x1
const SPI_SLV_CMD9_INT_ENA_S = 6
const SPI_SLV_CMD8_INT_ENA_V = 0x1
const SPI_SLV_CMD8_INT_ENA_S = 5
const SPI_SLV_CMD7_INT_ENA_V = 0x1
const SPI_SLV_CMD7_INT_ENA_S = 4
const SPI_SLV_EN_QPI_INT_ENA_V = 0x1
const SPI_SLV_EN_QPI_INT_ENA_S = 3
const SPI_SLV_EX_QPI_INT_ENA_V = 0x1
const SPI_SLV_EX_QPI_INT_ENA_S = 2
const SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ENA_V = 0x1
const SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ENA_S = 1
const SPI_DMA_INFIFO_FULL_ERR_INT_ENA_V = 0x1
const SPI_DMA_INFIFO_FULL_ERR_INT_ENA_S = 0
const SPI_APP1_INT_CLR_V = 0x1
const SPI_APP1_INT_CLR_S = 20
const SPI_APP2_INT_CLR_V = 0x1
const SPI_APP2_INT_CLR_S = 19
const SPI_MST_TX_AFIFO_REMPTY_ERR_INT_CLR_V = 0x1
const SPI_MST_TX_AFIFO_REMPTY_ERR_INT_CLR_S = 18
const SPI_MST_RX_AFIFO_WFULL_ERR_INT_CLR_V = 0x1
const SPI_MST_RX_AFIFO_WFULL_ERR_INT_CLR_S = 17
const SPI_SLV_CMD_ERR_INT_CLR_V = 0x1
const SPI_SLV_CMD_ERR_INT_CLR_S = 16
const SPI_SLV_BUF_ADDR_ERR_INT_CLR_V = 0x1
const SPI_SLV_BUF_ADDR_ERR_INT_CLR_S = 15
const SPI_SEG_MAGIC_ERR_INT_CLR_V = 0x1
const SPI_SEG_MAGIC_ERR_INT_CLR_S = 14
const SPI_DMA_SEG_TRANS_DONE_INT_CLR_V = 0x1
const SPI_DMA_SEG_TRANS_DONE_INT_CLR_S = 13
const SPI_TRANS_DONE_INT_CLR_V = 0x1
const SPI_TRANS_DONE_INT_CLR_S = 12
const SPI_SLV_WR_BUF_DONE_INT_CLR_V = 0x1
const SPI_SLV_WR_BUF_DONE_INT_CLR_S = 11
const SPI_SLV_RD_BUF_DONE_INT_CLR_V = 0x1
const SPI_SLV_RD_BUF_DONE_INT_CLR_S = 10
const SPI_SLV_WR_DMA_DONE_INT_CLR_V = 0x1
const SPI_SLV_WR_DMA_DONE_INT_CLR_S = 9
const SPI_SLV_RD_DMA_DONE_INT_CLR_V = 0x1
const SPI_SLV_RD_DMA_DONE_INT_CLR_S = 8
const SPI_SLV_CMDA_INT_CLR_V = 0x1
const SPI_SLV_CMDA_INT_CLR_S = 7
const SPI_SLV_CMD9_INT_CLR_V = 0x1
const SPI_SLV_CMD9_INT_CLR_S = 6
const SPI_SLV_CMD8_INT_CLR_V = 0x1
const SPI_SLV_CMD8_INT_CLR_S = 5
const SPI_SLV_CMD7_INT_CLR_V = 0x1
const SPI_SLV_CMD7_INT_CLR_S = 4
const SPI_SLV_EN_QPI_INT_CLR_V = 0x1
const SPI_SLV_EN_QPI_INT_CLR_S = 3
const SPI_SLV_EX_QPI_INT_CLR_V = 0x1
const SPI_SLV_EX_QPI_INT_CLR_S = 2
const SPI_DMA_OUTFIFO_EMPTY_ERR_INT_CLR_V = 0x1
const SPI_DMA_OUTFIFO_EMPTY_ERR_INT_CLR_S = 1
const SPI_DMA_INFIFO_FULL_ERR_INT_CLR_V = 0x1
const SPI_DMA_INFIFO_FULL_ERR_INT_CLR_S = 0
const SPI_APP1_INT_RAW_V = 0x1
const SPI_APP1_INT_RAW_S = 20
const SPI_APP2_INT_RAW_V = 0x1
const SPI_APP2_INT_RAW_S = 19
const SPI_MST_TX_AFIFO_REMPTY_ERR_INT_RAW_V = 0x1
const SPI_MST_TX_AFIFO_REMPTY_ERR_INT_RAW_S = 18
const SPI_MST_RX_AFIFO_WFULL_ERR_INT_RAW_V = 0x1
const SPI_MST_RX_AFIFO_WFULL_ERR_INT_RAW_S = 17
const SPI_SLV_CMD_ERR_INT_RAW_V = 0x1
const SPI_SLV_CMD_ERR_INT_RAW_S = 16
const SPI_SLV_BUF_ADDR_ERR_INT_RAW_V = 0x1
const SPI_SLV_BUF_ADDR_ERR_INT_RAW_S = 15
const SPI_SEG_MAGIC_ERR_INT_RAW_V = 0x1
const SPI_SEG_MAGIC_ERR_INT_RAW_S = 14
const SPI_DMA_SEG_TRANS_DONE_INT_RAW_V = 0x1
const SPI_DMA_SEG_TRANS_DONE_INT_RAW_S = 13
const SPI_TRANS_DONE_INT_RAW_V = 0x1
const SPI_TRANS_DONE_INT_RAW_S = 12
const SPI_SLV_WR_BUF_DONE_INT_RAW_V = 0x1
const SPI_SLV_WR_BUF_DONE_INT_RAW_S = 11
const SPI_SLV_RD_BUF_DONE_INT_RAW_V = 0x1
const SPI_SLV_RD_BUF_DONE_INT_RAW_S = 10
const SPI_SLV_WR_DMA_DONE_INT_RAW_V = 0x1
const SPI_SLV_WR_DMA_DONE_INT_RAW_S = 9
const SPI_SLV_RD_DMA_DONE_INT_RAW_V = 0x1
const SPI_SLV_RD_DMA_DONE_INT_RAW_S = 8
const SPI_SLV_CMDA_INT_RAW_V = 0x1
const SPI_SLV_CMDA_INT_RAW_S = 7
const SPI_SLV_CMD9_INT_RAW_V = 0x1
const SPI_SLV_CMD9_INT_RAW_S = 6
const SPI_SLV_CMD8_INT_RAW_V = 0x1
const SPI_SLV_CMD8_INT_RAW_S = 5
const SPI_SLV_CMD7_INT_RAW_V = 0x1
const SPI_SLV_CMD7_INT_RAW_S = 4
const SPI_SLV_EN_QPI_INT_RAW_V = 0x1
const SPI_SLV_EN_QPI_INT_RAW_S = 3
const SPI_SLV_EX_QPI_INT_RAW_V = 0x1
const SPI_SLV_EX_QPI_INT_RAW_S = 2
const SPI_DMA_OUTFIFO_EMPTY_ERR_INT_RAW_V = 0x1
const SPI_DMA_OUTFIFO_EMPTY_ERR_INT_RAW_S = 1
const SPI_DMA_INFIFO_FULL_ERR_INT_RAW_V = 0x1
const SPI_DMA_INFIFO_FULL_ERR_INT_RAW_S = 0
const SPI_APP1_INT_ST_V = 0x1
const SPI_APP1_INT_ST_S = 20
const SPI_APP2_INT_ST_V = 0x1
const SPI_APP2_INT_ST_S = 19
const SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ST_V = 0x1
const SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ST_S = 18
const SPI_MST_RX_AFIFO_WFULL_ERR_INT_ST_V = 0x1
const SPI_MST_RX_AFIFO_WFULL_ERR_INT_ST_S = 17
const SPI_SLV_CMD_ERR_INT_ST_V = 0x1
const SPI_SLV_CMD_ERR_INT_ST_S = 16
const SPI_SLV_BUF_ADDR_ERR_INT_ST_V = 0x1
const SPI_SLV_BUF_ADDR_ERR_INT_ST_S = 15
const SPI_SEG_MAGIC_ERR_INT_ST_V = 0x1
const SPI_SEG_MAGIC_ERR_INT_ST_S = 14
const SPI_DMA_SEG_TRANS_DONE_INT_ST_V = 0x1
const SPI_DMA_SEG_TRANS_DONE_INT_ST_S = 13
const SPI_TRANS_DONE_INT_ST_V = 0x1
const SPI_TRANS_DONE_INT_ST_S = 12
const SPI_SLV_WR_BUF_DONE_INT_ST_V = 0x1
const SPI_SLV_WR_BUF_DONE_INT_ST_S = 11
const SPI_SLV_RD_BUF_DONE_INT_ST_V = 0x1
const SPI_SLV_RD_BUF_DONE_INT_ST_S = 10
const SPI_SLV_WR_DMA_DONE_INT_ST_V = 0x1
const SPI_SLV_WR_DMA_DONE_INT_ST_S = 9
const SPI_SLV_RD_DMA_DONE_INT_ST_V = 0x1
const SPI_SLV_RD_DMA_DONE_INT_ST_S = 8
const SPI_SLV_CMDA_INT_ST_V = 0x1
const SPI_SLV_CMDA_INT_ST_S = 7
const SPI_SLV_CMD9_INT_ST_V = 0x1
const SPI_SLV_CMD9_INT_ST_S = 6
const SPI_SLV_CMD8_INT_ST_V = 0x1
const SPI_SLV_CMD8_INT_ST_S = 5
const SPI_SLV_CMD7_INT_ST_V = 0x1
const SPI_SLV_CMD7_INT_ST_S = 4
const SPI_SLV_EN_QPI_INT_ST_V = 0x1
const SPI_SLV_EN_QPI_INT_ST_S = 3
const SPI_SLV_EX_QPI_INT_ST_V = 0x1
const SPI_SLV_EX_QPI_INT_ST_S = 2
const SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ST_V = 0x1
const SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ST_S = 1
const SPI_DMA_INFIFO_FULL_ERR_INT_ST_V = 0x1
const SPI_DMA_INFIFO_FULL_ERR_INT_ST_S = 0
const SPI_BUF0 = 0xFFFFFFFF
const SPI_BUF0_V = 0xFFFFFFFF
const SPI_BUF0_S = 0
const SPI_BUF1 = 0xFFFFFFFF
const SPI_BUF1_V = 0xFFFFFFFF
const SPI_BUF1_S = 0
const SPI_BUF2 = 0xFFFFFFFF
const SPI_BUF2_V = 0xFFFFFFFF
const SPI_BUF2_S = 0
const SPI_BUF3 = 0xFFFFFFFF
const SPI_BUF3_V = 0xFFFFFFFF
const SPI_BUF3_S = 0
const SPI_BUF4 = 0xFFFFFFFF
const SPI_BUF4_V = 0xFFFFFFFF
const SPI_BUF4_S = 0
const SPI_BUF5 = 0xFFFFFFFF
const SPI_BUF5_V = 0xFFFFFFFF
const SPI_BUF5_S = 0
const SPI_BUF6 = 0xFFFFFFFF
const SPI_BUF6_V = 0xFFFFFFFF
const SPI_BUF6_S = 0
const SPI_BUF7 = 0xFFFFFFFF
const SPI_BUF7_V = 0xFFFFFFFF
const SPI_BUF7_S = 0
const SPI_BUF8 = 0xFFFFFFFF
const SPI_BUF8_V = 0xFFFFFFFF
const SPI_BUF8_S = 0
const SPI_BUF9 = 0xFFFFFFFF
const SPI_BUF9_V = 0xFFFFFFFF
const SPI_BUF9_S = 0
const SPI_BUF10 = 0xFFFFFFFF
const SPI_BUF10_V = 0xFFFFFFFF
const SPI_BUF10_S = 0
const SPI_BUF11 = 0xFFFFFFFF
const SPI_BUF11_V = 0xFFFFFFFF
const SPI_BUF11_S = 0
const SPI_BUF12 = 0xFFFFFFFF
const SPI_BUF12_V = 0xFFFFFFFF
const SPI_BUF12_S = 0
const SPI_BUF13 = 0xFFFFFFFF
const SPI_BUF13_V = 0xFFFFFFFF
const SPI_BUF13_S = 0
const SPI_BUF14 = 0xFFFFFFFF
const SPI_BUF14_V = 0xFFFFFFFF
const SPI_BUF14_S = 0
const SPI_BUF15 = 0xFFFFFFFF
const SPI_BUF15_V = 0xFFFFFFFF
const SPI_BUF15_S = 0
const SPI_USR_CONF_V = 0x1
const SPI_USR_CONF_S = 28
const SPI_SOFT_RESET_V = 0x1
const SPI_SOFT_RESET_S = 27
const SPI_SLAVE_MODE_V = 0x1
const SPI_SLAVE_MODE_S = 26
const SPI_DMA_SEG_MAGIC_VALUE = 0x0000000F
const SPI_DMA_SEG_MAGIC_VALUE_V = 0xF
const SPI_DMA_SEG_MAGIC_VALUE_S = 22
const SPI_SLV_WRBUF_BITLEN_EN_V = 0x1
const SPI_SLV_WRBUF_BITLEN_EN_S = 11
const SPI_SLV_RDBUF_BITLEN_EN_V = 0x1
const SPI_SLV_RDBUF_BITLEN_EN_S = 10
const SPI_SLV_WRDMA_BITLEN_EN_V = 0x1
const SPI_SLV_WRDMA_BITLEN_EN_S = 9
const SPI_SLV_RDDMA_BITLEN_EN_V = 0x1
const SPI_SLV_RDDMA_BITLEN_EN_S = 8
const SPI_RSCK_DATA_OUT_V = 0x1
const SPI_RSCK_DATA_OUT_S = 3
const SPI_CLK_MODE_13_V = 0x1
const SPI_CLK_MODE_13_S = 2
const SPI_CLK_MODE = 0x00000003
const SPI_CLK_MODE_V = 0x3
const SPI_CLK_MODE_S = 0
const SPI_SLV_LAST_ADDR = 0x0000003F
const SPI_SLV_LAST_ADDR_V = 0x3F
const SPI_SLV_LAST_ADDR_S = 26
const SPI_SLV_LAST_COMMAND = 0x000000FF
const SPI_SLV_LAST_COMMAND_V = 0xFF
const SPI_SLV_LAST_COMMAND_S = 18
const SPI_SLV_DATA_BITLEN = 0x0003FFFF
const SPI_SLV_DATA_BITLEN_V = 0x3FFFF
const SPI_SLV_DATA_BITLEN_S = 0
const SPI_MST_CLK_SEL_V = 0x1
const SPI_MST_CLK_SEL_S = 2
const SPI_MST_CLK_ACTIVE_V = 0x1
const SPI_MST_CLK_ACTIVE_S = 1
const SPI_CLK_EN_V = 0x1
const SPI_CLK_EN_S = 0
const SPI_DATE = 0x0FFFFFFF
const SPI_DATE_V = 0xFFFFFFF
const SPI_DATE_S = 0
const SPI_MEM_FLASH_READ_V = 0x1
const SPI_MEM_FLASH_READ_S = 31
const SPI_MEM_FLASH_WREN_V = 0x1
const SPI_MEM_FLASH_WREN_S = 30
const SPI_MEM_FLASH_WRDI_V = 0x1
const SPI_MEM_FLASH_WRDI_S = 29
const SPI_MEM_FLASH_RDID_V = 0x1
const SPI_MEM_FLASH_RDID_S = 28
const SPI_MEM_FLASH_RDSR_V = 0x1
const SPI_MEM_FLASH_RDSR_S = 27
const SPI_MEM_FLASH_WRSR_V = 0x1
const SPI_MEM_FLASH_WRSR_S = 26
const SPI_MEM_FLASH_PP_V = 0x1
const SPI_MEM_FLASH_PP_S = 25
const SPI_MEM_FLASH_SE_V = 0x1
const SPI_MEM_FLASH_SE_S = 24
const SPI_MEM_FLASH_BE_V = 0x1
const SPI_MEM_FLASH_BE_S = 23
const SPI_MEM_FLASH_CE_V = 0x1
const SPI_MEM_FLASH_CE_S = 22
const SPI_MEM_FLASH_DP_V = 0x1
const SPI_MEM_FLASH_DP_S = 21
const SPI_MEM_FLASH_RES_V = 0x1
const SPI_MEM_FLASH_RES_S = 20
const SPI_MEM_FLASH_HPM_V = 0x1
const SPI_MEM_FLASH_HPM_S = 19
const SPI_MEM_USR_V = 0x1
const SPI_MEM_USR_S = 18
const SPI_MEM_FLASH_PE_V = 0x1
const SPI_MEM_FLASH_PE_S = 17
const SPI_MEM_SLV_ST = 0x0000000F
const SPI_MEM_SLV_ST_V = 0xF
const SPI_MEM_SLV_ST_S = 4
const SPI_MEM_MST_ST = 0x0000000F
const SPI_MEM_MST_ST_V = 0xF
const SPI_MEM_MST_ST_S = 0
const SPI_MEM_USR_ADDR_VALUE = 0xFFFFFFFF
const SPI_MEM_USR_ADDR_VALUE_V = 0xFFFFFFFF
const SPI_MEM_USR_ADDR_VALUE_S = 0
const SPI_MEM_FREAD_QIO_V = 0x1
const SPI_MEM_FREAD_QIO_S = 24
const SPI_MEM_FREAD_DIO_V = 0x1
const SPI_MEM_FREAD_DIO_S = 23
const SPI_MEM_WRSR_2B_V = 0x1
const SPI_MEM_WRSR_2B_S = 22
const SPI_MEM_WP_REG_V = 0x1
const SPI_MEM_WP_REG_S = 21
const SPI_MEM_FREAD_QUAD_V = 0x1
const SPI_MEM_FREAD_QUAD_S = 20
const SPI_MEM_D_POL_V = 0x1
const SPI_MEM_D_POL_S = 19
const SPI_MEM_Q_POL_V = 0x1
const SPI_MEM_Q_POL_S = 18
const SPI_MEM_RESANDRES_V = 0x1
const SPI_MEM_RESANDRES_S = 15
const SPI_MEM_FREAD_DUAL_V = 0x1
const SPI_MEM_FREAD_DUAL_S = 14
const SPI_MEM_FASTRD_MODE_V = 0x1
const SPI_MEM_FASTRD_MODE_S = 13
const SPI_MEM_TX_CRC_EN_V = 0x1
const SPI_MEM_TX_CRC_EN_S = 11
const SPI_MEM_FCS_CRC_EN_V = 0x1
const SPI_MEM_FCS_CRC_EN_S = 10
const SPI_MEM_FCMD_QUAD_V = 0x1
const SPI_MEM_FCMD_QUAD_S = 8
const SPI_MEM_FCMD_DUAL_V = 0x1
const SPI_MEM_FCMD_DUAL_S = 7
const SPI_MEM_FDUMMY_OUT_V = 0x1
const SPI_MEM_FDUMMY_OUT_S = 3
const SPI_MEM_RXFIFO_WFULL_ERR_V = 0x1
const SPI_MEM_RXFIFO_WFULL_ERR_S = 31
const SPI_MEM_RXFIFO_RST_V = 0x1
const SPI_MEM_RXFIFO_RST_S = 30
const SPI_MEM_CS_HOLD_DLY_RES = 0x000003FF
const SPI_MEM_CS_HOLD_DLY_RES_V = 0x3FF
const SPI_MEM_CS_HOLD_DLY_RES_S = 2
const SPI_MEM_CLK_MODE = 0x00000003
const SPI_MEM_CLK_MODE_V = 0x3
const SPI_MEM_CLK_MODE_S = 0
const SPI_MEM_SYNC_RESET_V = 0x1
const SPI_MEM_SYNC_RESET_S = 31
const SPI_MEM_CS_HOLD_DELAY = 0x0000003F
const SPI_MEM_CS_HOLD_DELAY_V = 0x3F
const SPI_MEM_CS_HOLD_DELAY_S = 25
const SPI_MEM_CS_HOLD_TIME = 0x0000001F
const SPI_MEM_CS_HOLD_TIME_V = 0x1F
const SPI_MEM_CS_HOLD_TIME_S = 5
const SPI_MEM_CS_SETUP_TIME = 0x0000001F
const SPI_MEM_CS_SETUP_TIME_V = 0x1F
const SPI_MEM_CS_SETUP_TIME_S = 0
const SPI_MEM_CLK_EQU_SYSCLK_V = 0x1
const SPI_MEM_CLK_EQU_SYSCLK_S = 31
const SPI_MEM_CLKCNT_N = 0x000000FF
const SPI_MEM_CLKCNT_N_V = 0xFF
const SPI_MEM_CLKCNT_N_S = 16
const SPI_MEM_CLKCNT_H = 0x000000FF
const SPI_MEM_CLKCNT_H_V = 0xFF
const SPI_MEM_CLKCNT_H_S = 8
const SPI_MEM_CLKCNT_L = 0x000000FF
const SPI_MEM_CLKCNT_L_V = 0xFF
const SPI_MEM_CLKCNT_L_S = 0
const SPI_MEM_USR_COMMAND_V = 0x1
const SPI_MEM_USR_COMMAND_S = 31
const SPI_MEM_USR_ADDR_V = 0x1
const SPI_MEM_USR_ADDR_S = 30
const SPI_MEM_USR_DUMMY_V = 0x1
const SPI_MEM_USR_DUMMY_S = 29
const SPI_MEM_USR_MISO_V = 0x1
const SPI_MEM_USR_MISO_S = 28
const SPI_MEM_USR_MOSI_V = 0x1
const SPI_MEM_USR_MOSI_S = 27
const SPI_MEM_USR_DUMMY_IDLE_V = 0x1
const SPI_MEM_USR_DUMMY_IDLE_S = 26
const SPI_MEM_USR_MOSI_HIGHPART_V = 0x1
const SPI_MEM_USR_MOSI_HIGHPART_S = 25
const SPI_MEM_USR_MISO_HIGHPART_V = 0x1
const SPI_MEM_USR_MISO_HIGHPART_S = 24
const SPI_MEM_FWRITE_QIO_V = 0x1
const SPI_MEM_FWRITE_QIO_S = 15
const SPI_MEM_FWRITE_DIO_V = 0x1
const SPI_MEM_FWRITE_DIO_S = 14
const SPI_MEM_FWRITE_QUAD_V = 0x1
const SPI_MEM_FWRITE_QUAD_S = 13
const SPI_MEM_FWRITE_DUAL_V = 0x1
const SPI_MEM_FWRITE_DUAL_S = 12
const SPI_MEM_CK_OUT_EDGE_V = 0x1
const SPI_MEM_CK_OUT_EDGE_S = 9
const SPI_MEM_CS_SETUP_V = 0x1
const SPI_MEM_CS_SETUP_S = 7
const SPI_MEM_CS_HOLD_V = 0x1
const SPI_MEM_CS_HOLD_S = 6
const SPI_MEM_USR_ADDR_BITLEN = 0x0000003F
const SPI_MEM_USR_ADDR_BITLEN_V = 0x3F
const SPI_MEM_USR_ADDR_BITLEN_S = 26
const SPI_MEM_USR_DUMMY_CYCLELEN = 0x0000003F
const SPI_MEM_USR_DUMMY_CYCLELEN_V = 0x3F
const SPI_MEM_USR_DUMMY_CYCLELEN_S = 0
const SPI_MEM_USR_COMMAND_BITLEN = 0x0000000F
const SPI_MEM_USR_COMMAND_BITLEN_V = 0xF
const SPI_MEM_USR_COMMAND_BITLEN_S = 28
const SPI_MEM_USR_COMMAND_VALUE = 0x0000FFFF
const SPI_MEM_USR_COMMAND_VALUE_V = 0xFFFF
const SPI_MEM_USR_COMMAND_VALUE_S = 0
const SPI_MEM_USR_MOSI_DBITLEN = 0x000003FF
const SPI_MEM_USR_MOSI_DBITLEN_V = 0x3FF
const SPI_MEM_USR_MOSI_DBITLEN_S = 0
const SPI_MEM_USR_MISO_DBITLEN = 0x000003FF
const SPI_MEM_USR_MISO_DBITLEN_V = 0x3FF
const SPI_MEM_USR_MISO_DBITLEN_S = 0
const SPI_MEM_WB_MODE = 0x000000FF
const SPI_MEM_WB_MODE_V = 0xFF
const SPI_MEM_WB_MODE_S = 16
const SPI_MEM_STATUS = 0x0000FFFF
const SPI_MEM_STATUS_V = 0xFFFF
const SPI_MEM_STATUS_S = 0
const SPI_MEM_CS_KEEP_ACTIVE_V = 0x1
const SPI_MEM_CS_KEEP_ACTIVE_S = 10
const SPI_MEM_CK_IDLE_EDGE_V = 0x1
const SPI_MEM_CK_IDLE_EDGE_S = 9
const SPI_MEM_SLV_ST_TRANS_END_INT_ENA_V = 0x1
const SPI_MEM_SLV_ST_TRANS_END_INT_ENA_S = 6
const SPI_MEM_SLV_ST_TRANS_END_V = 0x1
const SPI_MEM_SLV_ST_TRANS_END_S = 5
const SPI_MEM_CSPI_ST_TRANS_END_INT_ENA_V = 0x1
const SPI_MEM_CSPI_ST_TRANS_END_INT_ENA_S = 4
const SPI_MEM_CSPI_ST_TRANS_END_V = 0x1
const SPI_MEM_CSPI_ST_TRANS_END_S = 3
const SPI_MEM_TRANS_END_INT_ENA_V = 0x1
const SPI_MEM_TRANS_END_INT_ENA_S = 2
const SPI_MEM_CS1_DIS_V = 0x1
const SPI_MEM_CS1_DIS_S = 1
const SPI_MEM_CS0_DIS_V = 0x1
const SPI_MEM_CS0_DIS_S = 0
const SPI_MEM_TX_CRC_DATA = 0xFFFFFFFF
const SPI_MEM_TX_CRC_DATA_V = 0xFFFFFFFF
const SPI_MEM_TX_CRC_DATA_S = 0
const SPI_MEM_FADDR_QUAD_V = 0x1
const SPI_MEM_FADDR_QUAD_S = 8
const SPI_MEM_FDOUT_QUAD_V = 0x1
const SPI_MEM_FDOUT_QUAD_S = 7
const SPI_MEM_FDIN_QUAD_V = 0x1
const SPI_MEM_FDIN_QUAD_S = 6
const SPI_MEM_FADDR_DUAL_V = 0x1
const SPI_MEM_FADDR_DUAL_S = 5
const SPI_MEM_FDOUT_DUAL_V = 0x1
const SPI_MEM_FDOUT_DUAL_S = 4
const SPI_MEM_FDIN_DUAL_V = 0x1
const SPI_MEM_FDIN_DUAL_S = 3
const SPI_MEM_CACHE_FLASH_USR_CMD_V = 0x1
const SPI_MEM_CACHE_FLASH_USR_CMD_S = 2
const SPI_MEM_CACHE_USR_ADDR_4BYTE_V = 0x1
const SPI_MEM_CACHE_USR_ADDR_4BYTE_S = 1
const SPI_MEM_CACHE_REQ_EN_V = 0x1
const SPI_MEM_CACHE_REQ_EN_S = 0
const SPI_MEM_CSPI_LOCK_DELAY_TIME = 0x0000001F
const SPI_MEM_CSPI_LOCK_DELAY_TIME_V = 0x1F
const SPI_MEM_CSPI_LOCK_DELAY_TIME_S = 7
const SPI_MEM_EM_ST = 0x00000007
const SPI_MEM_EM_ST_V = 0x7
const SPI_MEM_EM_ST_S = 4
const SPI_MEM_CSPI_ST = 0x0000000F
const SPI_MEM_CSPI_ST_V = 0xF
const SPI_MEM_CSPI_ST_S = 0
const SPI_MEM_BUF0 = 0xFFFFFFFF
const SPI_MEM_BUF0_V = 0xFFFFFFFF
const SPI_MEM_BUF0_S = 0
const SPI_MEM_BUF1 = 0xFFFFFFFF
const SPI_MEM_BUF1_V = 0xFFFFFFFF
const SPI_MEM_BUF1_S = 0
const SPI_MEM_BUF2 = 0xFFFFFFFF
const SPI_MEM_BUF2_V = 0xFFFFFFFF
const SPI_MEM_BUF2_S = 0
const SPI_MEM_BUF3 = 0xFFFFFFFF
const SPI_MEM_BUF3_V = 0xFFFFFFFF
const SPI_MEM_BUF3_S = 0
const SPI_MEM_BUF4 = 0xFFFFFFFF
const SPI_MEM_BUF4_V = 0xFFFFFFFF
const SPI_MEM_BUF4_S = 0
const SPI_MEM_BUF5 = 0xFFFFFFFF
const SPI_MEM_BUF5_V = 0xFFFFFFFF
const SPI_MEM_BUF5_S = 0
const SPI_MEM_BUF6 = 0xFFFFFFFF
const SPI_MEM_BUF6_V = 0xFFFFFFFF
const SPI_MEM_BUF6_S = 0
const SPI_MEM_BUF7 = 0xFFFFFFFF
const SPI_MEM_BUF7_V = 0xFFFFFFFF
const SPI_MEM_BUF7_S = 0
const SPI_MEM_BUF8 = 0xFFFFFFFF
const SPI_MEM_BUF8_V = 0xFFFFFFFF
const SPI_MEM_BUF8_S = 0
const SPI_MEM_BUF9 = 0xFFFFFFFF
const SPI_MEM_BUF9_V = 0xFFFFFFFF
const SPI_MEM_BUF9_S = 0
const SPI_MEM_BUF10 = 0xFFFFFFFF
const SPI_MEM_BUF10_V = 0xFFFFFFFF
const SPI_MEM_BUF10_S = 0
const SPI_MEM_BUF11 = 0xFFFFFFFF
const SPI_MEM_BUF11_V = 0xFFFFFFFF
const SPI_MEM_BUF11_S = 0
const SPI_MEM_BUF12 = 0xFFFFFFFF
const SPI_MEM_BUF12_V = 0xFFFFFFFF
const SPI_MEM_BUF12_S = 0
const SPI_MEM_BUF13 = 0xFFFFFFFF
const SPI_MEM_BUF13_V = 0xFFFFFFFF
const SPI_MEM_BUF13_S = 0
const SPI_MEM_BUF14 = 0xFFFFFFFF
const SPI_MEM_BUF14_V = 0xFFFFFFFF
const SPI_MEM_BUF14_S = 0
const SPI_MEM_BUF15 = 0xFFFFFFFF
const SPI_MEM_BUF15_V = 0xFFFFFFFF
const SPI_MEM_BUF15_S = 0
const SPI_MEM_WAITI_DUMMY_CYCLELEN = 0x0000003F
const SPI_MEM_WAITI_DUMMY_CYCLELEN_V = 0x3F
const SPI_MEM_WAITI_DUMMY_CYCLELEN_S = 10
const SPI_MEM_WAITI_CMD = 0x000000FF
const SPI_MEM_WAITI_CMD_V = 0xFF
const SPI_MEM_WAITI_CMD_S = 2
const SPI_MEM_WAITI_DUMMY_V = 0x1
const SPI_MEM_WAITI_DUMMY_S = 1
const SPI_MEM_SUS_TIMEOUT_CNT = 0x0000007F
const SPI_MEM_SUS_TIMEOUT_CNT_V = 0x7F
const SPI_MEM_SUS_TIMEOUT_CNT_S = 25
const SPI_MEM_PES_END_EN_V = 0x1
const SPI_MEM_PES_END_EN_S = 24
const SPI_MEM_PER_END_EN_V = 0x1
const SPI_MEM_PER_END_EN_S = 23
const SPI_MEM_FMEM_RD_SUS_2B_V = 0x1
const SPI_MEM_FMEM_RD_SUS_2B_S = 22
const SPI_MEM_PESR_END_MSK = 0x0000FFFF
const SPI_MEM_PESR_END_MSK_V = 0xFFFF
const SPI_MEM_PESR_END_MSK_S = 6
const SPI_MEM_FLASH_PES_EN_V = 0x1
const SPI_MEM_FLASH_PES_EN_S = 5
const SPI_MEM_PES_PER_EN_V = 0x1
const SPI_MEM_PES_PER_EN_S = 4
const SPI_MEM_FLASH_PES_WAIT_EN_V = 0x1
const SPI_MEM_FLASH_PES_WAIT_EN_S = 3
const SPI_MEM_FLASH_PER_WAIT_EN_V = 0x1
const SPI_MEM_FLASH_PER_WAIT_EN_S = 2
const SPI_MEM_FLASH_PES_V = 0x1
const SPI_MEM_FLASH_PES_S = 1
const SPI_MEM_FLASH_PER_V = 0x1
const SPI_MEM_FLASH_PER_S = 0
const SPI_MEM_WAIT_PESR_COMMAND = 0x0000FFFF
const SPI_MEM_WAIT_PESR_COMMAND_V = 0xFFFF
const SPI_MEM_WAIT_PESR_COMMAND_S = 16
const SPI_MEM_FLASH_PES_COMMAND = 0x000000FF
const SPI_MEM_FLASH_PES_COMMAND_V = 0xFF
const SPI_MEM_FLASH_PES_COMMAND_S = 8
const SPI_MEM_FLASH_PER_COMMAND = 0x000000FF
const SPI_MEM_FLASH_PER_COMMAND_V = 0xFF
const SPI_MEM_FLASH_PER_COMMAND_S = 0
const SPI_MEM_SPI0_LOCK_EN_V = 0x1
const SPI_MEM_SPI0_LOCK_EN_S = 7
const SPI_MEM_FLASH_PES_DLY_128_V = 0x1
const SPI_MEM_FLASH_PES_DLY_128_S = 6
const SPI_MEM_FLASH_PER_DLY_128_V = 0x1
const SPI_MEM_FLASH_PER_DLY_128_S = 5
const SPI_MEM_FLASH_DP_DLY_128_V = 0x1
const SPI_MEM_FLASH_DP_DLY_128_S = 4
const SPI_MEM_FLASH_RES_DLY_128_V = 0x1
const SPI_MEM_FLASH_RES_DLY_128_S = 3
const SPI_MEM_FLASH_HPM_DLY_128_V = 0x1
const SPI_MEM_FLASH_HPM_DLY_128_S = 2
const SPI_MEM_WAIT_PESR_CMD_2B_V = 0x1
const SPI_MEM_WAIT_PESR_CMD_2B_S = 1
const SPI_MEM_FLASH_SUS_V = 0x1
const SPI_MEM_FLASH_SUS_S = 0
const SPI_MEM_EXTRA_DUMMY_CYCLELEN = 0x00000007
const SPI_MEM_EXTRA_DUMMY_CYCLELEN_V = 0x7
const SPI_MEM_EXTRA_DUMMY_CYCLELEN_S = 2
const SPI_MEM_TIMING_CALI_V = 0x1
const SPI_MEM_TIMING_CALI_S = 1
const SPI_MEM_TIMING_CLK_ENA_V = 0x1
const SPI_MEM_TIMING_CLK_ENA_S = 0
const SPI_MEM_DIN3_MODE = 0x00000003
const SPI_MEM_DIN3_MODE_V = 0x3
const SPI_MEM_DIN3_MODE_S = 6
const SPI_MEM_DIN2_MODE = 0x00000003
const SPI_MEM_DIN2_MODE_V = 0x3
const SPI_MEM_DIN2_MODE_S = 4
const SPI_MEM_DIN1_MODE = 0x00000003
const SPI_MEM_DIN1_MODE_V = 0x3
const SPI_MEM_DIN1_MODE_S = 2
const SPI_MEM_DIN0_MODE = 0x00000003
const SPI_MEM_DIN0_MODE_V = 0x3
const SPI_MEM_DIN0_MODE_S = 0
const SPI_MEM_DIN3_NUM = 0x00000003
const SPI_MEM_DIN3_NUM_V = 0x3
const SPI_MEM_DIN3_NUM_S = 6
const SPI_MEM_DIN2_NUM = 0x00000003
const SPI_MEM_DIN2_NUM_V = 0x3
const SPI_MEM_DIN2_NUM_S = 4
const SPI_MEM_DIN1_NUM = 0x00000003
const SPI_MEM_DIN1_NUM_V = 0x3
const SPI_MEM_DIN1_NUM_S = 2
const SPI_MEM_DIN0_NUM = 0x00000003
const SPI_MEM_DIN0_NUM_V = 0x3
const SPI_MEM_DIN0_NUM_S = 0
const SPI_MEM_DOUT3_MODE_V = 0x1
const SPI_MEM_DOUT3_MODE_S = 3
const SPI_MEM_DOUT2_MODE_V = 0x1
const SPI_MEM_DOUT2_MODE_S = 2
const SPI_MEM_DOUT1_MODE_V = 0x1
const SPI_MEM_DOUT1_MODE_S = 1
const SPI_MEM_DOUT0_MODE_V = 0x1
const SPI_MEM_DOUT0_MODE_S = 0
const SPI_MEM_MST_ST_END_INT_ENA_V = 0x1
const SPI_MEM_MST_ST_END_INT_ENA_S = 4
const SPI_MEM_SLV_ST_END_INT_ENA_V = 0x1
const SPI_MEM_SLV_ST_END_INT_ENA_S = 3
const SPI_MEM_WPE_END_INT_ENA_V = 0x1
const SPI_MEM_WPE_END_INT_ENA_S = 2
const SPI_MEM_PES_END_INT_ENA_V = 0x1
const SPI_MEM_PES_END_INT_ENA_S = 1
const SPI_MEM_PER_END_INT_ENA_V = 0x1
const SPI_MEM_PER_END_INT_ENA_S = 0
const SPI_MEM_MST_ST_END_INT_CLR_V = 0x1
const SPI_MEM_MST_ST_END_INT_CLR_S = 4
const SPI_MEM_SLV_ST_END_INT_CLR_V = 0x1
const SPI_MEM_SLV_ST_END_INT_CLR_S = 3
const SPI_MEM_WPE_END_INT_CLR_V = 0x1
const SPI_MEM_WPE_END_INT_CLR_S = 2
const SPI_MEM_PES_END_INT_CLR_V = 0x1
const SPI_MEM_PES_END_INT_CLR_S = 1
const SPI_MEM_PER_END_INT_CLR_V = 0x1
const SPI_MEM_PER_END_INT_CLR_S = 0
const SPI_MEM_MST_ST_END_INT_RAW_V = 0x1
const SPI_MEM_MST_ST_END_INT_RAW_S = 4
const SPI_MEM_SLV_ST_END_INT_RAW_V = 0x1
const SPI_MEM_SLV_ST_END_INT_RAW_S = 3
const SPI_MEM_WPE_END_INT_RAW_V = 0x1
const SPI_MEM_WPE_END_INT_RAW_S = 2
const SPI_MEM_PES_END_INT_RAW_V = 0x1
const SPI_MEM_PES_END_INT_RAW_S = 1
const SPI_MEM_PER_END_INT_RAW_V = 0x1
const SPI_MEM_PER_END_INT_RAW_S = 0
const SPI_MEM_MST_ST_END_INT_ST_V = 0x1
const SPI_MEM_MST_ST_END_INT_ST_S = 4
const SPI_MEM_SLV_ST_END_INT_ST_V = 0x1
const SPI_MEM_SLV_ST_END_INT_ST_S = 3
const SPI_MEM_WPE_END_INT_ST_V = 0x1
const SPI_MEM_WPE_END_INT_ST_S = 2
const SPI_MEM_PES_END_INT_ST_V = 0x1
const SPI_MEM_PES_END_INT_ST_S = 1
const SPI_MEM_PER_END_INT_ST_V = 0x1
const SPI_MEM_PER_END_INT_ST_S = 0
const SPI_MEM_CLK_EN_V = 0x1
const SPI_MEM_CLK_EN_S = 0
const SPI_MEM_SPI01_CLK_SEL = 0x00000003
const SPI_MEM_SPI01_CLK_SEL_V = 0x3
const SPI_MEM_SPI01_CLK_SEL_S = 0
const SPI_MEM_DATE = 0x0FFFFFFF
const SPI_MEM_DATE_V = 0xFFFFFFF
const SPI_MEM_DATE_S = 0
const ADC1_GPIO0_CHANNEL = 0
const ADC1_CHANNEL_0_GPIO_NUM = 0
const ADC1_GPIO1_CHANNEL = 1
const ADC1_CHANNEL_1_GPIO_NUM = 1
const ADC1_GPIO2_CHANNEL = 2
const ADC1_CHANNEL_2_GPIO_NUM = 2
const ADC1_GPIO3_CHANNEL = 3
const ADC1_CHANNEL_3_GPIO_NUM = 3
const ADC1_GPIO4_CHANNEL = 4
const ADC1_CHANNEL_4_GPIO_NUM = 4
const ADC2_GPIO5_CHANNEL = 0
const ADC2_CHANNEL_0_GPIO_NUM = 5
const APB_SARADC_WAIT_ARB_CYCLE = 0x00000003
const APB_SARADC_WAIT_ARB_CYCLE_V = 0x3
const APB_SARADC_WAIT_ARB_CYCLE_S = 30
const APB_SARADC_XPD_SAR_FORCE = 0x00000003
const APB_SARADC_XPD_SAR_FORCE_V = 0x3
const APB_SARADC_XPD_SAR_FORCE_S = 27
const APB_SARADC_SAR_PATT_P_CLEAR_V = 0x1
const APB_SARADC_SAR_PATT_P_CLEAR_S = 23
const APB_SARADC_SAR_PATT_LEN = 0x00000007
const APB_SARADC_SAR_PATT_LEN_V = 0x7
const APB_SARADC_SAR_PATT_LEN_S = 15
const APB_SARADC_SAR_CLK_DIV = 0x000000FF
const APB_SARADC_SAR_CLK_DIV_V = 0xFF
const APB_SARADC_SAR_CLK_DIV_S = 7
const APB_SARADC_SAR_CLK_GATED_V = 0x1
const APB_SARADC_SAR_CLK_GATED_S = 6
const APB_SARADC_START_V = 0x1
const APB_SARADC_START_S = 1
const APB_SARADC_START_FORCE_V = 0x1
const APB_SARADC_START_FORCE_S = 0
const APB_SARADC_TIMER_EN_V = 0x1
const APB_SARADC_TIMER_EN_S = 24
const APB_SARADC_TIMER_TARGET = 0x00000FFF
const APB_SARADC_TIMER_TARGET_V = 0xFFF
const APB_SARADC_TIMER_TARGET_S = 12
const APB_SARADC_SAR2_INV_V = 0x1
const APB_SARADC_SAR2_INV_S = 10
const APB_SARADC_SAR1_INV_V = 0x1
const APB_SARADC_SAR1_INV_S = 9
const APB_SARADC_MAX_MEAS_NUM = 0x000000FF
const APB_SARADC_MAX_MEAS_NUM_V = 0xFF
const APB_SARADC_MAX_MEAS_NUM_S = 1
const APB_SARADC_MEAS_NUM_LIMIT_V = 0x1
const APB_SARADC_MEAS_NUM_LIMIT_S = 0
const APB_SARADC_FILTER_FACTOR0 = 0x00000007
const APB_SARADC_FILTER_FACTOR0_V = 0x7
const APB_SARADC_FILTER_FACTOR0_S = 29
const APB_SARADC_FILTER_FACTOR1 = 0x00000007
const APB_SARADC_FILTER_FACTOR1_V = 0x7
const APB_SARADC_FILTER_FACTOR1_S = 26
const APB_SARADC_STANDBY_WAIT = 0x000000FF
const APB_SARADC_STANDBY_WAIT_V = 0xFF
const APB_SARADC_STANDBY_WAIT_S = 16
const APB_SARADC_RSTB_WAIT = 0x000000FF
const APB_SARADC_RSTB_WAIT_V = 0xFF
const APB_SARADC_RSTB_WAIT_S = 8
const APB_SARADC_XPD_WAIT = 0x000000FF
const APB_SARADC_XPD_WAIT_V = 0xFF
const APB_SARADC_XPD_WAIT_S = 0
const APB_SARADC_SAR1_STATUS = 0xFFFFFFFF
const APB_SARADC_SAR1_STATUS_V = 0xFFFFFFFF
const APB_SARADC_SAR1_STATUS_S = 0
const APB_SARADC_SAR2_STATUS = 0xFFFFFFFF
const APB_SARADC_SAR2_STATUS_V = 0xFFFFFFFF
const APB_SARADC_SAR2_STATUS_S = 0
const APB_SARADC_SAR_PATT_TAB1 = 0x00FFFFFF
const APB_SARADC_SAR_PATT_TAB1_V = 0xFFFFFF
const APB_SARADC_SAR_PATT_TAB1_S = 0
const APB_SARADC_SAR_PATT_TAB2 = 0x00FFFFFF
const APB_SARADC_SAR_PATT_TAB2_V = 0xFFFFFF
const APB_SARADC_SAR_PATT_TAB2_S = 0
const APB_SARADC1_ONETIME_SAMPLE_V = 0x1
const APB_SARADC1_ONETIME_SAMPLE_S = 31
const APB_SARADC2_ONETIME_SAMPLE_V = 0x1
const APB_SARADC2_ONETIME_SAMPLE_S = 30
const APB_SARADC_ONETIME_START_V = 0x1
const APB_SARADC_ONETIME_START_S = 29
const APB_SARADC_ONETIME_CHANNEL = 0x0000000F
const APB_SARADC_ONETIME_CHANNEL_V = 0xF
const APB_SARADC_ONETIME_CHANNEL_S = 25
const APB_SARADC_ONETIME_ATTEN = 0x00000003
const APB_SARADC_ONETIME_ATTEN_V = 0x3
const APB_SARADC_ONETIME_ATTEN_S = 23
const APB_SARADC_ADC_ARB_FIX_PRIORITY_V = 0x1
const APB_SARADC_ADC_ARB_FIX_PRIORITY_S = 12
const APB_SARADC_ADC_ARB_WIFI_PRIORITY = 0x00000003
const APB_SARADC_ADC_ARB_WIFI_PRIORITY_V = 0x3
const APB_SARADC_ADC_ARB_WIFI_PRIORITY_S = 10
const APB_SARADC_ADC_ARB_RTC_PRIORITY = 0x00000003
const APB_SARADC_ADC_ARB_RTC_PRIORITY_V = 0x3
const APB_SARADC_ADC_ARB_RTC_PRIORITY_S = 8
const APB_SARADC_ADC_ARB_APB_PRIORITY = 0x00000003
const APB_SARADC_ADC_ARB_APB_PRIORITY_V = 0x3
const APB_SARADC_ADC_ARB_APB_PRIORITY_S = 6
const APB_SARADC_ADC_ARB_GRANT_FORCE_V = 0x1
const APB_SARADC_ADC_ARB_GRANT_FORCE_S = 5
const APB_SARADC_ADC_ARB_WIFI_FORCE_V = 0x1
const APB_SARADC_ADC_ARB_WIFI_FORCE_S = 4
const APB_SARADC_ADC_ARB_RTC_FORCE_V = 0x1
const APB_SARADC_ADC_ARB_RTC_FORCE_S = 3
const APB_SARADC_ADC_ARB_APB_FORCE_V = 0x1
const APB_SARADC_ADC_ARB_APB_FORCE_S = 2
const APB_SARADC_FILTER_RESET_V = 0x1
const APB_SARADC_FILTER_RESET_S = 31
const APB_SARADC_FILTER_CHANNEL0 = 0x0000000F
const APB_SARADC_FILTER_CHANNEL0_V = 0xF
const APB_SARADC_FILTER_CHANNEL0_S = 22
const APB_SARADC_FILTER_CHANNEL1 = 0x0000000F
const APB_SARADC_FILTER_CHANNEL1_V = 0xF
const APB_SARADC_FILTER_CHANNEL1_S = 18
const APB_SARADC_ADC1_DATA = 0x0001FFFF
const APB_SARADC_ADC1_DATA_V = 0x1FFFF
const APB_SARADC_ADC1_DATA_S = 0
const APB_SARADC_ADC2_DATA = 0x0001FFFF
const APB_SARADC_ADC2_DATA_V = 0x1FFFF
const APB_SARADC_ADC2_DATA_S = 0
const APB_SARADC_THRES0_LOW = 0x00001FFF
const APB_SARADC_THRES0_LOW_V = 0x1FFF
const APB_SARADC_THRES0_LOW_S = 18
const APB_SARADC_THRES0_HIGH = 0x00001FFF
const APB_SARADC_THRES0_HIGH_V = 0x1FFF
const APB_SARADC_THRES0_HIGH_S = 5
const APB_SARADC_THRES0_CHANNEL = 0x0000000F
const APB_SARADC_THRES0_CHANNEL_V = 0xF
const APB_SARADC_THRES0_CHANNEL_S = 0
const APB_SARADC_THRES1_LOW = 0x00001FFF
const APB_SARADC_THRES1_LOW_V = 0x1FFF
const APB_SARADC_THRES1_LOW_S = 18
const APB_SARADC_THRES1_HIGH = 0x00001FFF
const APB_SARADC_THRES1_HIGH_V = 0x1FFF
const APB_SARADC_THRES1_HIGH_S = 5
const APB_SARADC_THRES1_CHANNEL = 0x0000000F
const APB_SARADC_THRES1_CHANNEL_V = 0xF
const APB_SARADC_THRES1_CHANNEL_S = 0
const APB_SARADC_THRES0_EN_V = 0x1
const APB_SARADC_THRES0_EN_S = 31
const APB_SARADC_THRES1_EN_V = 0x1
const APB_SARADC_THRES1_EN_S = 30
const APB_SARADC_THRES_ALL_EN_V = 0x1
const APB_SARADC_THRES_ALL_EN_S = 27
const APB_SARADC_ADC1_DONE_INT_ENA_V = 0x1
const APB_SARADC_ADC1_DONE_INT_ENA_S = 31
const APB_SARADC_ADC2_DONE_INT_ENA_V = 0x1
const APB_SARADC_ADC2_DONE_INT_ENA_S = 30
const APB_SARADC_THRES0_HIGH_INT_ENA_V = 0x1
const APB_SARADC_THRES0_HIGH_INT_ENA_S = 29
const APB_SARADC_THRES1_HIGH_INT_ENA_V = 0x1
const APB_SARADC_THRES1_HIGH_INT_ENA_S = 28
const APB_SARADC_THRES0_LOW_INT_ENA_V = 0x1
const APB_SARADC_THRES0_LOW_INT_ENA_S = 27
const APB_SARADC_THRES1_LOW_INT_ENA_V = 0x1
const APB_SARADC_THRES1_LOW_INT_ENA_S = 26
const APB_SARADC_ADC1_DONE_INT_RAW_V = 0x1
const APB_SARADC_ADC1_DONE_INT_RAW_S = 31
const APB_SARADC_ADC2_DONE_INT_RAW_V = 0x1
const APB_SARADC_ADC2_DONE_INT_RAW_S = 30
const APB_SARADC_THRES0_HIGH_INT_RAW_V = 0x1
const APB_SARADC_THRES0_HIGH_INT_RAW_S = 29
const APB_SARADC_THRES1_HIGH_INT_RAW_V = 0x1
const APB_SARADC_THRES1_HIGH_INT_RAW_S = 28
const APB_SARADC_THRES0_LOW_INT_RAW_V = 0x1
const APB_SARADC_THRES0_LOW_INT_RAW_S = 27
const APB_SARADC_THRES1_LOW_INT_RAW_V = 0x1
const APB_SARADC_THRES1_LOW_INT_RAW_S = 26
const APB_SARADC_ADC1_DONE_INT_ST_V = 0x1
const APB_SARADC_ADC1_DONE_INT_ST_S = 31
const APB_SARADC_ADC2_DONE_INT_ST_V = 0x1
const APB_SARADC_ADC2_DONE_INT_ST_S = 30
const APB_SARADC_THRES0_HIGH_INT_ST_V = 0x1
const APB_SARADC_THRES0_HIGH_INT_ST_S = 29
const APB_SARADC_THRES1_HIGH_INT_ST_V = 0x1
const APB_SARADC_THRES1_HIGH_INT_ST_S = 28
const APB_SARADC_THRES0_LOW_INT_ST_V = 0x1
const APB_SARADC_THRES0_LOW_INT_ST_S = 27
const APB_SARADC_THRES1_LOW_INT_ST_V = 0x1
const APB_SARADC_THRES1_LOW_INT_ST_S = 26
const APB_SARADC_ADC1_DONE_INT_CLR_V = 0x1
const APB_SARADC_ADC1_DONE_INT_CLR_S = 31
const APB_SARADC_ADC2_DONE_INT_CLR_V = 0x1
const APB_SARADC_ADC2_DONE_INT_CLR_S = 30
const APB_SARADC_THRES0_HIGH_INT_CLR_V = 0x1
const APB_SARADC_THRES0_HIGH_INT_CLR_S = 29
const APB_SARADC_THRES1_HIGH_INT_CLR_V = 0x1
const APB_SARADC_THRES1_HIGH_INT_CLR_S = 28
const APB_SARADC_THRES0_LOW_INT_CLR_V = 0x1
const APB_SARADC_THRES0_LOW_INT_CLR_S = 27
const APB_SARADC_THRES1_LOW_INT_CLR_V = 0x1
const APB_SARADC_THRES1_LOW_INT_CLR_S = 26
const APB_SARADC_APB_ADC_TRANS_V = 0x1
const APB_SARADC_APB_ADC_TRANS_S = 31
const APB_SARADC_APB_ADC_RESET_FSM_V = 0x1
const APB_SARADC_APB_ADC_RESET_FSM_S = 30
const APB_SARADC_APB_ADC_EOF_NUM = 0x0000FFFF
const APB_SARADC_APB_ADC_EOF_NUM_V = 0xFFFF
const APB_SARADC_APB_ADC_EOF_NUM_S = 0
const APB_SARADC_CLK_SEL = 0x00000003
const APB_SARADC_CLK_SEL_V = 0x3
const APB_SARADC_CLK_SEL_S = 21
const APB_SARADC_CLK_EN_V = 0x1
const APB_SARADC_CLK_EN_S = 20
const APB_SARADC_CLKM_DIV_A = 0x0000003F
const APB_SARADC_CLKM_DIV_A_V = 0x3F
const APB_SARADC_CLKM_DIV_A_S = 14
const APB_SARADC_CLKM_DIV_B = 0x0000003F
const APB_SARADC_CLKM_DIV_B_V = 0x3F
const APB_SARADC_CLKM_DIV_B_S = 8
const APB_SARADC_CLKM_DIV_NUM = 0x000000FF
const APB_SARADC_CLKM_DIV_NUM_V = 0xFF
const APB_SARADC_CLKM_DIV_NUM_S = 0
const APB_SARADC_TSENS_PU_V = 0x1
const APB_SARADC_TSENS_PU_S = 22
const APB_SARADC_TSENS_CLK_DIV = 0x000000FF
const APB_SARADC_TSENS_CLK_DIV_V = 0xFF
const APB_SARADC_TSENS_CLK_DIV_S = 14
const APB_SARADC_TSENS_IN_INV_V = 0x1
const APB_SARADC_TSENS_IN_INV_S = 13
const APB_SARADC_TSENS_OUT = 0x000000FF
const APB_SARADC_TSENS_OUT_V = 0xFF
const APB_SARADC_TSENS_OUT_S = 0
const APB_SARADC_TSENS_CLK_SEL_V = 0x1
const APB_SARADC_TSENS_CLK_SEL_S = 15
const APB_SARADC_TSENS_CLK_INV_V = 0x1
const APB_SARADC_TSENS_CLK_INV_S = 14
const APB_SARADC_TSENS_XPD_FORCE = 0x00000003
const APB_SARADC_TSENS_XPD_FORCE_V = 0x3
const APB_SARADC_TSENS_XPD_FORCE_S = 12
const APB_SARADC_TSENS_XPD_WAIT = 0x00000FFF
const APB_SARADC_TSENS_XPD_WAIT_V = 0xFFF
const APB_SARADC_TSENS_XPD_WAIT_S = 0
const APB_SARADC_CALI_CFG = 0x0001FFFF
const APB_SARADC_CALI_CFG_V = 0x1FFFF
const APB_SARADC_CALI_CFG_S = 0
const APB_SARADC_DATE = 0xFFFFFFFF
const APB_SARADC_DATE_V = 0xFFFFFFFF
const APB_SARADC_DATE_S = 0
const I2C_BBPLL = 0x66
const I2C_BBPLL_HOSTID = 0
const I2C_BBPLL_IR_CAL_DELAY = 0
const I2C_BBPLL_IR_CAL_DELAY_MSB = 3
const I2C_BBPLL_IR_CAL_DELAY_LSB = 0
const I2C_BBPLL_IR_CAL_CK_DIV = 0
const I2C_BBPLL_IR_CAL_CK_DIV_MSB = 7
const I2C_BBPLL_IR_CAL_CK_DIV_LSB = 4
const I2C_BBPLL_IR_CAL_EXT_CAP = 1
const I2C_BBPLL_IR_CAL_EXT_CAP_MSB = 3
const I2C_BBPLL_IR_CAL_EXT_CAP_LSB = 0
const I2C_BBPLL_IR_CAL_ENX_CAP = 1
const I2C_BBPLL_IR_CAL_ENX_CAP_MSB = 4
const I2C_BBPLL_IR_CAL_ENX_CAP_LSB = 4
const I2C_BBPLL_IR_CAL_RSTB = 1
const I2C_BBPLL_IR_CAL_RSTB_MSB = 5
const I2C_BBPLL_IR_CAL_RSTB_LSB = 5
const I2C_BBPLL_IR_CAL_START = 1
const I2C_BBPLL_IR_CAL_START_MSB = 6
const I2C_BBPLL_IR_CAL_START_LSB = 6
const I2C_BBPLL_IR_CAL_UNSTOP = 1
const I2C_BBPLL_IR_CAL_UNSTOP_MSB = 7
const I2C_BBPLL_IR_CAL_UNSTOP_LSB = 7
const I2C_BBPLL_OC_REF_DIV = 2
const I2C_BBPLL_OC_REF_DIV_MSB = 3
const I2C_BBPLL_OC_REF_DIV_LSB = 0
const I2C_BBPLL_OC_DCHGP = 2
const I2C_BBPLL_OC_DCHGP_MSB = 6
const I2C_BBPLL_OC_DCHGP_LSB = 4
const I2C_BBPLL_OC_ENB_FCAL = 2
const I2C_BBPLL_OC_ENB_FCAL_MSB = 7
const I2C_BBPLL_OC_ENB_FCAL_LSB = 7
const I2C_BBPLL_OC_DIV_7_0 = 3
const I2C_BBPLL_OC_DIV_7_0_MSB = 7
const I2C_BBPLL_OC_DIV_7_0_LSB = 0
const I2C_BBPLL_RSTB_DIV_ADC = 4
const I2C_BBPLL_RSTB_DIV_ADC_MSB = 0
const I2C_BBPLL_RSTB_DIV_ADC_LSB = 0
const I2C_BBPLL_MODE_HF = 4
const I2C_BBPLL_MODE_HF_MSB = 1
const I2C_BBPLL_MODE_HF_LSB = 1
const I2C_BBPLL_DIV_ADC = 4
const I2C_BBPLL_DIV_ADC_MSB = 3
const I2C_BBPLL_DIV_ADC_LSB = 2
const I2C_BBPLL_DIV_DAC = 4
const I2C_BBPLL_DIV_DAC_MSB = 4
const I2C_BBPLL_DIV_DAC_LSB = 4
const I2C_BBPLL_DIV_CPU = 4
const I2C_BBPLL_DIV_CPU_MSB = 5
const I2C_BBPLL_DIV_CPU_LSB = 5
const I2C_BBPLL_OC_ENB_VCON = 4
const I2C_BBPLL_OC_ENB_VCON_MSB = 6
const I2C_BBPLL_OC_ENB_VCON_LSB = 6
const I2C_BBPLL_OC_TSCHGP = 4
const I2C_BBPLL_OC_TSCHGP_MSB = 7
const I2C_BBPLL_OC_TSCHGP_LSB = 7
const I2C_BBPLL_OC_DR1 = 5
const I2C_BBPLL_OC_DR1_MSB = 2
const I2C_BBPLL_OC_DR1_LSB = 0
const I2C_BBPLL_OC_DR3 = 5
const I2C_BBPLL_OC_DR3_MSB = 6
const I2C_BBPLL_OC_DR3_LSB = 4
const I2C_BBPLL_EN_USB = 5
const I2C_BBPLL_EN_USB_MSB = 7
const I2C_BBPLL_EN_USB_LSB = 7
const I2C_BBPLL_OC_DCUR = 6
const I2C_BBPLL_OC_DCUR_MSB = 2
const I2C_BBPLL_OC_DCUR_LSB = 0
const I2C_BBPLL_INC_CUR = 6
const I2C_BBPLL_INC_CUR_MSB = 3
const I2C_BBPLL_INC_CUR_LSB = 3
const I2C_BBPLL_OC_DHREF_SEL = 6
const I2C_BBPLL_OC_DHREF_SEL_MSB = 5
const I2C_BBPLL_OC_DHREF_SEL_LSB = 4
const I2C_BBPLL_OC_DLREF_SEL = 6
const I2C_BBPLL_OC_DLREF_SEL_MSB = 7
const I2C_BBPLL_OC_DLREF_SEL_LSB = 6
const I2C_BBPLL_OR_CAL_CAP = 8
const I2C_BBPLL_OR_CAL_CAP_MSB = 3
const I2C_BBPLL_OR_CAL_CAP_LSB = 0
const I2C_BBPLL_OR_CAL_UDF = 8
const I2C_BBPLL_OR_CAL_UDF_MSB = 4
const I2C_BBPLL_OR_CAL_UDF_LSB = 4
const I2C_BBPLL_OR_CAL_OVF = 8
const I2C_BBPLL_OR_CAL_OVF_MSB = 5
const I2C_BBPLL_OR_CAL_OVF_LSB = 5
const I2C_BBPLL_OR_CAL_END = 8
const I2C_BBPLL_OR_CAL_END_MSB = 6
const I2C_BBPLL_OR_CAL_END_LSB = 6
const I2C_BBPLL_OR_LOCK = 8
const I2C_BBPLL_OR_LOCK_MSB = 7
const I2C_BBPLL_OR_LOCK_LSB = 7
const I2C_BBPLL_OC_VCO_DBIAS = 9
const I2C_BBPLL_OC_VCO_DBIAS_MSB = 1
const I2C_BBPLL_OC_VCO_DBIAS_LSB = 0
const I2C_BBPLL_BBADC_DELAY2 = 9
const I2C_BBPLL_BBADC_DELAY2_MSB = 3
const I2C_BBPLL_BBADC_DELAY2_LSB = 2
const I2C_BBPLL_BBADC_DVDD = 9
const I2C_BBPLL_BBADC_DVDD_MSB = 5
const I2C_BBPLL_BBADC_DVDD_LSB = 4
const I2C_BBPLL_BBADC_DREF = 9
const I2C_BBPLL_BBADC_DREF_MSB = 7
const I2C_BBPLL_BBADC_DREF_LSB = 6
const I2C_BBPLL_BBADC_DCUR = 10
const I2C_BBPLL_BBADC_DCUR_MSB = 1
const I2C_BBPLL_BBADC_DCUR_LSB = 0
const I2C_BBPLL_BBADC_INPUT_SHORT = 10
const I2C_BBPLL_BBADC_INPUT_SHORT_MSB = 2
const I2C_BBPLL_BBADC_INPUT_SHORT_LSB = 2
const I2C_BBPLL_ENT_PLL = 10
const I2C_BBPLL_ENT_PLL_MSB = 3
const I2C_BBPLL_ENT_PLL_LSB = 3
const I2C_BBPLL_DTEST = 10
const I2C_BBPLL_DTEST_MSB = 5
const I2C_BBPLL_DTEST_LSB = 4
const I2C_BBPLL_ENT_ADC = 10
const I2C_BBPLL_ENT_ADC_MSB = 7
const I2C_BBPLL_ENT_ADC_LSB = 6

type X__int8T c.Char
type X__uint8T c.Char
type X__int16T int16
type X__uint16T uint16
type X__int32T c.Int
type X__uint32T c.Uint
type X__int64T c.LongLong
type X__uint64T c.UlongLong
type X__intLeast8T c.Char
type X__uintLeast8T c.Char
type X__intLeast16T int16
type X__uintLeast16T uint16
type X__intLeast32T c.Int
type X__uintLeast32T c.Uint
type X__intLeast64T c.LongLong
type X__uintLeast64T c.UlongLong
type X__intmaxT c.LongLong
type X__uintmaxT c.UlongLong
type X__intptrT c.Int
type X__uintptrT c.Uint
type IntLeast8T X__intLeast8T
type UintLeast8T X__uintLeast8T
type IntLeast16T X__intLeast16T
type UintLeast16T X__uintLeast16T
type IntLeast32T X__intLeast32T
type UintLeast32T X__uintLeast32T
type IntLeast64T X__intLeast64T
type UintLeast64T X__uintLeast64T
type IntFast8T c.Char
type UintFast8T c.Char
type IntFast16T int16
type UintFast16T uint16
type IntFast32T c.Int
type UintFast32T c.Uint
type IntFast64T c.LongLong
type UintFast64T c.UlongLong
type WcharT c.Int
type PtrdiffT c.Int

type MaxAlignT struct {
	X__clangMaxAlignNonce1 c.LongLong
	X__clangMaxAlignNonce2 c.Double
}
type WintT c.Uint
type X__blkcntT c.Long
type X__blksizeT c.Long
type X__fsblkcntT X__uint64T
type X__fsfilcntT X__uint32T
type X_offT c.Long
type X__pidT c.Int
type X__devT int16
type X__uidT uint16
type X__gidT uint16
type X__idT X__uint32T
type X__inoT uint16
type X__modeT X__uint32T
type X_off64T c.LongLong
type X__offT X_offT
type X__loffT X_off64T
type X__keyT c.Long
type X_fposT c.Long
type X__sizeT c.Uint
type X_ssizeT c.Int
type X__ssizeT X_ssizeT

type X_mbstateT struct {
	X__count c.Int
	X__value struct {
		X__wch WintT
	}
}
type X_iconvT c.Pointer
type X__clockT c.Ulong
type X__timeT X__intLeast64T
type X__clockidT c.Ulong
type X__daddrT c.Long
type X__timerT c.Ulong
type X__saFamilyT X__uint8T
type X__socklenT X__uint32T
type X__nlItem c.Int
type X__nlinkT uint16
type X__susecondsT c.Long
type X__usecondsT c.Ulong
type X__vaList c.Pointer
type X__ULong c.Ulong

type X__lock struct {
	Unused [8]uint8
}
type X_LOCKT *X__lock
type X_lockT X_LOCKT
type X_flockT X_LOCKT

type X_reent struct {
	Unused [8]uint8
}

type X__localeT struct {
	Unused [8]uint8
}

type X_Bigint struct {
	X_next   *X_Bigint
	X_k      c.Int
	X_maxwds c.Int
	X_sign   c.Int
	X_wds    c.Int
	X_x      [1]X__ULong
}

type X__tm struct {
	X__tmSec   c.Int
	X__tmMin   c.Int
	X__tmHour  c.Int
	X__tmMday  c.Int
	X__tmMon   c.Int
	X__tmYear  c.Int
	X__tmWday  c.Int
	X__tmYday  c.Int
	X__tmIsdst c.Int
}

type X_onExitArgs struct {
	X_fnargs    [32]c.Pointer
	X_dsoHandle [32]c.Pointer
	X_fntypes   X__ULong
	X_isCxa     X__ULong
}

type X_atexit struct {
	X_next          *X_atexit
	X_ind           c.Int
	X_fns           [32]c.Pointer
	X_onExitArgsPtr *X_onExitArgs
}

type X__sbuf struct {
	X_base *c.Char
	X_size c.Int
}

type X__sFILE struct {
	X_p       *c.Char
	X_r       c.Int
	X_w       c.Int
	X_flags   int16
	X_file    int16
	X_bf      X__sbuf
	X_lbfsize c.Int
	X_data    *X_reent
	X_cookie  c.Pointer
	X_read    c.Pointer
	X_write   c.Pointer
	X_seek    c.Pointer
	X_close   c.Pointer
	X_ub      X__sbuf
	X_up      *c.Char
	X_ur      c.Int
	X_ubuf    [3]c.Char
	X_nbuf    [1]c.Char
	X_lb      X__sbuf
	X_blksize c.Int
	X_offset  X_offT
	X_lock    X_flockT
	X_mbstate X_mbstateT
	X_flags2  c.Int
}
type X__FILE X__sFILE

type X_glue struct {
	X_next  *X_glue
	X_niobs c.Int
	X_iobs  *X__FILE
}

type X_rand48 struct {
	X_seed     [3]uint16
	X_mult     [3]uint16
	X_add      uint16
	X_randNext c.UlongLong
}

type X_mprec struct {
	X_result   *X_Bigint
	X_resultK  c.Int
	X_p5s      *X_Bigint
	X_freelist **X_Bigint
}

type X_miscReent struct {
	X_strtokLast     *c.Char
	X_mblenState     X_mbstateT
	X_wctombState    X_mbstateT
	X_mbtowcState    X_mbstateT
	X_l64aBuf        [8]c.Char
	X_getdateErr     c.Int
	X_mbrlenState    X_mbstateT
	X_mbrtowcState   X_mbstateT
	X_mbsrtowcsState X_mbstateT
	X_wcrtombState   X_mbstateT
	X_wcsrtombsState X_mbstateT
}

type DivT struct {
	Quot c.Int
	Rem  c.Int
}

type LdivT struct {
	Quot c.Long
	Rem  c.Long
}

type LldivT struct {
	Quot c.LongLong
	Rem  c.LongLong
}

// llgo:type C
type X__comparFnT func(c.Pointer, c.Pointer) c.Int

//go:linkname Abort C.abort
func Abort()

/** Group: PGM Data Register */
/** Type of pgm_data0 register
 *  Register 0 that stores data to be programmed.
 */

type EfusePgmData0RegT struct {
	Val c.Uint32T
}

/** Type of pgm_data1 register
 *  Register 1 that stores data to be programmed.
 */

type EfusePgmData1RegT struct {
	Val c.Uint32T
}

/** Type of pgm_data2 register
 *  Register 2 that stores data to be programmed.
 */

type EfusePgmData2RegT struct {
	Val c.Uint32T
}

/** Type of pgm_data3 register
 *  Register 3 that stores data to be programmed.
 */

type EfusePgmData3RegT struct {
	Val c.Uint32T
}

/** Type of pgm_data4 register
 *  Register 4 that stores data to be programmed.
 */

type EfusePgmData4RegT struct {
	Val c.Uint32T
}

/** Type of pgm_data5 register
 *  Register 5 that stores data to be programmed.
 */

type EfusePgmData5RegT struct {
	Val c.Uint32T
}

/** Type of pgm_data6 register
 *  Register 6 that stores data to be programmed.
 */

type EfusePgmData6RegT struct {
	Val c.Uint32T
}

/** Type of pgm_data7 register
 *  Register 7 that stores data to be programmed.
 */

type EfusePgmData7RegT struct {
	Val c.Uint32T
}

/** Type of pgm_check_value0 register
 *  Register 0 that stores the RS code to be programmed.
 */

type EfusePgmCheckValue0RegT struct {
	Val c.Uint32T
}

/** Type of pgm_check_value1 register
 *  Register 1 that stores the RS code to be programmed.
 */

type EfusePgmCheckValue1RegT struct {
	Val c.Uint32T
}

/** Type of pgm_check_value2 register
 *  Register 2 that stores the RS code to be programmed.
 */

type EfusePgmCheckValue2RegT struct {
	Val c.Uint32T
}

/** Group: Read Data Register */
/** Type of rd_wr_dis register
 *  BLOCK0 data register 0.
 */

type EfuseRdWrDisRegT struct {
	Val c.Uint32T
}

/** Type of rd_repeat_data0 register
 *  BLOCK0 data register 1.
 */

type EfuseRdRepeatData0RegT struct {
	Val c.Uint32T
}

/** Type of rd_repeat_data1 register
 *  BLOCK0 data register 2.
 */

type EfuseRdRepeatData1RegT struct {
	Val c.Uint32T
}

/** Type of rd_repeat_data2 register
 *  BLOCK0 data register 3.
 */

type EfuseRdRepeatData2RegT struct {
	Val c.Uint32T
}

/** Type of rd_repeat_data3 register
 *  BLOCK0 data register 4.
 */

type EfuseRdRepeatData3RegT struct {
	Val c.Uint32T
}

/** Type of rd_repeat_data4 register
 *  BLOCK0 data register 5.
 */

type EfuseRdRepeatData4RegT struct {
	Val c.Uint32T
}

/** Type of rd_mac_spi_sys_0 register
 *  BLOCK1 data register 0.
 */

type EfuseRdMacSpiSys0RegT struct {
	Val c.Uint32T
}

/** Type of rd_mac_spi_sys_1 register
 *  BLOCK1 data register 1.
 */

type EfuseRdMacSpiSys1RegT struct {
	Val c.Uint32T
}

/** Type of rd_mac_spi_sys_2 register
 *  BLOCK1 data register 2.
 */

type EfuseRdMacSpiSys2RegT struct {
	Val c.Uint32T
}

/** Type of rd_mac_spi_sys_3 register
 *  BLOCK1 data register 3.
 */

type EfuseRdMacSpiSys3RegT struct {
	Val c.Uint32T
}

/** Type of rd_mac_spi_sys_4 register
 *  BLOCK1 data register 4.
 */

type EfuseRdMacSpiSys4RegT struct {
	Val c.Uint32T
}

/** Type of rd_mac_spi_sys_5 register
 *  BLOCK1 data register 5.
 */

type EfuseRdMacSpiSys5RegT struct {
	Val c.Uint32T
}

/** Type of rd_sys_part1_data0 register
 *  Register 0 of BLOCK2 (system).
 */

type EfuseRdSysPart1Data0RegT struct {
	Val c.Uint32T
}

/** Type of rd_sys_part1_data1 register
 *  Register 1 of BLOCK2 (system).
 */

type EfuseRdSysPart1Data1RegT struct {
	Val c.Uint32T
}

/** Type of rd_sys_part1_data2 register
 *  Register 2 of BLOCK2 (system).
 */

type EfuseRdSysPart1Data2RegT struct {
	Val c.Uint32T
}

/** Type of rd_sys_part1_data3 register
 *  Register 3 of BLOCK2 (system).
 */

type EfuseRdSysPart1Data3RegT struct {
	Val c.Uint32T
}

/** Type of rd_sys_part1_data4 register
 *  Register 4 of BLOCK2 (system).
 */

type EfuseRdSysPart1Data4RegT struct {
	Val c.Uint32T
}

/** Type of rd_sys_part1_data5 register
 *  Register 5 of BLOCK2 (system).
 */

type EfuseRdSysPart1Data5RegT struct {
	Val c.Uint32T
}

/** Type of rd_sys_part1_data6 register
 *  Register 6 of BLOCK2 (system).
 */

type EfuseRdSysPart1Data6RegT struct {
	Val c.Uint32T
}

/** Type of rd_sys_part1_data7 register
 *  Register 7 of BLOCK2 (system).
 */

type EfuseRdSysPart1Data7RegT struct {
	Val c.Uint32T
}

/** Type of rd_usr_data0 register
 *  Register 0 of BLOCK3 (user).
 */

type EfuseRdUsrData0RegT struct {
	Val c.Uint32T
}

/** Type of rd_usr_data1 register
 *  Register 1 of BLOCK3 (user).
 */

type EfuseRdUsrData1RegT struct {
	Val c.Uint32T
}

/** Type of rd_usr_data2 register
 *  Register 2 of BLOCK3 (user).
 */

type EfuseRdUsrData2RegT struct {
	Val c.Uint32T
}

/** Type of rd_usr_data3 register
 *  Register 3 of BLOCK3 (user).
 */

type EfuseRdUsrData3RegT struct {
	Val c.Uint32T
}

/** Type of rd_usr_data4 register
 *  Register 4 of BLOCK3 (user).
 */

type EfuseRdUsrData4RegT struct {
	Val c.Uint32T
}

/** Type of rd_usr_data5 register
 *  Register 5 of BLOCK3 (user).
 */

type EfuseRdUsrData5RegT struct {
	Val c.Uint32T
}

/** Type of rd_usr_data6 register
 *  Register 6 of BLOCK3 (user).
 */

type EfuseRdUsrData6RegT struct {
	Val c.Uint32T
}

/** Type of rd_usr_data7 register
 *  Register 7 of BLOCK3 (user).
 */

type EfuseRdUsrData7RegT struct {
	Val c.Uint32T
}

/** Type of rd_key0_data0 register
 *  Register 0 of BLOCK4 (KEY0).
 */

type EfuseRdKey0Data0RegT struct {
	Val c.Uint32T
}

/** Type of rd_key0_data1 register
 *  Register 1 of BLOCK4 (KEY0).
 */

type EfuseRdKey0Data1RegT struct {
	Val c.Uint32T
}

/** Type of rd_key0_data2 register
 *  Register 2 of BLOCK4 (KEY0).
 */

type EfuseRdKey0Data2RegT struct {
	Val c.Uint32T
}

/** Type of rd_key0_data3 register
 *  Register 3 of BLOCK4 (KEY0).
 */

type EfuseRdKey0Data3RegT struct {
	Val c.Uint32T
}

/** Type of rd_key0_data4 register
 *  Register 4 of BLOCK4 (KEY0).
 */

type EfuseRdKey0Data4RegT struct {
	Val c.Uint32T
}

/** Type of rd_key0_data5 register
 *  Register 5 of BLOCK4 (KEY0).
 */

type EfuseRdKey0Data5RegT struct {
	Val c.Uint32T
}

/** Type of rd_key0_data6 register
 *  Register 6 of BLOCK4 (KEY0).
 */

type EfuseRdKey0Data6RegT struct {
	Val c.Uint32T
}

/** Type of rd_key0_data7 register
 *  Register 7 of BLOCK4 (KEY0).
 */

type EfuseRdKey0Data7RegT struct {
	Val c.Uint32T
}

/** Type of rd_key1_data0 register
 *  Register 0 of BLOCK5 (KEY1).
 */

type EfuseRdKey1Data0RegT struct {
	Val c.Uint32T
}

/** Type of rd_key1_data1 register
 *  Register 1 of BLOCK5 (KEY1).
 */

type EfuseRdKey1Data1RegT struct {
	Val c.Uint32T
}

/** Type of rd_key1_data2 register
 *  Register 2 of BLOCK5 (KEY1).
 */

type EfuseRdKey1Data2RegT struct {
	Val c.Uint32T
}

/** Type of rd_key1_data3 register
 *  Register 3 of BLOCK5 (KEY1).
 */

type EfuseRdKey1Data3RegT struct {
	Val c.Uint32T
}

/** Type of rd_key1_data4 register
 *  Register 4 of BLOCK5 (KEY1).
 */

type EfuseRdKey1Data4RegT struct {
	Val c.Uint32T
}

/** Type of rd_key1_data5 register
 *  Register 5 of BLOCK5 (KEY1).
 */

type EfuseRdKey1Data5RegT struct {
	Val c.Uint32T
}

/** Type of rd_key1_data6 register
 *  Register 6 of BLOCK5 (KEY1).
 */

type EfuseRdKey1Data6RegT struct {
	Val c.Uint32T
}

/** Type of rd_key1_data7 register
 *  Register 7 of BLOCK5 (KEY1).
 */

type EfuseRdKey1Data7RegT struct {
	Val c.Uint32T
}

/** Type of rd_key2_data0 register
 *  Register 0 of BLOCK6 (KEY2).
 */

type EfuseRdKey2Data0RegT struct {
	Val c.Uint32T
}

/** Type of rd_key2_data1 register
 *  Register 1 of BLOCK6 (KEY2).
 */

type EfuseRdKey2Data1RegT struct {
	Val c.Uint32T
}

/** Type of rd_key2_data2 register
 *  Register 2 of BLOCK6 (KEY2).
 */

type EfuseRdKey2Data2RegT struct {
	Val c.Uint32T
}

/** Type of rd_key2_data3 register
 *  Register 3 of BLOCK6 (KEY2).
 */

type EfuseRdKey2Data3RegT struct {
	Val c.Uint32T
}

/** Type of rd_key2_data4 register
 *  Register 4 of BLOCK6 (KEY2).
 */

type EfuseRdKey2Data4RegT struct {
	Val c.Uint32T
}

/** Type of rd_key2_data5 register
 *  Register 5 of BLOCK6 (KEY2).
 */

type EfuseRdKey2Data5RegT struct {
	Val c.Uint32T
}

/** Type of rd_key2_data6 register
 *  Register 6 of BLOCK6 (KEY2).
 */

type EfuseRdKey2Data6RegT struct {
	Val c.Uint32T
}

/** Type of rd_key2_data7 register
 *  Register 7 of BLOCK6 (KEY2).
 */

type EfuseRdKey2Data7RegT struct {
	Val c.Uint32T
}

/** Type of rd_key3_data0 register
 *  Register 0 of BLOCK7 (KEY3).
 */

type EfuseRdKey3Data0RegT struct {
	Val c.Uint32T
}

/** Type of rd_key3_data1 register
 *  Register 1 of BLOCK7 (KEY3).
 */

type EfuseRdKey3Data1RegT struct {
	Val c.Uint32T
}

/** Type of rd_key3_data2 register
 *  Register 2 of BLOCK7 (KEY3).
 */

type EfuseRdKey3Data2RegT struct {
	Val c.Uint32T
}

/** Type of rd_key3_data3 register
 *  Register 3 of BLOCK7 (KEY3).
 */

type EfuseRdKey3Data3RegT struct {
	Val c.Uint32T
}

/** Type of rd_key3_data4 register
 *  Register 4 of BLOCK7 (KEY3).
 */

type EfuseRdKey3Data4RegT struct {
	Val c.Uint32T
}

/** Type of rd_key3_data5 register
 *  Register 5 of BLOCK7 (KEY3).
 */

type EfuseRdKey3Data5RegT struct {
	Val c.Uint32T
}

/** Type of rd_key3_data6 register
 *  Register 6 of BLOCK7 (KEY3).
 */

type EfuseRdKey3Data6RegT struct {
	Val c.Uint32T
}

/** Type of rd_key3_data7 register
 *  Register 7 of BLOCK7 (KEY3).
 */

type EfuseRdKey3Data7RegT struct {
	Val c.Uint32T
}

/** Type of rd_key4_data0 register
 *  Register 0 of BLOCK8 (KEY4).
 */

type EfuseRdKey4Data0RegT struct {
	Val c.Uint32T
}

/** Type of rd_key4_data1 register
 *  Register 1 of BLOCK8 (KEY4).
 */

type EfuseRdKey4Data1RegT struct {
	Val c.Uint32T
}

/** Type of rd_key4_data2 register
 *  Register 2 of BLOCK8 (KEY4).
 */

type EfuseRdKey4Data2RegT struct {
	Val c.Uint32T
}

/** Type of rd_key4_data3 register
 *  Register 3 of BLOCK8 (KEY4).
 */

type EfuseRdKey4Data3RegT struct {
	Val c.Uint32T
}

/** Type of rd_key4_data4 register
 *  Register 4 of BLOCK8 (KEY4).
 */

type EfuseRdKey4Data4RegT struct {
	Val c.Uint32T
}

/** Type of rd_key4_data5 register
 *  Register 5 of BLOCK8 (KEY4).
 */

type EfuseRdKey4Data5RegT struct {
	Val c.Uint32T
}

/** Type of rd_key4_data6 register
 *  Register 6 of BLOCK8 (KEY4).
 */

type EfuseRdKey4Data6RegT struct {
	Val c.Uint32T
}

/** Type of rd_key4_data7 register
 *  Register 7 of BLOCK8 (KEY4).
 */

type EfuseRdKey4Data7RegT struct {
	Val c.Uint32T
}

/** Type of rd_key5_data0 register
 *  Register 0 of BLOCK9 (KEY5).
 */

type EfuseRdKey5Data0RegT struct {
	Val c.Uint32T
}

/** Type of rd_key5_data1 register
 *  Register 1 of BLOCK9 (KEY5).
 */

type EfuseRdKey5Data1RegT struct {
	Val c.Uint32T
}

/** Type of rd_key5_data2 register
 *  Register 2 of BLOCK9 (KEY5).
 */

type EfuseRdKey5Data2RegT struct {
	Val c.Uint32T
}

/** Type of rd_key5_data3 register
 *  Register 3 of BLOCK9 (KEY5).
 */

type EfuseRdKey5Data3RegT struct {
	Val c.Uint32T
}

/** Type of rd_key5_data4 register
 *  Register 4 of BLOCK9 (KEY5).
 */

type EfuseRdKey5Data4RegT struct {
	Val c.Uint32T
}

/** Type of rd_key5_data5 register
 *  Register 5 of BLOCK9 (KEY5).
 */

type EfuseRdKey5Data5RegT struct {
	Val c.Uint32T
}

/** Type of rd_key5_data6 register
 *  Register 6 of BLOCK9 (KEY5).
 */

type EfuseRdKey5Data6RegT struct {
	Val c.Uint32T
}

/** Type of rd_key5_data7 register
 *  Register 7 of BLOCK9 (KEY5).
 */

type EfuseRdKey5Data7RegT struct {
	Val c.Uint32T
}

/** Type of rd_sys_part2_data0 register
 *  Register 0 of BLOCK10 (system).
 */

type EfuseRdSysPart2Data0RegT struct {
	Val c.Uint32T
}

/** Type of rd_sys_part2_data1 register
 *  Register 1 of BLOCK9 (KEY5).
 */

type EfuseRdSysPart2Data1RegT struct {
	Val c.Uint32T
}

/** Type of rd_sys_part2_data2 register
 *  Register 2 of BLOCK10 (system).
 */

type EfuseRdSysPart2Data2RegT struct {
	Val c.Uint32T
}

/** Type of rd_sys_part2_data3 register
 *  Register 3 of BLOCK10 (system).
 */

type EfuseRdSysPart2Data3RegT struct {
	Val c.Uint32T
}

/** Type of rd_sys_part2_data4 register
 *  Register 4 of BLOCK10 (system).
 */

type EfuseRdSysPart2Data4RegT struct {
	Val c.Uint32T
}

/** Type of rd_sys_part2_data5 register
 *  Register 5 of BLOCK10 (system).
 */

type EfuseRdSysPart2Data5RegT struct {
	Val c.Uint32T
}

/** Type of rd_sys_part2_data6 register
 *  Register 6 of BLOCK10 (system).
 */

type EfuseRdSysPart2Data6RegT struct {
	Val c.Uint32T
}

/** Type of rd_sys_part2_data7 register
 *  Register 7 of BLOCK10 (system).
 */

type EfuseRdSysPart2Data7RegT struct {
	Val c.Uint32T
}

/** Group: Report Register */
/** Type of rd_repeat_err0 register
 *  Programming error record register 0 of BLOCK0.
 */

type EfuseRdRepeatErr0RegT struct {
	Val c.Uint32T
}

/** Type of rd_repeat_err1 register
 *  Programming error record register 1 of BLOCK0.
 */

type EfuseRdRepeatErr1RegT struct {
	Val c.Uint32T
}

/** Type of rd_repeat_err2 register
 *  Programming error record register 2 of BLOCK0.
 */

type EfuseRdRepeatErr2RegT struct {
	Val c.Uint32T
}

/** Type of rd_repeat_err3 register
 *  Programming error record register 3 of BLOCK0.
 */

type EfuseRdRepeatErr3RegT struct {
	Val c.Uint32T
}

/** Type of rd_repeat_err4 register
 *  Programming error record register 4 of BLOCK0.
 */

type EfuseRdRepeatErr4RegT struct {
	Val c.Uint32T
}

/** Type of rd_rs_err0 register
 *  Programming error record register 0 of BLOCK1-10.
 */

type EfuseRdRsErr0RegT struct {
	Val c.Uint32T
}

/** Type of rd_rs_err1 register
 *  Programming error record register 1 of BLOCK1-10.
 */

type EfuseRdRsErr1RegT struct {
	Val c.Uint32T
}

/** Group: Configuration Register */
/** Type of clk register
 *  eFuse clcok configuration register.
 */

type EfuseClkRegT struct {
	Val c.Uint32T
}

/** Type of conf register
 *  eFuse operation mode configuration register;
 */

type EfuseConfRegT struct {
	Val c.Uint32T
}

/** Type of cmd register
 *  eFuse command register.
 */

type EfuseCmdRegT struct {
	Val c.Uint32T
}

/** Type of dac_conf register
 *  Controls the eFuse programming voltage.
 */

type EfuseDacConfRegT struct {
	Val c.Uint32T
}

/** Type of rd_tim_conf register
 *  Configures read timing parameters.
 */

type EfuseRdTimConfRegT struct {
	Val c.Uint32T
}

/** Type of wr_tim_conf1 register
 *  Configurarion register 1 of eFuse programming timing parameters.
 */

type EfuseWrTimConf1RegT struct {
	Val c.Uint32T
}

/** Type of wr_tim_conf2 register
 *  Configurarion register 2 of eFuse programming timing parameters.
 */

type EfuseWrTimConf2RegT struct {
	Val c.Uint32T
}

/** Group: Status Register */
/** Type of status register
 *  eFuse status register.
 */

type EfuseStatusRegT struct {
	Val c.Uint32T
}

/** Group: Interrupt Register */
/** Type of int_raw register
 *  eFuse raw interrupt register.
 */

type EfuseIntRawRegT struct {
	Val c.Uint32T
}

/** Type of int_st register
 *  eFuse interrupt status register.
 */

type EfuseIntStRegT struct {
	Val c.Uint32T
}

/** Type of int_ena register
 *  eFuse interrupt enable register.
 */

type EfuseIntEnaRegT struct {
	Val c.Uint32T
}

/** Type of int_clr register
 *  eFuse interrupt clear register.
 */

type EfuseIntClrRegT struct {
	Val c.Uint32T
}

/** Group: Version Register */
/** Type of date register
 *  eFuse version register.
 */

type EfuseDateRegT struct {
	Val c.Uint32T
}

type EfuseDevT struct {
	PgmData0        EfusePgmData0RegT
	PgmData1        EfusePgmData1RegT
	PgmData2        EfusePgmData2RegT
	PgmData3        EfusePgmData3RegT
	PgmData4        EfusePgmData4RegT
	PgmData5        EfusePgmData5RegT
	PgmData6        EfusePgmData6RegT
	PgmData7        EfusePgmData7RegT
	PgmCheckValue0  EfusePgmCheckValue0RegT
	PgmCheckValue1  EfusePgmCheckValue1RegT
	PgmCheckValue2  EfusePgmCheckValue2RegT
	RdWrDis         EfuseRdWrDisRegT
	RdRepeatData0   EfuseRdRepeatData0RegT
	RdRepeatData1   EfuseRdRepeatData1RegT
	RdRepeatData2   EfuseRdRepeatData2RegT
	RdRepeatData3   EfuseRdRepeatData3RegT
	RdRepeatData4   EfuseRdRepeatData4RegT
	RdMacSpiSys0    EfuseRdMacSpiSys0RegT
	RdMacSpiSys1    EfuseRdMacSpiSys1RegT
	RdMacSpiSys2    EfuseRdMacSpiSys2RegT
	RdMacSpiSys3    EfuseRdMacSpiSys3RegT
	RdMacSpiSys4    EfuseRdMacSpiSys4RegT
	RdMacSpiSys5    EfuseRdMacSpiSys5RegT
	RdSysPart1Data0 EfuseRdSysPart1Data0RegT
	RdSysPart1Data1 EfuseRdSysPart1Data1RegT
	RdSysPart1Data2 EfuseRdSysPart1Data2RegT
	RdSysPart1Data3 EfuseRdSysPart1Data3RegT
	RdSysPart1Data4 EfuseRdSysPart1Data4RegT
	RdSysPart1Data5 EfuseRdSysPart1Data5RegT
	RdSysPart1Data6 EfuseRdSysPart1Data6RegT
	RdSysPart1Data7 EfuseRdSysPart1Data7RegT
	RdUsrData0      EfuseRdUsrData0RegT
	RdUsrData1      EfuseRdUsrData1RegT
	RdUsrData2      EfuseRdUsrData2RegT
	RdUsrData3      EfuseRdUsrData3RegT
	RdUsrData4      EfuseRdUsrData4RegT
	RdUsrData5      EfuseRdUsrData5RegT
	RdUsrData6      EfuseRdUsrData6RegT
	RdUsrData7      EfuseRdUsrData7RegT
	RdKey0Data0     EfuseRdKey0Data0RegT
	RdKey0Data1     EfuseRdKey0Data1RegT
	RdKey0Data2     EfuseRdKey0Data2RegT
	RdKey0Data3     EfuseRdKey0Data3RegT
	RdKey0Data4     EfuseRdKey0Data4RegT
	RdKey0Data5     EfuseRdKey0Data5RegT
	RdKey0Data6     EfuseRdKey0Data6RegT
	RdKey0Data7     EfuseRdKey0Data7RegT
	RdKey1Data0     EfuseRdKey1Data0RegT
	RdKey1Data1     EfuseRdKey1Data1RegT
	RdKey1Data2     EfuseRdKey1Data2RegT
	RdKey1Data3     EfuseRdKey1Data3RegT
	RdKey1Data4     EfuseRdKey1Data4RegT
	RdKey1Data5     EfuseRdKey1Data5RegT
	RdKey1Data6     EfuseRdKey1Data6RegT
	RdKey1Data7     EfuseRdKey1Data7RegT
	RdKey2Data0     EfuseRdKey2Data0RegT
	RdKey2Data1     EfuseRdKey2Data1RegT
	RdKey2Data2     EfuseRdKey2Data2RegT
	RdKey2Data3     EfuseRdKey2Data3RegT
	RdKey2Data4     EfuseRdKey2Data4RegT
	RdKey2Data5     EfuseRdKey2Data5RegT
	RdKey2Data6     EfuseRdKey2Data6RegT
	RdKey2Data7     EfuseRdKey2Data7RegT
	RdKey3Data0     EfuseRdKey3Data0RegT
	RdKey3Data1     EfuseRdKey3Data1RegT
	RdKey3Data2     EfuseRdKey3Data2RegT
	RdKey3Data3     EfuseRdKey3Data3RegT
	RdKey3Data4     EfuseRdKey3Data4RegT
	RdKey3Data5     EfuseRdKey3Data5RegT
	RdKey3Data6     EfuseRdKey3Data6RegT
	RdKey3Data7     EfuseRdKey3Data7RegT
	RdKey4Data0     EfuseRdKey4Data0RegT
	RdKey4Data1     EfuseRdKey4Data1RegT
	RdKey4Data2     EfuseRdKey4Data2RegT
	RdKey4Data3     EfuseRdKey4Data3RegT
	RdKey4Data4     EfuseRdKey4Data4RegT
	RdKey4Data5     EfuseRdKey4Data5RegT
	RdKey4Data6     EfuseRdKey4Data6RegT
	RdKey4Data7     EfuseRdKey4Data7RegT
	RdKey5Data0     EfuseRdKey5Data0RegT
	RdKey5Data1     EfuseRdKey5Data1RegT
	RdKey5Data2     EfuseRdKey5Data2RegT
	RdKey5Data3     EfuseRdKey5Data3RegT
	RdKey5Data4     EfuseRdKey5Data4RegT
	RdKey5Data5     EfuseRdKey5Data5RegT
	RdKey5Data6     EfuseRdKey5Data6RegT
	RdKey5Data7     EfuseRdKey5Data7RegT
	RdSysPart2Data0 EfuseRdSysPart2Data0RegT
	RdSysPart2Data1 EfuseRdSysPart2Data1RegT
	RdSysPart2Data2 EfuseRdSysPart2Data2RegT
	RdSysPart2Data3 EfuseRdSysPart2Data3RegT
	RdSysPart2Data4 EfuseRdSysPart2Data4RegT
	RdSysPart2Data5 EfuseRdSysPart2Data5RegT
	RdSysPart2Data6 EfuseRdSysPart2Data6RegT
	RdSysPart2Data7 EfuseRdSysPart2Data7RegT
	RdRepeatErr0    EfuseRdRepeatErr0RegT
	RdRepeatErr1    EfuseRdRepeatErr1RegT
	RdRepeatErr2    EfuseRdRepeatErr2RegT
	RdRepeatErr3    EfuseRdRepeatErr3RegT
	Reserved18c     c.Uint32T
	RdRepeatErr4    EfuseRdRepeatErr4RegT
	Reserved194     [11]c.Uint32T
	RdRsErr0        EfuseRdRsErr0RegT
	RdRsErr1        EfuseRdRsErr1RegT
	Clk             EfuseClkRegT
	Conf            EfuseConfRegT
	Status          EfuseStatusRegT
	Cmd             EfuseCmdRegT
	IntRaw          EfuseIntRawRegT
	IntSt           EfuseIntStRegT
	IntEna          EfuseIntEnaRegT
	IntClr          EfuseIntClrRegT
	DacConf         EfuseDacConfRegT
	RdTimConf       EfuseRdTimConfRegT
	WrTimConf1      EfuseWrTimConf1RegT
	WrTimConf2      EfuseWrTimConf2RegT
	Reserved1f8     c.Uint32T
	Date            EfuseDateRegT
}
type EtsEfusePurposeT c.Int

const (
	ETS_EFUSE_KEY_PURPOSE_USER                        EtsEfusePurposeT = 0
	ETS_EFUSE_KEY_PURPOSE_RESERVED                    EtsEfusePurposeT = 1
	ETS_EFUSE_KEY_PURPOSE_XTS_AES_128_KEY             EtsEfusePurposeT = 4
	ETS_EFUSE_KEY_PURPOSE_HMAC_DOWN_ALL               EtsEfusePurposeT = 5
	ETS_EFUSE_KEY_PURPOSE_HMAC_DOWN_JTAG              EtsEfusePurposeT = 6
	ETS_EFUSE_KEY_PURPOSE_HMAC_DOWN_DIGITAL_SIGNATURE EtsEfusePurposeT = 7
	ETS_EFUSE_KEY_PURPOSE_HMAC_UP                     EtsEfusePurposeT = 8
	ETS_EFUSE_KEY_PURPOSE_SECURE_BOOT_DIGEST0         EtsEfusePurposeT = 9
	ETS_EFUSE_KEY_PURPOSE_SECURE_BOOT_DIGEST1         EtsEfusePurposeT = 10
	ETS_EFUSE_KEY_PURPOSE_SECURE_BOOT_DIGEST2         EtsEfusePurposeT = 11
	ETS_EFUSE_KEY_PURPOSE_MAX                         EtsEfusePurposeT = 12
)

type EtsEfuseBlockT c.Int

const (
	ETS_EFUSE_BLOCK0         EtsEfuseBlockT = 0
	ETS_EFUSE_MAC_SPI_SYS_0  EtsEfuseBlockT = 1
	ETS_EFUSE_BLOCK_SYS_DATA EtsEfuseBlockT = 2
	ETS_EFUSE_BLOCK_USR_DATA EtsEfuseBlockT = 3
	ETS_EFUSE_BLOCK_KEY0     EtsEfuseBlockT = 4
	ETS_EFUSE_BLOCK_KEY1     EtsEfuseBlockT = 5
	ETS_EFUSE_BLOCK_KEY2     EtsEfuseBlockT = 6
	ETS_EFUSE_BLOCK_KEY3     EtsEfuseBlockT = 7
	ETS_EFUSE_BLOCK_KEY4     EtsEfuseBlockT = 8
	ETS_EFUSE_BLOCK_KEY5     EtsEfuseBlockT = 9
	ETS_EFUSE_BLOCK_KEY6     EtsEfuseBlockT = 10
	ETS_EFUSE_BLOCK_MAX      EtsEfuseBlockT = 11
)

type SocRootClkT c.Int

const (
	SOC_ROOT_CLK_INT_RC_FAST SocRootClkT = 0
	SOC_ROOT_CLK_INT_RC_SLOW SocRootClkT = 1
	SOC_ROOT_CLK_EXT_XTAL    SocRootClkT = 2
	SOC_ROOT_CLK_EXT_XTAL32K SocRootClkT = 3
)

type SocCpuClkSrcT c.Int

const (
	SOC_CPU_CLK_SRC_XTAL    SocCpuClkSrcT = 0
	SOC_CPU_CLK_SRC_PLL     SocCpuClkSrcT = 1
	SOC_CPU_CLK_SRC_RC_FAST SocCpuClkSrcT = 2
	SOC_CPU_CLK_SRC_INVALID SocCpuClkSrcT = 3
)

type SocRtcSlowClkSrcT c.Int

const (
	SOC_RTC_SLOW_CLK_SRC_RC_SLOW      SocRtcSlowClkSrcT = 0
	SOC_RTC_SLOW_CLK_SRC_XTAL32K      SocRtcSlowClkSrcT = 1
	SOC_RTC_SLOW_CLK_SRC_RC_FAST_D256 SocRtcSlowClkSrcT = 2
	SOC_RTC_SLOW_CLK_SRC_INVALID      SocRtcSlowClkSrcT = 3
)

type SocRtcFastClkSrcT c.Int

const (
	SOC_RTC_FAST_CLK_SRC_XTAL_D2  SocRtcFastClkSrcT = 0
	SOC_RTC_FAST_CLK_SRC_XTAL_DIV SocRtcFastClkSrcT = 0
	SOC_RTC_FAST_CLK_SRC_RC_FAST  SocRtcFastClkSrcT = 1
	SOC_RTC_FAST_CLK_SRC_INVALID  SocRtcFastClkSrcT = 2
)

type SocXtalFreqT c.Int

const (
	SOC_XTAL_FREQ_32M SocXtalFreqT = 32
	SOC_XTAL_FREQ_40M SocXtalFreqT = 40
)

type SocModuleClkT c.Int

const (
	SOC_MOD_CLK_CPU          SocModuleClkT = 1
	SOC_MOD_CLK_RTC_FAST     SocModuleClkT = 2
	SOC_MOD_CLK_RTC_SLOW     SocModuleClkT = 3
	SOC_MOD_CLK_APB          SocModuleClkT = 4
	SOC_MOD_CLK_PLL_F80M     SocModuleClkT = 5
	SOC_MOD_CLK_PLL_F160M    SocModuleClkT = 6
	SOC_MOD_CLK_XTAL32K      SocModuleClkT = 7
	SOC_MOD_CLK_RC_FAST      SocModuleClkT = 8
	SOC_MOD_CLK_RC_FAST_D256 SocModuleClkT = 9
	SOC_MOD_CLK_XTAL         SocModuleClkT = 10
	SOC_MOD_CLK_INVALID      SocModuleClkT = 11
)

type SocPeriphSystimerClkSrcT c.Int

const (
	SYSTIMER_CLK_SRC_XTAL    SocPeriphSystimerClkSrcT = 10
	SYSTIMER_CLK_SRC_DEFAULT SocPeriphSystimerClkSrcT = 10
)

type SocPeriphGptimerClkSrcT c.Int

const (
	GPTIMER_CLK_SRC_APB     SocPeriphGptimerClkSrcT = 4
	GPTIMER_CLK_SRC_XTAL    SocPeriphGptimerClkSrcT = 10
	GPTIMER_CLK_SRC_DEFAULT SocPeriphGptimerClkSrcT = 4
)

type SocPeriphTgClkSrcLegacyT c.Int

const (
	TIMER_SRC_CLK_APB     SocPeriphTgClkSrcLegacyT = 4
	TIMER_SRC_CLK_XTAL    SocPeriphTgClkSrcLegacyT = 10
	TIMER_SRC_CLK_DEFAULT SocPeriphTgClkSrcLegacyT = 4
)

type SocPeriphRmtClkSrcT c.Int

const (
	RMT_CLK_SRC_APB     SocPeriphRmtClkSrcT = 4
	RMT_CLK_SRC_RC_FAST SocPeriphRmtClkSrcT = 8
	RMT_CLK_SRC_XTAL    SocPeriphRmtClkSrcT = 10
	RMT_CLK_SRC_DEFAULT SocPeriphRmtClkSrcT = 4
)

type SocPeriphRmtClkSrcLegacyT c.Int

const (
	RMT_BASECLK_APB     SocPeriphRmtClkSrcLegacyT = 4
	RMT_BASECLK_XTAL    SocPeriphRmtClkSrcLegacyT = 10
	RMT_BASECLK_DEFAULT SocPeriphRmtClkSrcLegacyT = 4
)

type SocPeriphTemperatureSensorClkSrcT c.Int

const (
	TEMPERATURE_SENSOR_CLK_SRC_XTAL    SocPeriphTemperatureSensorClkSrcT = 10
	TEMPERATURE_SENSOR_CLK_SRC_RC_FAST SocPeriphTemperatureSensorClkSrcT = 8
	TEMPERATURE_SENSOR_CLK_SRC_DEFAULT SocPeriphTemperatureSensorClkSrcT = 10
)

type SocPeriphUartClkSrcLegacyT c.Int

const (
	UART_SCLK_APB     SocPeriphUartClkSrcLegacyT = 4
	UART_SCLK_RTC     SocPeriphUartClkSrcLegacyT = 8
	UART_SCLK_XTAL    SocPeriphUartClkSrcLegacyT = 10
	UART_SCLK_DEFAULT SocPeriphUartClkSrcLegacyT = 4
)

type SocPeriphI2sClkSrcT c.Int

const (
	I2S_CLK_SRC_DEFAULT  SocPeriphI2sClkSrcT = 6
	I2S_CLK_SRC_PLL_160M SocPeriphI2sClkSrcT = 6
	I2S_CLK_SRC_XTAL     SocPeriphI2sClkSrcT = 10
	I2S_CLK_SRC_EXTERNAL SocPeriphI2sClkSrcT = -1
)

type SocPeriphI2cClkSrcT c.Int

const (
	I2C_CLK_SRC_XTAL    SocPeriphI2cClkSrcT = 10
	I2C_CLK_SRC_RC_FAST SocPeriphI2cClkSrcT = 8
	I2C_CLK_SRC_DEFAULT SocPeriphI2cClkSrcT = 10
)

type SocPeriphSpiClkSrcT c.Int

const (
	SPI_CLK_SRC_DEFAULT SocPeriphSpiClkSrcT = 4
	SPI_CLK_SRC_APB     SocPeriphSpiClkSrcT = 4
	SPI_CLK_SRC_XTAL    SocPeriphSpiClkSrcT = 10
)

type SocPeriphSdmClkSrcT c.Int

const (
	SDM_CLK_SRC_APB     SocPeriphSdmClkSrcT = 4
	SDM_CLK_SRC_DEFAULT SocPeriphSdmClkSrcT = 4
)

type SocPeriphGlitchFilterClkSrcT c.Int

const (
	GLITCH_FILTER_CLK_SRC_APB     SocPeriphGlitchFilterClkSrcT = 4
	GLITCH_FILTER_CLK_SRC_DEFAULT SocPeriphGlitchFilterClkSrcT = 4
)

type SocPeriphTwaiClkSrcT c.Int

const (
	TWAI_CLK_SRC_APB     SocPeriphTwaiClkSrcT = 4
	TWAI_CLK_SRC_DEFAULT SocPeriphTwaiClkSrcT = 4
)

type SocPeriphAdcDigiClkSrcT c.Int

const (
	ADC_DIGI_CLK_SRC_APB     SocPeriphAdcDigiClkSrcT = 4
	ADC_DIGI_CLK_SRC_DEFAULT SocPeriphAdcDigiClkSrcT = 4
)

type SocPeriphMwdtClkSrcT c.Int

const (
	MWDT_CLK_SRC_XTAL    SocPeriphMwdtClkSrcT = 10
	MWDT_CLK_SRC_APB     SocPeriphMwdtClkSrcT = 4
	MWDT_CLK_SRC_DEFAULT SocPeriphMwdtClkSrcT = 10
)

type SocPeriphLedcClkSrcLegacyT c.Int

const (
	LEDC_AUTO_CLK        SocPeriphLedcClkSrcLegacyT = 0
	LEDC_USE_APB_CLK     SocPeriphLedcClkSrcLegacyT = 4
	LEDC_USE_RC_FAST_CLK SocPeriphLedcClkSrcLegacyT = 8
	LEDC_USE_XTAL_CLK    SocPeriphLedcClkSrcLegacyT = 10
	LEDC_USE_RTC8M_CLK   SocPeriphLedcClkSrcLegacyT = 8
)

type SocClkoutSigIdT c.Int

const (
	CLKOUT_SIG_PLL      SocClkoutSigIdT = 1
	CLKOUT_SIG_RC_SLOW  SocClkoutSigIdT = 4
	CLKOUT_SIG_XTAL     SocClkoutSigIdT = 5
	CLKOUT_SIG_PLL_F80M SocClkoutSigIdT = 13
	CLKOUT_SIG_RC_FAST  SocClkoutSigIdT = 14
	CLKOUT_SIG_INVALID  SocClkoutSigIdT = 255
)

type GpioNumT c.Int

const (
	GPIO_NUM_NC  GpioNumT = -1
	GPIO_NUM_0   GpioNumT = 0
	GPIO_NUM_1   GpioNumT = 1
	GPIO_NUM_2   GpioNumT = 2
	GPIO_NUM_3   GpioNumT = 3
	GPIO_NUM_4   GpioNumT = 4
	GPIO_NUM_5   GpioNumT = 5
	GPIO_NUM_6   GpioNumT = 6
	GPIO_NUM_7   GpioNumT = 7
	GPIO_NUM_8   GpioNumT = 8
	GPIO_NUM_9   GpioNumT = 9
	GPIO_NUM_10  GpioNumT = 10
	GPIO_NUM_11  GpioNumT = 11
	GPIO_NUM_12  GpioNumT = 12
	GPIO_NUM_13  GpioNumT = 13
	GPIO_NUM_14  GpioNumT = 14
	GPIO_NUM_15  GpioNumT = 15
	GPIO_NUM_16  GpioNumT = 16
	GPIO_NUM_17  GpioNumT = 17
	GPIO_NUM_18  GpioNumT = 18
	GPIO_NUM_19  GpioNumT = 19
	GPIO_NUM_20  GpioNumT = 20
	GPIO_NUM_21  GpioNumT = 21
	GPIO_NUM_MAX GpioNumT = 22
)

type GdmaDevS struct {
	Intr [3]struct {
		Raw struct {
			Val c.Uint32T
		}
		St struct {
			Val c.Uint32T
		}
		Ena struct {
			Val c.Uint32T
		}
		Clr struct {
			Val c.Uint32T
		}
	}
	Reserved30 c.Uint32T
	Reserved34 c.Uint32T
	Reserved38 c.Uint32T
	Reserved3c c.Uint32T
	AhbTest    struct {
		Val c.Uint32T
	}
	MiscConf struct {
		Val c.Uint32T
	}
	Date       c.Uint32T
	Reserved4c c.Uint32T
	Reserved50 c.Uint32T
	Reserved54 c.Uint32T
	Reserved58 c.Uint32T
	Reserved5c c.Uint32T
	Reserved60 c.Uint32T
	Reserved64 c.Uint32T
	Reserved68 c.Uint32T
	Reserved6c c.Uint32T
	Channel    [3]struct {
		In struct {
			InConf0 struct {
				Val c.Uint32T
			}
			InConf1 struct {
				Val c.Uint32T
			}
			InfifoStatus struct {
				Val c.Uint32T
			}
			InPop struct {
				Val c.Uint32T
			}
			InLink struct {
				Val c.Uint32T
			}
			InState struct {
				Val c.Uint32T
			}
			InSucEofDesAddr c.Uint32T
			InErrEofDesAddr c.Uint32T
			InDscr          c.Uint32T
			InDscrBf0       c.Uint32T
			InDscrBf1       c.Uint32T
			InPri           struct {
				Val c.Uint32T
			}
			InPeriSel struct {
				Val c.Uint32T
			}
		}
		ReservedA4 c.Uint32T
		ReservedA8 c.Uint32T
		ReservedAc c.Uint32T
		ReservedB0 c.Uint32T
		ReservedB4 c.Uint32T
		ReservedB8 c.Uint32T
		ReservedBc c.Uint32T
		ReservedC0 c.Uint32T
		ReservedC4 c.Uint32T
		ReservedC8 c.Uint32T
		ReservedCc c.Uint32T
		Out        struct {
			OutConf0 struct {
				Val c.Uint32T
			}
			OutConf1 struct {
				Val c.Uint32T
			}
			OutfifoStatus struct {
				Val c.Uint32T
			}
			OutPush struct {
				Val c.Uint32T
			}
			OutLink struct {
				Val c.Uint32T
			}
			OutState struct {
				Val c.Uint32T
			}
			OutEofDesAddr    c.Uint32T
			OutEofBfrDesAddr c.Uint32T
			OutDscr          c.Uint32T
			OutDscrBf0       c.Uint32T
			OutDscrBf1       c.Uint32T
			OutPri           struct {
				Val c.Uint32T
			}
			OutPeriSel struct {
				Val c.Uint32T
			}
		}
		Reserved104 c.Uint32T
		Reserved108 c.Uint32T
		Reserved10c c.Uint32T
		Reserved110 c.Uint32T
		Reserved114 c.Uint32T
		Reserved118 c.Uint32T
		Reserved11c c.Uint32T
		Reserved120 c.Uint32T
		Reserved124 c.Uint32T
		Reserved128 c.Uint32T
		Reserved12c c.Uint32T
	}
}
type GdmaDevT GdmaDevS
type ETSSTATUS c.Int

const (
	ETS_OK      ETSSTATUS = 0
	ETS_FAILED  ETSSTATUS = 1
	ETS_PENDING ETSSTATUS = 2
	ETS_BUSY    ETSSTATUS = 3
	ETS_CANCEL  ETSSTATUS = 4
)

type EtsStatusT ETSSTATUS
type ETSSignal c.Uint32T
type ETSParam c.Uint32T

type ETSEventTag struct {
	Unused [8]uint8
}
type ETSEvent ETSEventTag

// llgo:type C
type ETSTask func(*ETSEvent)

// llgo:type C
type EtsIdleCbT func(c.Pointer)

// llgo:type C
type ETSTimerFunc func(c.Pointer)

type X_ETSTIMER_ struct {
	TimerNext   *X_ETSTIMER_
	TimerExpire c.Uint32T
	TimerPeriod c.Uint32T
	TimerFunc   *ETSTimerFunc
	TimerArg    c.Pointer
}
type ETSTimer X_ETSTIMER_

// llgo:type C
type EtsIsrT func(c.Pointer)
type STATUS c.Int

const (
	OK      STATUS = 0
	FAIL    STATUS = 1
	PENDING STATUS = 2
	BUSY    STATUS = 3
	CANCEL  STATUS = 4
)

type SHATYPE c.Int

const (
	SHA1         SHATYPE = 0
	SHA2_224     SHATYPE = 1
	SHA2_256     SHATYPE = 2
	SHA_TYPE_MAX SHATYPE = 3
)

type SHAContext struct {
	Start      bool
	InHardware bool
	Type       SHATYPE
	State      [16]c.Uint32T
	Buffer     [128]c.Char
	TotalBits  [4]c.Uint32T
}
type SHACTX SHAContext
type X__gnucVaList c.Pointer
type FposT X_fposT
type OffT X__offT

// llgo:type C
type CookieReadFunctionT func(c.Pointer, *c.Char, c.SizeT) c.SsizeT

// llgo:type C
type CookieWriteFunctionT func(c.Pointer, *c.Char, c.SizeT) c.SsizeT

// llgo:type C
type CookieSeekFunctionT func(c.Pointer, *OffT, c.Int) c.Int

// llgo:type C
type CookieCloseFunctionT func(c.Pointer) c.Int

type CookieIoFunctionsT struct {
	Read  *CookieReadFunctionT
	Write *CookieWriteFunctionT
	Seek  *CookieSeekFunctionT
	Close *CookieCloseFunctionT
}
type EspErrT c.Int

/* this bitfield is start from the LSB!!! */

type LldescS struct {
	Size   c.Uint32T
	Length c.Uint32T
	Offset c.Uint32T
	Sosf   c.Uint32T
	Eof    c.Uint32T
	Owner  c.Uint32T
	Buf    *c.Uint8T
}
type LldescT LldescS

/*
 * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
 *
 * SPDX-License-Identifier: Apache-2.0
 */

type RtcCntlDevS struct {
	Options0 struct {
		Val c.Uint32T
	}
	SlpTimer0 c.Uint32T
	SlpTimer1 struct {
		Val c.Uint32T
	}
	TimeUpdate struct {
		Val c.Uint32T
	}
	TimeLow0  c.Uint32T
	TimeHigh0 struct {
		Val c.Uint32T
	}
	State0 struct {
		Val c.Uint32T
	}
	Timer1 struct {
		Val c.Uint32T
	}
	Timer2 struct {
		Val c.Uint32T
	}
	Timer3 struct {
		Val c.Uint32T
	}
	Timer4 struct {
		Val c.Uint32T
	}
	Timer5 struct {
		Val c.Uint32T
	}
	Timer6 struct {
		Val c.Uint32T
	}
	AnaConf struct {
		Val c.Uint32T
	}
	ResetState struct {
		Val c.Uint32T
	}
	WakeupState struct {
		Val c.Uint32T
	}
	IntEna struct {
		Val c.Uint32T
	}
	IntRaw struct {
		Val c.Uint32T
	}
	IntSt struct {
		Val c.Uint32T
	}
	IntClr struct {
		Val c.Uint32T
	}
	Store      [4]c.Uint32T
	ExtXtlConf struct {
		Val c.Uint32T
	}
	ExtWakeupConf struct {
		Val c.Uint32T
	}
	SlpRejectConf struct {
		Val c.Uint32T
	}
	CpuPeriodConf struct {
		Val c.Uint32T
	}
	ClkConf struct {
		Val c.Uint32T
	}
	SlowClkConf struct {
		Val c.Uint32T
	}
	SdioConf struct {
		Val c.Uint32T
	}
	BiasConf struct {
		Val c.Uint32T
	}
	Rtc struct {
		Val c.Uint32T
	}
	RtcPwc struct {
		Val c.Uint32T
	}
	DigPwc struct {
		Val c.Uint32T
	}
	DigIso struct {
		Val c.Uint32T
	}
	WdtConfig0 struct {
		Val c.Uint32T
	}
	WdtConfig1 c.Uint32T
	WdtConfig2 c.Uint32T
	WdtConfig3 c.Uint32T
	WdtConfig4 c.Uint32T
	WdtFeed    struct {
		Val c.Uint32T
	}
	WdtWprotect c.Uint32T
	SwdConf     struct {
		Val c.Uint32T
	}
	SwdWprotect c.Uint32T
	SwCpuStall  struct {
		Val c.Uint32T
	}
	Store4     c.Uint32T
	Store5     c.Uint32T
	Store6     c.Uint32T
	Store7     c.Uint32T
	LowPowerSt struct {
		Val c.Uint32T
	}
	Diag0   c.Uint32T
	PadHold struct {
		Val c.Uint32T
	}
	DigPadHold c.Uint32T
	BrownOut   struct {
		Val c.Uint32T
	}
	TimeLow1  c.Uint32T
	TimeHigh1 struct {
		Val c.Uint32T
	}
	Xtal32kClkFactor c.Uint32T
	Xtal32kConf      struct {
		Val c.Uint32T
	}
	UsbConf struct {
		Val c.Uint32T
	}
	SlpRejectCause struct {
		Val c.Uint32T
	}
	Option1 struct {
		Val c.Uint32T
	}
	SlpWakeupCause struct {
		Val c.Uint32T
	}
	UlpCpTimer1 struct {
		Val c.Uint32T
	}
	IntEnaW1ts struct {
		Val c.Uint32T
	}
	IntEnaW1tc struct {
		Val c.Uint32T
	}
	RetentionCtrl struct {
		Val c.Uint32T
	}
	FibSel struct {
		Val c.Uint32T
	}
	GpioWakeup struct {
		Val c.Uint32T
	}
	DbgSel struct {
		Val c.Uint32T
	}
	DbgMap struct {
		Val c.Uint32T
	}
	SensorCtrl struct {
		Val c.Uint32T
	}
	DbgSarSel struct {
		Val c.Uint32T
	}
	PgCtrl struct {
		Val c.Uint32T
	}
	Reserved128 c.Uint32T
	Reserved12c c.Uint32T
	Reserved130 c.Uint32T
	Reserved134 c.Uint32T
	Reserved138 c.Uint32T
	Reserved13c c.Uint32T
	Reserved140 c.Uint32T
	Reserved144 c.Uint32T
	Reserved148 c.Uint32T
	Reserved14c c.Uint32T
	Reserved150 c.Uint32T
	Reserved154 c.Uint32T
	Reserved158 c.Uint32T
	Reserved15c c.Uint32T
	Reserved160 c.Uint32T
	Reserved164 c.Uint32T
	Reserved168 c.Uint32T
	Reserved16c c.Uint32T
	Reserved170 c.Uint32T
	Reserved174 c.Uint32T
	Reserved178 c.Uint32T
	Reserved17c c.Uint32T
	Reserved180 c.Uint32T
	Reserved184 c.Uint32T
	Reserved188 c.Uint32T
	Reserved18c c.Uint32T
	Reserved190 c.Uint32T
	Reserved194 c.Uint32T
	Reserved198 c.Uint32T
	Reserved19c c.Uint32T
	Reserved1a0 c.Uint32T
	Reserved1a4 c.Uint32T
	Reserved1a8 c.Uint32T
	Reserved1ac c.Uint32T
	Reserved1b0 c.Uint32T
	Reserved1b4 c.Uint32T
	Reserved1b8 c.Uint32T
	Reserved1bc c.Uint32T
	Reserved1c0 c.Uint32T
	Reserved1c4 c.Uint32T
	Reserved1c8 c.Uint32T
	Reserved1cc c.Uint32T
	Reserved1d0 c.Uint32T
	Reserved1d4 c.Uint32T
	Reserved1d8 c.Uint32T
	Reserved1dc c.Uint32T
	Reserved1e0 c.Uint32T
	Reserved1e4 c.Uint32T
	Reserved1e8 c.Uint32T
	Reserved1ec c.Uint32T
	Reserved1f0 c.Uint32T
	Reserved1f4 c.Uint32T
	Reserved1f8 c.Uint32T
	Date        struct {
		Val c.Uint32T
	}
}
type RtcCntlDevT RtcCntlDevS

/*
 * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
 *
 * SPDX-License-Identifier: Apache-2.0
 */

type UhciDevS struct {
	Conf0 struct {
		Val c.Uint32T
	}
	IntRaw struct {
		Val c.Uint32T
	}
	IntSt struct {
		Val c.Uint32T
	}
	IntEna struct {
		Val c.Uint32T
	}
	IntClr struct {
		Val c.Uint32T
	}
	Conf1 struct {
		Val c.Uint32T
	}
	State0 struct {
		Val c.Uint32T
	}
	State1 struct {
		Val c.Uint32T
	}
	EscapeConf struct {
		Val c.Uint32T
	}
	HungConf struct {
		Val c.Uint32T
	}
	AckNum struct {
		Val c.Uint32T
	}
	RxHead    c.Uint32T
	QuickSent struct {
		Val c.Uint32T
	}
	QData [7]struct {
		WData [2]c.Uint32T
	}
	EscConf0 struct {
		Val c.Uint32T
	}
	EscConf1 struct {
		Val c.Uint32T
	}
	EscConf2 struct {
		Val c.Uint32T
	}
	EscConf3 struct {
		Val c.Uint32T
	}
	PktThres struct {
		Val c.Uint32T
	}
	Date c.Uint32T
}
type UhciDevT UhciDevS

type SystemDevS struct {
	CpuPeriClkEn struct {
		Val c.Uint32T
	}
	CpuPeriRstEn struct {
		Val c.Uint32T
	}
	CpuPerConf struct {
		Val c.Uint32T
	}
	MemPdMask struct {
		Val c.Uint32T
	}
	PeripClkEn0 struct {
		Val c.Uint32T
	}
	PeripClkEn1 struct {
		Val c.Uint32T
	}
	PeripRstEn0 struct {
		Val c.Uint32T
	}
	PeripRstEn1 struct {
		Val c.Uint32T
	}
	BtLpckDivInt struct {
		Val c.Uint32T
	}
	BtLpckDivFrac struct {
		Val c.Uint32T
	}
	CpuIntrFromCpu0 struct {
		Val c.Uint32T
	}
	CpuIntrFromCpu1 struct {
		Val c.Uint32T
	}
	CpuIntrFromCpu2 struct {
		Val c.Uint32T
	}
	CpuIntrFromCpu3 struct {
		Val c.Uint32T
	}
	RsaPdCtrl struct {
		Val c.Uint32T
	}
	EdmaCtrl struct {
		Val c.Uint32T
	}
	CacheControl struct {
		Val c.Uint32T
	}
	ExternalDeviceEncryptDecryptControl struct {
		Val c.Uint32T
	}
	RtcFastmemConfig struct {
		Val c.Uint32T
	}
	RtcFastmemCrc    c.Uint32T
	RedundantEcoCtrl struct {
		Val c.Uint32T
	}
	ClockGate struct {
		Val c.Uint32T
	}
	SysclkConf struct {
		Val c.Uint32T
	}
	MemPvt struct {
		Val c.Uint32T
	}
	CombPvtLvtConf struct {
		Val c.Uint32T
	}
	CombPvtNvtConf struct {
		Val c.Uint32T
	}
	CombPvtHvtConf struct {
		Val c.Uint32T
	}
	CombPvtErrLvtSite0 struct {
		Val c.Uint32T
	}
	CombPvtErrNvtSite0 struct {
		Val c.Uint32T
	}
	CombPvtErrHvtSite0 struct {
		Val c.Uint32T
	}
	CombPvtErrLvtSite1 struct {
		Val c.Uint32T
	}
	CombPvtErrNvtSite1 struct {
		Val c.Uint32T
	}
	CombPvtErrHvtSite1 struct {
		Val c.Uint32T
	}
	CombPvtErrLvtSite2 struct {
		Val c.Uint32T
	}
	CombPvtErrNvtSite2 struct {
		Val c.Uint32T
	}
	CombPvtErrHvtSite2 struct {
		Val c.Uint32T
	}
	CombPvtErrLvtSite3 struct {
		Val c.Uint32T
	}
	CombPvtErrNvtSite3 struct {
		Val c.Uint32T
	}
	CombPvtErrHvtSite3 struct {
		Val c.Uint32T
	}
	Reserved9c  c.Uint32T
	ReservedA0  c.Uint32T
	ReservedA4  c.Uint32T
	ReservedA8  c.Uint32T
	ReservedAc  c.Uint32T
	ReservedB0  c.Uint32T
	ReservedB4  c.Uint32T
	ReservedB8  c.Uint32T
	ReservedBc  c.Uint32T
	ReservedC0  c.Uint32T
	ReservedC4  c.Uint32T
	ReservedC8  c.Uint32T
	ReservedCc  c.Uint32T
	ReservedD0  c.Uint32T
	ReservedD4  c.Uint32T
	ReservedD8  c.Uint32T
	ReservedDc  c.Uint32T
	ReservedE0  c.Uint32T
	ReservedE4  c.Uint32T
	ReservedE8  c.Uint32T
	ReservedEc  c.Uint32T
	ReservedF0  c.Uint32T
	ReservedF4  c.Uint32T
	ReservedF8  c.Uint32T
	ReservedFc  c.Uint32T
	Reserved100 c.Uint32T
	Reserved104 c.Uint32T
	Reserved108 c.Uint32T
	Reserved10c c.Uint32T
	Reserved110 c.Uint32T
	Reserved114 c.Uint32T
	Reserved118 c.Uint32T
	Reserved11c c.Uint32T
	Reserved120 c.Uint32T
	Reserved124 c.Uint32T
	Reserved128 c.Uint32T
	Reserved12c c.Uint32T
	Reserved130 c.Uint32T
	Reserved134 c.Uint32T
	Reserved138 c.Uint32T
	Reserved13c c.Uint32T
	Reserved140 c.Uint32T
	Reserved144 c.Uint32T
	Reserved148 c.Uint32T
	Reserved14c c.Uint32T
	Reserved150 c.Uint32T
	Reserved154 c.Uint32T
	Reserved158 c.Uint32T
	Reserved15c c.Uint32T
	Reserved160 c.Uint32T
	Reserved164 c.Uint32T
	Reserved168 c.Uint32T
	Reserved16c c.Uint32T
	Reserved170 c.Uint32T
	Reserved174 c.Uint32T
	Reserved178 c.Uint32T
	Reserved17c c.Uint32T
	Reserved180 c.Uint32T
	Reserved184 c.Uint32T
	Reserved188 c.Uint32T
	Reserved18c c.Uint32T
	Reserved190 c.Uint32T
	Reserved194 c.Uint32T
	Reserved198 c.Uint32T
	Reserved19c c.Uint32T
	Reserved1a0 c.Uint32T
	Reserved1a4 c.Uint32T
	Reserved1a8 c.Uint32T
	Reserved1ac c.Uint32T
	Reserved1b0 c.Uint32T
	Reserved1b4 c.Uint32T
	Reserved1b8 c.Uint32T
	Reserved1bc c.Uint32T
	Reserved1c0 c.Uint32T
	Reserved1c4 c.Uint32T
	Reserved1c8 c.Uint32T
	Reserved1cc c.Uint32T
	Reserved1d0 c.Uint32T
	Reserved1d4 c.Uint32T
	Reserved1d8 c.Uint32T
	Reserved1dc c.Uint32T
	Reserved1e0 c.Uint32T
	Reserved1e4 c.Uint32T
	Reserved1e8 c.Uint32T
	Reserved1ec c.Uint32T
	Reserved1f0 c.Uint32T
	Reserved1f4 c.Uint32T
	Reserved1f8 c.Uint32T
	Reserved1fc c.Uint32T
	Reserved200 c.Uint32T
	Reserved204 c.Uint32T
	Reserved208 c.Uint32T
	Reserved20c c.Uint32T
	Reserved210 c.Uint32T
	Reserved214 c.Uint32T
	Reserved218 c.Uint32T
	Reserved21c c.Uint32T
	Reserved220 c.Uint32T
	Reserved224 c.Uint32T
	Reserved228 c.Uint32T
	Reserved22c c.Uint32T
	Reserved230 c.Uint32T
	Reserved234 c.Uint32T
	Reserved238 c.Uint32T
	Reserved23c c.Uint32T
	Reserved240 c.Uint32T
	Reserved244 c.Uint32T
	Reserved248 c.Uint32T
	Reserved24c c.Uint32T
	Reserved250 c.Uint32T
	Reserved254 c.Uint32T
	Reserved258 c.Uint32T
	Reserved25c c.Uint32T
	Reserved260 c.Uint32T
	Reserved264 c.Uint32T
	Reserved268 c.Uint32T
	Reserved26c c.Uint32T
	Reserved270 c.Uint32T
	Reserved274 c.Uint32T
	Reserved278 c.Uint32T
	Reserved27c c.Uint32T
	Reserved280 c.Uint32T
	Reserved284 c.Uint32T
	Reserved288 c.Uint32T
	Reserved28c c.Uint32T
	Reserved290 c.Uint32T
	Reserved294 c.Uint32T
	Reserved298 c.Uint32T
	Reserved29c c.Uint32T
	Reserved2a0 c.Uint32T
	Reserved2a4 c.Uint32T
	Reserved2a8 c.Uint32T
	Reserved2ac c.Uint32T
	Reserved2b0 c.Uint32T
	Reserved2b4 c.Uint32T
	Reserved2b8 c.Uint32T
	Reserved2bc c.Uint32T
	Reserved2c0 c.Uint32T
	Reserved2c4 c.Uint32T
	Reserved2c8 c.Uint32T
	Reserved2cc c.Uint32T
	Reserved2d0 c.Uint32T
	Reserved2d4 c.Uint32T
	Reserved2d8 c.Uint32T
	Reserved2dc c.Uint32T
	Reserved2e0 c.Uint32T
	Reserved2e4 c.Uint32T
	Reserved2e8 c.Uint32T
	Reserved2ec c.Uint32T
	Reserved2f0 c.Uint32T
	Reserved2f4 c.Uint32T
	Reserved2f8 c.Uint32T
	Reserved2fc c.Uint32T
	Reserved300 c.Uint32T
	Reserved304 c.Uint32T
	Reserved308 c.Uint32T
	Reserved30c c.Uint32T
	Reserved310 c.Uint32T
	Reserved314 c.Uint32T
	Reserved318 c.Uint32T
	Reserved31c c.Uint32T
	Reserved320 c.Uint32T
	Reserved324 c.Uint32T
	Reserved328 c.Uint32T
	Reserved32c c.Uint32T
	Reserved330 c.Uint32T
	Reserved334 c.Uint32T
	Reserved338 c.Uint32T
	Reserved33c c.Uint32T
	Reserved340 c.Uint32T
	Reserved344 c.Uint32T
	Reserved348 c.Uint32T
	Reserved34c c.Uint32T
	Reserved350 c.Uint32T
	Reserved354 c.Uint32T
	Reserved358 c.Uint32T
	Reserved35c c.Uint32T
	Reserved360 c.Uint32T
	Reserved364 c.Uint32T
	Reserved368 c.Uint32T
	Reserved36c c.Uint32T
	Reserved370 c.Uint32T
	Reserved374 c.Uint32T
	Reserved378 c.Uint32T
	Reserved37c c.Uint32T
	Reserved380 c.Uint32T
	Reserved384 c.Uint32T
	Reserved388 c.Uint32T
	Reserved38c c.Uint32T
	Reserved390 c.Uint32T
	Reserved394 c.Uint32T
	Reserved398 c.Uint32T
	Reserved39c c.Uint32T
	Reserved3a0 c.Uint32T
	Reserved3a4 c.Uint32T
	Reserved3a8 c.Uint32T
	Reserved3ac c.Uint32T
	Reserved3b0 c.Uint32T
	Reserved3b4 c.Uint32T
	Reserved3b8 c.Uint32T
	Reserved3bc c.Uint32T
	Reserved3c0 c.Uint32T
	Reserved3c4 c.Uint32T
	Reserved3c8 c.Uint32T
	Reserved3cc c.Uint32T
	Reserved3d0 c.Uint32T
	Reserved3d4 c.Uint32T
	Reserved3d8 c.Uint32T
	Reserved3dc c.Uint32T
	Reserved3e0 c.Uint32T
	Reserved3e4 c.Uint32T
	Reserved3e8 c.Uint32T
	Reserved3ec c.Uint32T
	Reserved3f0 c.Uint32T
	Reserved3f4 c.Uint32T
	Reserved3f8 c.Uint32T
	Reserved3fc c.Uint32T
	Reserved400 c.Uint32T
	Reserved404 c.Uint32T
	Reserved408 c.Uint32T
	Reserved40c c.Uint32T
	Reserved410 c.Uint32T
	Reserved414 c.Uint32T
	Reserved418 c.Uint32T
	Reserved41c c.Uint32T
	Reserved420 c.Uint32T
	Reserved424 c.Uint32T
	Reserved428 c.Uint32T
	Reserved42c c.Uint32T
	Reserved430 c.Uint32T
	Reserved434 c.Uint32T
	Reserved438 c.Uint32T
	Reserved43c c.Uint32T
	Reserved440 c.Uint32T
	Reserved444 c.Uint32T
	Reserved448 c.Uint32T
	Reserved44c c.Uint32T
	Reserved450 c.Uint32T
	Reserved454 c.Uint32T
	Reserved458 c.Uint32T
	Reserved45c c.Uint32T
	Reserved460 c.Uint32T
	Reserved464 c.Uint32T
	Reserved468 c.Uint32T
	Reserved46c c.Uint32T
	Reserved470 c.Uint32T
	Reserved474 c.Uint32T
	Reserved478 c.Uint32T
	Reserved47c c.Uint32T
	Reserved480 c.Uint32T
	Reserved484 c.Uint32T
	Reserved488 c.Uint32T
	Reserved48c c.Uint32T
	Reserved490 c.Uint32T
	Reserved494 c.Uint32T
	Reserved498 c.Uint32T
	Reserved49c c.Uint32T
	Reserved4a0 c.Uint32T
	Reserved4a4 c.Uint32T
	Reserved4a8 c.Uint32T
	Reserved4ac c.Uint32T
	Reserved4b0 c.Uint32T
	Reserved4b4 c.Uint32T
	Reserved4b8 c.Uint32T
	Reserved4bc c.Uint32T
	Reserved4c0 c.Uint32T
	Reserved4c4 c.Uint32T
	Reserved4c8 c.Uint32T
	Reserved4cc c.Uint32T
	Reserved4d0 c.Uint32T
	Reserved4d4 c.Uint32T
	Reserved4d8 c.Uint32T
	Reserved4dc c.Uint32T
	Reserved4e0 c.Uint32T
	Reserved4e4 c.Uint32T
	Reserved4e8 c.Uint32T
	Reserved4ec c.Uint32T
	Reserved4f0 c.Uint32T
	Reserved4f4 c.Uint32T
	Reserved4f8 c.Uint32T
	Reserved4fc c.Uint32T
	Reserved500 c.Uint32T
	Reserved504 c.Uint32T
	Reserved508 c.Uint32T
	Reserved50c c.Uint32T
	Reserved510 c.Uint32T
	Reserved514 c.Uint32T
	Reserved518 c.Uint32T
	Reserved51c c.Uint32T
	Reserved520 c.Uint32T
	Reserved524 c.Uint32T
	Reserved528 c.Uint32T
	Reserved52c c.Uint32T
	Reserved530 c.Uint32T
	Reserved534 c.Uint32T
	Reserved538 c.Uint32T
	Reserved53c c.Uint32T
	Reserved540 c.Uint32T
	Reserved544 c.Uint32T
	Reserved548 c.Uint32T
	Reserved54c c.Uint32T
	Reserved550 c.Uint32T
	Reserved554 c.Uint32T
	Reserved558 c.Uint32T
	Reserved55c c.Uint32T
	Reserved560 c.Uint32T
	Reserved564 c.Uint32T
	Reserved568 c.Uint32T
	Reserved56c c.Uint32T
	Reserved570 c.Uint32T
	Reserved574 c.Uint32T
	Reserved578 c.Uint32T
	Reserved57c c.Uint32T
	Reserved580 c.Uint32T
	Reserved584 c.Uint32T
	Reserved588 c.Uint32T
	Reserved58c c.Uint32T
	Reserved590 c.Uint32T
	Reserved594 c.Uint32T
	Reserved598 c.Uint32T
	Reserved59c c.Uint32T
	Reserved5a0 c.Uint32T
	Reserved5a4 c.Uint32T
	Reserved5a8 c.Uint32T
	Reserved5ac c.Uint32T
	Reserved5b0 c.Uint32T
	Reserved5b4 c.Uint32T
	Reserved5b8 c.Uint32T
	Reserved5bc c.Uint32T
	Reserved5c0 c.Uint32T
	Reserved5c4 c.Uint32T
	Reserved5c8 c.Uint32T
	Reserved5cc c.Uint32T
	Reserved5d0 c.Uint32T
	Reserved5d4 c.Uint32T
	Reserved5d8 c.Uint32T
	Reserved5dc c.Uint32T
	Reserved5e0 c.Uint32T
	Reserved5e4 c.Uint32T
	Reserved5e8 c.Uint32T
	Reserved5ec c.Uint32T
	Reserved5f0 c.Uint32T
	Reserved5f4 c.Uint32T
	Reserved5f8 c.Uint32T
	Reserved5fc c.Uint32T
	Reserved600 c.Uint32T
	Reserved604 c.Uint32T
	Reserved608 c.Uint32T
	Reserved60c c.Uint32T
	Reserved610 c.Uint32T
	Reserved614 c.Uint32T
	Reserved618 c.Uint32T
	Reserved61c c.Uint32T
	Reserved620 c.Uint32T
	Reserved624 c.Uint32T
	Reserved628 c.Uint32T
	Reserved62c c.Uint32T
	Reserved630 c.Uint32T
	Reserved634 c.Uint32T
	Reserved638 c.Uint32T
	Reserved63c c.Uint32T
	Reserved640 c.Uint32T
	Reserved644 c.Uint32T
	Reserved648 c.Uint32T
	Reserved64c c.Uint32T
	Reserved650 c.Uint32T
	Reserved654 c.Uint32T
	Reserved658 c.Uint32T
	Reserved65c c.Uint32T
	Reserved660 c.Uint32T
	Reserved664 c.Uint32T
	Reserved668 c.Uint32T
	Reserved66c c.Uint32T
	Reserved670 c.Uint32T
	Reserved674 c.Uint32T
	Reserved678 c.Uint32T
	Reserved67c c.Uint32T
	Reserved680 c.Uint32T
	Reserved684 c.Uint32T
	Reserved688 c.Uint32T
	Reserved68c c.Uint32T
	Reserved690 c.Uint32T
	Reserved694 c.Uint32T
	Reserved698 c.Uint32T
	Reserved69c c.Uint32T
	Reserved6a0 c.Uint32T
	Reserved6a4 c.Uint32T
	Reserved6a8 c.Uint32T
	Reserved6ac c.Uint32T
	Reserved6b0 c.Uint32T
	Reserved6b4 c.Uint32T
	Reserved6b8 c.Uint32T
	Reserved6bc c.Uint32T
	Reserved6c0 c.Uint32T
	Reserved6c4 c.Uint32T
	Reserved6c8 c.Uint32T
	Reserved6cc c.Uint32T
	Reserved6d0 c.Uint32T
	Reserved6d4 c.Uint32T
	Reserved6d8 c.Uint32T
	Reserved6dc c.Uint32T
	Reserved6e0 c.Uint32T
	Reserved6e4 c.Uint32T
	Reserved6e8 c.Uint32T
	Reserved6ec c.Uint32T
	Reserved6f0 c.Uint32T
	Reserved6f4 c.Uint32T
	Reserved6f8 c.Uint32T
	Reserved6fc c.Uint32T
	Reserved700 c.Uint32T
	Reserved704 c.Uint32T
	Reserved708 c.Uint32T
	Reserved70c c.Uint32T
	Reserved710 c.Uint32T
	Reserved714 c.Uint32T
	Reserved718 c.Uint32T
	Reserved71c c.Uint32T
	Reserved720 c.Uint32T
	Reserved724 c.Uint32T
	Reserved728 c.Uint32T
	Reserved72c c.Uint32T
	Reserved730 c.Uint32T
	Reserved734 c.Uint32T
	Reserved738 c.Uint32T
	Reserved73c c.Uint32T
	Reserved740 c.Uint32T
	Reserved744 c.Uint32T
	Reserved748 c.Uint32T
	Reserved74c c.Uint32T
	Reserved750 c.Uint32T
	Reserved754 c.Uint32T
	Reserved758 c.Uint32T
	Reserved75c c.Uint32T
	Reserved760 c.Uint32T
	Reserved764 c.Uint32T
	Reserved768 c.Uint32T
	Reserved76c c.Uint32T
	Reserved770 c.Uint32T
	Reserved774 c.Uint32T
	Reserved778 c.Uint32T
	Reserved77c c.Uint32T
	Reserved780 c.Uint32T
	Reserved784 c.Uint32T
	Reserved788 c.Uint32T
	Reserved78c c.Uint32T
	Reserved790 c.Uint32T
	Reserved794 c.Uint32T
	Reserved798 c.Uint32T
	Reserved79c c.Uint32T
	Reserved7a0 c.Uint32T
	Reserved7a4 c.Uint32T
	Reserved7a8 c.Uint32T
	Reserved7ac c.Uint32T
	Reserved7b0 c.Uint32T
	Reserved7b4 c.Uint32T
	Reserved7b8 c.Uint32T
	Reserved7bc c.Uint32T
	Reserved7c0 c.Uint32T
	Reserved7c4 c.Uint32T
	Reserved7c8 c.Uint32T
	Reserved7cc c.Uint32T
	Reserved7d0 c.Uint32T
	Reserved7d4 c.Uint32T
	Reserved7d8 c.Uint32T
	Reserved7dc c.Uint32T
	Reserved7e0 c.Uint32T
	Reserved7e4 c.Uint32T
	Reserved7e8 c.Uint32T
	Reserved7ec c.Uint32T
	Reserved7f0 c.Uint32T
	Reserved7f4 c.Uint32T
	Reserved7f8 c.Uint32T
	Reserved7fc c.Uint32T
	Reserved800 c.Uint32T
	Reserved804 c.Uint32T
	Reserved808 c.Uint32T
	Reserved80c c.Uint32T
	Reserved810 c.Uint32T
	Reserved814 c.Uint32T
	Reserved818 c.Uint32T
	Reserved81c c.Uint32T
	Reserved820 c.Uint32T
	Reserved824 c.Uint32T
	Reserved828 c.Uint32T
	Reserved82c c.Uint32T
	Reserved830 c.Uint32T
	Reserved834 c.Uint32T
	Reserved838 c.Uint32T
	Reserved83c c.Uint32T
	Reserved840 c.Uint32T
	Reserved844 c.Uint32T
	Reserved848 c.Uint32T
	Reserved84c c.Uint32T
	Reserved850 c.Uint32T
	Reserved854 c.Uint32T
	Reserved858 c.Uint32T
	Reserved85c c.Uint32T
	Reserved860 c.Uint32T
	Reserved864 c.Uint32T
	Reserved868 c.Uint32T
	Reserved86c c.Uint32T
	Reserved870 c.Uint32T
	Reserved874 c.Uint32T
	Reserved878 c.Uint32T
	Reserved87c c.Uint32T
	Reserved880 c.Uint32T
	Reserved884 c.Uint32T
	Reserved888 c.Uint32T
	Reserved88c c.Uint32T
	Reserved890 c.Uint32T
	Reserved894 c.Uint32T
	Reserved898 c.Uint32T
	Reserved89c c.Uint32T
	Reserved8a0 c.Uint32T
	Reserved8a4 c.Uint32T
	Reserved8a8 c.Uint32T
	Reserved8ac c.Uint32T
	Reserved8b0 c.Uint32T
	Reserved8b4 c.Uint32T
	Reserved8b8 c.Uint32T
	Reserved8bc c.Uint32T
	Reserved8c0 c.Uint32T
	Reserved8c4 c.Uint32T
	Reserved8c8 c.Uint32T
	Reserved8cc c.Uint32T
	Reserved8d0 c.Uint32T
	Reserved8d4 c.Uint32T
	Reserved8d8 c.Uint32T
	Reserved8dc c.Uint32T
	Reserved8e0 c.Uint32T
	Reserved8e4 c.Uint32T
	Reserved8e8 c.Uint32T
	Reserved8ec c.Uint32T
	Reserved8f0 c.Uint32T
	Reserved8f4 c.Uint32T
	Reserved8f8 c.Uint32T
	Reserved8fc c.Uint32T
	Reserved900 c.Uint32T
	Reserved904 c.Uint32T
	Reserved908 c.Uint32T
	Reserved90c c.Uint32T
	Reserved910 c.Uint32T
	Reserved914 c.Uint32T
	Reserved918 c.Uint32T
	Reserved91c c.Uint32T
	Reserved920 c.Uint32T
	Reserved924 c.Uint32T
	Reserved928 c.Uint32T
	Reserved92c c.Uint32T
	Reserved930 c.Uint32T
	Reserved934 c.Uint32T
	Reserved938 c.Uint32T
	Reserved93c c.Uint32T
	Reserved940 c.Uint32T
	Reserved944 c.Uint32T
	Reserved948 c.Uint32T
	Reserved94c c.Uint32T
	Reserved950 c.Uint32T
	Reserved954 c.Uint32T
	Reserved958 c.Uint32T
	Reserved95c c.Uint32T
	Reserved960 c.Uint32T
	Reserved964 c.Uint32T
	Reserved968 c.Uint32T
	Reserved96c c.Uint32T
	Reserved970 c.Uint32T
	Reserved974 c.Uint32T
	Reserved978 c.Uint32T
	Reserved97c c.Uint32T
	Reserved980 c.Uint32T
	Reserved984 c.Uint32T
	Reserved988 c.Uint32T
	Reserved98c c.Uint32T
	Reserved990 c.Uint32T
	Reserved994 c.Uint32T
	Reserved998 c.Uint32T
	Reserved99c c.Uint32T
	Reserved9a0 c.Uint32T
	Reserved9a4 c.Uint32T
	Reserved9a8 c.Uint32T
	Reserved9ac c.Uint32T
	Reserved9b0 c.Uint32T
	Reserved9b4 c.Uint32T
	Reserved9b8 c.Uint32T
	Reserved9bc c.Uint32T
	Reserved9c0 c.Uint32T
	Reserved9c4 c.Uint32T
	Reserved9c8 c.Uint32T
	Reserved9cc c.Uint32T
	Reserved9d0 c.Uint32T
	Reserved9d4 c.Uint32T
	Reserved9d8 c.Uint32T
	Reserved9dc c.Uint32T
	Reserved9e0 c.Uint32T
	Reserved9e4 c.Uint32T
	Reserved9e8 c.Uint32T
	Reserved9ec c.Uint32T
	Reserved9f0 c.Uint32T
	Reserved9f4 c.Uint32T
	Reserved9f8 c.Uint32T
	Reserved9fc c.Uint32T
	ReservedA00 c.Uint32T
	ReservedA04 c.Uint32T
	ReservedA08 c.Uint32T
	ReservedA0c c.Uint32T
	ReservedA10 c.Uint32T
	ReservedA14 c.Uint32T
	ReservedA18 c.Uint32T
	ReservedA1c c.Uint32T
	ReservedA20 c.Uint32T
	ReservedA24 c.Uint32T
	ReservedA28 c.Uint32T
	ReservedA2c c.Uint32T
	ReservedA30 c.Uint32T
	ReservedA34 c.Uint32T
	ReservedA38 c.Uint32T
	ReservedA3c c.Uint32T
	ReservedA40 c.Uint32T
	ReservedA44 c.Uint32T
	ReservedA48 c.Uint32T
	ReservedA4c c.Uint32T
	ReservedA50 c.Uint32T
	ReservedA54 c.Uint32T
	ReservedA58 c.Uint32T
	ReservedA5c c.Uint32T
	ReservedA60 c.Uint32T
	ReservedA64 c.Uint32T
	ReservedA68 c.Uint32T
	ReservedA6c c.Uint32T
	ReservedA70 c.Uint32T
	ReservedA74 c.Uint32T
	ReservedA78 c.Uint32T
	ReservedA7c c.Uint32T
	ReservedA80 c.Uint32T
	ReservedA84 c.Uint32T
	ReservedA88 c.Uint32T
	ReservedA8c c.Uint32T
	ReservedA90 c.Uint32T
	ReservedA94 c.Uint32T
	ReservedA98 c.Uint32T
	ReservedA9c c.Uint32T
	ReservedAa0 c.Uint32T
	ReservedAa4 c.Uint32T
	ReservedAa8 c.Uint32T
	ReservedAac c.Uint32T
	ReservedAb0 c.Uint32T
	ReservedAb4 c.Uint32T
	ReservedAb8 c.Uint32T
	ReservedAbc c.Uint32T
	ReservedAc0 c.Uint32T
	ReservedAc4 c.Uint32T
	ReservedAc8 c.Uint32T
	ReservedAcc c.Uint32T
	ReservedAd0 c.Uint32T
	ReservedAd4 c.Uint32T
	ReservedAd8 c.Uint32T
	ReservedAdc c.Uint32T
	ReservedAe0 c.Uint32T
	ReservedAe4 c.Uint32T
	ReservedAe8 c.Uint32T
	ReservedAec c.Uint32T
	ReservedAf0 c.Uint32T
	ReservedAf4 c.Uint32T
	ReservedAf8 c.Uint32T
	ReservedAfc c.Uint32T
	ReservedB00 c.Uint32T
	ReservedB04 c.Uint32T
	ReservedB08 c.Uint32T
	ReservedB0c c.Uint32T
	ReservedB10 c.Uint32T
	ReservedB14 c.Uint32T
	ReservedB18 c.Uint32T
	ReservedB1c c.Uint32T
	ReservedB20 c.Uint32T
	ReservedB24 c.Uint32T
	ReservedB28 c.Uint32T
	ReservedB2c c.Uint32T
	ReservedB30 c.Uint32T
	ReservedB34 c.Uint32T
	ReservedB38 c.Uint32T
	ReservedB3c c.Uint32T
	ReservedB40 c.Uint32T
	ReservedB44 c.Uint32T
	ReservedB48 c.Uint32T
	ReservedB4c c.Uint32T
	ReservedB50 c.Uint32T
	ReservedB54 c.Uint32T
	ReservedB58 c.Uint32T
	ReservedB5c c.Uint32T
	ReservedB60 c.Uint32T
	ReservedB64 c.Uint32T
	ReservedB68 c.Uint32T
	ReservedB6c c.Uint32T
	ReservedB70 c.Uint32T
	ReservedB74 c.Uint32T
	ReservedB78 c.Uint32T
	ReservedB7c c.Uint32T
	ReservedB80 c.Uint32T
	ReservedB84 c.Uint32T
	ReservedB88 c.Uint32T
	ReservedB8c c.Uint32T
	ReservedB90 c.Uint32T
	ReservedB94 c.Uint32T
	ReservedB98 c.Uint32T
	ReservedB9c c.Uint32T
	ReservedBa0 c.Uint32T
	ReservedBa4 c.Uint32T
	ReservedBa8 c.Uint32T
	ReservedBac c.Uint32T
	ReservedBb0 c.Uint32T
	ReservedBb4 c.Uint32T
	ReservedBb8 c.Uint32T
	ReservedBbc c.Uint32T
	ReservedBc0 c.Uint32T
	ReservedBc4 c.Uint32T
	ReservedBc8 c.Uint32T
	ReservedBcc c.Uint32T
	ReservedBd0 c.Uint32T
	ReservedBd4 c.Uint32T
	ReservedBd8 c.Uint32T
	ReservedBdc c.Uint32T
	ReservedBe0 c.Uint32T
	ReservedBe4 c.Uint32T
	ReservedBe8 c.Uint32T
	ReservedBec c.Uint32T
	ReservedBf0 c.Uint32T
	ReservedBf4 c.Uint32T
	ReservedBf8 c.Uint32T
	ReservedBfc c.Uint32T
	ReservedC00 c.Uint32T
	ReservedC04 c.Uint32T
	ReservedC08 c.Uint32T
	ReservedC0c c.Uint32T
	ReservedC10 c.Uint32T
	ReservedC14 c.Uint32T
	ReservedC18 c.Uint32T
	ReservedC1c c.Uint32T
	ReservedC20 c.Uint32T
	ReservedC24 c.Uint32T
	ReservedC28 c.Uint32T
	ReservedC2c c.Uint32T
	ReservedC30 c.Uint32T
	ReservedC34 c.Uint32T
	ReservedC38 c.Uint32T
	ReservedC3c c.Uint32T
	ReservedC40 c.Uint32T
	ReservedC44 c.Uint32T
	ReservedC48 c.Uint32T
	ReservedC4c c.Uint32T
	ReservedC50 c.Uint32T
	ReservedC54 c.Uint32T
	ReservedC58 c.Uint32T
	ReservedC5c c.Uint32T
	ReservedC60 c.Uint32T
	ReservedC64 c.Uint32T
	ReservedC68 c.Uint32T
	ReservedC6c c.Uint32T
	ReservedC70 c.Uint32T
	ReservedC74 c.Uint32T
	ReservedC78 c.Uint32T
	ReservedC7c c.Uint32T
	ReservedC80 c.Uint32T
	ReservedC84 c.Uint32T
	ReservedC88 c.Uint32T
	ReservedC8c c.Uint32T
	ReservedC90 c.Uint32T
	ReservedC94 c.Uint32T
	ReservedC98 c.Uint32T
	ReservedC9c c.Uint32T
	ReservedCa0 c.Uint32T
	ReservedCa4 c.Uint32T
	ReservedCa8 c.Uint32T
	ReservedCac c.Uint32T
	ReservedCb0 c.Uint32T
	ReservedCb4 c.Uint32T
	ReservedCb8 c.Uint32T
	ReservedCbc c.Uint32T
	ReservedCc0 c.Uint32T
	ReservedCc4 c.Uint32T
	ReservedCc8 c.Uint32T
	ReservedCcc c.Uint32T
	ReservedCd0 c.Uint32T
	ReservedCd4 c.Uint32T
	ReservedCd8 c.Uint32T
	ReservedCdc c.Uint32T
	ReservedCe0 c.Uint32T
	ReservedCe4 c.Uint32T
	ReservedCe8 c.Uint32T
	ReservedCec c.Uint32T
	ReservedCf0 c.Uint32T
	ReservedCf4 c.Uint32T
	ReservedCf8 c.Uint32T
	ReservedCfc c.Uint32T
	ReservedD00 c.Uint32T
	ReservedD04 c.Uint32T
	ReservedD08 c.Uint32T
	ReservedD0c c.Uint32T
	ReservedD10 c.Uint32T
	ReservedD14 c.Uint32T
	ReservedD18 c.Uint32T
	ReservedD1c c.Uint32T
	ReservedD20 c.Uint32T
	ReservedD24 c.Uint32T
	ReservedD28 c.Uint32T
	ReservedD2c c.Uint32T
	ReservedD30 c.Uint32T
	ReservedD34 c.Uint32T
	ReservedD38 c.Uint32T
	ReservedD3c c.Uint32T
	ReservedD40 c.Uint32T
	ReservedD44 c.Uint32T
	ReservedD48 c.Uint32T
	ReservedD4c c.Uint32T
	ReservedD50 c.Uint32T
	ReservedD54 c.Uint32T
	ReservedD58 c.Uint32T
	ReservedD5c c.Uint32T
	ReservedD60 c.Uint32T
	ReservedD64 c.Uint32T
	ReservedD68 c.Uint32T
	ReservedD6c c.Uint32T
	ReservedD70 c.Uint32T
	ReservedD74 c.Uint32T
	ReservedD78 c.Uint32T
	ReservedD7c c.Uint32T
	ReservedD80 c.Uint32T
	ReservedD84 c.Uint32T
	ReservedD88 c.Uint32T
	ReservedD8c c.Uint32T
	ReservedD90 c.Uint32T
	ReservedD94 c.Uint32T
	ReservedD98 c.Uint32T
	ReservedD9c c.Uint32T
	ReservedDa0 c.Uint32T
	ReservedDa4 c.Uint32T
	ReservedDa8 c.Uint32T
	ReservedDac c.Uint32T
	ReservedDb0 c.Uint32T
	ReservedDb4 c.Uint32T
	ReservedDb8 c.Uint32T
	ReservedDbc c.Uint32T
	ReservedDc0 c.Uint32T
	ReservedDc4 c.Uint32T
	ReservedDc8 c.Uint32T
	ReservedDcc c.Uint32T
	ReservedDd0 c.Uint32T
	ReservedDd4 c.Uint32T
	ReservedDd8 c.Uint32T
	ReservedDdc c.Uint32T
	ReservedDe0 c.Uint32T
	ReservedDe4 c.Uint32T
	ReservedDe8 c.Uint32T
	ReservedDec c.Uint32T
	ReservedDf0 c.Uint32T
	ReservedDf4 c.Uint32T
	ReservedDf8 c.Uint32T
	ReservedDfc c.Uint32T
	ReservedE00 c.Uint32T
	ReservedE04 c.Uint32T
	ReservedE08 c.Uint32T
	ReservedE0c c.Uint32T
	ReservedE10 c.Uint32T
	ReservedE14 c.Uint32T
	ReservedE18 c.Uint32T
	ReservedE1c c.Uint32T
	ReservedE20 c.Uint32T
	ReservedE24 c.Uint32T
	ReservedE28 c.Uint32T
	ReservedE2c c.Uint32T
	ReservedE30 c.Uint32T
	ReservedE34 c.Uint32T
	ReservedE38 c.Uint32T
	ReservedE3c c.Uint32T
	ReservedE40 c.Uint32T
	ReservedE44 c.Uint32T
	ReservedE48 c.Uint32T
	ReservedE4c c.Uint32T
	ReservedE50 c.Uint32T
	ReservedE54 c.Uint32T
	ReservedE58 c.Uint32T
	ReservedE5c c.Uint32T
	ReservedE60 c.Uint32T
	ReservedE64 c.Uint32T
	ReservedE68 c.Uint32T
	ReservedE6c c.Uint32T
	ReservedE70 c.Uint32T
	ReservedE74 c.Uint32T
	ReservedE78 c.Uint32T
	ReservedE7c c.Uint32T
	ReservedE80 c.Uint32T
	ReservedE84 c.Uint32T
	ReservedE88 c.Uint32T
	ReservedE8c c.Uint32T
	ReservedE90 c.Uint32T
	ReservedE94 c.Uint32T
	ReservedE98 c.Uint32T
	ReservedE9c c.Uint32T
	ReservedEa0 c.Uint32T
	ReservedEa4 c.Uint32T
	ReservedEa8 c.Uint32T
	ReservedEac c.Uint32T
	ReservedEb0 c.Uint32T
	ReservedEb4 c.Uint32T
	ReservedEb8 c.Uint32T
	ReservedEbc c.Uint32T
	ReservedEc0 c.Uint32T
	ReservedEc4 c.Uint32T
	ReservedEc8 c.Uint32T
	ReservedEcc c.Uint32T
	ReservedEd0 c.Uint32T
	ReservedEd4 c.Uint32T
	ReservedEd8 c.Uint32T
	ReservedEdc c.Uint32T
	ReservedEe0 c.Uint32T
	ReservedEe4 c.Uint32T
	ReservedEe8 c.Uint32T
	ReservedEec c.Uint32T
	ReservedEf0 c.Uint32T
	ReservedEf4 c.Uint32T
	ReservedEf8 c.Uint32T
	ReservedEfc c.Uint32T
	ReservedF00 c.Uint32T
	ReservedF04 c.Uint32T
	ReservedF08 c.Uint32T
	ReservedF0c c.Uint32T
	ReservedF10 c.Uint32T
	ReservedF14 c.Uint32T
	ReservedF18 c.Uint32T
	ReservedF1c c.Uint32T
	ReservedF20 c.Uint32T
	ReservedF24 c.Uint32T
	ReservedF28 c.Uint32T
	ReservedF2c c.Uint32T
	ReservedF30 c.Uint32T
	ReservedF34 c.Uint32T
	ReservedF38 c.Uint32T
	ReservedF3c c.Uint32T
	ReservedF40 c.Uint32T
	ReservedF44 c.Uint32T
	ReservedF48 c.Uint32T
	ReservedF4c c.Uint32T
	ReservedF50 c.Uint32T
	ReservedF54 c.Uint32T
	ReservedF58 c.Uint32T
	ReservedF5c c.Uint32T
	ReservedF60 c.Uint32T
	ReservedF64 c.Uint32T
	ReservedF68 c.Uint32T
	ReservedF6c c.Uint32T
	ReservedF70 c.Uint32T
	ReservedF74 c.Uint32T
	ReservedF78 c.Uint32T
	ReservedF7c c.Uint32T
	ReservedF80 c.Uint32T
	ReservedF84 c.Uint32T
	ReservedF88 c.Uint32T
	ReservedF8c c.Uint32T
	ReservedF90 c.Uint32T
	ReservedF94 c.Uint32T
	ReservedF98 c.Uint32T
	ReservedF9c c.Uint32T
	ReservedFa0 c.Uint32T
	ReservedFa4 c.Uint32T
	ReservedFa8 c.Uint32T
	ReservedFac c.Uint32T
	ReservedFb0 c.Uint32T
	ReservedFb4 c.Uint32T
	ReservedFb8 c.Uint32T
	ReservedFbc c.Uint32T
	ReservedFc0 c.Uint32T
	ReservedFc4 c.Uint32T
	ReservedFc8 c.Uint32T
	ReservedFcc c.Uint32T
	ReservedFd0 c.Uint32T
	ReservedFd4 c.Uint32T
	ReservedFd8 c.Uint32T
	ReservedFdc c.Uint32T
	ReservedFe0 c.Uint32T
	ReservedFe4 c.Uint32T
	ReservedFe8 c.Uint32T
	ReservedFec c.Uint32T
	ReservedFf0 c.Uint32T
	ReservedFf4 c.Uint32T
	ReservedFf8 c.Uint32T
	Date        struct {
		Val c.Uint32T
	}
}
type SystemDevT SystemDevS

type ImaxdivT struct {
	Quot c.IntmaxT
	Rem  c.IntmaxT
}
type SocResetReasonT c.Int

const (
	RESET_REASON_CHIP_POWER_ON   SocResetReasonT = 1
	RESET_REASON_CHIP_BROWN_OUT  SocResetReasonT = 1
	RESET_REASON_CHIP_SUPER_WDT  SocResetReasonT = 1
	RESET_REASON_CORE_SW         SocResetReasonT = 3
	RESET_REASON_CORE_DEEP_SLEEP SocResetReasonT = 5
	RESET_REASON_CORE_MWDT0      SocResetReasonT = 7
	RESET_REASON_CORE_MWDT1      SocResetReasonT = 8
	RESET_REASON_CORE_RTC_WDT    SocResetReasonT = 9
	RESET_REASON_CPU0_MWDT0      SocResetReasonT = 11
	RESET_REASON_CPU0_SW         SocResetReasonT = 12
	RESET_REASON_CPU0_RTC_WDT    SocResetReasonT = 13
	RESET_REASON_SYS_BROWN_OUT   SocResetReasonT = 15
	RESET_REASON_SYS_RTC_WDT     SocResetReasonT = 16
	RESET_REASON_CPU0_MWDT1      SocResetReasonT = 17
	RESET_REASON_SYS_SUPER_WDT   SocResetReasonT = 18
	RESET_REASON_SYS_CLK_GLITCH  SocResetReasonT = 19
	RESET_REASON_CORE_EFUSE_CRC  SocResetReasonT = 20
	RESET_REASON_CORE_USB_UART   SocResetReasonT = 21
	RESET_REASON_CORE_USB_JTAG   SocResetReasonT = 22
	RESET_REASON_CORE_PWR_GLITCH SocResetReasonT = 23
)

type EspLogLevelT c.Int

const (
	ESP_LOG_NONE    EspLogLevelT = 0
	ESP_LOG_ERROR   EspLogLevelT = 1
	ESP_LOG_WARN    EspLogLevelT = 2
	ESP_LOG_INFO    EspLogLevelT = 3
	ESP_LOG_DEBUG   EspLogLevelT = 4
	ESP_LOG_VERBOSE EspLogLevelT = 5
	ESP_LOG_MAX     EspLogLevelT = 6
)

// llgo:type C
type VprintfLikeT func(*c.Char, c.VaList) c.Int

type ConstrainRegFieldsT struct {
	Val c.Uint32T
}

/** Configuration Register */
/** Type of conf register
 *  SYSTIMER_CONF.
 */

type SystimerConfRegT struct {
	Val c.Uint32T
}

/** Type of unit_op register
 *  SYSTIMER_UNIT_OP.
 */

type SystimerUnitOpRegT struct {
	Val c.Uint32T
}

/** Type of unit_load register
 *  SYSTIMER_UNIT_LOAD
 */

type SystimerUnitLoadValRegT struct {
	Hi struct {
		Val c.Uint32T
	}
	Lo struct {
		Val c.Uint32T
	}
}

/** Type of target register
 *  SYSTIMER_TARGET.
 */

type SystimerTargetValRegT struct {
	Hi struct {
		Val c.Uint32T
	}
	Lo struct {
		Val c.Uint32T
	}
}

/** Type of target_conf register
 *  SYSTIMER_TARGET_CONF.
 */

type SystimerTargetConfRegT struct {
	Val c.Uint32T
}

/** Type of unit_value_hi register
 *  SYSTIMER_UNIT_VALUE_HI.
 */

type SystimerUnitValueRegT struct {
	Hi struct {
		Val c.Uint32T
	}
	Lo struct {
		Val c.Uint32T
	}
}

/** Type of comp_load register
 *  SYSTIMER_COMP_LOAD.
 */

type SystimerCompLoadRegT struct {
	Val c.Uint32T
}

/** Type of unit_load register
 *  SYSTIMER_UNIT_LOAD.
 */

type SystimerUnitLoadRegT struct {
	Val c.Uint32T
}

/** Interrupt Register */
/** Type of int_ena register
 *  SYSTIMER_INT_ENA.
 */

type SystimerIntEnaRegT struct {
	Val c.Uint32T
}

/** Type of int_raw register
 *  SYSTIMER_INT_RAW.
 */

type SystimerIntRawRegT struct {
	Val c.Uint32T
}

/** Type of int_clr register
 *  SYSTIMER_INT_CLR.
 */

type SystimerIntClrRegT struct {
	Val c.Uint32T
}

/** Type of int_st register
 *  SYSTIMER_INT_ST.
 */

type SystimerIntStRegT struct {
	Val c.Uint32T
}

/** Version Register */
/** Type of date register
 *  SYSTIMER_DATE.
 */

type SystimerDateRegT struct {
	Val c.Uint32T
}
type CacheT c.Int

const (
	CACHE_DCACHE  CacheT = 0
	CACHE_ICACHE0 CacheT = 1
	CACHE_ICACHE1 CacheT = 2
)

type CacheArrayT c.Int

const (
	CACHE_MEMORY_INVALID CacheArrayT = 0
	CACHE_MEMORY_IBANK0  CacheArrayT = 1
	CACHE_MEMORY_IBANK1  CacheArrayT = 2
	CACHE_MEMORY_IBANK2  CacheArrayT = 4
	CACHE_MEMORY_IBANK3  CacheArrayT = 8
	CACHE_MEMORY_DBANK0  CacheArrayT = 1
	CACHE_MEMORY_DBANK1  CacheArrayT = 2
	CACHE_MEMORY_DBANK2  CacheArrayT = 4
	CACHE_MEMORY_DBANK3  CacheArrayT = 8
)

type CacheSizeT c.Int

const (
	CACHE_SIZE_HALF CacheSizeT = 0
	CACHE_SIZE_FULL CacheSizeT = 1
)

type CacheWaysT c.Int

const (
	CACHE_4WAYS_ASSOC CacheWaysT = 0
	CACHE_8WAYS_ASSOC CacheWaysT = 1
)

type CacheLineSizeT c.Int

const (
	CACHE_LINE_SIZE_16B CacheLineSizeT = 0
	CACHE_LINE_SIZE_32B CacheLineSizeT = 1
	CACHE_LINE_SIZE_64B CacheLineSizeT = 2
)

type CacheAutoloadOrderT c.Int

const (
	CACHE_AUTOLOAD_POSITIVE CacheAutoloadOrderT = 0
	CACHE_AUTOLOAD_NEGATIVE CacheAutoloadOrderT = 1
)

type CacheAutoloadTriggerT c.Int

const (
	CACHE_AUTOLOAD_MISS_TRIGGER CacheAutoloadTriggerT = 0
	CACHE_AUTOLOAD_HIT_TRIGGER  CacheAutoloadTriggerT = 1
	CACHE_AUTOLOAD_BOTH_TRIGGER CacheAutoloadTriggerT = 2
)

type CacheFreezeModeT c.Int

const (
	CACHE_FREEZE_ACK_BUSY  CacheFreezeModeT = 0
	CACHE_FREEZE_ACK_ERROR CacheFreezeModeT = 1
)

type CacheMode struct {
	CacheSize     c.Uint32T
	CacheLineSize c.Uint16T
	CacheWays     c.Uint8T
	Ibus          c.Uint8T
}

type IcacheTagItem struct {
	Valid    c.Uint32T
	Lock     c.Uint32T
	FifoCnt  c.Uint32T
	Tag      c.Uint32T
	Reserved c.Uint32T
}

type AutoloadConfig struct {
	Order   c.Uint8T
	Trigger c.Uint8T
	Ena0    c.Uint8T
	Ena1    c.Uint8T
	Addr0   c.Uint32T
	Size0   c.Uint32T
	Addr1   c.Uint32T
	Size1   c.Uint32T
}

type TagGroupInfo struct {
	Mode              CacheMode
	FilterAddr        c.Uint32T
	VaddrOffset       c.Uint32T
	TagAddr           [8]c.Uint32T
	CacheMemoryOffset [8]c.Uint32T
}

type LockConfig struct {
	Addr  c.Uint32T
	Size  c.Uint16T
	Group c.Uint16T
}

type CacheInternalStubTable struct {
	IcacheLineSize        c.Pointer
	IcacheAddr            c.Pointer
	DcacheAddr            c.Pointer
	InvalidateIcacheItems c.Pointer
	LockIcacheItems       c.Pointer
	UnlockIcacheItems     c.Pointer
	SuspendIcacheAutoload c.Pointer
	ResumeIcacheAutoload  c.Pointer
	FreezeIcacheEnable    c.Pointer
	FreezeIcacheDisable   c.Pointer
	OpAddr                c.Pointer
}

// llgo:type C
type CacheOpStart func()

// llgo:type C
type CacheOpEnd func()

type CacheOpCbT struct {
	Start CacheOpStart
	End   CacheOpEnd
}
type ClockOutChannel c.Int

const (
	CLKOUT_CHANNEL_1   ClockOutChannel = 0
	CLKOUT_CHANNEL_2   ClockOutChannel = 1
	CLKOUT_CHANNEL_3   ClockOutChannel = 2
	CLKOUT_CHANNEL_MAX ClockOutChannel = 3
)

type ClockOutChannelT ClockOutChannel
type PeriphInterrputT c.Int

const (
	ETS_WIFI_MAC_INTR_SOURCE              PeriphInterrputT = 0
	ETS_WIFI_MAC_NMI_SOURCE               PeriphInterrputT = 1
	ETS_WIFI_PWR_INTR_SOURCE              PeriphInterrputT = 2
	ETS_WIFI_BB_INTR_SOURCE               PeriphInterrputT = 3
	ETS_BT_MAC_INTR_SOURCE                PeriphInterrputT = 4
	ETS_BT_BB_INTR_SOURCE                 PeriphInterrputT = 5
	ETS_BT_BB_NMI_SOURCE                  PeriphInterrputT = 6
	ETS_RWBT_INTR_SOURCE                  PeriphInterrputT = 7
	ETS_RWBLE_INTR_SOURCE                 PeriphInterrputT = 8
	ETS_RWBT_NMI_SOURCE                   PeriphInterrputT = 9
	ETS_RWBLE_NMI_SOURCE                  PeriphInterrputT = 10
	ETS_I2C_MASTER_SOURCE                 PeriphInterrputT = 11
	ETS_SLC0_INTR_SOURCE                  PeriphInterrputT = 12
	ETS_SLC1_INTR_SOURCE                  PeriphInterrputT = 13
	ETS_APB_CTRL_INTR_SOURCE              PeriphInterrputT = 14
	ETS_UHCI0_INTR_SOURCE                 PeriphInterrputT = 15
	ETS_GPIO_INTR_SOURCE                  PeriphInterrputT = 16
	ETS_GPIO_NMI_SOURCE                   PeriphInterrputT = 17
	ETS_SPI1_INTR_SOURCE                  PeriphInterrputT = 18
	ETS_SPI2_INTR_SOURCE                  PeriphInterrputT = 19
	ETS_I2S0_INTR_SOURCE                  PeriphInterrputT = 20
	ETS_UART0_INTR_SOURCE                 PeriphInterrputT = 21
	ETS_UART1_INTR_SOURCE                 PeriphInterrputT = 22
	ETS_LEDC_INTR_SOURCE                  PeriphInterrputT = 23
	ETS_EFUSE_INTR_SOURCE                 PeriphInterrputT = 24
	ETS_TWAI_INTR_SOURCE                  PeriphInterrputT = 25
	ETS_USB_SERIAL_JTAG_INTR_SOURCE       PeriphInterrputT = 26
	ETS_RTC_CORE_INTR_SOURCE              PeriphInterrputT = 27
	ETS_RMT_INTR_SOURCE                   PeriphInterrputT = 28
	ETS_I2C_EXT0_INTR_SOURCE              PeriphInterrputT = 29
	ETS_TIMER1_INTR_SOURCE                PeriphInterrputT = 30
	ETS_TIMER2_INTR_SOURCE                PeriphInterrputT = 31
	ETS_TG0_T0_LEVEL_INTR_SOURCE          PeriphInterrputT = 32
	ETS_TG0_WDT_LEVEL_INTR_SOURCE         PeriphInterrputT = 33
	ETS_TG1_T0_LEVEL_INTR_SOURCE          PeriphInterrputT = 34
	ETS_TG1_WDT_LEVEL_INTR_SOURCE         PeriphInterrputT = 35
	ETS_CACHE_IA_INTR_SOURCE              PeriphInterrputT = 36
	ETS_SYSTIMER_TARGET0_INTR_SOURCE      PeriphInterrputT = 37
	ETS_SYSTIMER_TARGET1_INTR_SOURCE      PeriphInterrputT = 38
	ETS_SYSTIMER_TARGET2_INTR_SOURCE      PeriphInterrputT = 39
	ETS_SYSTIMER_TARGET0_EDGE_INTR_SOURCE PeriphInterrputT = 37
	ETS_SYSTIMER_TARGET1_EDGE_INTR_SOURCE PeriphInterrputT = 38
	ETS_SYSTIMER_TARGET2_EDGE_INTR_SOURCE PeriphInterrputT = 39
	ETS_SPI_MEM_REJECT_CACHE_INTR_SOURCE  PeriphInterrputT = 40
	ETS_ICACHE_PRELOAD0_INTR_SOURCE       PeriphInterrputT = 41
	ETS_ICACHE_SYNC0_INTR_SOURCE          PeriphInterrputT = 42
	ETS_APB_ADC_INTR_SOURCE               PeriphInterrputT = 43
	ETS_DMA_CH0_INTR_SOURCE               PeriphInterrputT = 44
	ETS_DMA_CH1_INTR_SOURCE               PeriphInterrputT = 45
	ETS_DMA_CH2_INTR_SOURCE               PeriphInterrputT = 46
	ETS_RSA_INTR_SOURCE                   PeriphInterrputT = 47
	ETS_AES_INTR_SOURCE                   PeriphInterrputT = 48
	ETS_SHA_INTR_SOURCE                   PeriphInterrputT = 49
	ETS_FROM_CPU_INTR0_SOURCE             PeriphInterrputT = 50
	ETS_FROM_CPU_INTR1_SOURCE             PeriphInterrputT = 51
	ETS_FROM_CPU_INTR2_SOURCE             PeriphInterrputT = 52
	ETS_FROM_CPU_INTR3_SOURCE             PeriphInterrputT = 53
	ETS_ASSIST_DEBUG_INTR_SOURCE          PeriphInterrputT = 54
	ETS_DMA_APBPERI_PMS_INTR_SOURCE       PeriphInterrputT = 55
	ETS_CORE0_IRAM0_PMS_INTR_SOURCE       PeriphInterrputT = 56
	ETS_CORE0_DRAM0_PMS_INTR_SOURCE       PeriphInterrputT = 57
	ETS_CORE0_PIF_PMS_INTR_SOURCE         PeriphInterrputT = 58
	ETS_CORE0_PIF_PMS_SIZE_INTR_SOURCE    PeriphInterrputT = 59
	ETS_BAK_PMS_VIOLATE_INTR_SOURCE       PeriphInterrputT = 60
	ETS_CACHE_CORE0_ACS_INTR_SOURCE       PeriphInterrputT = 61
	ETS_MAX_INTR_SOURCE                   PeriphInterrputT = 62
)

type PeriphModuleT c.Int

const (
	PERIPH_LEDC_MODULE           PeriphModuleT = 0
	PERIPH_UART0_MODULE          PeriphModuleT = 1
	PERIPH_UART1_MODULE          PeriphModuleT = 2
	PERIPH_USB_DEVICE_MODULE     PeriphModuleT = 3
	PERIPH_I2C0_MODULE           PeriphModuleT = 4
	PERIPH_I2S0_MODULE           PeriphModuleT = 5
	PERIPH_TIMG0_MODULE          PeriphModuleT = 6
	PERIPH_TIMG1_MODULE          PeriphModuleT = 7
	PERIPH_UHCI0_MODULE          PeriphModuleT = 8
	PERIPH_RMT_MODULE            PeriphModuleT = 9
	PERIPH_SPI_MODULE            PeriphModuleT = 10
	PERIPH_SPI2_MODULE           PeriphModuleT = 11
	PERIPH_TWAI_MODULE           PeriphModuleT = 12
	PERIPH_RNG_MODULE            PeriphModuleT = 13
	PERIPH_WIFI_MODULE           PeriphModuleT = 14
	PERIPH_BT_MODULE             PeriphModuleT = 15
	PERIPH_WIFI_BT_COMMON_MODULE PeriphModuleT = 16
	PERIPH_BT_BASEBAND_MODULE    PeriphModuleT = 17
	PERIPH_BT_LC_MODULE          PeriphModuleT = 18
	PERIPH_RSA_MODULE            PeriphModuleT = 19
	PERIPH_AES_MODULE            PeriphModuleT = 20
	PERIPH_SHA_MODULE            PeriphModuleT = 21
	PERIPH_HMAC_MODULE           PeriphModuleT = 22
	PERIPH_DS_MODULE             PeriphModuleT = 23
	PERIPH_GDMA_MODULE           PeriphModuleT = 24
	PERIPH_SYSTIMER_MODULE       PeriphModuleT = 25
	PERIPH_SARADC_MODULE         PeriphModuleT = 26
	PERIPH_TEMPSENSOR_MODULE     PeriphModuleT = 27
	PERIPH_ASSIST_DEBUG_MODULE   PeriphModuleT = 28
	PERIPH_MODULE_MAX            PeriphModuleT = 29
)

type UsbSerialJtagDevS struct {
	Ep1 struct {
		Val c.Uint32T
	}
	Ep1Conf struct {
		Val c.Uint32T
	}
	IntRaw struct {
		Val c.Uint32T
	}
	IntSt struct {
		Val c.Uint32T
	}
	IntEna struct {
		Val c.Uint32T
	}
	IntClr struct {
		Val c.Uint32T
	}
	Conf0 struct {
		Val c.Uint32T
	}
	Test struct {
		Val c.Uint32T
	}
	JfifoSt struct {
		Val c.Uint32T
	}
	FramNum struct {
		Val c.Uint32T
	}
	InEp0St struct {
		Val c.Uint32T
	}
	InEp1St struct {
		Val c.Uint32T
	}
	InEp2St struct {
		Val c.Uint32T
	}
	InEp3St struct {
		Val c.Uint32T
	}
	OutEp0St struct {
		Val c.Uint32T
	}
	OutEp1St struct {
		Val c.Uint32T
	}
	OutEp2St struct {
		Val c.Uint32T
	}
	MiscConf struct {
		Val c.Uint32T
	}
	MemConf struct {
		Val c.Uint32T
	}
	Reserved4c c.Uint32T
	Reserved50 c.Uint32T
	Reserved54 c.Uint32T
	Reserved58 c.Uint32T
	Reserved5c c.Uint32T
	Reserved60 c.Uint32T
	Reserved64 c.Uint32T
	Reserved68 c.Uint32T
	Reserved6c c.Uint32T
	Reserved70 c.Uint32T
	Reserved74 c.Uint32T
	Reserved78 c.Uint32T
	Reserved7c c.Uint32T
	Date       c.Uint32T
}
type UsbSerialJtagDevT UsbSerialJtagDevS

/** Group: T0 Control and configuration registers */
/** Type of txconfig register
 *  Timer x configuration register
 */

type TimgTxconfigRegT struct {
	Val c.Uint32T
}

/** Type of txlo register
 *  Timer x current value, low 32 bits
 */

type TimgTxloRegT struct {
	Val c.Uint32T
}

/** Type of txhi register
 *  Timer $x current value, high 22 bits
 */

type TimgTxhiRegT struct {
	Val c.Uint32T
}

/** Type of txupdate register
 *  Write to copy current timer value to TIMGn_T$x_(LO/HI)_REG
 */

type TimgTxupdateRegT struct {
	Val c.Uint32T
}

/** Type of txalarmlo register
 *  Timer $x alarm value, low 32 bits
 */

type TimgTxalarmloRegT struct {
	Val c.Uint32T
}

/** Type of txalarmhi register
 *  Timer $x alarm value, high bits
 */

type TimgTxalarmhiRegT struct {
	Val c.Uint32T
}

/** Type of txloadlo register
 *  Timer $x reload value, low 32 bits
 */

type TimgTxloadloRegT struct {
	Val c.Uint32T
}

/** Type of txloadhi register
 *  Timer $x reload value, high 22 bits
 */

type TimgTxloadhiRegT struct {
	Val c.Uint32T
}

/** Type of txload register
 *  Write to reload timer from TIMG_T$x_(LOADLOLOADHI)_REG
 */

type TimgTxloadRegT struct {
	Val c.Uint32T
}

/** Group: WDT Control and configuration registers */
/** Type of wdtconfig0 register
 *  Watchdog timer configuration register
 */

type TimgWdtconfig0RegT struct {
	Val c.Uint32T
}

/** Type of wdtconfig1 register
 *  Watchdog timer prescaler register
 */

type TimgWdtconfig1RegT struct {
	Val c.Uint32T
}

/** Type of wdtconfig2 register
 *  Watchdog timer stage 0 timeout value
 */

type TimgWdtconfig2RegT struct {
	Val c.Uint32T
}

/** Type of wdtconfig3 register
 *  Watchdog timer stage 1 timeout value
 */

type TimgWdtconfig3RegT struct {
	Val c.Uint32T
}

/** Type of wdtconfig4 register
 *  Watchdog timer stage 2 timeout value
 */

type TimgWdtconfig4RegT struct {
	Val c.Uint32T
}

/** Type of wdtconfig5 register
 *  Watchdog timer stage 3 timeout value
 */

type TimgWdtconfig5RegT struct {
	Val c.Uint32T
}

/** Type of wdtfeed register
 *  Write to feed the watchdog timer
 */

type TimgWdtfeedRegT struct {
	Val c.Uint32T
}

/** Type of wdtwprotect register
 *  Watchdog write protect register
 */

type TimgWdtwprotectRegT struct {
	Val c.Uint32T
}

/** Group: RTC CALI Control and configuration registers */
/** Type of rtccalicfg register
 *  RTC calibration configure register
 */

type TimgRtccalicfgRegT struct {
	Val c.Uint32T
}

/** Type of rtccalicfg1 register
 *  RTC calibration configure1 register
 */

type TimgRtccalicfg1RegT struct {
	Val c.Uint32T
}

/** Type of rtccalicfg2 register
 *  Timer group calibration register
 */

type TimgRtccalicfg2RegT struct {
	Val c.Uint32T
}

/** Group: Interrupt registers */
/** Type of int_ena_timers register
 *  Interrupt enable bits
 */

type TimgIntEnaTimersRegT struct {
	Val c.Uint32T
}

/** Type of int_raw_timers register
 *  Raw interrupt status
 */

type TimgIntRawTimersRegT struct {
	Val c.Uint32T
}

/** Type of int_st_timers register
 *  Masked interrupt status
 */

type TimgIntStTimersRegT struct {
	Val c.Uint32T
}

/** Type of int_clr_timers register
 *  Interrupt clear bits
 */

type TimgIntClrTimersRegT struct {
	Val c.Uint32T
}

/** Group: Version register */
/** Type of ntimers_date register
 *  Timer version control register
 */

type TimgNtimersDateRegT struct {
	Val c.Uint32T
}

/** Group: Clock configuration registers */
/** Type of regclk register
 *  Timer group clock gate register
 */

type TimgRegclkRegT struct {
	Val c.Uint32T
}

type TimgHwtimerRegT struct {
	Config  TimgTxconfigRegT
	Lo      TimgTxloRegT
	Hi      TimgTxhiRegT
	Update  TimgTxupdateRegT
	Alarmlo TimgTxalarmloRegT
	Alarmhi TimgTxalarmhiRegT
	Loadlo  TimgTxloadloRegT
	Loadhi  TimgTxloadhiRegT
	Load    TimgTxloadRegT
}

/*
 * SPDX-FileCopyrightText: 2019-2021 Espressif Systems (Shanghai) CO LTD
 *
 * SPDX-License-Identifier: Apache-2.0
 */

type LedcDevS struct {
	ChannelGroup [1]struct {
		Channel [6]struct {
			Conf0 struct {
				Val c.Uint32T
			}
			Hpoint struct {
				Val c.Uint32T
			}
			Duty struct {
				Val c.Uint32T
			}
			Conf1 struct {
				Val c.Uint32T
			}
			DutyRd struct {
				Val c.Uint32T
			}
		}
	}
	Reserved78 c.Uint32T
	Reserved7c c.Uint32T
	Reserved80 c.Uint32T
	Reserved84 c.Uint32T
	Reserved88 c.Uint32T
	Reserved8c c.Uint32T
	Reserved90 c.Uint32T
	Reserved94 c.Uint32T
	Reserved98 c.Uint32T
	Reserved9c c.Uint32T
	TimerGroup [1]struct {
		Timer [4]struct {
			Conf struct {
				Val c.Uint32T
			}
			Value struct {
				Val c.Uint32T
			}
		}
	}
	IntRaw struct {
		Val c.Uint32T
	}
	IntSt struct {
		Val c.Uint32T
	}
	IntEna struct {
		Val c.Uint32T
	}
	IntClr struct {
		Val c.Uint32T
	}
	Conf struct {
		Val c.Uint32T
	}
	ReservedD4 c.Uint32T
	ReservedD8 c.Uint32T
	ReservedDc c.Uint32T
	ReservedE0 c.Uint32T
	ReservedE4 c.Uint32T
	ReservedE8 c.Uint32T
	ReservedEc c.Uint32T
	ReservedF0 c.Uint32T
	ReservedF4 c.Uint32T
	ReservedF8 c.Uint32T
	Date       struct {
		Val c.Uint32T
	}
}
type LedcDevT LedcDevS

/*
Stores a bunch of per-ledc-peripheral data.
*/
type LedcSignalConnT struct {
	SigOut0Idx c.Uint8T
}

/*
 * SPDX-FileCopyrightText: 2020-2024 Espressif Systems (Shanghai) CO LTD
 *
 * SPDX-License-Identifier: Apache-2.0
 */

type UartDevS struct {
	AhbFifo struct {
		Val c.Uint32T
	}
	IntRaw struct {
		Val c.Uint32T
	}
	IntSt struct {
		Val c.Uint32T
	}
	IntEna struct {
		Val c.Uint32T
	}
	IntClr struct {
		Val c.Uint32T
	}
	ClkDiv struct {
		Val c.Uint32T
	}
	RxFilt struct {
		Val c.Uint32T
	}
	Status struct {
		Val c.Uint32T
	}
	Conf0 struct {
		Val c.Uint32T
	}
	Conf1 struct {
		Val c.Uint32T
	}
	Lowpulse struct {
		Val c.Uint32T
	}
	Highpulse struct {
		Val c.Uint32T
	}
	RxdCnt struct {
		Val c.Uint32T
	}
	FlowConf struct {
		Val c.Uint32T
	}
	SleepConf struct {
		Val c.Uint32T
	}
	SwfcConf0 struct {
		Val c.Uint32T
	}
	SwfcConf1 struct {
		Val c.Uint32T
	}
	TxbrkConf struct {
		Val c.Uint32T
	}
	IdleConf struct {
		Val c.Uint32T
	}
	Rs485Conf struct {
		Val c.Uint32T
	}
	AtCmdPrecnt struct {
		Val c.Uint32T
	}
	AtCmdPostcnt struct {
		Val c.Uint32T
	}
	AtCmdGaptout struct {
		Val c.Uint32T
	}
	AtCmdChar struct {
		Val c.Uint32T
	}
	MemConf struct {
		Val c.Uint32T
	}
	MemTxStatus struct {
		Val c.Uint32T
	}
	MemRxStatus struct {
		Val c.Uint32T
	}
	FsmStatus struct {
		Val c.Uint32T
	}
	Pospulse struct {
		Val c.Uint32T
	}
	Negpulse struct {
		Val c.Uint32T
	}
	ClkConf struct {
		Val c.Uint32T
	}
	Date c.Uint32T
	Id   struct {
		Val c.Uint32T
	}
}
type UartDevT UartDevS

type TwaiControllerSignalConnT struct {
	Controllers [1]struct {
		Module     PeriphModuleT
		IrqId      c.Int
		TxSig      c.Int
		RxSig      c.Int
		ClkOutSig  c.Int
		BusOffSig  c.Int
		StandBySig c.Int
	}
}

/* The TWAI peripheral's registers are 8bits, however the ESP32-C3 can only access
 * peripheral registers every 32bits. Therefore each TWAI register is mapped to
 * the least significant byte of every 32bits.
 */

type TwaiDevS struct {
	ModeReg struct {
		Val c.Uint32T
	}
	CommandReg struct {
		Val c.Uint32T
	}
	StatusReg struct {
		Val c.Uint32T
	}
	InterruptReg struct {
		Val c.Uint32T
	}
	InterruptEnableReg struct {
		Val c.Uint32T
	}
	Reserved14    c.Uint32T
	BusTiming0Reg struct {
		Val c.Uint32T
	}
	BusTiming1Reg struct {
		Val c.Uint32T
	}
	Reserved20               c.Uint32T
	Reserved24               c.Uint32T
	Reserved28               c.Uint32T
	ArbitrationLostCaptueReg struct {
		Val c.Uint32T
	}
	ErrorCodeCaptureReg struct {
		Val c.Uint32T
	}
	ErrorWarningLimitReg struct {
		Val c.Uint32T
	}
	RxErrorCounterReg struct {
		Val c.Uint32T
	}
	TxErrorCounterReg struct {
		Val c.Uint32T
	}
	RxMessageCounterReg struct {
		Val c.Uint32T
	}
	Reserved78      c.Uint32T
	ClockDividerReg struct {
		Val c.Uint32T
	}
}
type TwaiDevT TwaiDevS

type I2sDevS struct {
	Reserved0 c.Uint32T
	Reserved4 c.Uint32T
	Reserved8 c.Uint32T
	IntRaw    struct {
		Val c.Uint32T
	}
	IntSt struct {
		Val c.Uint32T
	}
	IntEna struct {
		Val c.Uint32T
	}
	IntClr struct {
		Val c.Uint32T
	}
	Reserved1c c.Uint32T
	RxConf     struct {
		Val c.Uint32T
	}
	TxConf struct {
		Val c.Uint32T
	}
	RxConf1 struct {
		Val c.Uint32T
	}
	TxConf1 struct {
		Val c.Uint32T
	}
	RxClkmConf struct {
		Val c.Uint32T
	}
	TxClkmConf struct {
		Val c.Uint32T
	}
	RxClkmDivConf struct {
		Val c.Uint32T
	}
	TxClkmDivConf struct {
		Val c.Uint32T
	}
	TxPcm2pdmConf struct {
		Val c.Uint32T
	}
	TxPcm2pdmConf1 struct {
		Val c.Uint32T
	}
	Reserved48 c.Uint32T
	Reserved4c c.Uint32T
	RxTdmCtrl  struct {
		Val c.Uint32T
	}
	TxTdmCtrl struct {
		Val c.Uint32T
	}
	RxTiming struct {
		Val c.Uint32T
	}
	TxTiming struct {
		Val c.Uint32T
	}
	LcHungConf struct {
		Val c.Uint32T
	}
	RxEofNum struct {
		Val c.Uint32T
	}
	ConfSingleData c.Uint32T
	State          struct {
		Val c.Uint32T
	}
	Reserved70 c.Uint32T
	Reserved74 c.Uint32T
	Reserved78 c.Uint32T
	Reserved7c c.Uint32T
	Date       struct {
		Val c.Uint32T
	}
}
type I2sDevT I2sDevS

/*
Stores a bunch of per-I2S-peripheral data.
*/
type I2sSignalConnT struct {
	MckOutSig c.Uint8T
	MckInSig  c.Uint8T
	MTxBckSig c.Uint8T
	MRxBckSig c.Uint8T
	MTxWsSig  c.Uint8T
	MRxWsSig  c.Uint8T
	STxBckSig c.Uint8T
	SRxBckSig c.Uint8T
	STxWsSig  c.Uint8T
	SRxWsSig  c.Uint8T
	Irq       c.Uint8T
}

type GpioDevS struct {
	BtSelect c.Uint32T
	Out      struct {
		Val c.Uint32T
	}
	OutW1ts struct {
		Val c.Uint32T
	}
	OutW1tc struct {
		Val c.Uint32T
	}
	Reserved10 c.Uint32T
	Reserved14 c.Uint32T
	Reserved18 c.Uint32T
	SdioSelect struct {
		Val c.Uint32T
	}
	Enable struct {
		Val c.Uint32T
	}
	EnableW1ts struct {
		Val c.Uint32T
	}
	EnableW1tc struct {
		Val c.Uint32T
	}
	Reserved2c c.Uint32T
	Reserved30 c.Uint32T
	Reserved34 c.Uint32T
	Strap      struct {
		Val c.Uint32T
	}
	In struct {
		Val c.Uint32T
	}
	Reserved40 c.Uint32T
	Status     struct {
		Val c.Uint32T
	}
	StatusW1ts struct {
		Val c.Uint32T
	}
	StatusW1tc struct {
		Val c.Uint32T
	}
	Reserved50 c.Uint32T
	Reserved54 c.Uint32T
	Reserved58 c.Uint32T
	PcpuInt    struct {
		Val c.Uint32T
	}
	PcpuNmiInt struct {
		Val c.Uint32T
	}
	CpusdioInt struct {
		Val c.Uint32T
	}
	Reserved68 c.Uint32T
	Reserved6c c.Uint32T
	Reserved70 c.Uint32T
	Pin        [26]struct {
		Val c.Uint32T
	}
	ReservedDc  c.Uint32T
	ReservedE0  c.Uint32T
	ReservedE4  c.Uint32T
	ReservedE8  c.Uint32T
	ReservedEc  c.Uint32T
	ReservedF0  c.Uint32T
	ReservedF4  c.Uint32T
	ReservedF8  c.Uint32T
	ReservedFc  c.Uint32T
	Reserved100 c.Uint32T
	Reserved104 c.Uint32T
	Reserved108 c.Uint32T
	Reserved10c c.Uint32T
	Reserved110 c.Uint32T
	Reserved114 c.Uint32T
	Reserved118 c.Uint32T
	Reserved11c c.Uint32T
	Reserved120 c.Uint32T
	Reserved124 c.Uint32T
	Reserved128 c.Uint32T
	Reserved12c c.Uint32T
	Reserved130 c.Uint32T
	Reserved134 c.Uint32T
	Reserved138 c.Uint32T
	Reserved13c c.Uint32T
	Reserved140 c.Uint32T
	Reserved144 c.Uint32T
	Reserved148 c.Uint32T
	StatusNext  struct {
		Val c.Uint32T
	}
	Reserved150  c.Uint32T
	FuncInSelCfg [128]struct {
		Val c.Uint32T
	}
	Reserved354   c.Uint32T
	Reserved358   c.Uint32T
	Reserved35c   c.Uint32T
	Reserved360   c.Uint32T
	Reserved364   c.Uint32T
	Reserved368   c.Uint32T
	Reserved36c   c.Uint32T
	Reserved370   c.Uint32T
	Reserved374   c.Uint32T
	Reserved378   c.Uint32T
	Reserved37c   c.Uint32T
	Reserved380   c.Uint32T
	Reserved384   c.Uint32T
	Reserved388   c.Uint32T
	Reserved38c   c.Uint32T
	Reserved390   c.Uint32T
	Reserved394   c.Uint32T
	Reserved398   c.Uint32T
	Reserved39c   c.Uint32T
	Reserved3a0   c.Uint32T
	Reserved3a4   c.Uint32T
	Reserved3a8   c.Uint32T
	Reserved3ac   c.Uint32T
	Reserved3b0   c.Uint32T
	Reserved3b4   c.Uint32T
	Reserved3b8   c.Uint32T
	Reserved3bc   c.Uint32T
	Reserved3c0   c.Uint32T
	Reserved3c4   c.Uint32T
	Reserved3c8   c.Uint32T
	Reserved3cc   c.Uint32T
	Reserved3d0   c.Uint32T
	Reserved3d4   c.Uint32T
	Reserved3d8   c.Uint32T
	Reserved3dc   c.Uint32T
	Reserved3e0   c.Uint32T
	Reserved3e4   c.Uint32T
	Reserved3e8   c.Uint32T
	Reserved3ec   c.Uint32T
	Reserved3f0   c.Uint32T
	Reserved3f4   c.Uint32T
	Reserved3f8   c.Uint32T
	Reserved3fc   c.Uint32T
	Reserved400   c.Uint32T
	Reserved404   c.Uint32T
	Reserved408   c.Uint32T
	Reserved40c   c.Uint32T
	Reserved410   c.Uint32T
	Reserved414   c.Uint32T
	Reserved418   c.Uint32T
	Reserved41c   c.Uint32T
	Reserved420   c.Uint32T
	Reserved424   c.Uint32T
	Reserved428   c.Uint32T
	Reserved42c   c.Uint32T
	Reserved430   c.Uint32T
	Reserved434   c.Uint32T
	Reserved438   c.Uint32T
	Reserved43c   c.Uint32T
	Reserved440   c.Uint32T
	Reserved444   c.Uint32T
	Reserved448   c.Uint32T
	Reserved44c   c.Uint32T
	Reserved450   c.Uint32T
	Reserved454   c.Uint32T
	Reserved458   c.Uint32T
	Reserved45c   c.Uint32T
	Reserved460   c.Uint32T
	Reserved464   c.Uint32T
	Reserved468   c.Uint32T
	Reserved46c   c.Uint32T
	Reserved470   c.Uint32T
	Reserved474   c.Uint32T
	Reserved478   c.Uint32T
	Reserved47c   c.Uint32T
	Reserved480   c.Uint32T
	Reserved484   c.Uint32T
	Reserved488   c.Uint32T
	Reserved48c   c.Uint32T
	Reserved490   c.Uint32T
	Reserved494   c.Uint32T
	Reserved498   c.Uint32T
	Reserved49c   c.Uint32T
	Reserved4a0   c.Uint32T
	Reserved4a4   c.Uint32T
	Reserved4a8   c.Uint32T
	Reserved4ac   c.Uint32T
	Reserved4b0   c.Uint32T
	Reserved4b4   c.Uint32T
	Reserved4b8   c.Uint32T
	Reserved4bc   c.Uint32T
	Reserved4c0   c.Uint32T
	Reserved4c4   c.Uint32T
	Reserved4c8   c.Uint32T
	Reserved4cc   c.Uint32T
	Reserved4d0   c.Uint32T
	Reserved4d4   c.Uint32T
	Reserved4d8   c.Uint32T
	Reserved4dc   c.Uint32T
	Reserved4e0   c.Uint32T
	Reserved4e4   c.Uint32T
	Reserved4e8   c.Uint32T
	Reserved4ec   c.Uint32T
	Reserved4f0   c.Uint32T
	Reserved4f4   c.Uint32T
	Reserved4f8   c.Uint32T
	Reserved4fc   c.Uint32T
	Reserved500   c.Uint32T
	Reserved504   c.Uint32T
	Reserved508   c.Uint32T
	Reserved50c   c.Uint32T
	Reserved510   c.Uint32T
	Reserved514   c.Uint32T
	Reserved518   c.Uint32T
	Reserved51c   c.Uint32T
	Reserved520   c.Uint32T
	Reserved524   c.Uint32T
	Reserved528   c.Uint32T
	Reserved52c   c.Uint32T
	Reserved530   c.Uint32T
	Reserved534   c.Uint32T
	Reserved538   c.Uint32T
	Reserved53c   c.Uint32T
	Reserved540   c.Uint32T
	Reserved544   c.Uint32T
	Reserved548   c.Uint32T
	Reserved54c   c.Uint32T
	Reserved550   c.Uint32T
	FuncOutSelCfg [26]struct {
		Val c.Uint32T
	}
	Reserved5bc c.Uint32T
	Reserved5c0 c.Uint32T
	Reserved5c4 c.Uint32T
	Reserved5c8 c.Uint32T
	Reserved5cc c.Uint32T
	Reserved5d0 c.Uint32T
	Reserved5d4 c.Uint32T
	Reserved5d8 c.Uint32T
	Reserved5dc c.Uint32T
	Reserved5e0 c.Uint32T
	Reserved5e4 c.Uint32T
	Reserved5e8 c.Uint32T
	Reserved5ec c.Uint32T
	Reserved5f0 c.Uint32T
	Reserved5f4 c.Uint32T
	Reserved5f8 c.Uint32T
	Reserved5fc c.Uint32T
	Reserved600 c.Uint32T
	Reserved604 c.Uint32T
	Reserved608 c.Uint32T
	Reserved60c c.Uint32T
	Reserved610 c.Uint32T
	Reserved614 c.Uint32T
	Reserved618 c.Uint32T
	Reserved61c c.Uint32T
	Reserved620 c.Uint32T
	Reserved624 c.Uint32T
	Reserved628 c.Uint32T
	ClockGate   struct {
		Val c.Uint32T
	}
	Reserved630 c.Uint32T
	Reserved634 c.Uint32T
	Reserved638 c.Uint32T
	Reserved63c c.Uint32T
	Reserved640 c.Uint32T
	Reserved644 c.Uint32T
	Reserved648 c.Uint32T
	Reserved64c c.Uint32T
	Reserved650 c.Uint32T
	Reserved654 c.Uint32T
	Reserved658 c.Uint32T
	Reserved65c c.Uint32T
	Reserved660 c.Uint32T
	Reserved664 c.Uint32T
	Reserved668 c.Uint32T
	Reserved66c c.Uint32T
	Reserved670 c.Uint32T
	Reserved674 c.Uint32T
	Reserved678 c.Uint32T
	Reserved67c c.Uint32T
	Reserved680 c.Uint32T
	Reserved684 c.Uint32T
	Reserved688 c.Uint32T
	Reserved68c c.Uint32T
	Reserved690 c.Uint32T
	Reserved694 c.Uint32T
	Reserved698 c.Uint32T
	Reserved69c c.Uint32T
	Reserved6a0 c.Uint32T
	Reserved6a4 c.Uint32T
	Reserved6a8 c.Uint32T
	Reserved6ac c.Uint32T
	Reserved6b0 c.Uint32T
	Reserved6b4 c.Uint32T
	Reserved6b8 c.Uint32T
	Reserved6bc c.Uint32T
	Reserved6c0 c.Uint32T
	Reserved6c4 c.Uint32T
	Reserved6c8 c.Uint32T
	Reserved6cc c.Uint32T
	Reserved6d0 c.Uint32T
	Reserved6d4 c.Uint32T
	Reserved6d8 c.Uint32T
	Reserved6dc c.Uint32T
	Reserved6e0 c.Uint32T
	Reserved6e4 c.Uint32T
	Reserved6e8 c.Uint32T
	Reserved6ec c.Uint32T
	Reserved6f0 c.Uint32T
	Reserved6f4 c.Uint32T
	Reserved6f8 c.Uint32T
	Date        struct {
		Val c.Uint32T
	}
}
type GpioDevT GpioDevS

type ApbSaradcDevS struct {
	Ctrl struct {
		Val c.Uint32T
	}
	Ctrl2 struct {
		Val c.Uint32T
	}
	FilterCtrl1 struct {
		Val c.Uint32T
	}
	FsmWait struct {
		Val c.Uint32T
	}
	Sar1Status c.Uint32T
	Sar2Status c.Uint32T
	SarPattTab [2]struct {
		Val c.Uint32T
	}
	OnetimeSample struct {
		Val c.Uint32T
	}
	ApbAdcArbCtrl struct {
		Val c.Uint32T
	}
	FilterCtrl0 struct {
		Val c.Uint32T
	}
	ApbSaradc1DataStatus struct {
		Val c.Uint32T
	}
	ApbSaradc2DataStatus struct {
		Val c.Uint32T
	}
	Thres0Ctrl struct {
		Val c.Uint32T
	}
	Thres1Ctrl struct {
		Val c.Uint32T
	}
	ThresCtrl struct {
		Val c.Uint32T
	}
	IntEna struct {
		Val c.Uint32T
	}
	IntRaw struct {
		Val c.Uint32T
	}
	IntSt struct {
		Val c.Uint32T
	}
	IntClr struct {
		Val c.Uint32T
	}
	DmaConf struct {
		Val c.Uint32T
	}
	ApbAdcClkmConf struct {
		Val c.Uint32T
	}
	ApbTsensCtrl struct {
		Val c.Uint32T
	}
	ApbTsensCtrl2 struct {
		Val c.Uint32T
	}
	Cali struct {
		Val c.Uint32T
	}
	Reserved64  c.Uint32T
	Reserved68  c.Uint32T
	Reserved6c  c.Uint32T
	Reserved70  c.Uint32T
	Reserved74  c.Uint32T
	Reserved78  c.Uint32T
	Reserved7c  c.Uint32T
	Reserved80  c.Uint32T
	Reserved84  c.Uint32T
	Reserved88  c.Uint32T
	Reserved8c  c.Uint32T
	Reserved90  c.Uint32T
	Reserved94  c.Uint32T
	Reserved98  c.Uint32T
	Reserved9c  c.Uint32T
	ReservedA0  c.Uint32T
	ReservedA4  c.Uint32T
	ReservedA8  c.Uint32T
	ReservedAc  c.Uint32T
	ReservedB0  c.Uint32T
	ReservedB4  c.Uint32T
	ReservedB8  c.Uint32T
	ReservedBc  c.Uint32T
	ReservedC0  c.Uint32T
	ReservedC4  c.Uint32T
	ReservedC8  c.Uint32T
	ReservedCc  c.Uint32T
	ReservedD0  c.Uint32T
	ReservedD4  c.Uint32T
	ReservedD8  c.Uint32T
	ReservedDc  c.Uint32T
	ReservedE0  c.Uint32T
	ReservedE4  c.Uint32T
	ReservedE8  c.Uint32T
	ReservedEc  c.Uint32T
	ReservedF0  c.Uint32T
	ReservedF4  c.Uint32T
	ReservedF8  c.Uint32T
	ReservedFc  c.Uint32T
	Reserved100 c.Uint32T
	Reserved104 c.Uint32T
	Reserved108 c.Uint32T
	Reserved10c c.Uint32T
	Reserved110 c.Uint32T
	Reserved114 c.Uint32T
	Reserved118 c.Uint32T
	Reserved11c c.Uint32T
	Reserved120 c.Uint32T
	Reserved124 c.Uint32T
	Reserved128 c.Uint32T
	Reserved12c c.Uint32T
	Reserved130 c.Uint32T
	Reserved134 c.Uint32T
	Reserved138 c.Uint32T
	Reserved13c c.Uint32T
	Reserved140 c.Uint32T
	Reserved144 c.Uint32T
	Reserved148 c.Uint32T
	Reserved14c c.Uint32T
	Reserved150 c.Uint32T
	Reserved154 c.Uint32T
	Reserved158 c.Uint32T
	Reserved15c c.Uint32T
	Reserved160 c.Uint32T
	Reserved164 c.Uint32T
	Reserved168 c.Uint32T
	Reserved16c c.Uint32T
	Reserved170 c.Uint32T
	Reserved174 c.Uint32T
	Reserved178 c.Uint32T
	Reserved17c c.Uint32T
	Reserved180 c.Uint32T
	Reserved184 c.Uint32T
	Reserved188 c.Uint32T
	Reserved18c c.Uint32T
	Reserved190 c.Uint32T
	Reserved194 c.Uint32T
	Reserved198 c.Uint32T
	Reserved19c c.Uint32T
	Reserved1a0 c.Uint32T
	Reserved1a4 c.Uint32T
	Reserved1a8 c.Uint32T
	Reserved1ac c.Uint32T
	Reserved1b0 c.Uint32T
	Reserved1b4 c.Uint32T
	Reserved1b8 c.Uint32T
	Reserved1bc c.Uint32T
	Reserved1c0 c.Uint32T
	Reserved1c4 c.Uint32T
	Reserved1c8 c.Uint32T
	Reserved1cc c.Uint32T
	Reserved1d0 c.Uint32T
	Reserved1d4 c.Uint32T
	Reserved1d8 c.Uint32T
	Reserved1dc c.Uint32T
	Reserved1e0 c.Uint32T
	Reserved1e4 c.Uint32T
	Reserved1e8 c.Uint32T
	Reserved1ec c.Uint32T
	Reserved1f0 c.Uint32T
	Reserved1f4 c.Uint32T
	Reserved1f8 c.Uint32T
	Reserved1fc c.Uint32T
	Reserved200 c.Uint32T
	Reserved204 c.Uint32T
	Reserved208 c.Uint32T
	Reserved20c c.Uint32T
	Reserved210 c.Uint32T
	Reserved214 c.Uint32T
	Reserved218 c.Uint32T
	Reserved21c c.Uint32T
	Reserved220 c.Uint32T
	Reserved224 c.Uint32T
	Reserved228 c.Uint32T
	Reserved22c c.Uint32T
	Reserved230 c.Uint32T
	Reserved234 c.Uint32T
	Reserved238 c.Uint32T
	Reserved23c c.Uint32T
	Reserved240 c.Uint32T
	Reserved244 c.Uint32T
	Reserved248 c.Uint32T
	Reserved24c c.Uint32T
	Reserved250 c.Uint32T
	Reserved254 c.Uint32T
	Reserved258 c.Uint32T
	Reserved25c c.Uint32T
	Reserved260 c.Uint32T
	Reserved264 c.Uint32T
	Reserved268 c.Uint32T
	Reserved26c c.Uint32T
	Reserved270 c.Uint32T
	Reserved274 c.Uint32T
	Reserved278 c.Uint32T
	Reserved27c c.Uint32T
	Reserved280 c.Uint32T
	Reserved284 c.Uint32T
	Reserved288 c.Uint32T
	Reserved28c c.Uint32T
	Reserved290 c.Uint32T
	Reserved294 c.Uint32T
	Reserved298 c.Uint32T
	Reserved29c c.Uint32T
	Reserved2a0 c.Uint32T
	Reserved2a4 c.Uint32T
	Reserved2a8 c.Uint32T
	Reserved2ac c.Uint32T
	Reserved2b0 c.Uint32T
	Reserved2b4 c.Uint32T
	Reserved2b8 c.Uint32T
	Reserved2bc c.Uint32T
	Reserved2c0 c.Uint32T
	Reserved2c4 c.Uint32T
	Reserved2c8 c.Uint32T
	Reserved2cc c.Uint32T
	Reserved2d0 c.Uint32T
	Reserved2d4 c.Uint32T
	Reserved2d8 c.Uint32T
	Reserved2dc c.Uint32T
	Reserved2e0 c.Uint32T
	Reserved2e4 c.Uint32T
	Reserved2e8 c.Uint32T
	Reserved2ec c.Uint32T
	Reserved2f0 c.Uint32T
	Reserved2f4 c.Uint32T
	Reserved2f8 c.Uint32T
	Reserved2fc c.Uint32T
	Reserved300 c.Uint32T
	Reserved304 c.Uint32T
	Reserved308 c.Uint32T
	Reserved30c c.Uint32T
	Reserved310 c.Uint32T
	Reserved314 c.Uint32T
	Reserved318 c.Uint32T
	Reserved31c c.Uint32T
	Reserved320 c.Uint32T
	Reserved324 c.Uint32T
	Reserved328 c.Uint32T
	Reserved32c c.Uint32T
	Reserved330 c.Uint32T
	Reserved334 c.Uint32T
	Reserved338 c.Uint32T
	Reserved33c c.Uint32T
	Reserved340 c.Uint32T
	Reserved344 c.Uint32T
	Reserved348 c.Uint32T
	Reserved34c c.Uint32T
	Reserved350 c.Uint32T
	Reserved354 c.Uint32T
	Reserved358 c.Uint32T
	Reserved35c c.Uint32T
	Reserved360 c.Uint32T
	Reserved364 c.Uint32T
	Reserved368 c.Uint32T
	Reserved36c c.Uint32T
	Reserved370 c.Uint32T
	Reserved374 c.Uint32T
	Reserved378 c.Uint32T
	Reserved37c c.Uint32T
	Reserved380 c.Uint32T
	Reserved384 c.Uint32T
	Reserved388 c.Uint32T
	Reserved38c c.Uint32T
	Reserved390 c.Uint32T
	Reserved394 c.Uint32T
	Reserved398 c.Uint32T
	Reserved39c c.Uint32T
	Reserved3a0 c.Uint32T
	Reserved3a4 c.Uint32T
	Reserved3a8 c.Uint32T
	Reserved3ac c.Uint32T
	Reserved3b0 c.Uint32T
	Reserved3b4 c.Uint32T
	Reserved3b8 c.Uint32T
	Reserved3bc c.Uint32T
	Reserved3c0 c.Uint32T
	Reserved3c4 c.Uint32T
	Reserved3c8 c.Uint32T
	Reserved3cc c.Uint32T
	Reserved3d0 c.Uint32T
	Reserved3d4 c.Uint32T
	Reserved3d8 c.Uint32T
	Reserved3dc c.Uint32T
	Reserved3e0 c.Uint32T
	Reserved3e4 c.Uint32T
	Reserved3e8 c.Uint32T
	Reserved3ec c.Uint32T
	Reserved3f0 c.Uint32T
	Reserved3f4 c.Uint32T
	Reserved3f8 c.Uint32T
	ApbCtrlDate c.Uint32T
}
type ApbSaradcDevT ApbSaradcDevS

type I2cDevS struct {
	SclLowPeriod struct {
		Val c.Uint32T
	}
	Ctr struct {
		Val c.Uint32T
	}
	Sr struct {
		Val c.Uint32T
	}
	Timeout struct {
		Val c.Uint32T
	}
	SlaveAddr struct {
		Val c.Uint32T
	}
	FifoSt struct {
		Val c.Uint32T
	}
	FifoConf struct {
		Val c.Uint32T
	}
	FifoData struct {
		Val c.Uint32T
	}
	IntRaw struct {
		Val c.Uint32T
	}
	IntClr struct {
		Val c.Uint32T
	}
	IntEna struct {
		Val c.Uint32T
	}
	IntStatus struct {
		Val c.Uint32T
	}
	SdaHold struct {
		Val c.Uint32T
	}
	SdaSample struct {
		Val c.Uint32T
	}
	SclHighPeriod struct {
		Val c.Uint32T
	}
	Reserved3c   c.Uint32T
	SclStartHold struct {
		Val c.Uint32T
	}
	SclRstartSetup struct {
		Val c.Uint32T
	}
	SclStopHold struct {
		Val c.Uint32T
	}
	SclStopSetup struct {
		Val c.Uint32T
	}
	FilterCfg struct {
		Val c.Uint32T
	}
	ClkConf struct {
		Val c.Uint32T
	}
	Command [8]struct {
		Val c.Uint32T
	}
	SclStTimeOut struct {
		Val c.Uint32T
	}
	SclMainStTimeOut struct {
		Val c.Uint32T
	}
	SclSpConf struct {
		Val c.Uint32T
	}
	SclStretchConf struct {
		Val c.Uint32T
	}
	Reserved88 c.Uint32T
	Reserved8c c.Uint32T
	Reserved90 c.Uint32T
	Reserved94 c.Uint32T
	Reserved98 c.Uint32T
	Reserved9c c.Uint32T
	ReservedA0 c.Uint32T
	ReservedA4 c.Uint32T
	ReservedA8 c.Uint32T
	ReservedAc c.Uint32T
	ReservedB0 c.Uint32T
	ReservedB4 c.Uint32T
	ReservedB8 c.Uint32T
	ReservedBc c.Uint32T
	ReservedC0 c.Uint32T
	ReservedC4 c.Uint32T
	ReservedC8 c.Uint32T
	ReservedCc c.Uint32T
	ReservedD0 c.Uint32T
	ReservedD4 c.Uint32T
	ReservedD8 c.Uint32T
	ReservedDc c.Uint32T
	ReservedE0 c.Uint32T
	ReservedE4 c.Uint32T
	ReservedE8 c.Uint32T
	ReservedEc c.Uint32T
	ReservedF0 c.Uint32T
	ReservedF4 c.Uint32T
	Date       c.Uint32T
	ReservedFc c.Uint32T
	TxfifoMem  [32]c.Uint32T
	RxfifoMem  [32]c.Uint32T
}
type I2cDevT I2cDevS

type I2cSignalConnT struct {
	SdaOutSig c.Uint8T
	SdaInSig  c.Uint8T
	SclOutSig c.Uint8T
	SclInSig  c.Uint8T
	IomuxFunc c.Uint8T
	Irq       c.Uint8T
}

/*
 * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
 *
 * SPDX-License-Identifier: Apache-2.0
 */

type SpiDevS struct {
	Cmd struct {
		Val c.Uint32T
	}
	Addr c.Uint32T
	Ctrl struct {
		Val c.Uint32T
	}
	Clock struct {
		Val c.Uint32T
	}
	User struct {
		Val c.Uint32T
	}
	User1 struct {
		Val c.Uint32T
	}
	User2 struct {
		Val c.Uint32T
	}
	MsDlen struct {
		Val c.Uint32T
	}
	Misc struct {
		Val c.Uint32T
	}
	DinMode struct {
		Val c.Uint32T
	}
	DinNum struct {
		Val c.Uint32T
	}
	DoutMode struct {
		Val c.Uint32T
	}
	DmaConf struct {
		Val c.Uint32T
	}
	DmaIntEna struct {
		Val c.Uint32T
	}
	DmaIntClr struct {
		Val c.Uint32T
	}
	DmaIntRaw struct {
		Val c.Uint32T
	}
	DmaIntSt struct {
		Val c.Uint32T
	}
	Reserved44 c.Uint32T
	Reserved48 c.Uint32T
	Reserved4c c.Uint32T
	Reserved50 c.Uint32T
	Reserved54 c.Uint32T
	Reserved58 c.Uint32T
	Reserved5c c.Uint32T
	Reserved60 c.Uint32T
	Reserved64 c.Uint32T
	Reserved68 c.Uint32T
	Reserved6c c.Uint32T
	Reserved70 c.Uint32T
	Reserved74 c.Uint32T
	Reserved78 c.Uint32T
	Reserved7c c.Uint32T
	Reserved80 c.Uint32T
	Reserved84 c.Uint32T
	Reserved88 c.Uint32T
	Reserved8c c.Uint32T
	Reserved90 c.Uint32T
	Reserved94 c.Uint32T
	DataBuf    [16]c.Uint32T
	ReservedD8 c.Uint32T
	ReservedDc c.Uint32T
	Slave      struct {
		Val c.Uint32T
	}
	Slave1 struct {
		Val c.Uint32T
	}
	ClkGate struct {
		Val c.Uint32T
	}
	ReservedEc c.Uint32T
	Date       struct {
		Val c.Uint32T
	}
}
type SpiDevT SpiDevS

/*
 * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
 *
 * SPDX-License-Identifier: Apache-2.0
 */

type SpiMemDevS struct {
	Cmd struct {
		Val c.Uint32T
	}
	Addr c.Uint32T
	Ctrl struct {
		Val c.Uint32T
	}
	Ctrl1 struct {
		Val c.Uint32T
	}
	Ctrl2 struct {
		Val c.Uint32T
	}
	Clock struct {
		Val c.Uint32T
	}
	User struct {
		Val c.Uint32T
	}
	User1 struct {
		Val c.Uint32T
	}
	User2 struct {
		Val c.Uint32T
	}
	MosiDlen struct {
		Val c.Uint32T
	}
	MisoDlen struct {
		Val c.Uint32T
	}
	RdStatus struct {
		Val c.Uint32T
	}
	Reserved30 c.Uint32T
	Misc       struct {
		Val c.Uint32T
	}
	TxCrc      c.Uint32T
	CacheFctrl struct {
		Val c.Uint32T
	}
	Reserved40 c.Uint32T
	Reserved44 c.Uint32T
	Reserved48 c.Uint32T
	Reserved4c c.Uint32T
	Reserved50 c.Uint32T
	Fsm        struct {
		Val c.Uint32T
	}
	DataBuf        [16]c.Uint32T
	FlashWaitiCtrl struct {
		Val c.Uint32T
	}
	FlashSusCtrl struct {
		Val c.Uint32T
	}
	FlashSusCmd struct {
		Val c.Uint32T
	}
	SusStatus struct {
		Val c.Uint32T
	}
	TimingCali struct {
		Val c.Uint32T
	}
	DinMode struct {
		Val c.Uint32T
	}
	DinNum struct {
		Val c.Uint32T
	}
	DoutMode struct {
		Val c.Uint32T
	}
	ReservedB8 c.Uint32T
	ReservedBc c.Uint32T
	IntEna     struct {
		Val c.Uint32T
	}
	IntClr struct {
		Val c.Uint32T
	}
	IntRaw struct {
		Val c.Uint32T
	}
	IntSt struct {
		Val c.Uint32T
	}
	ReservedD0 c.Uint32T
	ReservedD4 c.Uint32T
	ReservedD8 c.Uint32T
	ClockGate  struct {
		Val c.Uint32T
	}
	CoreClkSel struct {
		Val c.Uint32T
	}
	ReservedE4  c.Uint32T
	ReservedE8  c.Uint32T
	ReservedEc  c.Uint32T
	ReservedF0  c.Uint32T
	ReservedF4  c.Uint32T
	ReservedF8  c.Uint32T
	ReservedFc  c.Uint32T
	Reserved100 c.Uint32T
	Reserved104 c.Uint32T
	Reserved108 c.Uint32T
	Reserved10c c.Uint32T
	Reserved110 c.Uint32T
	Reserved114 c.Uint32T
	Reserved118 c.Uint32T
	Reserved11c c.Uint32T
	Reserved120 c.Uint32T
	Reserved124 c.Uint32T
	Reserved128 c.Uint32T
	Reserved12c c.Uint32T
	Reserved130 c.Uint32T
	Reserved134 c.Uint32T
	Reserved138 c.Uint32T
	Reserved13c c.Uint32T
	Reserved140 c.Uint32T
	Reserved144 c.Uint32T
	Reserved148 c.Uint32T
	Reserved14c c.Uint32T
	Reserved150 c.Uint32T
	Reserved154 c.Uint32T
	Reserved158 c.Uint32T
	Reserved15c c.Uint32T
	Reserved160 c.Uint32T
	Reserved164 c.Uint32T
	Reserved168 c.Uint32T
	Reserved16c c.Uint32T
	Reserved170 c.Uint32T
	Reserved174 c.Uint32T
	Reserved178 c.Uint32T
	Reserved17c c.Uint32T
	Reserved180 c.Uint32T
	Reserved184 c.Uint32T
	Reserved188 c.Uint32T
	Reserved18c c.Uint32T
	Reserved190 c.Uint32T
	Reserved194 c.Uint32T
	Reserved198 c.Uint32T
	Reserved19c c.Uint32T
	Reserved1a0 c.Uint32T
	Reserved1a4 c.Uint32T
	Reserved1a8 c.Uint32T
	Reserved1ac c.Uint32T
	Reserved1b0 c.Uint32T
	Reserved1b4 c.Uint32T
	Reserved1b8 c.Uint32T
	Reserved1bc c.Uint32T
	Reserved1c0 c.Uint32T
	Reserved1c4 c.Uint32T
	Reserved1c8 c.Uint32T
	Reserved1cc c.Uint32T
	Reserved1d0 c.Uint32T
	Reserved1d4 c.Uint32T
	Reserved1d8 c.Uint32T
	Reserved1dc c.Uint32T
	Reserved1e0 c.Uint32T
	Reserved1e4 c.Uint32T
	Reserved1e8 c.Uint32T
	Reserved1ec c.Uint32T
	Reserved1f0 c.Uint32T
	Reserved1f4 c.Uint32T
	Reserved1f8 c.Uint32T
	Reserved1fc c.Uint32T
	Reserved200 c.Uint32T
	Reserved204 c.Uint32T
	Reserved208 c.Uint32T
	Reserved20c c.Uint32T
	Reserved210 c.Uint32T
	Reserved214 c.Uint32T
	Reserved218 c.Uint32T
	Reserved21c c.Uint32T
	Reserved220 c.Uint32T
	Reserved224 c.Uint32T
	Reserved228 c.Uint32T
	Reserved22c c.Uint32T
	Reserved230 c.Uint32T
	Reserved234 c.Uint32T
	Reserved238 c.Uint32T
	Reserved23c c.Uint32T
	Reserved240 c.Uint32T
	Reserved244 c.Uint32T
	Reserved248 c.Uint32T
	Reserved24c c.Uint32T
	Reserved250 c.Uint32T
	Reserved254 c.Uint32T
	Reserved258 c.Uint32T
	Reserved25c c.Uint32T
	Reserved260 c.Uint32T
	Reserved264 c.Uint32T
	Reserved268 c.Uint32T
	Reserved26c c.Uint32T
	Reserved270 c.Uint32T
	Reserved274 c.Uint32T
	Reserved278 c.Uint32T
	Reserved27c c.Uint32T
	Reserved280 c.Uint32T
	Reserved284 c.Uint32T
	Reserved288 c.Uint32T
	Reserved28c c.Uint32T
	Reserved290 c.Uint32T
	Reserved294 c.Uint32T
	Reserved298 c.Uint32T
	Reserved29c c.Uint32T
	Reserved2a0 c.Uint32T
	Reserved2a4 c.Uint32T
	Reserved2a8 c.Uint32T
	Reserved2ac c.Uint32T
	Reserved2b0 c.Uint32T
	Reserved2b4 c.Uint32T
	Reserved2b8 c.Uint32T
	Reserved2bc c.Uint32T
	Reserved2c0 c.Uint32T
	Reserved2c4 c.Uint32T
	Reserved2c8 c.Uint32T
	Reserved2cc c.Uint32T
	Reserved2d0 c.Uint32T
	Reserved2d4 c.Uint32T
	Reserved2d8 c.Uint32T
	Reserved2dc c.Uint32T
	Reserved2e0 c.Uint32T
	Reserved2e4 c.Uint32T
	Reserved2e8 c.Uint32T
	Reserved2ec c.Uint32T
	Reserved2f0 c.Uint32T
	Reserved2f4 c.Uint32T
	Reserved2f8 c.Uint32T
	Reserved2fc c.Uint32T
	Reserved300 c.Uint32T
	Reserved304 c.Uint32T
	Reserved308 c.Uint32T
	Reserved30c c.Uint32T
	Reserved310 c.Uint32T
	Reserved314 c.Uint32T
	Reserved318 c.Uint32T
	Reserved31c c.Uint32T
	Reserved320 c.Uint32T
	Reserved324 c.Uint32T
	Reserved328 c.Uint32T
	Reserved32c c.Uint32T
	Reserved330 c.Uint32T
	Reserved334 c.Uint32T
	Reserved338 c.Uint32T
	Reserved33c c.Uint32T
	Reserved340 c.Uint32T
	Reserved344 c.Uint32T
	Reserved348 c.Uint32T
	Reserved34c c.Uint32T
	Reserved350 c.Uint32T
	Reserved354 c.Uint32T
	Reserved358 c.Uint32T
	Reserved35c c.Uint32T
	Reserved360 c.Uint32T
	Reserved364 c.Uint32T
	Reserved368 c.Uint32T
	Reserved36c c.Uint32T
	Reserved370 c.Uint32T
	Reserved374 c.Uint32T
	Reserved378 c.Uint32T
	Reserved37c c.Uint32T
	Reserved380 c.Uint32T
	Reserved384 c.Uint32T
	Reserved388 c.Uint32T
	Reserved38c c.Uint32T
	Reserved390 c.Uint32T
	Reserved394 c.Uint32T
	Reserved398 c.Uint32T
	Reserved39c c.Uint32T
	Reserved3a0 c.Uint32T
	Reserved3a4 c.Uint32T
	Reserved3a8 c.Uint32T
	Reserved3ac c.Uint32T
	Reserved3b0 c.Uint32T
	Reserved3b4 c.Uint32T
	Reserved3b8 c.Uint32T
	Reserved3bc c.Uint32T
	Reserved3c0 c.Uint32T
	Reserved3c4 c.Uint32T
	Reserved3c8 c.Uint32T
	Reserved3cc c.Uint32T
	Reserved3d0 c.Uint32T
	Reserved3d4 c.Uint32T
	Reserved3d8 c.Uint32T
	Reserved3dc c.Uint32T
	Reserved3e0 c.Uint32T
	Reserved3e4 c.Uint32T
	Reserved3e8 c.Uint32T
	Reserved3ec c.Uint32T
	Reserved3f0 c.Uint32T
	Reserved3f4 c.Uint32T
	Reserved3f8 c.Uint32T
	Date        struct {
		Val c.Uint32T
	}
}
type SpiMemDevT SpiMemDevS

/*
Stores a bunch of per-spi-peripheral data.
*/
type SpiSignalConnT struct {
	SpiclkOut      c.Uint8T
	SpiclkIn       c.Uint8T
	SpidOut        c.Uint8T
	SpiqOut        c.Uint8T
	SpiwpOut       c.Uint8T
	SpihdOut       c.Uint8T
	SpidIn         c.Uint8T
	SpiqIn         c.Uint8T
	SpiwpIn        c.Uint8T
	SpihdIn        c.Uint8T
	SpicsOut       [6]c.Uint8T
	SpicsIn        c.Uint8T
	SpidqsOut      c.Uint8T
	SpicdOut       c.Uint8T
	SpiclkIomuxPin c.Uint8T
	SpidIomuxPin   c.Uint8T
	SpiqIomuxPin   c.Uint8T
	SpiwpIomuxPin  c.Uint8T
	SpihdIomuxPin  c.Uint8T
	Spics0IomuxPin c.Uint8T
	Irq            c.Uint8T
	IrqDma         c.Uint8T
	Func           c.Int
	Hw             *SpiDevT
}
type SLEEPMODE c.Int

const (
	AWAKE       SLEEPMODE = 0
	LIGHT_SLEEP SLEEPMODE = 1
	DEEP_SLEEP  SLEEPMODE = 2
)

type RESETREASON c.Int

const (
	NO_MEAN                RESETREASON = 0
	POWERON_RESET          RESETREASON = 1
	RTC_SW_SYS_RESET       RESETREASON = 3
	DEEPSLEEP_RESET        RESETREASON = 5
	TG0WDT_SYS_RESET       RESETREASON = 7
	TG1WDT_SYS_RESET       RESETREASON = 8
	RTCWDT_SYS_RESET       RESETREASON = 9
	INTRUSION_RESET        RESETREASON = 10
	TG0WDT_CPU_RESET       RESETREASON = 11
	RTC_SW_CPU_RESET       RESETREASON = 12
	RTCWDT_CPU_RESET       RESETREASON = 13
	RTCWDT_BROWN_OUT_RESET RESETREASON = 15
	RTCWDT_RTC_RESET       RESETREASON = 16
	TG1WDT_CPU_RESET       RESETREASON = 17
	SUPER_WDT_RESET        RESETREASON = 18
	GLITCH_RTC_RESET       RESETREASON = 19
	EFUSE_RESET            RESETREASON = 20
	USB_UART_CHIP_RESET    RESETREASON = 21
	USB_JTAG_CHIP_RESET    RESETREASON = 22
	POWER_GLITCH_RESET     RESETREASON = 23
)

type WAKEUPREASON c.Int

const (
	NO_SLEEP        WAKEUPREASON = 0
	EXT_EVENT0_TRIG WAKEUPREASON = 1
	EXT_EVENT1_TRIG WAKEUPREASON = 2
	GPIO_TRIG       WAKEUPREASON = 4
	TIMER_EXPIRE    WAKEUPREASON = 8
	SDIO_TRIG       WAKEUPREASON = 16
	MAC_TRIG        WAKEUPREASON = 32
	UART0_TRIG      WAKEUPREASON = 64
	UART1_TRIG      WAKEUPREASON = 128
	TOUCH_TRIG      WAKEUPREASON = 256
	SAR_TRIG        WAKEUPREASON = 512
	BT_TRIG         WAKEUPREASON = 1024
	RISCV_TRIG      WAKEUPREASON = 2048
	XTAL_DEAD_TRIG  WAKEUPREASON = 4096
	RISCV_TRAP_TRIG WAKEUPREASON = 8192
	USB_TRIG        WAKEUPREASON = 16384
)

type WAKEUPENABLE c.Int

const (
	DISEN_WAKEUP       WAKEUPENABLE = 0
	EXT_EVENT0_TRIG_EN WAKEUPENABLE = 1
	EXT_EVENT1_TRIG_EN WAKEUPENABLE = 2
	GPIO_TRIG_EN       WAKEUPENABLE = 4
	TIMER_EXPIRE_EN    WAKEUPENABLE = 8
	SDIO_TRIG_EN       WAKEUPENABLE = 16
	MAC_TRIG_EN        WAKEUPENABLE = 32
	UART0_TRIG_EN      WAKEUPENABLE = 64
	UART1_TRIG_EN      WAKEUPENABLE = 128
	TOUCH_TRIG_EN      WAKEUPENABLE = 256
	SAR_TRIG_EN        WAKEUPENABLE = 512
	BT_TRIG_EN         WAKEUPENABLE = 1024
	RISCV_TRIG_EN      WAKEUPENABLE = 2048
	XTAL_DEAD_TRIG_EN  WAKEUPENABLE = 4096
	RISCV_TRAP_TRIG_EN WAKEUPENABLE = 8192
	USB_TRIG_EN        WAKEUPENABLE = 16384
)
