m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/nievep/Downloads/Advanced VLSI Design/Project 1/REPO/Advanced-VLSI-Project-REPO/Project 1/Fully Pipelined FIR Filter/VerilogFilterArchitectureDesign
vcounter
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1741623750
!i10b 1
!s100 7hYf6Glh3:5]FT]cjk?`J2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IE@nkcD_IJ4>7GRgYcKeW^0
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign
w1740633564
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/counter.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/counter.sv
!i122 30
L0 1 26
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1741623750.000000
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/counter.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/counter.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
vFIR_Filter_L3_Top
R0
R1
!i10b 1
!s100 @IGM:8jT]a<VJ58mbA=_22
R2
Icif4Hi`PiejTiPYjM5?V90
R3
S1
R4
w1741399390
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/FIR_Filter_L3_Top.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/FIR_Filter_L3_Top.sv
!i122 31
Z9 L0 1 67
R5
r1
!s85 0
31
R6
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/FIR_Filter_L3_Top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/FIR_Filter_L3_Top.sv|
!i113 1
R7
R8
n@f@i@r_@filter_@l3_@top
vFIR_Filter_tb
R0
R1
!i10b 1
!s100 A:IPkXB=56`ibPSl114?92
R2
ISRmP[deDKgoKm1O@?7J;P0
R3
S1
R4
w1741398482
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv
!i122 32
L0 2 84
R5
r1
!s85 0
31
R6
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/FIR_Filter_tb.sv|
!i113 1
R7
R8
n@f@i@r_@filter_tb
vfir_parallel
R0
R1
!i10b 1
!s100 jL0B46oNT4KcoPJkIgHfZ1
R2
IdWm08dHCo3JMBF^4dMG>f2
R3
S1
R4
w1741396727
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/fir_parallel.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/fir_parallel.sv
!i122 33
R9
R5
r1
!s85 0
31
R6
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/fir_parallel.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/fir_parallel.sv|
!i113 1
R7
R8
vSineWave
R0
R1
!i10b 1
!s100 da5T>QHR_RC2A:0^SkPDY2
R2
I0n4^X>Nf5J0cZV_=NFh^W0
R3
S1
R4
w1741398742
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/SineWave.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/SineWave.sv
!i122 34
L0 1 20
R5
r1
!s85 0
31
R6
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/SineWave.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Project 1/Reduced-complexity parallel processing L=3/VerilogFilterArchitectureDesign/SineWave.sv|
!i113 1
R7
R8
n@sine@wave
