<?xml version="1.0" encoding="UTF-8"?><urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9" xmlns:news="http://www.google.com/schemas/sitemap-news/0.9" xmlns:xhtml="http://www.w3.org/1999/xhtml" xmlns:image="http://www.google.com/schemas/sitemap-image/1.1" xmlns:video="http://www.google.com/schemas/sitemap-video/1.1"><url><loc>http://localhost/computer-architecture/markdown-page</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Evaluare/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Evaluare/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Evaluare/Teme/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Evaluare/Teme/FPU%20AA%20AB%202024/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Evaluare/Teme/Proiecte%20AB%202025/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Evaluare/Teme/PWMGen%20AA%202025/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/grading</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/0%20Recapitulare/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/0%20Recapitulare/Automate%20finite/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/0%20Recapitulare/Automate%20finite/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/0%20Recapitulare/Bistabil%20D/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/0%20Recapitulare/Bistabil%20D/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/0%20Recapitulare/Circuite%20combina%C8%9Bionale/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/0%20Recapitulare/Circuite%20combina%C8%9Bionale/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/0%20Recapitulare/Circuite%20secven%C8%9Biale/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/0%20Recapitulare/Circuite%20secven%C8%9Biale/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/0%20Recapitulare/Porti%20logice/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/0%20Recapitulare/Porti%20logice/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/0%20Recapitulare/Sumatoare/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/0%20Recapitulare/Sumatoare/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/1%20Verilog%20Combina%C8%9Bional/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/1%20Verilog%20Combina%C8%9Bional/Descriere%20structurala/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/1%20Verilog%20Combina%C8%9Bional/Descriere%20structurala/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/1%20Verilog%20Combina%C8%9Bional/Limbaj%20Verilog/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/1%20Verilog%20Combina%C8%9Bional/Limbaj%20Verilog/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/10%20Calculator%20Didactic/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/10%20Calculator%20Didactic/Unitate%20de%20comanda/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/10%20Calculator%20Didactic/Unitate%20de%20comanda/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/11%20Calculator%20Didactic/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/11%20Calculator%20Didactic/Moduri%20de%20adresare/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/11%20Calculator%20Didactic/Moduri%20de%20adresare/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/2%20Verilog%20Combina%C8%9Bional/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/2%20Verilog%20Combina%C8%9Bional/Operatori/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/2%20Verilog%20Combina%C8%9Bional/Operatori/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/2%20Verilog%20Combina%C8%9Bional/Parametri/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/2%20Verilog%20Combina%C8%9Bional/Parametri/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/2%20Verilog%20Combina%C8%9Bional/Testare/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/2%20Verilog%20Combina%C8%9Bional/Testare/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/3%20Verilog%20Combina%C8%9Bional/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/3%20Verilog%20Combina%C8%9Bional/Descriere%20Comportamentala/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/3%20Verilog%20Combina%C8%9Bional/Descriere%20Comportamentala/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/4%20Verilog%20Secven%C8%9Bial/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/4%20Verilog%20Secven%C8%9Bial/Always-Edge/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/4%20Verilog%20Secven%C8%9Bial/Always-Edge/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/4%20Verilog%20Secven%C8%9Bial/Debouncer/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/4%20Verilog%20Secven%C8%9Bial/Debouncer/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/5%20Verilog%20Secven%C8%9Bial/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/5%20Verilog%20Secven%C8%9Bial/Automate%20finite/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/5%20Verilog%20Secven%C8%9Bial/Automate%20finite/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/5%20Verilog%20Secven%C8%9Bial/Memorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/5%20Verilog%20Secven%C8%9Bial/Memorie/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/6%20Verilog%20Secven%C8%9Bial/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/6%20Verilog%20Secven%C8%9Bial/Unitate%20aritmetica%20logica/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/6%20Verilog%20Secven%C8%9Bial/Unitate%20aritmetica%20logica/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/7%20Verilog%20Simulare%20%C8%99i%20Sintez%C4%83/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/7%20Verilog%20Simulare%20%C8%99i%20Sintez%C4%83/Simulare/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/7%20Verilog%20Simulare%20%C8%99i%20Sintez%C4%83/Simulare/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/8%20Verilog%20Design%20%C8%99i%20Verificare/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/8%20Verilog%20Design%20%C8%99i%20Verificare/Design/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/8%20Verilog%20Design%20%C8%99i%20Verificare/Design/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/9%20Calculator%20Didactic/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/9%20Calculator%20Didactic/Arhitectura/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AA%20AC/9%20Calculator%20Didactic/Arhitectura/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/0%20Recapitulare/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/0%20Recapitulare/Automate%20finite/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/0%20Recapitulare/Automate%20finite/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/0%20Recapitulare/Bistabil%20D/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/0%20Recapitulare/Bistabil%20D/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/0%20Recapitulare/Circuite%20combina%C8%9Bionale/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/0%20Recapitulare/Circuite%20combina%C8%9Bionale/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/0%20Recapitulare/Circuite%20secven%C8%9Biale/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/0%20Recapitulare/Circuite%20secven%C8%9Biale/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/0%20Recapitulare/Porti%20logice/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/0%20Recapitulare/Porti%20logice/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/0%20Recapitulare/Sumatoare/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/0%20Recapitulare/Sumatoare/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/1%20Limbajul%20Rust/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/1%20Limbajul%20Rust/Intro%20to%20rust/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/1%20Limbajul%20Rust/Intro%20to%20rust/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/2%20RHDL%20Combinational/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/2%20RHDL%20Combinational/RHDL/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/2%20RHDL%20Combinational/RHDL/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/2%20RHDL%20Combinational/Structura/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/2%20RHDL%20Combinational/Structura/Teorie/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Laboratoare%20AB/2%20RHDL%20Combinational/Structura/Teorie/Parametrizare</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Practic%C4%83%20Verilog%20AA%20AC/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Practic%C4%83%20Verilog%20AA%20AC/Laborator%201/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Practic%C4%83%20Verilog%20AA%20AC/Laborator%202/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Practic%C4%83%20Verilog%20AA%20AC/Laborator%203/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/rules</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/team</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Tutoriale/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Tutoriale/Creare%20proiect%20Vivado/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Tutoriale/Docker/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Tutoriale/Docker/Linux/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Tutoriale/Docker/MacOS/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Tutoriale/Docker/Windows/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Tutoriale/Instalare%20Vivado/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Tutoriale/Programare%20FPGA%20Vivado/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Tutoriale/Rulare%20exemple%20practice/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Tutoriale/Simulare%20GTKWave/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Tutoriale/Simulare%20Vivado/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>http://localhost/computer-architecture/Tutoriale/VPL/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url></urlset>