Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 18:16:30 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_12/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.014        0.000                      0                 2769        0.009        0.000                      0                 2769        2.080        0.000                       0                  2770  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.355}        4.710           212.314         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.014        0.000                      0                 2769        0.009        0.000                      0                 2769        2.080        0.000                       0                  2770  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 demux/sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.355ns period=4.710ns})
  Destination:            demux/sel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.355ns period=4.710ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.710ns  (vclock rise@4.710ns - vclock rise@0.000ns)
  Data Path Delay:        4.636ns  (logic 2.081ns (44.888%)  route 2.555ns (55.112%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 6.468 - 4.710 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.171ns, distribution 1.091ns)
  Clock Net Delay (Destination): 1.088ns (routing 0.155ns, distribution 0.933ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2769, routed)        1.262     2.223    demux/CLK
    SLICE_X126Y462       FDRE                                         r  demux/sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y462       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.304 r  demux/sel_reg[2]/Q
                         net (fo=103, routed)         0.208     2.512    demux/sel[2]
    SLICE_X126Y462       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     2.745 r  demux/sel_reg[8]_i_6/O[5]
                         net (fo=41, routed)          0.337     3.082    p_1_in[6]
    SLICE_X123Y457       LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     3.206 r  sel[8]_i_247/O
                         net (fo=1, routed)           0.014     3.220    demux/sel[8]_i_201[0]
    SLICE_X123Y457       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.376 f  demux/sel_reg[8]_i_213/CO[7]
                         net (fo=1, routed)           0.026     3.402    demux/sel_reg[8]_i_213_n_0
    SLICE_X123Y458       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.479 f  demux/sel_reg[8]_i_195/CO[5]
                         net (fo=30, routed)          0.300     3.779    demux_n_9
    SLICE_X125Y459       LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.137     3.916 r  sel[8]_i_135/O
                         net (fo=2, routed)           0.152     4.068    sel[8]_i_135_n_0
    SLICE_X125Y459       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     4.169 r  sel[8]_i_142/O
                         net (fo=1, routed)           0.015     4.184    demux/sel[8]_i_73_0[6]
    SLICE_X125Y459       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.301 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.327    demux/sel_reg[8]_i_81_n_0
    SLICE_X125Y460       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.403 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.199     4.602    demux_n_89
    SLICE_X124Y460       LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.138     4.740 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.180     4.920    sel[8]_i_32_n_0
    SLICE_X124Y460       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.969 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     4.980    demux/sel[8]_i_25_0[5]
    SLICE_X124Y460       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.135 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.161    demux/sel_reg[8]_i_19_n_0
    SLICE_X124Y461       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.217 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.369     5.586    demux_n_104
    SLICE_X125Y462       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     5.720 r  sel_reg[8]_i_18/O[2]
                         net (fo=1, routed)           0.126     5.846    sel_reg[8]_i_18_n_13
    SLICE_X124Y462       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     5.935 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.011     5.946    demux/sel_reg[5]_0[4]
    SLICE_X124Y462       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     6.101 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.127    demux/sel_reg[8]_i_4_n_0
    SLICE_X124Y463       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.203 r  demux/sel_reg[8]_i_5/O[1]
                         net (fo=10, routed)          0.235     6.438    demux/sel_reg[8]_i_5_n_14
    SLICE_X123Y462       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.475 r  demux/sel[3]_i_2/O
                         net (fo=4, routed)           0.245     6.720    demux/sel[3]_i_2_n_0
    SLICE_X126Y461       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     6.810 r  demux/sel[3]_i_1/O
                         net (fo=1, routed)           0.049     6.859    demux/sel20_in[3]
    SLICE_X126Y461       FDRE                                         r  demux/sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.710     4.710 r  
    AR14                                              0.000     4.710 r  clk (IN)
                         net (fo=0)                   0.000     4.710    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.069 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.069    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.069 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.356    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.380 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2769, routed)        1.088     6.468    demux/CLK
    SLICE_X126Y461       FDRE                                         r  demux/sel_reg[3]/C
                         clock pessimism              0.416     6.884    
                         clock uncertainty           -0.035     6.848    
    SLICE_X126Y461       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.873    demux/sel_reg[3]
  -------------------------------------------------------------------
                         required time                          6.873    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  0.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 demux/genblk1[177].z_reg[177][6]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.355ns period=4.710ns})
  Destination:            genblk1[177].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.355ns period=4.710ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.061ns (34.270%)  route 0.117ns (65.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      1.084ns (routing 0.155ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.171ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2769, routed)        1.084     1.754    demux/CLK
    SLICE_X125Y502       FDRE                                         r  demux/genblk1[177].z_reg[177][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y502       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.815 r  demux/genblk1[177].z_reg[177][6]/Q
                         net (fo=1, routed)           0.117     1.932    genblk1[177].reg_in/D[6]
    SLICE_X123Y502       FDRE                                         r  genblk1[177].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2769, routed)        1.263     2.224    genblk1[177].reg_in/CLK
    SLICE_X123Y502       FDRE                                         r  genblk1[177].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.360     1.864    
    SLICE_X123Y502       FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     1.924    genblk1[177].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.009    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.355 }
Period(ns):         4.710
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.710       3.420      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.355       2.080      SLICE_X120Y478  demux/genblk1[290].z_reg[290][3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.355       2.080      SLICE_X122Y474  genblk1[298].reg_in/reg_out_reg[2]/C



