#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan 29 09:54:05 2020
# Process ID: 9916
# Current directory: C:/fpga/lab2/ipblock/ipblock.runs/design_1_single_bit_multiplier_1_0_synth_1
# Command line: vivado.exe -log design_1_single_bit_multiplier_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_single_bit_multiplier_1_0.tcl
# Log file: C:/fpga/lab2/ipblock/ipblock.runs/design_1_single_bit_multiplier_1_0_synth_1/design_1_single_bit_multiplier_1_0.vds
# Journal file: C:/fpga/lab2/ipblock/ipblock.runs/design_1_single_bit_multiplier_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_single_bit_multiplier_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/fpga/lab2/pmul_hw'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_single_bit_multiplier_1_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 871.902 ; gain = 234.117
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_single_bit_multiplier_1_0' [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/synth/design_1_single_bit_multiplier_1_0.vhd:68]
INFO: [Synth 8-3491] module 'single_bit_multiplier' declared at 'c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ipshared/1a3a/pmul_hw.srcs/sources_1/new/single_bit_multiplier.vhd:34' bound to instance 'U0' of component 'single_bit_multiplier' [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/synth/design_1_single_bit_multiplier_1_0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'single_bit_multiplier' [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ipshared/1a3a/pmul_hw.srcs/sources_1/new/single_bit_multiplier.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'single_bit_multiplier' (1#1) [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ipshared/1a3a/pmul_hw.srcs/sources_1/new/single_bit_multiplier.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'design_1_single_bit_multiplier_1_0' (2#1) [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/synth/design_1_single_bit_multiplier_1_0.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 944.074 ; gain = 306.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 944.074 ; gain = 306.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 944.074 ; gain = 306.289
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 944.074 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc] for cell 'U0'
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'GCLK'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:83]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports GCLK]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:83]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[0]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:238]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:238]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[1]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:239]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:239]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[2]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:240]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:240]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWA[3]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[0]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:242]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:242]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[1]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:243]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:243]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[2]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:244]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:244]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SWB[3]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:245]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:245]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:363]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:368]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:373]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc:376]
Finished Parsing XDC File [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/fpga/lab2/ipblock/ipblock.srcs/sources_1/bd/design_1/ip/design_1_single_bit_multiplier_1_0/zedboard_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_single_bit_multiplier_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_single_bit_multiplier_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/fpga/lab2/ipblock/ipblock.runs/design_1_single_bit_multiplier_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/fpga/lab2/ipblock/ipblock.runs/design_1_single_bit_multiplier_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1009.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1014.938 ; gain = 4.977
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1014.938 ; gain = 377.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1014.938 ; gain = 377.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/fpga/lab2/ipblock/ipblock.runs/design_1_single_bit_multiplier_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1014.938 ; gain = 377.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1014.938 ; gain = 377.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module single_bit_multiplier 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1014.938 ; gain = 377.152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1015.141 ; gain = 377.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1015.141 ; gain = 377.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1025.180 ; gain = 387.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1040.984 ; gain = 403.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1040.984 ; gain = 403.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1040.984 ; gain = 403.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1040.984 ; gain = 403.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1040.984 ; gain = 403.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1040.984 ; gain = 403.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     2|
|2     |FDRE |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |     4|
|2     |  U0     |single_bit_multiplier |     4|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1040.984 ; gain = 403.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1040.984 ; gain = 332.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1040.984 ; gain = 403.199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1040.984 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 22 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1050.785 ; gain = 713.152
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.785 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/fpga/lab2/ipblock/ipblock.runs/design_1_single_bit_multiplier_1_0_synth_1/design_1_single_bit_multiplier_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_single_bit_multiplier_1_0, cache-ID = 6ae2de750ba0c97b
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1050.785 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/fpga/lab2/ipblock/ipblock.runs/design_1_single_bit_multiplier_1_0_synth_1/design_1_single_bit_multiplier_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_single_bit_multiplier_1_0_utilization_synth.rpt -pb design_1_single_bit_multiplier_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 29 09:54:50 2020...
