<profile>

<section name = "Vitis HLS Report for 'fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1'" level="0">
<item name = "Date">Sat Dec 28 19:05:21 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">sqrt_fixed_point</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35ti-csg324-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.616 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">32, 32, 0.320 us, 0.320 us, 32, 32, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_89_1">30, 30, 2, 1, 1, 30, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 455, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 101, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_127_p2">+, 0, 0, 13, 5, 1</column>
<column name="s_V_2_fu_216_p2">+, 0, 0, 38, 31, 31</column>
<column name="s_V_1_fu_190_p2">-, 0, 0, 38, 31, 31</column>
<column name="sub_ln91_fu_133_p2">-, 0, 0, 13, 3, 5</column>
<column name="icmp_ln89_fu_121_p2">icmp, 0, 0, 9, 5, 3</column>
<column name="q_V_1_fu_254_p2">or, 0, 0, 29, 29, 1</column>
<column name="ret_V_1_fu_204_p2">or, 0, 0, 31, 31, 2</column>
<column name="ret_V_fu_178_p2">or, 0, 0, 31, 31, 1</column>
<column name="s_V_3_fu_222_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln1031_fu_238_p3">select, 0, 0, 28, 1, 28</column>
<column name="r_V_1_fu_184_p2">shl, 0, 0, 96, 31, 31</column>
<column name="r_V_3_fu_210_p2">shl, 0, 0, 96, 31, 31</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 5, 10</column>
<column name="i_fu_70">9, 2, 5, 10</column>
<column name="q_V_fu_58">9, 2, 29, 58</column>
<column name="q_star_V_fu_62">9, 2, 28, 56</column>
<column name="s_V_fu_66">9, 2, 31, 62</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_70">5, 0, 5, 0</column>
<column name="q_V_fu_58">29, 0, 29, 0</column>
<column name="q_star_V_fu_62">28, 0, 29, 1</column>
<column name="s_V_fu_66">31, 0, 31, 0</column>
<column name="sub_ln91_reg_316">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1, return value</column>
<column name="zext_ln82">in, 28, ap_none, zext_ln82, scalar</column>
<column name="s_V_1_out">out, 31, ap_vld, s_V_1_out, pointer</column>
<column name="s_V_1_out_ap_vld">out, 1, ap_vld, s_V_1_out, pointer</column>
<column name="q_V_1_out">out, 29, ap_vld, q_V_1_out, pointer</column>
<column name="q_V_1_out_ap_vld">out, 1, ap_vld, q_V_1_out, pointer</column>
</table>
</item>
</section>
</profile>
