[p LITE_MODE AUTOSTATIC LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F87K90 ]
[d frameptr 4065 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"54 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 3 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 3 0 ]
"20 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 3 0 ]
"10 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 3 0 ]
"245
[v ___flsub __flsub `(d  1 e 3 0 ]
"11 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 3 0 ]
"8 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 3 0 ]
"15 C:\Program Files (x86)\Microchip\xc8\v1.45\sources\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"109 C:\Users\muthi\MPLABXProjects\igg_driver_test_01.X\main.c
[v _isr isr `II(v  1 e 1 0 ]
"116
[v _main main `(v  1 e 1 0 ]
"138
[v _screen_scan screen_scan `(v  1 e 1 0 ]
"193
[v _init init `(v  1 e 1 0 ]
[s S518 . 1 `uc 1 T4CKPS 1 0 :2:0 
`uc 1 TMR4ON 1 0 :1:2 
`uc 1 T4OUTPS 1 0 :4:3 
]
"1598 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic18f87k90.h
[s S522 . 1 `uc 1 T4CKPS0 1 0 :1:0 
`uc 1 T4CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T4OUTPS0 1 0 :1:3 
`uc 1 T4OUTPS1 1 0 :1:4 
`uc 1 T4OUTPS2 1 0 :1:5 
`uc 1 T4OUTPS3 1 0 :1:6 
]
[u S530 . 1 `S518 1 . 1 0 `S522 1 . 1 0 ]
[v _T4CONbits T4CONbits `VES530  1 e 1 @3843 ]
"1648
[v _PR4 PR4 `VEuc  1 e 1 @3844 ]
"3017
[v _RCREG2 RCREG2 `VEuc  1 e 1 @3869 ]
"3037
[v _SPBRG2 SPBRG2 `VEuc  1 e 1 @3870 ]
"3057
[v _SPBRGH2 SPBRGH2 `VEuc  1 e 1 @3871 ]
[s S465 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
"3110
[s S474 . 1 `uc 1 ABDEN2 1 0 :1:0 
`uc 1 WUE2 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG162 1 0 :1:3 
`uc 1 SCKP2 1 0 :1:4 
`uc 1 DTRXP2 1 0 :1:5 
`uc 1 RCIDL2 1 0 :1:6 
`uc 1 ABDOVF2 1 0 :1:7 
]
[s S483 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TXCKP2 1 0 :1:4 
`uc 1 RXDTP2 1 0 :1:5 
`uc 1 RCMT2 1 0 :1:6 
]
[u S488 . 1 `S465 1 . 1 0 `S474 1 . 1 0 `S483 1 . 1 0 ]
[v _BAUDCON2bits BAUDCON2bits `VES488  1 e 1 @3872 ]
[s S416 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"3232
[s S425 . 1 `uc 1 TX9D2 1 0 :1:0 
`uc 1 TRMT2 1 0 :1:1 
`uc 1 BRGH2 1 0 :1:2 
`uc 1 SENDB2 1 0 :1:3 
`uc 1 SYNC2 1 0 :1:4 
`uc 1 TXEN2 1 0 :1:5 
`uc 1 TX92 1 0 :1:6 
`uc 1 CSRC2 1 0 :1:7 
]
[s S434 . 1 `uc 1 TXD82 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 TX8_92 1 0 :1:6 
]
[u S438 . 1 `S416 1 . 1 0 `S425 1 . 1 0 `S434 1 . 1 0 ]
[v _TXSTA2bits TXSTA2bits `VES438  1 e 1 @3873 ]
[s S360 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"3363
[s S369 . 1 `uc 1 RX9D2 1 0 :1:0 
`uc 1 OERR2 1 0 :1:1 
`uc 1 FERR2 1 0 :1:2 
`uc 1 ADDEN2 1 0 :1:3 
`uc 1 CREN2 1 0 :1:4 
`uc 1 SREN2 1 0 :1:5 
`uc 1 RX92 1 0 :1:6 
`uc 1 SPEN2 1 0 :1:7 
]
[s S378 . 1 `uc 1 RCD82 1 0 :1:0 
`uc 1 . 1 0 :5:1 
`uc 1 RC8_92 1 0 :1:6 
]
[s S382 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RC92 1 0 :1:6 
]
[u S385 . 1 `S360 1 . 1 0 `S369 1 . 1 0 `S378 1 . 1 0 `S382 1 . 1 0 ]
[v _RCSTA2bits RCSTA2bits `VES385  1 e 1 @3874 ]
"3463
[v _ANCON2 ANCON2 `VEuc  1 e 1 @3875 ]
[s S305 . 1 `uc 1 ANSEL16 1 0 :1:0 
`uc 1 ANSEL17 1 0 :1:1 
`uc 1 ANSEL18 1 0 :1:2 
`uc 1 ANSEL19 1 0 :1:3 
`uc 1 ANSEL20 1 0 :1:4 
`uc 1 ANSEL21 1 0 :1:5 
`uc 1 ANSEL22 1 0 :1:6 
`uc 1 ANSEL23 1 0 :1:7 
]
"3490
[s S314 . 1 `uc 1 PCFG16 1 0 :1:0 
`uc 1 PCFG17 1 0 :1:1 
`uc 1 PCFG18 1 0 :1:2 
`uc 1 PCFG19 1 0 :1:3 
`uc 1 PCFG20 1 0 :1:4 
`uc 1 PCFG21 1 0 :1:5 
`uc 1 PCFG22 1 0 :1:6 
`uc 1 PCFG23 1 0 :1:7 
]
[u S323 . 1 `S305 1 . 1 0 `S314 1 . 1 0 ]
[v _ANCON2bits ANCON2bits `VES323  1 e 1 @3875 ]
"3575
[v _ANCON1 ANCON1 `VEuc  1 e 1 @3876 ]
"3687
[v _ANCON0 ANCON0 `VEuc  1 e 1 @3877 ]
"10020
[v _PORTA PORTA `VEuc  1 e 1 @3968 ]
"10919
[v _PORTE PORTE `VEuc  1 e 1 @3972 ]
[s S50 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RF1 1 0 :1:1 
`uc 1 RF2 1 0 :1:2 
`uc 1 RF3 1 0 :1:3 
`uc 1 RF4 1 0 :1:4 
`uc 1 RF5 1 0 :1:5 
`uc 1 RF6 1 0 :1:6 
`uc 1 RF7 1 0 :1:7 
]
"11335
[s S59 . 1 `uc 1 . 1 0 :1:0 
`uc 1 AN6 1 0 :1:1 
`uc 1 AN7 1 0 :1:2 
`uc 1 AN8 1 0 :1:3 
`uc 1 AN9 1 0 :1:4 
`uc 1 AN10 1 0 :1:5 
`uc 1 AN11 1 0 :1:6 
`uc 1 AN5 1 0 :1:7 
]
[s S68 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SEG19 1 0 :1:1 
`uc 1 SEG20 1 0 :1:2 
`uc 1 SEG21 1 0 :1:3 
`uc 1 SEG22 1 0 :1:4 
`uc 1 SEG23 1 0 :1:5 
`uc 1 SEG24 1 0 :1:6 
`uc 1 SEG25 1 0 :1:7 
]
[s S77 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C2OUT 1 0 :1:1 
`uc 1 C1OUT 1 0 :1:2 
`uc 1 C2INB 1 0 :1:3 
`uc 1 C2INA 1 0 :1:4 
`uc 1 C1INB 1 0 :1:5 
`uc 1 C1INA 1 0 :1:6 
`uc 1 SS1 1 0 :1:7 
]
[s S86 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CTDIN 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 CTMUI 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 CVREF 1 0 :1:5 
]
[s S93 . 1 `uc 1 . 1 0 :1:0 
`uc 1 C2OUTF 1 0 :1:1 
`uc 1 C1OUTF 1 0 :1:2 
]
[u S97 . 1 `S50 1 . 1 0 `S59 1 . 1 0 `S68 1 . 1 0 `S77 1 . 1 0 `S86 1 . 1 0 `S93 1 . 1 0 ]
[v _PORTFbits PORTFbits `VES97  1 e 1 @3973 ]
"11725
[v _PORTH PORTH `VEuc  1 e 1 @3975 ]
"11985
[v _PORTJ PORTJ `VEuc  1 e 1 @3976 ]
"13104
[v _TRISA TRISA `VEuc  1 e 1 @3986 ]
"13352
[v _TRISE TRISE `VEuc  1 e 1 @3990 ]
[s S280 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRISF1 1 0 :1:1 
`uc 1 TRISF2 1 0 :1:2 
`uc 1 TRISF3 1 0 :1:3 
`uc 1 TRISF4 1 0 :1:4 
`uc 1 TRISF5 1 0 :1:5 
`uc 1 TRISF6 1 0 :1:6 
`uc 1 TRISF7 1 0 :1:7 
]
"13431
[u S289 . 1 `S280 1 . 1 0 ]
[v _TRISFbits TRISFbits `VES289  1 e 1 @3991 ]
[s S345 . 1 `uc 1 TRISG0 1 0 :1:0 
`uc 1 TRISG1 1 0 :1:1 
`uc 1 TRISG2 1 0 :1:2 
`uc 1 TRISG3 1 0 :1:3 
`uc 1 TRISG4 1 0 :1:4 
]
"13485
[u S351 . 1 `S345 1 . 1 0 ]
[v _TRISGbits TRISGbits `VES351  1 e 1 @3992 ]
"13515
[v _TRISH TRISH `VEuc  1 e 1 @3993 ]
"13577
[v _TRISJ TRISJ `VEuc  1 e 1 @3994 ]
[s S225 . 1 `uc 1 TUN 1 0 :6:0 
`uc 1 PLLEN 1 0 :1:6 
`uc 1 INTSRC 1 0 :1:7 
]
"13659
[s S229 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
`uc 1 TUN5 1 0 :1:5 
]
[u S236 . 1 `S225 1 . 1 0 `S229 1 . 1 0 ]
[v _OSCTUNEbits OSCTUNEbits `VES236  1 e 1 @3995 ]
[s S158 . 1 `uc 1 RTCCIF 1 0 :1:0 
`uc 1 CCP1IF 1 0 :1:1 
`uc 1 CCP2IF 1 0 :1:2 
`uc 1 CTMUIF 1 0 :1:3 
`uc 1 TX2IF 1 0 :1:4 
`uc 1 RC2IF 1 0 :1:5 
`uc 1 LCDIF 1 0 :1:6 
`uc 1 TMR5GIF 1 0 :1:7 
]
"14355
[s S167 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RXBNIF 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 TXBNIF 1 0 :1:4 
]
[u S172 . 1 `S158 1 . 1 0 `S167 1 . 1 0 ]
[v _PIR3bits PIR3bits `VES172  1 e 1 @4004 ]
[s S547 . 1 `uc 1 TMR4IE 1 0 :1:0 
`uc 1 TMR5IE 1 0 :1:1 
`uc 1 TMR6IE 1 0 :1:2 
`uc 1 TMR7IE 1 0 :1:3 
`uc 1 TMR8IE 1 0 :1:4 
`uc 1 TMR10IE 1 0 :1:5 
`uc 1 TMR12IE 1 0 :1:6 
`uc 1 TMR7GIE 1 0 :1:7 
]
"16144
[u S556 . 1 `S547 1 . 1 0 ]
[v _PIE5bits PIE5bits `VES556  1 e 1 @4025 ]
[s S21 . 1 `uc 1 TMR4IF 1 0 :1:0 
`uc 1 TMR5IF 1 0 :1:1 
`uc 1 TMR6IF 1 0 :1:2 
`uc 1 TMR7IF 1 0 :1:3 
`uc 1 TMR8IF 1 0 :1:4 
`uc 1 TMR10IF 1 0 :1:5 
`uc 1 TMR12IF 1 0 :1:6 
`uc 1 TMR7GIF 1 0 :1:7 
]
"16206
[u S30 . 1 `S21 1 . 1 0 ]
[v _PIR5bits PIR5bits `VES30  1 e 1 @4026 ]
[s S251 . 1 `uc 1 SWDTEN 1 0 :1:0 
`uc 1 ULPSINK 1 0 :1:1 
`uc 1 ULPEN 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 SRETEN 1 0 :1:4 
`uc 1 ULPLVL 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 REGSLP 1 0 :1:7 
]
"19062
[s S260 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S262 . 1 `S251 1 . 1 0 `S260 1 . 1 0 ]
[v _WDTCONbits WDTCONbits `VES262  1 e 1 @4049 ]
[s S195 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 HFIOFS 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
"19213
[s S201 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 . 1 0 :2:2 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S208 . 1 `S195 1 . 1 0 `S201 1 . 1 0 ]
[v _OSCCONbits OSCCONbits `VES208  1 e 1 @4051 ]
[s S568 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
"20142
[s S577 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S586 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S590 . 1 `S568 1 . 1 0 `S577 1 . 1 0 `S586 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES590  1 e 1 @4082 ]
"96 C:\Users\muthi\MPLABXProjects\igg_driver_test_01.X\main.c
[v _received_byte received_byte `uc  1 e 1 0 ]
"101
[v _column_counter column_counter `uc  1 e 1 0 ]
"103
[v _screen_read_pointer screen_read_pointer `us  1 e 2 0 ]
"104
[v _screen_write_pointer screen_write_pointer `us  1 e 2 0 ]
"106
[v _screen_mem_1 screen_mem_1 `[512]uc  1 e 512 0 ]
"116
[v _main main `(v  1 e 1 0 ]
{
"136
} 0
"193
[v _init init `(v  1 e 1 0 ]
{
"237
[v init@i i `i  1 a 2 20 ]
"278
} 0
"109
[v _isr isr `II(v  1 e 1 0 ]
{
"114
} 0
"138
[v _screen_scan screen_scan `(v  1 e 1 0 ]
{
"191
} 0
