m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dF:/maven-softwares/intelFPGA_lite/17.1
vmux4to1
Z0 !s110 1656100092
!i10b 1
!s100 ^750bU;GL`;@`e1KKcYI>1
IIHfVTN;@ATajAZ];U8:;m3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dF:/maven-softwares/Labs/Verilog-labs/Lab3/mux4to1
w1656099345
8F:/maven-softwares/Labs/Verilog-labs/Lab3/mux4to1/mux4to1.v
FF:/maven-softwares/Labs/Verilog-labs/Lab3/mux4to1/mux4to1.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1656100092.000000
!s107 F:/maven-softwares/Labs/Verilog-labs/Lab3/mux4to1/mux4to1.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/maven-softwares/Labs/Verilog-labs/Lab3/mux4to1/mux4to1.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vmux4to1_tb
R0
!i10b 1
!s100 lgX61N;g::lYX87OY7lC_1
I0aMTG>8U0c1KRXIWWE9UX3
R1
R2
w1656099823
8F:/maven-softwares/Labs/Verilog-labs/Lab3/mux4to1/mux4to1_tb.v
FF:/maven-softwares/Labs/Verilog-labs/Lab3/mux4to1/mux4to1_tb.v
L0 1
R3
r1
!s85 0
31
R4
!s107 F:/maven-softwares/Labs/Verilog-labs/Lab3/mux4to1/mux4to1_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|F:/maven-softwares/Labs/Verilog-labs/Lab3/mux4to1/mux4to1_tb.v|
!i113 1
R5
R6
