# system info system2 on 2022.11.14.16:42:16
system_info:
name,value
DEVICE,5CSEMA4U23C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1668440521
#
#
# Files generated for system2 on 2022.11.14.16:42:16
files:
filepath,kind,attributes,module,is_top
simulation/system2.vhd,VHDL,,system2,true
simulation/submodules/clockdiv_avalon_interface.vhd,VHDL,,system2_ClockDivider_0,false
simulation/submodules/DaisyPort.vhd,VHDL,,system2_DaisyPort_0,false
simulation/submodules/system2_jtag_uart_0.vhd,VHDL,,system2_jtag_uart_0,false
simulation/submodules/system2_nios2_gen2_0.v,VERILOG,,system2_nios2_gen2_0,false
simulation/submodules/system2_onchip_memory2_0.hex,HEX,,system2_onchip_memory2_0,false
simulation/submodules/system2_onchip_memory2_0.vhd,VHDL,,system2_onchip_memory2_0,false
simulation/submodules/system2_mm_interconnect_0.v,VERILOG,,system2_mm_interconnect_0,false
simulation/submodules/system2_irq_mapper.sv,SYSTEM_VERILOG,,system2_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/system2_nios2_gen2_0_cpu.sdc,SDC,,system2_nios2_gen2_0_cpu,false
simulation/submodules/system2_nios2_gen2_0_cpu.v,VERILOG,,system2_nios2_gen2_0_cpu,false
simulation/submodules/system2_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,system2_nios2_gen2_0_cpu,false
simulation/submodules/system2_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,system2_nios2_gen2_0_cpu,false
simulation/submodules/system2_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,system2_nios2_gen2_0_cpu,false
simulation/submodules/system2_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,system2_nios2_gen2_0_cpu,false
simulation/submodules/system2_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,system2_nios2_gen2_0_cpu,false
simulation/submodules/system2_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,system2_nios2_gen2_0_cpu,false
simulation/submodules/system2_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,system2_nios2_gen2_0_cpu,false
simulation/submodules/system2_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,system2_nios2_gen2_0_cpu,false
simulation/submodules/system2_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,system2_nios2_gen2_0_cpu,false
simulation/submodules/system2_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,system2_nios2_gen2_0_cpu,false
simulation/submodules/system2_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,system2_nios2_gen2_0_cpu,false
simulation/submodules/system2_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,system2_nios2_gen2_0_cpu,false
simulation/submodules/system2_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,system2_nios2_gen2_0_cpu,false
simulation/submodules/system2_nios2_gen2_0_cpu_test_bench.v,VERILOG,,system2_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/system2_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,system2_mm_interconnect_0_router,false
simulation/submodules/system2_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,system2_mm_interconnect_0_router_001,false
simulation/submodules/system2_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,system2_mm_interconnect_0_router_002,false
simulation/submodules/system2_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,system2_mm_interconnect_0_router_003,false
simulation/submodules/system2_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,system2_mm_interconnect_0_router_004,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/system2_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,system2_mm_interconnect_0_cmd_demux,false
simulation/submodules/system2_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,system2_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/system2_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,system2_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system2_mm_interconnect_0_cmd_mux,false
simulation/submodules/system2_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,system2_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system2_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/system2_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,system2_mm_interconnect_0_rsp_demux,false
simulation/submodules/system2_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,system2_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system2_mm_interconnect_0_rsp_mux,false
simulation/submodules/system2_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,system2_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,system2_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/system2_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,system2_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/system2_mm_interconnect_0_avalon_st_adapter_001.vhd,VHDL,,system2_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/system2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,system2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
system2.ClockDivider_0,system2_ClockDivider_0
system2.DaisyPort_0,system2_DaisyPort_0
system2.jtag_uart_0,system2_jtag_uart_0
system2.nios2_gen2_0,system2_nios2_gen2_0
system2.nios2_gen2_0.cpu,system2_nios2_gen2_0_cpu
system2.onchip_memory2_0,system2_onchip_memory2_0
system2.mm_interconnect_0,system2_mm_interconnect_0
system2.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
system2.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
system2.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
system2.mm_interconnect_0.DaisyPort_0_avalon_slave_0_translator,altera_merlin_slave_translator
system2.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
system2.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
system2.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
system2.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
system2.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
system2.mm_interconnect_0.DaisyPort_0_avalon_slave_0_agent,altera_merlin_slave_agent
system2.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
system2.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
system2.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
system2.mm_interconnect_0.DaisyPort_0_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
system2.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
system2.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
system2.mm_interconnect_0.router,system2_mm_interconnect_0_router
system2.mm_interconnect_0.router_001,system2_mm_interconnect_0_router_001
system2.mm_interconnect_0.router_002,system2_mm_interconnect_0_router_002
system2.mm_interconnect_0.router_003,system2_mm_interconnect_0_router_003
system2.mm_interconnect_0.router_004,system2_mm_interconnect_0_router_004
system2.mm_interconnect_0.router_005,system2_mm_interconnect_0_router_004
system2.mm_interconnect_0.DaisyPort_0_avalon_slave_0_burst_adapter,altera_merlin_burst_adapter
system2.mm_interconnect_0.cmd_demux,system2_mm_interconnect_0_cmd_demux
system2.mm_interconnect_0.cmd_demux_001,system2_mm_interconnect_0_cmd_demux_001
system2.mm_interconnect_0.rsp_demux_002,system2_mm_interconnect_0_cmd_demux_001
system2.mm_interconnect_0.rsp_demux_003,system2_mm_interconnect_0_cmd_demux_001
system2.mm_interconnect_0.cmd_mux,system2_mm_interconnect_0_cmd_mux
system2.mm_interconnect_0.cmd_mux_001,system2_mm_interconnect_0_cmd_mux
system2.mm_interconnect_0.cmd_mux_002,system2_mm_interconnect_0_cmd_mux_002
system2.mm_interconnect_0.cmd_mux_003,system2_mm_interconnect_0_cmd_mux_002
system2.mm_interconnect_0.rsp_demux,system2_mm_interconnect_0_rsp_demux
system2.mm_interconnect_0.rsp_demux_001,system2_mm_interconnect_0_rsp_demux
system2.mm_interconnect_0.rsp_mux,system2_mm_interconnect_0_rsp_mux
system2.mm_interconnect_0.rsp_mux_001,system2_mm_interconnect_0_rsp_mux_001
system2.mm_interconnect_0.DaisyPort_0_avalon_slave_0_rsp_width_adapter,altera_merlin_width_adapter
system2.mm_interconnect_0.DaisyPort_0_avalon_slave_0_cmd_width_adapter,altera_merlin_width_adapter
system2.mm_interconnect_0.avalon_st_adapter,system2_mm_interconnect_0_avalon_st_adapter
system2.mm_interconnect_0.avalon_st_adapter.error_adapter_0,system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system2.mm_interconnect_0.avalon_st_adapter_002,system2_mm_interconnect_0_avalon_st_adapter
system2.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system2.mm_interconnect_0.avalon_st_adapter_003,system2_mm_interconnect_0_avalon_st_adapter
system2.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,system2_mm_interconnect_0_avalon_st_adapter_error_adapter_0
system2.mm_interconnect_0.avalon_st_adapter_001,system2_mm_interconnect_0_avalon_st_adapter_001
system2.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,system2_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
system2.irq_mapper,system2_irq_mapper
system2.rst_controller,altera_reset_controller
