INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/AXI/AXI_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/AXI/AXI_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbiter_2_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter_2_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbiter_2_rr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter_2_rr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbiter_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbiter_rr_n.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter_rr_n
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbitration_logic_fixed.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbitration_logic_fixed
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/arbiters/arbitration_logic_rr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbitration_logic_rr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/memories/bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/memories/cache_block_directly_mapped.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_block_directly_mapped
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/channel.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel
WARNING: [VRFC 10-3467] initial value of parameter 'PC_WIDTH' is omitted [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/channel.sv:3]
WARNING: [VRFC 10-3467] initial value of parameter 'CHANNEL_COUNT_WIDTH' is omitted [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/channel.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/channel_iface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/engine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module engine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/engine_and_station.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module engine_and_station
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/engine_interfaced.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module engine_interfaced
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/CPU/instruction.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/memories/memory_read_iface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/ping_pong_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ping_pong_buffer
WARNING: [VRFC 10-3467] initial value of parameter 'DATA_WIDTH' is omitted [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/ping_pong_buffer.sv:2]
WARNING: [VRFC 10-3467] initial value of parameter 'COUNT_WIDTH' is omitted [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/ping_pong_buffer.sv:3]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/regex_coprocessor_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/regex_coprocessor_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regex_coprocessor_top
INFO: [VRFC 10-2458] undeclared symbol override_pc_directed_to_current, assumed default net type wire [C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/regex_coprocessor_top.sv:95]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/CPU/regex_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regex_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/CPU/regex_cpu_pipelined.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regex_cpu_pipelined
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/switch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/topology_single.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topology_single
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/rtl/coprocessor/topology_token_ring.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topology_token_ring
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/danie/Documents/GitHub/regex_coprocessor_safe/hdl_src/sim/AXI_top_tb_from_compiled.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_top_tb_from_compiled
