# Load canceled
# Compile of Synthesizer.vhd was successful.
# Compile of Synthesizer_tb.vhd was successful.
# Compile of sin_lut.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.synthesizer_tb
# vsim -gui work.synthesizer_tb 
# Start time: 15:19:53 on Mar 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.synthesizer_tb(behave)
# Loading ieee.std_logic_arith(body)
# Loading ieee.math_real(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.synthesizer(full_dds)
# ** Error: (vsim-3732) C:/Users/anarten/ECE492_Projects/LaserHarpG6W18/Synthesizer_tb.vhd(47): No default binding for component instance 'Synth'.
#    The following component ports are not on the entity:
#           data_out1
#           phase_reg1
#    Time: 0 ps  Iteration: 0  Instance: /synthesizer_tb/Synth File: C:/Users/anarten/ECE492_Projects/LaserHarpG6W18/Synthesizer.vhd
# Loading work.sin_lut(rtl)
# Error loading design
# End time: 15:19:54 on Mar 12,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vsim -gui work.synthesizer_tb
# vsim -gui work.synthesizer_tb 
# Start time: 15:20:02 on Mar 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.synthesizer_tb(behave)
# Loading ieee.std_logic_arith(body)
# Loading ieee.math_real(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.synthesizer(full_dds)
# ** Error: (vsim-3732) C:/Users/anarten/ECE492_Projects/LaserHarpG6W18/Synthesizer_tb.vhd(47): No default binding for component instance 'Synth'.
#    The following component ports are not on the entity:
#           data_out1
#           phase_reg1
#    Time: 0 ps  Iteration: 0  Instance: /synthesizer_tb/Synth File: C:/Users/anarten/ECE492_Projects/LaserHarpG6W18/Synthesizer.vhd
# Loading work.sin_lut(rtl)
# Error loading design
# End time: 15:20:02 on Mar 12,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -gui work.synthesizer_tb
# vsim -gui work.synthesizer_tb 
# Start time: 15:20:12 on Mar 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.synthesizer_tb(behave)
# Loading ieee.std_logic_arith(body)
# Loading ieee.math_real(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.synthesizer(full_dds)
# ** Error: (vsim-3732) C:/Users/anarten/ECE492_Projects/LaserHarpG6W18/Synthesizer_tb.vhd(47): No default binding for component instance 'Synth'.
#    The following component ports are not on the entity:
#           data_out1
#           phase_reg1
#    Time: 0 ps  Iteration: 0  Instance: /synthesizer_tb/Synth File: C:/Users/anarten/ECE492_Projects/LaserHarpG6W18/Synthesizer.vhd
# Loading work.sin_lut(rtl)
# Error loading design
# End time: 15:20:13 on Mar 12,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of Synthesizer.vhd was successful.
# Compile of Synthesizer_tb.vhd was successful.
# Compile of sin_lut.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.synthesizer_tb
# vsim -gui work.synthesizer_tb 
# Start time: 15:20:36 on Mar 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.synthesizer_tb(behave)
# Loading ieee.std_logic_arith(body)
# Loading ieee.math_real(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.synthesizer(full_dds)
# ** Error: (vsim-3732) C:/Users/anarten/ECE492_Projects/LaserHarpG6W18/Synthesizer_tb.vhd(47): No default binding for component instance 'Synth'.
#    The following component ports are not on the entity:
#           data_out1
#           phase_reg1
#    Time: 0 ps  Iteration: 0  Instance: /synthesizer_tb/Synth File: C:/Users/anarten/ECE492_Projects/LaserHarpG6W18/Synthesizer.vhd
# Loading work.sin_lut(rtl)
# Error loading design
# End time: 15:20:36 on Mar 12,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of Synthesizer.vhd was successful.
# Compile of Synthesizer_tb.vhd failed with 3 errors.
# Compile of sin_lut.vhd was successful.
# 3 compiles, 1 failed with 3 errors.
# Compile of Synthesizer.vhd was successful.
# Compile of Synthesizer_tb.vhd was successful.
# Compile of sin_lut.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.synthesizer_tb
# vsim -gui work.synthesizer_tb 
# Start time: 15:21:15 on Mar 12,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.synthesizer_tb(behave)
# Loading ieee.std_logic_arith(body)
# Loading ieee.math_real(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading ieee.std_logic_signed(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.synthesizer(full_dds)
# Loading work.sin_lut(rtl)
restart
run
add wave -position insertpoint sim:/synthesizer_tb/*
restart
run
# End time: 15:41:13 on Mar 12,2018, Elapsed time: 0:19:58
# Errors: 0, Warnings: 0
