state_ram_1.v,verilog,xil_defaultlib,../../../../Master_2.gen/sources_1/ip/state_ram_1/sim/state_ram_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
