Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jun 19 14:47:04 2023
| Host         : LAPTOP-IT23Q15D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file keypad_top_timing_summary_routed.rpt -pb keypad_top_timing_summary_routed.pb -rpx keypad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : keypad_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  4           
TIMING-18  Warning   Missing input or output delay     12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.645        0.000                      0                  191        0.187        0.000                      0                  191        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.645        0.000                      0                  145        0.187        0.000                      0                  145        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.250        0.000                      0                   46        0.893        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.645ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/row_debounce[15].debounce_keys/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.952ns (23.242%)  route 3.144ns (76.758%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.691     5.293    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/Q
                         net (fo=2, routed)           0.812     6.561    KEYPAD/row_debounce[15].debounce_keys/count_reg[13]
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.124     6.685 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_7/O
                         net (fo=1, routed)           0.444     7.129    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_7_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.253 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_6/O
                         net (fo=1, routed)           0.563     7.816    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_6_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I0_O)        0.124     7.940 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_4/O
                         net (fo=2, routed)           0.445     8.385    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_4_n_0
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.124     8.509 r  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_2/O
                         net (fo=20, routed)          0.880     9.389    KEYPAD/row_debounce[15].debounce_keys/count0
    SLICE_X5Y119         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.576    14.998    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[0]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X5Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.034    KEYPAD/row_debounce[15].debounce_keys/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/row_debounce[15].debounce_keys/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.952ns (23.242%)  route 3.144ns (76.758%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.691     5.293    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/Q
                         net (fo=2, routed)           0.812     6.561    KEYPAD/row_debounce[15].debounce_keys/count_reg[13]
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.124     6.685 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_7/O
                         net (fo=1, routed)           0.444     7.129    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_7_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.253 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_6/O
                         net (fo=1, routed)           0.563     7.816    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_6_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I0_O)        0.124     7.940 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_4/O
                         net (fo=2, routed)           0.445     8.385    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_4_n_0
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.124     8.509 r  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_2/O
                         net (fo=20, routed)          0.880     9.389    KEYPAD/row_debounce[15].debounce_keys/count0
    SLICE_X5Y119         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.576    14.998    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[1]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X5Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.034    KEYPAD/row_debounce[15].debounce_keys/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/row_debounce[15].debounce_keys/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.952ns (23.242%)  route 3.144ns (76.758%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.691     5.293    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/Q
                         net (fo=2, routed)           0.812     6.561    KEYPAD/row_debounce[15].debounce_keys/count_reg[13]
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.124     6.685 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_7/O
                         net (fo=1, routed)           0.444     7.129    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_7_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.253 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_6/O
                         net (fo=1, routed)           0.563     7.816    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_6_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I0_O)        0.124     7.940 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_4/O
                         net (fo=2, routed)           0.445     8.385    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_4_n_0
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.124     8.509 r  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_2/O
                         net (fo=20, routed)          0.880     9.389    KEYPAD/row_debounce[15].debounce_keys/count0
    SLICE_X5Y119         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.576    14.998    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[2]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X5Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.034    KEYPAD/row_debounce[15].debounce_keys/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/row_debounce[15].debounce_keys/count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.952ns (23.242%)  route 3.144ns (76.758%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.691     5.293    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/Q
                         net (fo=2, routed)           0.812     6.561    KEYPAD/row_debounce[15].debounce_keys/count_reg[13]
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.124     6.685 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_7/O
                         net (fo=1, routed)           0.444     7.129    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_7_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.253 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_6/O
                         net (fo=1, routed)           0.563     7.816    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_6_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I0_O)        0.124     7.940 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_4/O
                         net (fo=2, routed)           0.445     8.385    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_4_n_0
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.124     8.509 r  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_2/O
                         net (fo=20, routed)          0.880     9.389    KEYPAD/row_debounce[15].debounce_keys/count0
    SLICE_X5Y119         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.576    14.998    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[3]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X5Y119         FDRE (Setup_fdre_C_CE)      -0.205    15.034    KEYPAD/row_debounce[15].debounce_keys/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.389    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/row_debounce[15].debounce_keys/count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.952ns (24.064%)  route 3.004ns (75.936%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.691     5.293    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/Q
                         net (fo=2, routed)           0.812     6.561    KEYPAD/row_debounce[15].debounce_keys/count_reg[13]
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.124     6.685 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_7/O
                         net (fo=1, routed)           0.444     7.129    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_7_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.253 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_6/O
                         net (fo=1, routed)           0.563     7.816    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_6_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I0_O)        0.124     7.940 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_4/O
                         net (fo=2, routed)           0.445     8.385    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_4_n_0
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.124     8.509 r  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_2/O
                         net (fo=20, routed)          0.741     9.249    KEYPAD/row_debounce[15].debounce_keys/count0
    SLICE_X5Y120         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.576    14.998    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[4]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X5Y120         FDRE (Setup_fdre_C_CE)      -0.205    15.034    KEYPAD/row_debounce[15].debounce_keys/count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/row_debounce[15].debounce_keys/count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.952ns (24.064%)  route 3.004ns (75.936%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.691     5.293    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/Q
                         net (fo=2, routed)           0.812     6.561    KEYPAD/row_debounce[15].debounce_keys/count_reg[13]
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.124     6.685 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_7/O
                         net (fo=1, routed)           0.444     7.129    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_7_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.253 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_6/O
                         net (fo=1, routed)           0.563     7.816    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_6_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I0_O)        0.124     7.940 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_4/O
                         net (fo=2, routed)           0.445     8.385    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_4_n_0
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.124     8.509 r  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_2/O
                         net (fo=20, routed)          0.741     9.249    KEYPAD/row_debounce[15].debounce_keys/count0
    SLICE_X5Y120         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.576    14.998    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[5]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X5Y120         FDRE (Setup_fdre_C_CE)      -0.205    15.034    KEYPAD/row_debounce[15].debounce_keys/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/row_debounce[15].debounce_keys/count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.952ns (24.064%)  route 3.004ns (75.936%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.691     5.293    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/Q
                         net (fo=2, routed)           0.812     6.561    KEYPAD/row_debounce[15].debounce_keys/count_reg[13]
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.124     6.685 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_7/O
                         net (fo=1, routed)           0.444     7.129    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_7_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.253 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_6/O
                         net (fo=1, routed)           0.563     7.816    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_6_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I0_O)        0.124     7.940 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_4/O
                         net (fo=2, routed)           0.445     8.385    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_4_n_0
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.124     8.509 r  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_2/O
                         net (fo=20, routed)          0.741     9.249    KEYPAD/row_debounce[15].debounce_keys/count0
    SLICE_X5Y120         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.576    14.998    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[6]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X5Y120         FDRE (Setup_fdre_C_CE)      -0.205    15.034    KEYPAD/row_debounce[15].debounce_keys/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.784ns  (required time - arrival time)
  Source:                 KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/row_debounce[15].debounce_keys/count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.952ns (24.064%)  route 3.004ns (75.936%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns = ( 14.998 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.691     5.293    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/Q
                         net (fo=2, routed)           0.812     6.561    KEYPAD/row_debounce[15].debounce_keys/count_reg[13]
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.124     6.685 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_7/O
                         net (fo=1, routed)           0.444     7.129    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_7_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.253 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_6/O
                         net (fo=1, routed)           0.563     7.816    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_6_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I0_O)        0.124     7.940 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_4/O
                         net (fo=2, routed)           0.445     8.385    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_4_n_0
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.124     8.509 r  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_2/O
                         net (fo=20, routed)          0.741     9.249    KEYPAD/row_debounce[15].debounce_keys/count0
    SLICE_X5Y120         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.576    14.998    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[7]/C
                         clock pessimism              0.276    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X5Y120         FDRE (Setup_fdre_C_CE)      -0.205    15.034    KEYPAD/row_debounce[15].debounce_keys/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                  5.784    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 KEYPAD/keys_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/keys_stored_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 1.014ns (24.078%)  route 3.197ns (75.922%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.689     5.291    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X2Y125         FDCE                                         r  KEYPAD/keys_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y125         FDCE (Prop_fdce_C_Q)         0.518     5.809 f  KEYPAD/keys_int_reg[2]/Q
                         net (fo=7, routed)           1.228     7.037    KEYPAD/p_1_in4_in
    SLICE_X4Y124         LUT6 (Prop_lut6_I1_O)        0.124     7.161 f  KEYPAD/keys_stored[15]_i_15/O
                         net (fo=2, routed)           0.798     7.959    KEYPAD/keys_stored[15]_i_15_n_0
    SLICE_X5Y125         LUT6 (Prop_lut6_I2_O)        0.124     8.083 f  KEYPAD/keys_stored[15]_i_6/O
                         net (fo=1, routed)           0.839     8.921    KEYPAD/keys_stored[15]_i_6_n_0
    SLICE_X6Y125         LUT5 (Prop_lut5_I3_O)        0.124     9.045 r  KEYPAD/keys_stored[15]_i_2/O
                         net (fo=1, routed)           0.333     9.379    KEYPAD/keys_stored[15]_i_2_n_0
    SLICE_X6Y124         LUT5 (Prop_lut5_I0_O)        0.124     9.503 r  KEYPAD/keys_stored[15]_i_1/O
                         net (fo=1, routed)           0.000     9.503    KEYPAD/keys_stored[15]_i_1_n_0
    SLICE_X6Y124         FDRE                                         r  KEYPAD/keys_stored_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.570    14.992    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  KEYPAD/keys_stored_reg[15]/C
                         clock pessimism              0.259    15.251    
                         clock uncertainty           -0.035    15.216    
    SLICE_X6Y124         FDRE (Setup_fdre_C_D)        0.077    15.293    KEYPAD/keys_stored_reg[15]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/row_debounce[15].debounce_keys/count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.952ns (25.077%)  route 2.844ns (74.923%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.293ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.691     5.293    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.456     5.749 f  KEYPAD/row_debounce[15].debounce_keys/count_reg[13]/Q
                         net (fo=2, routed)           0.812     6.561    KEYPAD/row_debounce[15].debounce_keys/count_reg[13]
    SLICE_X4Y121         LUT4 (Prop_lut4_I0_O)        0.124     6.685 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_7/O
                         net (fo=1, routed)           0.444     7.129    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_7_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I1_O)        0.124     7.253 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_6/O
                         net (fo=1, routed)           0.563     7.816    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_6_n_0
    SLICE_X4Y123         LUT6 (Prop_lut6_I0_O)        0.124     7.940 f  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_4/O
                         net (fo=2, routed)           0.445     8.385    KEYPAD/row_debounce[15].debounce_keys/count[0]_i_4_n_0
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.124     8.509 r  KEYPAD/row_debounce[15].debounce_keys/count[0]_i_2/O
                         net (fo=20, routed)          0.581     9.090    KEYPAD/row_debounce[15].debounce_keys/count0
    SLICE_X5Y121         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.575    14.997    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[10]/C
                         clock pessimism              0.276    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y121         FDRE (Setup_fdre_C_CE)      -0.205    15.033    KEYPAD/row_debounce[15].debounce_keys/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  5.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 KEYPAD/row_debounce[15].debounce_keys/result_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.925%)  route 0.131ns (48.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.585     1.504    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X4Y123         FDCE                                         r  KEYPAD/row_debounce[15].debounce_keys/result_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  KEYPAD/row_debounce[15].debounce_keys/result_reg/Q
                         net (fo=2, routed)           0.131     1.776    result
    SLICE_X4Y122         FDRE                                         r  o_led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.854     2.020    i_clck_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  o_led_reg[0]/C
                         clock pessimism             -0.500     1.519    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.070     1.589    o_led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 KEYPAD/keys_stored_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/row_debounce[15].debounce_keys/flipflops_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.529%)  route 0.116ns (41.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.503    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  KEYPAD/keys_stored_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  KEYPAD/keys_stored_reg[15]/Q
                         net (fo=2, routed)           0.116     1.784    KEYPAD/row_debounce[15].debounce_keys/D[0]
    SLICE_X4Y123         FDCE                                         r  KEYPAD/row_debounce[15].debounce_keys/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.852     2.018    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X4Y123         FDCE                                         r  KEYPAD/row_debounce[15].debounce_keys/flipflops_reg[0]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X4Y123         FDCE (Hold_fdce_C_D)         0.075     1.592    KEYPAD/row_debounce[15].debounce_keys/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 KEYPAD/keys_double_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/keys_double_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.585     1.504    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X2Y124         FDCE                                         r  KEYPAD/keys_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y124         FDCE (Prop_fdce_C_Q)         0.164     1.668 r  KEYPAD/keys_double_reg[7]/Q
                         net (fo=3, routed)           0.149     1.818    KEYPAD/p_0_in18_in
    SLICE_X2Y124         LUT6 (Prop_lut6_I5_O)        0.045     1.863 r  KEYPAD/keys_double[7]_i_1/O
                         net (fo=1, routed)           0.000     1.863    KEYPAD/keys_double[7]_i_1_n_0
    SLICE_X2Y124         FDCE                                         r  KEYPAD/keys_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.855     2.020    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X2Y124         FDCE                                         r  KEYPAD/keys_double_reg[7]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X2Y124         FDCE (Hold_fdce_C_D)         0.121     1.625    KEYPAD/keys_double_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 KEYPAD/row_debounce[15].debounce_keys/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/row_debounce[15].debounce_keys/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.589     1.508    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  KEYPAD/row_debounce[15].debounce_keys/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.758    KEYPAD/row_debounce[15].debounce_keys/count_reg_n_0_[3]
    SLICE_X5Y119         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  KEYPAD/row_debounce[15].debounce_keys/count_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.866    KEYPAD/row_debounce[15].debounce_keys/count_reg[0]_i_3_n_4
    SLICE_X5Y119         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.857     2.023    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[3]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.105     1.613    KEYPAD/row_debounce[15].debounce_keys/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 KEYPAD/FSM_onehot_columns_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/keys_double_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.810%)  route 0.173ns (48.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.587     1.506    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X4Y127         FDCE                                         r  KEYPAD/FSM_onehot_columns_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  KEYPAD/FSM_onehot_columns_reg[5]/Q
                         net (fo=12, routed)          0.173     1.820    KEYPAD/FSM_onehot_columns_reg_n_0_[5]
    SLICE_X4Y126         LUT6 (Prop_lut6_I0_O)        0.045     1.865 r  KEYPAD/keys_double[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    KEYPAD/keys_double[0]_i_1_n_0
    SLICE_X4Y126         FDCE                                         r  KEYPAD/keys_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.852     2.018    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X4Y126         FDCE                                         r  KEYPAD/keys_double_reg[0]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X4Y126         FDCE (Hold_fdce_C_D)         0.092     1.609    KEYPAD/keys_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 KEYPAD/row_debounce[15].debounce_keys/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/row_debounce[15].debounce_keys/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.588     1.507    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  KEYPAD/row_debounce[15].debounce_keys/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.754    KEYPAD/row_debounce[15].debounce_keys/count_reg_n_0_[4]
    SLICE_X5Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.869 r  KEYPAD/row_debounce[15].debounce_keys/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.869    KEYPAD/row_debounce[15].debounce_keys/count_reg[4]_i_1_n_7
    SLICE_X5Y120         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.856     2.022    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[4]/C
                         clock pessimism             -0.514     1.507    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.105     1.612    KEYPAD/row_debounce[15].debounce_keys/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 KEYPAD/row_debounce[15].debounce_keys/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/row_debounce[15].debounce_keys/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.589     1.508    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  KEYPAD/row_debounce[15].debounce_keys/count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.759    KEYPAD/row_debounce[15].debounce_keys/count_reg_n_0_[2]
    SLICE_X5Y119         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.870 r  KEYPAD/row_debounce[15].debounce_keys/count_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.870    KEYPAD/row_debounce[15].debounce_keys/count_reg[0]_i_3_n_5
    SLICE_X5Y119         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.857     2.023    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y119         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[2]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.105     1.613    KEYPAD/row_debounce[15].debounce_keys/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 KEYPAD/row_debounce[15].debounce_keys/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/row_debounce[15].debounce_keys/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.585     1.504    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  KEYPAD/row_debounce[15].debounce_keys/count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.762    KEYPAD/row_debounce[15].debounce_keys/count_reg[19]
    SLICE_X5Y123         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  KEYPAD/row_debounce[15].debounce_keys/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.870    KEYPAD/row_debounce[15].debounce_keys/count_reg[16]_i_1_n_4
    SLICE_X5Y123         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.852     2.018    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[19]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.105     1.609    KEYPAD/row_debounce[15].debounce_keys/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 KEYPAD/row_debounce[15].debounce_keys/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/row_debounce[15].debounce_keys/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.587     1.506    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  KEYPAD/row_debounce[15].debounce_keys/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.765    KEYPAD/row_debounce[15].debounce_keys/count_reg[11]
    SLICE_X5Y121         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  KEYPAD/row_debounce[15].debounce_keys/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    KEYPAD/row_debounce[15].debounce_keys/count_reg[8]_i_1_n_4
    SLICE_X5Y121         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.855     2.021    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  KEYPAD/row_debounce[15].debounce_keys/count_reg[11]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X5Y121         FDRE (Hold_fdre_C_D)         0.105     1.611    KEYPAD/row_debounce[15].debounce_keys/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 KEYPAD/keys_double_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/keys_double_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.585     1.504    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  KEYPAD/keys_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  KEYPAD/keys_double_reg[10]/Q
                         net (fo=3, routed)           0.168     1.814    KEYPAD/p_0_in27_in
    SLICE_X1Y124         LUT5 (Prop_lut5_I4_O)        0.045     1.859 r  KEYPAD/keys_double[10]_i_1/O
                         net (fo=1, routed)           0.000     1.859    KEYPAD/keys_double[10]_i_1_n_0
    SLICE_X1Y124         FDCE                                         r  KEYPAD/keys_double_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.855     2.020    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  KEYPAD/keys_double_reg[10]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X1Y124         FDCE (Hold_fdce_C_D)         0.091     1.595    KEYPAD/keys_double_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_clck_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y122    o_led_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y124    r_RESET_N_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y125    KEYPAD/FSM_onehot_columns_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123    KEYPAD/FSM_onehot_columns_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y127    KEYPAD/FSM_onehot_columns_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y125    KEYPAD/FSM_onehot_columns_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y125    KEYPAD/FSM_onehot_columns_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y123    KEYPAD/FSM_onehot_columns_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y127    KEYPAD/FSM_onehot_columns_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y122    o_led_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y122    o_led_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124    r_RESET_N_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124    r_RESET_N_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125    KEYPAD/FSM_onehot_columns_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125    KEYPAD/FSM_onehot_columns_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123    KEYPAD/FSM_onehot_columns_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123    KEYPAD/FSM_onehot_columns_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y127    KEYPAD/FSM_onehot_columns_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y127    KEYPAD/FSM_onehot_columns_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y122    o_led_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y122    o_led_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124    r_RESET_N_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y124    r_RESET_N_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125    KEYPAD/FSM_onehot_columns_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125    KEYPAD/FSM_onehot_columns_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123    KEYPAD/FSM_onehot_columns_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y123    KEYPAD/FSM_onehot_columns_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y127    KEYPAD/FSM_onehot_columns_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y127    KEYPAD/FSM_onehot_columns_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.893ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/keys_double_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 0.801ns (26.116%)  route 2.266ns (73.884%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.688     5.290    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.478     5.768 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.877     6.645    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.323     6.968 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          1.389     8.357    KEYPAD/row_debounce[15].debounce_keys_n_1
    SLICE_X0Y126         FDCE                                         f  KEYPAD/keys_double_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.574    14.996    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X0Y126         FDCE                                         r  KEYPAD/keys_double_reg[11]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X0Y126         FDCE (Recov_fdce_C_CLR)     -0.613    14.607    KEYPAD/keys_double_reg[11]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.254ns  (required time - arrival time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/keys_double_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.801ns (26.153%)  route 2.262ns (73.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.688     5.290    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.478     5.768 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.877     6.645    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.323     6.968 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          1.385     8.353    KEYPAD/row_debounce[15].debounce_keys_n_1
    SLICE_X1Y126         FDCE                                         f  KEYPAD/keys_double_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.574    14.996    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X1Y126         FDCE                                         r  KEYPAD/keys_double_reg[5]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X1Y126         FDCE (Recov_fdce_C_CLR)     -0.613    14.607    KEYPAD/keys_double_reg[5]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.254    

Slack (MET) :             6.254ns  (required time - arrival time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/keys_double_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.801ns (26.153%)  route 2.262ns (73.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.688     5.290    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.478     5.768 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.877     6.645    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.323     6.968 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          1.385     8.353    KEYPAD/row_debounce[15].debounce_keys_n_1
    SLICE_X1Y126         FDCE                                         f  KEYPAD/keys_double_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.574    14.996    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X1Y126         FDCE                                         r  KEYPAD/keys_double_reg[6]/C
                         clock pessimism              0.259    15.255    
                         clock uncertainty           -0.035    15.220    
    SLICE_X1Y126         FDCE (Recov_fdce_C_CLR)     -0.613    14.607    KEYPAD/keys_double_reg[6]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                  6.254    

Slack (MET) :             6.415ns  (required time - arrival time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/keys_int_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.801ns (27.596%)  route 2.102ns (72.404%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.688     5.290    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.478     5.768 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.877     6.645    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.323     6.968 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          1.225     8.193    KEYPAD/row_debounce[15].debounce_keys_n_1
    SLICE_X3Y127         FDCE                                         f  KEYPAD/keys_int_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.575    14.997    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X3Y127         FDCE                                         r  KEYPAD/keys_int_reg[11]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X3Y127         FDCE (Recov_fdce_C_CLR)     -0.613    14.608    KEYPAD/keys_int_reg[11]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  6.415    

Slack (MET) :             6.567ns  (required time - arrival time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/keys_int_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.801ns (29.121%)  route 1.950ns (70.879%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns = ( 14.997 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.688     5.290    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.478     5.768 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.877     6.645    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.323     6.968 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          1.073     8.041    KEYPAD/row_debounce[15].debounce_keys_n_1
    SLICE_X4Y128         FDCE                                         f  KEYPAD/keys_int_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.575    14.997    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X4Y128         FDCE                                         r  KEYPAD/keys_int_reg[13]/C
                         clock pessimism              0.259    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X4Y128         FDCE (Recov_fdce_C_CLR)     -0.613    14.608    KEYPAD/keys_int_reg[13]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -8.041    
  -------------------------------------------------------------------
                         slack                                  6.567    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/FSM_onehot_columns_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.801ns (30.605%)  route 1.816ns (69.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.688     5.290    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.478     5.768 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.877     6.645    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.323     6.968 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          0.939     7.908    KEYPAD/row_debounce[15].debounce_keys_n_1
    SLICE_X3Y125         FDCE                                         f  KEYPAD/FSM_onehot_columns_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.572    14.994    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  KEYPAD/FSM_onehot_columns_reg[2]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X3Y125         FDCE (Recov_fdce_C_CLR)     -0.613    14.605    KEYPAD/FSM_onehot_columns_reg[2]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/FSM_onehot_columns_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.801ns (30.605%)  route 1.816ns (69.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.688     5.290    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.478     5.768 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.877     6.645    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.323     6.968 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          0.939     7.908    KEYPAD/row_debounce[15].debounce_keys_n_1
    SLICE_X3Y125         FDCE                                         f  KEYPAD/FSM_onehot_columns_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.572    14.994    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  KEYPAD/FSM_onehot_columns_reg[3]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X3Y125         FDCE (Recov_fdce_C_CLR)     -0.613    14.605    KEYPAD/FSM_onehot_columns_reg[3]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/FSM_onehot_columns_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.801ns (30.605%)  route 1.816ns (69.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.688     5.290    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.478     5.768 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.877     6.645    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.323     6.968 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          0.939     7.908    KEYPAD/row_debounce[15].debounce_keys_n_1
    SLICE_X3Y125         FDCE                                         f  KEYPAD/FSM_onehot_columns_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.572    14.994    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  KEYPAD/FSM_onehot_columns_reg[7]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X3Y125         FDCE (Recov_fdce_C_CLR)     -0.613    14.605    KEYPAD/FSM_onehot_columns_reg[7]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/FSM_onehot_columns_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.801ns (30.605%)  route 1.816ns (69.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.994ns = ( 14.994 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.688     5.290    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.478     5.768 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.877     6.645    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.323     6.968 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          0.939     7.908    KEYPAD/row_debounce[15].debounce_keys_n_1
    SLICE_X3Y125         FDCE                                         f  KEYPAD/FSM_onehot_columns_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.572    14.994    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  KEYPAD/FSM_onehot_columns_reg[9]/C
                         clock pessimism              0.259    15.253    
                         clock uncertainty           -0.035    15.218    
    SLICE_X3Y125         FDCE (Recov_fdce_C_CLR)     -0.613    14.605    KEYPAD/FSM_onehot_columns_reg[9]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/FSM_onehot_columns_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.801ns (30.664%)  route 1.811ns (69.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 14.995 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.688     5.290    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.478     5.768 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.877     6.645    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.323     6.968 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          0.934     7.903    KEYPAD/row_debounce[15].debounce_keys_n_1
    SLICE_X4Y127         FDCE                                         f  KEYPAD/FSM_onehot_columns_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clck (IN)
                         net (fo=0)                   0.000    10.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.573    14.995    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X4Y127         FDCE                                         r  KEYPAD/FSM_onehot_columns_reg[1]/C
                         clock pessimism              0.259    15.254    
                         clock uncertainty           -0.035    15.219    
    SLICE_X4Y127         FDCE (Recov_fdce_C_CLR)     -0.613    14.606    KEYPAD/FSM_onehot_columns_reg[1]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  6.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/FSM_onehot_columns_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.244ns (30.609%)  route 0.553ns (69.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.503    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.148     1.651 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.304     1.955    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.096     2.051 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          0.249     2.301    KEYPAD/row_debounce[15].debounce_keys_n_1
    SLICE_X2Y123         FDCE                                         f  KEYPAD/FSM_onehot_columns_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.855     2.021    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X2Y123         FDCE                                         r  KEYPAD/FSM_onehot_columns_reg[10]/C
                         clock pessimism             -0.479     1.541    
    SLICE_X2Y123         FDCE (Remov_fdce_C_CLR)     -0.134     1.407    KEYPAD/FSM_onehot_columns_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/FSM_onehot_columns_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.244ns (30.609%)  route 0.553ns (69.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.503    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.148     1.651 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.304     1.955    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.096     2.051 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          0.249     2.301    KEYPAD/row_debounce[15].debounce_keys_n_1
    SLICE_X2Y123         FDCE                                         f  KEYPAD/FSM_onehot_columns_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.855     2.021    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X2Y123         FDCE                                         r  KEYPAD/FSM_onehot_columns_reg[4]/C
                         clock pessimism             -0.479     1.541    
    SLICE_X2Y123         FDCE (Remov_fdce_C_CLR)     -0.134     1.407    KEYPAD/FSM_onehot_columns_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/FSM_onehot_columns_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.244ns (30.609%)  route 0.553ns (69.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.503    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.148     1.651 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.304     1.955    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.096     2.051 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          0.249     2.301    KEYPAD/row_debounce[15].debounce_keys_n_1
    SLICE_X2Y123         FDCE                                         f  KEYPAD/FSM_onehot_columns_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.855     2.021    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X2Y123         FDCE                                         r  KEYPAD/FSM_onehot_columns_reg[6]/C
                         clock pessimism             -0.479     1.541    
    SLICE_X2Y123         FDCE (Remov_fdce_C_CLR)     -0.134     1.407    KEYPAD/FSM_onehot_columns_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/keys_double_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.244ns (29.787%)  route 0.575ns (70.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.503    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.148     1.651 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.304     1.955    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.096     2.051 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          0.271     2.323    KEYPAD/row_debounce[15].debounce_keys_n_1
    SLICE_X2Y124         FDCE                                         f  KEYPAD/keys_double_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.855     2.020    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X2Y124         FDCE                                         r  KEYPAD/keys_double_reg[12]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X2Y124         FDCE (Remov_fdce_C_CLR)     -0.134     1.406    KEYPAD/keys_double_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/keys_double_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.244ns (29.787%)  route 0.575ns (70.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.503    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.148     1.651 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.304     1.955    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.096     2.051 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          0.271     2.323    KEYPAD/row_debounce[15].debounce_keys_n_1
    SLICE_X2Y124         FDCE                                         f  KEYPAD/keys_double_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.855     2.020    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X2Y124         FDCE                                         r  KEYPAD/keys_double_reg[1]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X2Y124         FDCE (Remov_fdce_C_CLR)     -0.134     1.406    KEYPAD/keys_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/keys_double_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.244ns (29.787%)  route 0.575ns (70.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.503    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.148     1.651 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.304     1.955    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.096     2.051 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          0.271     2.323    KEYPAD/row_debounce[15].debounce_keys_n_1
    SLICE_X2Y124         FDCE                                         f  KEYPAD/keys_double_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.855     2.020    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X2Y124         FDCE                                         r  KEYPAD/keys_double_reg[7]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X2Y124         FDCE (Remov_fdce_C_CLR)     -0.134     1.406    KEYPAD/keys_double_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/keys_double_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.244ns (29.787%)  route 0.575ns (70.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.503    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.148     1.651 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.304     1.955    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.096     2.051 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          0.271     2.323    KEYPAD/row_debounce[15].debounce_keys_n_1
    SLICE_X3Y124         FDCE                                         f  KEYPAD/keys_double_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.855     2.020    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  KEYPAD/keys_double_reg[2]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X3Y124         FDCE (Remov_fdce_C_CLR)     -0.159     1.381    KEYPAD/keys_double_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/keys_double_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.244ns (29.787%)  route 0.575ns (70.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.503    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.148     1.651 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.304     1.955    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.096     2.051 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          0.271     2.323    KEYPAD/row_debounce[15].debounce_keys_n_1
    SLICE_X3Y124         FDCE                                         f  KEYPAD/keys_double_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.855     2.020    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X3Y124         FDCE                                         r  KEYPAD/keys_double_reg[3]/C
                         clock pessimism             -0.479     1.540    
    SLICE_X3Y124         FDCE (Remov_fdce_C_CLR)     -0.159     1.381    KEYPAD/keys_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/row_debounce[15].debounce_keys/flipflops_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.244ns (30.369%)  route 0.559ns (69.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.503    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.148     1.651 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.304     1.955    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.096     2.051 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          0.255     2.307    KEYPAD/row_debounce[15].debounce_keys/AR[0]
    SLICE_X4Y123         FDCE                                         f  KEYPAD/row_debounce[15].debounce_keys/flipflops_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.852     2.018    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X4Y123         FDCE                                         r  KEYPAD/row_debounce[15].debounce_keys/flipflops_reg[0]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X4Y123         FDCE (Remov_fdce_C_CLR)     -0.159     1.358    KEYPAD/row_debounce[15].debounce_keys/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 r_RESET_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KEYPAD/row_debounce[15].debounce_keys/flipflops_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.244ns (30.369%)  route 0.559ns (69.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.584     1.503    i_clck_IBUF_BUFG
    SLICE_X6Y124         FDRE                                         r  r_RESET_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.148     1.651 r  r_RESET_N_reg/Q
                         net (fo=9, routed)           0.304     1.955    KEYPAD/row_debounce[15].debounce_keys/r_RESET_N
    SLICE_X4Y123         LUT1 (Prop_lut1_I0_O)        0.096     2.051 f  KEYPAD/row_debounce[15].debounce_keys/FSM_onehot_columns[10]_i_2/O
                         net (fo=46, routed)          0.255     2.307    KEYPAD/row_debounce[15].debounce_keys/AR[0]
    SLICE_X4Y123         FDCE                                         f  KEYPAD/row_debounce[15].debounce_keys/flipflops_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.852     2.018    KEYPAD/row_debounce[15].debounce_keys/i_clck_IBUF_BUFG
    SLICE_X4Y123         FDCE                                         r  KEYPAD/row_debounce[15].debounce_keys/flipflops_reg[1]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X4Y123         FDCE (Remov_fdce_C_CLR)     -0.159     1.358    KEYPAD/row_debounce[15].debounce_keys/flipflops_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.948    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.622ns  (logic 3.986ns (46.228%)  route 4.636ns (53.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.691     5.293    i_clck_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  o_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.456     5.749 r  o_led_reg[0]/Q
                         net (fo=1, routed)           4.636    10.385    o_led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.915 r  o_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.915    o_led[0]
    H5                                                                r  o_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KEYPAD/FSM_onehot_columns_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_cols[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.388ns  (logic 4.702ns (56.061%)  route 3.686ns (43.939%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.691     5.293    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X4Y127         FDCE                                         r  KEYPAD/FSM_onehot_columns_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDCE (Prop_fdce_C_Q)         0.456     5.749 r  KEYPAD/FSM_onehot_columns_reg[1]/Q
                         net (fo=15, routed)          1.022     6.771    KEYPAD/FSM_onehot_columns_reg_n_0_[1]
    SLICE_X3Y126         LUT3 (Prop_lut3_I1_O)        0.152     6.923 r  KEYPAD/i_cols_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.841     7.764    KEYPAD/i_cols_OBUF[2]_inst_i_2_n_0
    SLICE_X4Y126         LUT5 (Prop_lut5_I4_O)        0.354     8.118 r  KEYPAD/i_cols_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.823     9.941    i_cols_IBUF[2]
    D15                  OBUF (Prop_obuf_I_O)         3.740    13.681 r  i_cols_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.681    i_cols[2]
    D15                                                               r  i_cols[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KEYPAD/FSM_onehot_columns_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_cols[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.155ns  (logic 4.480ns (54.936%)  route 3.675ns (45.064%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.689     5.291    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  KEYPAD/FSM_onehot_columns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.456     5.747 r  KEYPAD/FSM_onehot_columns_reg[2]/Q
                         net (fo=15, routed)          1.580     7.327    KEYPAD/FSM_onehot_columns_reg_n_0_[2]
    SLICE_X3Y127         LUT3 (Prop_lut3_I2_O)        0.152     7.479 r  KEYPAD/i_cols_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.433     7.912    KEYPAD/i_cols_OBUF[1]_inst_i_2_n_0
    SLICE_X3Y127         LUT5 (Prop_lut5_I4_O)        0.326     8.238 r  KEYPAD/i_cols_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.662     9.900    i_cols_IBUF[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    13.446 r  i_cols_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.446    i_cols[1]
    E16                                                               r  i_cols[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KEYPAD/FSM_onehot_columns_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_cols[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.780ns  (logic 4.468ns (57.438%)  route 3.311ns (42.562%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.691     5.293    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X4Y127         FDCE                                         r  KEYPAD/FSM_onehot_columns_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDCE (Prop_fdce_C_Q)         0.456     5.749 r  KEYPAD/FSM_onehot_columns_reg[1]/Q
                         net (fo=15, routed)          1.022     6.771    KEYPAD/FSM_onehot_columns_reg_n_0_[1]
    SLICE_X3Y126         LUT3 (Prop_lut3_I1_O)        0.152     6.923 r  KEYPAD/i_cols_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.627     7.550    KEYPAD/i_cols_OBUF[2]_inst_i_2_n_0
    SLICE_X2Y127         LUT5 (Prop_lut5_I4_O)        0.326     7.876 r  KEYPAD/i_cols_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.663     9.538    i_cols_IBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         3.534    13.073 r  i_cols_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.073    i_cols[0]
    E15                                                               r  i_cols[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KEYPAD/FSM_onehot_columns_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_cols[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.778ns  (logic 4.305ns (55.347%)  route 3.473ns (44.653%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.691     5.293    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X2Y123         FDCE                                         r  KEYPAD/FSM_onehot_columns_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDCE (Prop_fdce_C_Q)         0.518     5.811 r  KEYPAD/FSM_onehot_columns_reg[4]/Q
                         net (fo=14, routed)          0.857     6.669    KEYPAD/FSM_onehot_columns_reg_n_0_[4]
    SLICE_X1Y125         LUT3 (Prop_lut3_I1_O)        0.124     6.793 r  KEYPAD/i_cols_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.948     7.741    KEYPAD/i_cols_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y125         LUT5 (Prop_lut5_I4_O)        0.124     7.865 r  KEYPAD/i_cols_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668     9.532    i_cols_IBUF[3]
    C15                  OBUF (Prop_obuf_I_O)         3.539    13.071 r  i_cols_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.071    i_cols[3]
    C15                                                               r  i_cols[3] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 KEYPAD/FSM_onehot_columns_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_cols[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.426ns (75.197%)  route 0.470ns (24.803%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.585     1.504    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  KEYPAD/FSM_onehot_columns_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  KEYPAD/FSM_onehot_columns_reg[2]/Q
                         net (fo=15, routed)          0.138     1.783    KEYPAD/FSM_onehot_columns_reg_n_0_[2]
    SLICE_X0Y125         LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  KEYPAD/i_cols_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.161    i_cols_IBUF[3]
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.400 r  i_cols_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.400    i_cols[3]
    C15                                                               r  i_cols[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KEYPAD/FSM_onehot_columns_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_cols[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.433ns (74.785%)  route 0.483ns (25.215%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.587     1.506    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X4Y127         FDCE                                         r  KEYPAD/FSM_onehot_columns_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  KEYPAD/FSM_onehot_columns_reg[1]/Q
                         net (fo=15, routed)          0.156     1.804    KEYPAD/FSM_onehot_columns_reg_n_0_[1]
    SLICE_X3Y127         LUT5 (Prop_lut5_I2_O)        0.045     1.849 r  KEYPAD/i_cols_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.176    i_cols_IBUF[1]
    E16                  OBUF (Prop_obuf_I_O)         1.247     3.422 r  i_cols_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.422    i_cols[1]
    E16                                                               r  i_cols[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KEYPAD/FSM_onehot_columns_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_cols[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.421ns (70.553%)  route 0.593ns (29.447%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.587     1.506    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X4Y127         FDCE                                         r  KEYPAD/FSM_onehot_columns_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  KEYPAD/FSM_onehot_columns_reg[8]/Q
                         net (fo=13, routed)          0.266     1.913    KEYPAD/FSM_onehot_columns_reg_n_0_[8]
    SLICE_X2Y127         LUT5 (Prop_lut5_I3_O)        0.045     1.958 r  KEYPAD/i_cols_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.286    i_cols_IBUF[0]
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.521 r  i_cols_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.521    i_cols[0]
    E15                                                               r  i_cols[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KEYPAD/FSM_onehot_columns_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_cols[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.486ns (66.535%)  route 0.747ns (33.465%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.585     1.504    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X3Y125         FDCE                                         r  KEYPAD/FSM_onehot_columns_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y125         FDCE (Prop_fdce_C_Q)         0.141     1.645 r  KEYPAD/FSM_onehot_columns_reg[7]/Q
                         net (fo=14, routed)          0.349     1.995    KEYPAD/FSM_onehot_columns_reg_n_0_[7]
    SLICE_X4Y126         LUT5 (Prop_lut5_I3_O)        0.044     2.039 r  KEYPAD/i_cols_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.398     2.437    i_cols_IBUF[2]
    D15                  OBUF (Prop_obuf_I_O)         1.301     3.738 r  i_cols_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.738    i_cols[2]
    D15                                                               r  i_cols[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.117ns  (logic 1.372ns (44.006%)  route 1.745ns (55.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.587     1.506    i_clck_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  o_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  o_led_reg[0]/Q
                         net (fo=1, routed)           1.745     3.393    o_led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.231     4.623 r  o_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.623    o_led[0]
    H5                                                                r  o_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rows[1]
                            (input port)
  Destination:            KEYPAD/rows_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.107ns  (logic 1.481ns (47.663%)  route 1.626ns (52.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  i_rows[1] (INOUT)
                         net (fo=0)                   0.000     0.000    i_rows[1]
    J18                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  i_rows_IBUF[1]_inst/O
                         net (fo=1, routed)           1.626     3.107    KEYPAD/D[1]
    SLICE_X0Y122         FDRE                                         r  KEYPAD/rows_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.575     4.997    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  KEYPAD/rows_int_reg[3]/C

Slack:                    inf
  Source:                 i_rows[3]
                            (input port)
  Destination:            KEYPAD/rows_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.014ns  (logic 1.478ns (49.028%)  route 1.536ns (50.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_rows[3] (INOUT)
                         net (fo=0)                   0.000     0.000    i_rows[3]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_rows_IBUF[3]_inst/O
                         net (fo=1, routed)           1.536     3.014    KEYPAD/D[3]
    SLICE_X0Y122         FDRE                                         r  KEYPAD/rows_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.575     4.997    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  KEYPAD/rows_int_reg[1]/C

Slack:                    inf
  Source:                 i_rows[2]
                            (input port)
  Destination:            KEYPAD/rows_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.005ns  (logic 1.480ns (49.275%)  route 1.524ns (50.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  i_rows[2] (INOUT)
                         net (fo=0)                   0.000     0.000    i_rows[2]
    K15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  i_rows_IBUF[2]_inst/O
                         net (fo=1, routed)           1.524     3.005    KEYPAD/D[2]
    SLICE_X0Y122         FDRE                                         r  KEYPAD/rows_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.575     4.997    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  KEYPAD/rows_int_reg[2]/C

Slack:                    inf
  Source:                 i_rows[0]
                            (input port)
  Destination:            KEYPAD/rows_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.958ns  (logic 1.481ns (50.050%)  route 1.478ns (49.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  i_rows[0] (INOUT)
                         net (fo=0)                   0.000     0.000    i_rows[0]
    J17                  IBUF (Prop_ibuf_I_O)         1.481     1.481 r  i_rows_IBUF[0]_inst/O
                         net (fo=1, routed)           1.478     2.958    KEYPAD/D[0]
    SLICE_X0Y122         FDRE                                         r  KEYPAD/rows_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          1.575     4.997    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  KEYPAD/rows_int_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rows[0]
                            (input port)
  Destination:            KEYPAD/rows_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.249ns (29.369%)  route 0.598ns (70.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  i_rows[0] (INOUT)
                         net (fo=0)                   0.000     0.000    i_rows[0]
    J17                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  i_rows_IBUF[0]_inst/O
                         net (fo=1, routed)           0.598     0.846    KEYPAD/D[0]
    SLICE_X0Y122         FDRE                                         r  KEYPAD/rows_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.858     2.023    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  KEYPAD/rows_int_reg[4]/C

Slack:                    inf
  Source:                 i_rows[2]
                            (input port)
  Destination:            KEYPAD/rows_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.248ns (28.895%)  route 0.611ns (71.105%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  i_rows[2] (INOUT)
                         net (fo=0)                   0.000     0.000    i_rows[2]
    K15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  i_rows_IBUF[2]_inst/O
                         net (fo=1, routed)           0.611     0.859    KEYPAD/D[2]
    SLICE_X0Y122         FDRE                                         r  KEYPAD/rows_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.858     2.023    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  KEYPAD/rows_int_reg[2]/C

Slack:                    inf
  Source:                 i_rows[3]
                            (input port)
  Destination:            KEYPAD/rows_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.245ns (28.161%)  route 0.626ns (71.839%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_rows[3] (INOUT)
                         net (fo=0)                   0.000     0.000    i_rows[3]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  i_rows_IBUF[3]_inst/O
                         net (fo=1, routed)           0.626     0.872    KEYPAD/D[3]
    SLICE_X0Y122         FDRE                                         r  KEYPAD/rows_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.858     2.023    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  KEYPAD/rows_int_reg[1]/C

Slack:                    inf
  Source:                 i_rows[1]
                            (input port)
  Destination:            KEYPAD/rows_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.249ns (28.075%)  route 0.637ns (71.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J18                                               0.000     0.000 r  i_rows[1] (INOUT)
                         net (fo=0)                   0.000     0.000    i_rows[1]
    J18                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  i_rows_IBUF[1]_inst/O
                         net (fo=1, routed)           0.637     0.886    KEYPAD/D[1]
    SLICE_X0Y122         FDRE                                         r  KEYPAD/rows_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clck (IN)
                         net (fo=0)                   0.000     0.000    i_clck
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clck_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clck_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clck_IBUF_BUFG_inst/O
                         net (fo=78, routed)          0.858     2.023    KEYPAD/i_clck_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  KEYPAD/rows_int_reg[3]/C





