
---------- Begin Simulation Statistics ----------
final_tick                               1674474813500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71458                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662416                       # Number of bytes of host memory used
host_op_rate                                   131638                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1399.43                       # Real time elapsed on the host
host_tick_rate                             1196540197                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218809                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.674475                       # Number of seconds simulated
sim_ticks                                1674474813500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218809                       # Number of ops (including micro ops) committed
system.cpu.cpi                              33.489496                       # CPI: cycles per instruction
system.cpu.discardedOps                          4094                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                      3054046564                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.029860                       # IPC: instructions per cycle
system.cpu.numCycles                       3348949627                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380912     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218809                       # Class of committed instruction
system.cpu.tickCycles                       294903063                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     21019354                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      42072823                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           76                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     21052806                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1518                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     42109019                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1518                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10657385                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10649547                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1453                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10649759                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648823                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.991211                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2638                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             172                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 18                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              154                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     44284647                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44284647                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44284674                       # number of overall hits
system.cpu.dcache.overall_hits::total        44284674                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     42096284                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       42096284                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     42096328                       # number of overall misses
system.cpu.dcache.overall_misses::total      42096328                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 3280083039998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3280083039998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 3280083039998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3280083039998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380931                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380931                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86381002                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86381002                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.487333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.487333                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.487333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.487333                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 77918.588729                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77918.588729                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 77918.507286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77918.507286                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          297                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     21050666                       # number of writebacks
system.cpu.dcache.writebacks::total          21050666                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     21041658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     21041658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     21041658                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     21041658                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     21054626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     21054626                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     21054670                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     21054670                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 1619429472998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1619429472998                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 1619433033998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1619433033998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.243742                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.243742                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.243742                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.243742                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 76915.613367                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76915.613367                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 76915.621760                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76915.621760                       # average overall mshr miss latency
system.cpu.dcache.replacements               21052625                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2042057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2042057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2169                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     73263000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     73263000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33777.316736                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33777.316736                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2143                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2143                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     69509000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     69509000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32435.370975                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32435.370975                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     42242590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       42242590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     42094079                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     42094079                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 3280008912000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 3280008912000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336669                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.499120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.499120                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77920.909304                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77920.909304                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     21041632                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     21041632                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     21052447                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     21052447                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 1619359135000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1619359135000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.249624                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.249624                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76920.233311                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76920.233311                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           44                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           44                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.619718                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.619718                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3561000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3561000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.619718                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.619718                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 80931.818182                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80931.818182                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           36                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           36                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       864998                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       864998                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           36                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           36                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 24027.722222                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 24027.722222                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           36                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           36                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       828998                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       828998                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 23027.722222                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 23027.722222                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           31                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           31                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       237000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       237000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.088235                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.088235                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       234000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       234000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.088235                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.088235                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        78000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        78000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1674474813500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2047.757668                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            65339412                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          21054673                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.103321                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            249500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2047.757668                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999882                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999882                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         1134                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          787                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         107435743                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        107435743                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1674474813500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1674474813500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1674474813500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45068578                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2085488                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            168661                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     53796550                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         53796550                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     53796550                       # number of overall hits
system.cpu.icache.overall_hits::total        53796550                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1540                       # number of overall misses
system.cpu.icache.overall_misses::total          1540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    118802500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118802500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    118802500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118802500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     53798090                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     53798090                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     53798090                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     53798090                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000029                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000029                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77144.480519                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77144.480519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77144.480519                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77144.480519                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          181                       # number of writebacks
system.cpu.icache.writebacks::total               181                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    117262500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117262500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    117262500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117262500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76144.480519                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76144.480519                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76144.480519                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76144.480519                       # average overall mshr miss latency
system.cpu.icache.replacements                    181                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     53796550                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        53796550                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    118802500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118802500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     53798090                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     53798090                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77144.480519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77144.480519                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    117262500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117262500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76144.480519                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76144.480519                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1674474813500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1147.171213                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            53798090                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          34933.824675                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1147.171213                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.280071                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.280071                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1359                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1359                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.331787                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          53799630                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         53799630                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1674474813500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1674474813500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1674474813500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1674474813500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   184218809                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2667                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2709                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  42                       # number of overall hits
system.l2.overall_hits::.cpu.data                2667                       # number of overall hits
system.l2.overall_hits::total                    2709                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1498                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           21051968                       # number of demand (read+write) misses
system.l2.demand_misses::total               21053466                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1498                       # number of overall misses
system.l2.overall_misses::.cpu.data          21051968                       # number of overall misses
system.l2.overall_misses::total              21053466                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    114478000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 1587819162500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1587933640500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    114478000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 1587819162500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1587933640500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         21054635                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21056175                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        21054635                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21056175                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.972727                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999873                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999871                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.972727                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999873                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999871                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76420.560748                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75423.787577                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75423.858499                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76420.560748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75423.787577                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75423.858499                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            21018650                       # number of writebacks
system.l2.writebacks::total                  21018650                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      21051962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21053458                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     21051962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21053458                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     99417000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 1377298858500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1377398275500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     99417000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 1377298858500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1377398275500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999871                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999871                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66455.213904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65423.776582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65423.849873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66455.213904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65423.776582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65423.849873                       # average overall mshr miss latency
system.l2.replacements                       21020842                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     21050666                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         21050666                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     21050666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     21050666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          180                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              180                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          180                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          180                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1106                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        21051339                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            21051339                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 1587766492500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1587766492500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      21052445                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          21052445                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999947                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75423.539210                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75423.539210                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     21051339                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       21051339                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 1377253102500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1377253102500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999947                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65423.539210                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65423.539210                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1498                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1498                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    114478000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    114478000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.972727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.972727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76420.560748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76420.560748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1496                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1496                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     99417000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     99417000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.971429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66455.213904                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66455.213904                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1561                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1561                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             629                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     52670000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     52670000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.287215                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.287215                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83736.089030                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83736.089030                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          623                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          623                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     45756000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     45756000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.284475                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.284475                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73444.622793                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73444.622793                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                15                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              23                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.605263                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.605263                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       440500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       440500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.605263                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.605263                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19152.173913                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19152.173913                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1674474813500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32705.433491                       # Cycle average of tags in use
system.l2.tags.total_refs                    42108894                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21053625                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.000078                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.199860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.028031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32702.205600                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998091                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11330                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        20177                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 105271511                       # Number of tag accesses
system.l2.tags.data_accesses                105271511                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1674474813500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5255547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  21051962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001145418500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328468                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328468                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            63217845                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4933460                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21053458                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   21018650                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21053458                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 21018650                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts              15763103                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4              21053458                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4             21018650                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                21051022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.095775                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     64.004604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.403810                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       328464    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328468                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.014067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328452    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328468                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336855328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336298400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    201.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    200.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1674474799000                       # Total gap between requests
system.mem_ctrls.avgGap                      39800.12                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        23936                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336831392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     84088304                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 14294.631252152900                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 201156439.788994163275                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 50217718.010483525693                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1496                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data     21051962                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks     21018650                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     38247500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 508599837250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 41010698627250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25566.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24159.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1951157.60                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        23936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336831392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336855328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        23936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        23936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336298400                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336298400                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1496                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data     21051962                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       21053458                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks     21018650                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total      21018650                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        14295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    201156440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        201170734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        14295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        14295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    200838136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       200838136                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    200838136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        14295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    201156440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       402008870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             21053458                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5255519                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1315537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1316160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1315994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1316214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1315860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1316178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1316204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1316011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1315505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1315405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1315481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1315580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1315891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1315960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1315805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1315673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328557                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328489                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328530                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328566                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328475                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328433                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            113885747250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          105267290000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       508638084750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5409.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24159.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            19519749                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4882828                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.72                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.91                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1906399                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   883.222452                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   796.629690                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   270.988522                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        37519      1.97%      1.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        71695      3.76%      5.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        61030      3.20%      8.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        82735      4.34%     13.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        57629      3.02%     16.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        85316      4.48%     20.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        57550      3.02%     23.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        68128      3.57%     27.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151      1384797     72.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1906399                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            1347421312                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336353216                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              804.682938                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              200.870872                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.86                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1674474813500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      6806611980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      3617796270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    75171048120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13719230100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 132181405200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 385196479860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 318622345440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  935314916970                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   558.572102                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 815989113000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  55914300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 802571400500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      6805084020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      3616987935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    75150642000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13714579080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 132181405200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 385104726390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 318699611520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  935273036145                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   558.547091                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 816191978250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  55914300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 802368535250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1674474813500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2119                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     21018650                       # Transaction distribution
system.membus.trans_dist::CleanEvict              692                       # Transaction distribution
system.membus.trans_dist::ReadExReq          21051339                       # Transaction distribution
system.membus.trans_dist::ReadExResp         21051339                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2119                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            23                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     63126281                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               63126281                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673153728                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673153728                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21053481                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21053481    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21053481                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1674474813500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         73614436500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        47678986250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              3730                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     42069316                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          181                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4151                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         21052445                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        21052445                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2190                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           38                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           38                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3261                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     63161971                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              63165232                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        27536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    673684816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              673712352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                        21020842                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336298400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         42077055                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006155                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               42075461    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1594      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           42077055                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1674474813500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        31579933000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1541497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21054656994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
