#! /opt/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
S_0x14072c8d0 .scope module, "cache_tb" "cache_tb" 2 5;
 .timescale -9 -12;
P_0x140709a30 .param/l "ADDRESS_WIDTH" 0 2 7, +C4<00000000000000000000000000100000>;
P_0x140709a70 .param/l "WORDS_PER_LINE" 0 2 9, +C4<00000000000000000000000000000100>;
P_0x140709ab0 .param/l "WORD_WIDTH" 0 2 8, +C4<00000000000000000000000000100000>;
v0x14074a770_0 .var "access", 0 0;
v0x14074a830_0 .var "address", 31 0;
v0x14074a8c0_0 .var "clk", 0 0;
v0x14074a970_0 .var "data_in", 31 0;
v0x14074aa20_0 .net "data_out", 31 0, v0x140749a80_0;  1 drivers
v0x14074aaf0_0 .net "hit", 0 0, v0x140749b30_0;  1 drivers
v0x14074aba0_0 .net "miss", 0 0, v0x14074a1d0_0;  1 drivers
v0x14074ac50_0 .var "op", 0 0;
v0x14074ad00_0 .var "reset", 0 0;
S_0x14072bdc0 .scope module, "uut" "cache" 2 21, 3 5 0, S_0x14072c8d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 1 "op";
    .port_info 5 /INPUT 1 "access";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "hit";
    .port_info 8 /OUTPUT 1 "miss";
P_0x140705490 .param/l "ADDRESS_WIDTH" 0 3 18, +C4<00000000000000000000000000100000>;
P_0x1407054d0 .param/l "DATA_ADDR" 0 3 23, +C4<00000000000000000000000000000010>;
P_0x140705510 .param/l "LINE_SIZE" 0 3 20, +C4<00000000000000000000000010000000>;
P_0x140705550 .param/l "NUM_LINES" 0 3 22, +C4<00000000000000000000000000000100>;
P_0x140705590 .param/l "TAG_WIDTH" 0 3 24, +C4<000000000000000000000000000011110>;
P_0x1407055d0 .param/l "WORDS_PER_LINE" 0 3 21, +C4<00000000000000000000000000000100>;
P_0x140705610 .param/l "WORD_WIDTH" 0 3 19, +C4<00000000000000000000000000100000>;
v0x1407496e0_0 .net "access", 0 0, v0x14074a770_0;  1 drivers
v0x140749790_0 .net "address", 31 0, v0x14074a830_0;  1 drivers
v0x140749840_0 .net "clk", 0 0, v0x14074a8c0_0;  1 drivers
v0x1407498f0 .array "data_array", 15 0, 31 0;
v0x140749990_0 .net "data_in", 31 0, v0x14074a970_0;  1 drivers
v0x140749a80_0 .var "data_out", 31 0;
v0x140749b30_0 .var "hit", 0 0;
v0x140749bd0_0 .net "hit0", 0 0, L_0x14074af10;  1 drivers
v0x140749c60_0 .net "hit1", 0 0, L_0x14074b2c0;  1 drivers
v0x140749d90_0 .net "hit2", 0 0, L_0x14074b690;  1 drivers
v0x140749e20_0 .net "hit3", 0 0, L_0x14074ba90;  1 drivers
v0x140749eb0_0 .net "hit_signals", 3 0, L_0x14074be00;  1 drivers
v0x140749f60_0 .var/i "i", 31 0;
v0x140749ff0_0 .var/i "j", 31 0;
v0x14074a080_0 .net "line_number", 1 0, v0x140749300_0;  1 drivers
v0x14074a140 .array "lru_counters", 0 3, 1 0;
v0x14074a1d0_0 .var "miss", 0 0;
v0x14074a370_0 .net "op", 0 0, v0x14074ac50_0;  1 drivers
v0x14074a410_0 .var/i "replace_index", 31 0;
v0x14074a4c0_0 .net "reset", 0 0, v0x14074ad00_0;  1 drivers
v0x14074a560 .array "tag_array", 0 3, 29 0;
v0x14074a640_0 .var "valid_array", 3 0;
E_0x14072d060 .event posedge, v0x14074a4c0_0, v0x140749840_0;
L_0x14074b000 .part v0x14074a830_0, 2, 30;
L_0x14074b120 .part v0x14074a640_0, 0, 1;
L_0x14074b3b0 .part v0x14074a830_0, 2, 30;
L_0x14074b490 .part v0x14074a640_0, 1, 1;
L_0x14074b780 .part v0x14074a830_0, 2, 30;
L_0x14074b910 .part v0x14074a640_0, 2, 1;
L_0x14074bb80 .part v0x14074a830_0, 2, 30;
L_0x14074bca0 .part v0x14074a640_0, 3, 1;
L_0x14074be00 .concat [ 1 1 1 1], L_0x14074ba90, L_0x14074b690, L_0x14074b2c0, L_0x14074af10;
S_0x14072da40 .scope module, "comp0" "tag_comparator" 3 37, 4 1 0, S_0x14072bdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 30 "input_tag";
    .port_info 1 /INPUT 30 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x140718530 .param/l "TAG_WIDTH" 0 4 7, +C4<000000000000000000000000000011110>;
L_0x14074af10 .functor AND 1, L_0x14074b120, L_0x14074ae30, C4<1>, C4<1>;
v0x140718280_0 .net *"_ivl_0", 0 0, L_0x14074ae30;  1 drivers
v0x140747880_0 .net "hit", 0 0, L_0x14074af10;  alias, 1 drivers
v0x140747920_0 .net "input_tag", 29 0, L_0x14074b000;  1 drivers
v0x14074a560_0 .array/port v0x14074a560, 0;
v0x1407479e0_0 .net "stored_tag", 29 0, v0x14074a560_0;  1 drivers
v0x140747a90_0 .net "valid", 0 0, L_0x14074b120;  1 drivers
L_0x14074ae30 .cmp/eq 30, L_0x14074b000, v0x14074a560_0;
S_0x140747bb0 .scope module, "comp1" "tag_comparator" 3 38, 4 1 0, S_0x14072bdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 30 "input_tag";
    .port_info 1 /INPUT 30 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x140747d80 .param/l "TAG_WIDTH" 0 4 7, +C4<000000000000000000000000000011110>;
L_0x14074b2c0 .functor AND 1, L_0x14074b490, L_0x14074b1c0, C4<1>, C4<1>;
v0x140747e00_0 .net *"_ivl_0", 0 0, L_0x14074b1c0;  1 drivers
v0x140747f30_0 .net "hit", 0 0, L_0x14074b2c0;  alias, 1 drivers
v0x140747fd0_0 .net "input_tag", 29 0, L_0x14074b3b0;  1 drivers
v0x14074a560_1 .array/port v0x14074a560, 1;
v0x140748090_0 .net "stored_tag", 29 0, v0x14074a560_1;  1 drivers
v0x140748140_0 .net "valid", 0 0, L_0x14074b490;  1 drivers
L_0x14074b1c0 .cmp/eq 30, L_0x14074b3b0, v0x14074a560_1;
S_0x140748260 .scope module, "comp2" "tag_comparator" 3 39, 4 1 0, S_0x14072bdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 30 "input_tag";
    .port_info 1 /INPUT 30 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x140748420 .param/l "TAG_WIDTH" 0 4 7, +C4<000000000000000000000000000011110>;
L_0x14074b690 .functor AND 1, L_0x14074b910, L_0x14074b5b0, C4<1>, C4<1>;
v0x1407484a0_0 .net *"_ivl_0", 0 0, L_0x14074b5b0;  1 drivers
v0x1407485f0_0 .net "hit", 0 0, L_0x14074b690;  alias, 1 drivers
v0x140748690_0 .net "input_tag", 29 0, L_0x14074b780;  1 drivers
v0x14074a560_2 .array/port v0x14074a560, 2;
v0x140748750_0 .net "stored_tag", 29 0, v0x14074a560_2;  1 drivers
v0x140748800_0 .net "valid", 0 0, L_0x14074b910;  1 drivers
L_0x14074b5b0 .cmp/eq 30, L_0x14074b780, v0x14074a560_2;
S_0x140748920 .scope module, "comp3" "tag_comparator" 3 40, 4 1 0, S_0x14072bdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 30 "input_tag";
    .port_info 1 /INPUT 30 "stored_tag";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "hit";
P_0x140748ae0 .param/l "TAG_WIDTH" 0 4 7, +C4<000000000000000000000000000011110>;
L_0x14074ba90 .functor AND 1, L_0x14074bca0, L_0x14074b9b0, C4<1>, C4<1>;
v0x140748b60_0 .net *"_ivl_0", 0 0, L_0x14074b9b0;  1 drivers
v0x140748ca0_0 .net "hit", 0 0, L_0x14074ba90;  alias, 1 drivers
v0x140748d40_0 .net "input_tag", 29 0, L_0x14074bb80;  1 drivers
v0x14074a560_3 .array/port v0x14074a560, 3;
v0x140748e00_0 .net "stored_tag", 29 0, v0x14074a560_3;  1 drivers
v0x140748eb0_0 .net "valid", 0 0, L_0x14074bca0;  1 drivers
L_0x14074b9b0 .cmp/eq 30, L_0x14074bb80, v0x14074a560_3;
S_0x140748fd0 .scope module, "encoder" "priority_encoder" 3 47, 5 1 0, S_0x14072bdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "hit";
    .port_info 1 /OUTPUT 2 "line_number";
v0x140749240_0 .net "hit", 3 0, L_0x14074be00;  alias, 1 drivers
v0x140749300_0 .var "line_number", 1 0;
E_0x140749200 .event edge, v0x140749240_0;
S_0x1407493c0 .scope task, "update_lru" "update_lru" 3 50, 3 50 0, S_0x14072bdc0;
 .timescale -9 -12;
v0x140749580_0 .var "accessed_line", 1 0;
v0x140749630_0 .var/i "i", 31 0;
TD_cache_tb.uut.update_lru ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x140749630_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x140749630_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x140749580_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x14074a140, 4;
    %ix/getv/s 4, v0x140749630_0;
    %load/vec4a v0x14074a140, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.2, 5;
    %ix/getv/s 4, v0x140749630_0;
    %load/vec4a v0x14074a140, 4;
    %subi 1, 0, 2;
    %ix/getv/s 3, v0x140749630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14074a140, 0, 4;
T_0.2 ;
    %load/vec4 v0x140749630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x140749630_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x140749580_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14074a140, 0, 4;
    %end;
    .scope S_0x140748fd0;
T_1 ;
    %wait E_0x140749200;
    %load/vec4 v0x140749240_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x140749300_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x140749300_0, 0, 2;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x140749300_0, 0, 2;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x140749300_0, 0, 2;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x140749300_0, 0, 2;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14072bdc0;
T_2 ;
    %wait E_0x14072d060;
    %load/vec4 v0x1407496e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %vpi_call 3 70 "$display", "In values: clk=%b, reset=%b, address=%h, data_in=%h, op=%b", v0x140749840_0, v0x14074a4c0_0, v0x140749790_0, v0x140749990_0, v0x14074a370_0 {0 0 0};
    %load/vec4 v0x14074a4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x140749f60_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x140749f60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x140749f60_0;
    %assign/vec4/off/d v0x14074a640_0, 4, 5;
    %load/vec4 v0x140749f60_0;
    %pad/s 2;
    %ix/getv/s 3, v0x140749f60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14074a140, 0, 4;
    %pushi/vec4 0, 0, 30;
    %ix/getv/s 3, v0x140749f60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14074a560, 0, 4;
    %load/vec4 v0x140749f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x140749f60_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x14074a370_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x140749eb0_0;
    %nor/r;
    %store/vec4 v0x14074a1d0_0, 0, 1;
    %load/vec4 v0x140749eb0_0;
    %or/r;
    %store/vec4 v0x140749b30_0, 0, 1;
    %load/vec4 v0x140749b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x140749990_0;
    %load/vec4 v0x14074a080_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x140749790_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407498f0, 0, 4;
    %load/vec4 v0x14074a080_0;
    %store/vec4 v0x140749580_0, 0, 2;
    %fork TD_cache_tb.uut.update_lru, S_0x1407493c0;
    %join;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x14074a1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14074a410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x140749ff0_0, 0, 32;
T_2.12 ;
    %load/vec4 v0x140749ff0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.13, 5;
    %ix/getv/s 4, v0x140749ff0_0;
    %load/vec4a v0x14074a140, 4;
    %ix/getv/s 4, v0x14074a410_0;
    %load/vec4a v0x14074a140, 4;
    %cmp/u;
    %jmp/0xz  T_2.14, 5;
    %load/vec4 v0x140749ff0_0;
    %store/vec4 v0x14074a410_0, 0, 32;
T_2.14 ;
    %load/vec4 v0x140749ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x140749ff0_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %load/vec4 v0x140749790_0;
    %parti/s 30, 2, 3;
    %ix/getv/s 3, v0x14074a410_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14074a560, 0, 4;
    %load/vec4 v0x140749990_0;
    %load/vec4 v0x14074a410_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x140749790_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %pad/u 38;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1407498f0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x14074a410_0;
    %assign/vec4/off/d v0x14074a640_0, 4, 5;
    %load/vec4 v0x14074a410_0;
    %pad/s 2;
    %store/vec4 v0x140749580_0, 0, 2;
    %fork TD_cache_tb.uut.update_lru, S_0x1407493c0;
    %join;
T_2.10 ;
T_2.9 ;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x14074a370_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v0x140749eb0_0;
    %or/r;
    %assign/vec4 v0x140749b30_0, 0;
    %load/vec4 v0x140749eb0_0;
    %nor/r;
    %assign/vec4 v0x14074a1d0_0, 0;
    %load/vec4 v0x140749b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %load/vec4 v0x14074a080_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x140749790_0;
    %parti/s 2, 0, 2;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1407498f0, 4;
    %assign/vec4 v0x140749a80_0, 0;
    %load/vec4 v0x14074a080_0;
    %store/vec4 v0x140749580_0, 0, 2;
    %fork TD_cache_tb.uut.update_lru, S_0x1407493c0;
    %join;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0x14074a1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x140749a80_0, 0;
T_2.20 ;
T_2.19 ;
T_2.16 ;
T_2.7 ;
T_2.3 ;
    %vpi_call 3 125 "$display", "Printing Cache Contents at Time: %0d", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x140749f60_0, 0, 32;
T_2.22 ;
    %load/vec4 v0x140749f60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.23, 5;
    %vpi_call 3 127 "$display", "Line %0d: Valid = %0b, Tag = %h, Data =", v0x140749f60_0, &PV<v0x14074a640_0, v0x140749f60_0, 1>, &A<v0x14074a560, v0x140749f60_0 > {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x140749ff0_0, 0, 32;
T_2.24 ;
    %load/vec4 v0x140749ff0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.25, 5;
    %load/vec4 v0x140749f60_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x140749ff0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1407498f0, 4;
    %vpi_call 3 129 "$write", "%h ", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x140749ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x140749ff0_0, 0, 32;
    %jmp T_2.24;
T_2.25 ;
    %vpi_call 3 131 "$display", " " {0 0 0};
    %load/vec4 v0x140749f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x140749f60_0, 0, 32;
    %jmp T_2.22;
T_2.23 ;
    %vpi_call 3 133 "$display", "\012" {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14072c8d0;
T_3 ;
    %delay 20000, 0;
    %load/vec4 v0x14074a8c0_0;
    %inv;
    %store/vec4 v0x14074a8c0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14072c8d0;
T_4 ;
    %vpi_call 2 39 "$display", "\012------Inital values: Resetting cache-----" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074a8c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14074ad00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14074a830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14074a970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074ac50_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074ad00_0, 0, 1;
    %delay 80000, 0;
    %vpi_call 2 54 "$display", "\012------Test Case 1: Write to an address----" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x14074a830_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x14074a970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074ac50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %delay 80000, 0;
    %vpi_call 2 64 "$display", "\012Test Case 2: Read from the same address" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14074ac50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %delay 80000, 0;
    %load/vec4 v0x14074aaf0_0;
    %cmpi/ne 1, 0, 1;
    %flag_mov 8, 6;
    %load/vec4 v0x14074aa20_0;
    %cmpi/ne 3735928559, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_4.0, 6;
    %vpi_call 2 70 "$display", "Error in Test Case 2 at time %0d", $time {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %vpi_call 2 72 "$display", "Data in memory: %h", v0x14074aa20_0 {0 0 0};
T_4.1 ;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %delay 80000, 0;
    %vpi_call 2 79 "$display", "\012------Test Case 3: Write to same address----" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x14074a830_0, 0, 32;
    %pushi/vec4 286331153, 0, 32;
    %store/vec4 v0x14074a970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074ac50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %delay 80000, 0;
    %vpi_call 2 89 "$display", "\012------Test Case 4: Write to another word in the same address----" {0 0 0};
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x14074a830_0, 0, 32;
    %pushi/vec4 286331153, 0, 32;
    %store/vec4 v0x14074a970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074ac50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %delay 80000, 0;
    %vpi_call 2 99 "$display", "\012------Test Case 5: Write new address----" {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x14074a830_0, 0, 32;
    %pushi/vec4 572662306, 0, 32;
    %store/vec4 v0x14074a970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074ac50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %delay 80000, 0;
    %vpi_call 2 109 "$display", "\012------Test Case 6: Line replacement----" {0 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x14074a830_0, 0, 32;
    %pushi/vec4 858993459, 0, 32;
    %store/vec4 v0x14074a970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074ac50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x14074a830_0, 0, 32;
    %pushi/vec4 1145324612, 0, 32;
    %store/vec4 v0x14074a970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074ac50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x14074a830_0, 0, 32;
    %pushi/vec4 1431655765, 0, 32;
    %store/vec4 v0x14074a970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074ac50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %delay 80000, 0;
    %vpi_call 2 137 "$display", "\012Test Case 7: Read from existing line" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14074ac50_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x14074a830_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %delay 80000, 0;
    %vpi_call 2 142 "$display", "Data in memory: %h", v0x14074aa20_0 {0 0 0};
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %delay 80000, 0;
    %vpi_call 2 149 "$display", "\012------Test Case 8: Line replacement----" {0 0 0};
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x14074a830_0, 0, 32;
    %pushi/vec4 1717986918, 0, 32;
    %store/vec4 v0x14074a970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074ac50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14074a770_0, 0, 1;
    %vpi_call 2 159 "$display", "\012End of Test at time %0d", $time {0 0 0};
    %vpi_call 2 160 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tests/common/cache.tb.v";
    "./src/common/cache/cache.v";
    "./src/common/cache/tag_comparator.v";
    "./src/common/cache/priority_encoder.v";
