
*** Running vivado
    with args -log ebaz4205_ps2_mouse_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ebaz4205_ps2_mouse_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ebaz4205_ps2_mouse_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1394.902 ; gain = 0.023 ; free physical = 5693 ; free virtual = 10199
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/guido/Acer/EBAZ4205_SDR_HDMI/Zynq/axis-capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/guido/Acer/PS2_mouse_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/guido/Acer/EBAZ4205_SDR_HDMI/Zynq/axi_dynclk_v1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/guido/Acer/EBAZ4205_SDR_HDMI/Zynq/rgb2dvi'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ebaz4205_ps2_mouse_0_0
Command: synth_design -top ebaz4205_ps2_mouse_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 817329
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2048.102 ; gain = 370.801 ; free physical = 4221 ; free virtual = 8879
Synthesis current peak Physical Memory [PSS] (MB): peak = 1245.649; parent = 1121.495; children = 124.154
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3060.480; parent = 2054.043; children = 1006.438
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ebaz4205_ps2_mouse_0_0' [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_ps2_mouse_0_0/synth/ebaz4205_ps2_mouse_0_0.vhd:73]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter ps2_debounce_counter_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ps2_mouse_w' declared at '/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/c33b/src/ps2_mouse_w.vhd:26' bound to instance 'U0' of component 'ps2_mouse_w' [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_ps2_mouse_0_0/synth/ebaz4205_ps2_mouse_0_0.vhd:119]
INFO: [Synth 8-638] synthesizing module 'ps2_mouse_w' [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/c33b/src/ps2_mouse_w.vhd:48]
	Parameter clk_freq bound to: 50000000 - type: integer 
	Parameter debounce_counter_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ps2_transceiver' declared at '/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/c33b/src/ps2_transceiver.vhd:26' bound to instance 'ps2_transceiver_0' of component 'ps2_transceiver' [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/c33b/src/ps2_mouse_w.vhd:95]
INFO: [Synth 8-638] synthesizing module 'ps2_transceiver' [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/c33b/src/ps2_transceiver.vhd:52]
	Parameter counter_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/c33b/src/debounce.vhd:27' bound to instance 'debounce_ps2_clk' of component 'debounce' [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/c33b/src/ps2_transceiver.vhd:87]
INFO: [Synth 8-638] synthesizing module 'debounce' [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/c33b/src/debounce.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'debounce' (0#1) [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/c33b/src/debounce.vhd:36]
	Parameter counter_size bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at '/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/c33b/src/debounce.vhd:27' bound to instance 'debounce_ps2_data' of component 'debounce' [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/c33b/src/ps2_transceiver.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'ps2_transceiver' (0#1) [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/c33b/src/ps2_transceiver.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'ps2_mouse_w' (0#1) [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ipshared/c33b/src/ps2_mouse_w.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'ebaz4205_ps2_mouse_0_0' (0#1) [/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_ps2_mouse_0_0/synth/ebaz4205_ps2_mouse_0_0.vhd:73]
WARNING: [Synth 8-7129] Port ps2_clk in module ps2_transceiver is either unconnected or has no load
WARNING: [Synth 8-7129] Port ps2_data in module ps2_transceiver is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2124.008 ; gain = 446.707 ; free physical = 5964 ; free virtual = 10626
Synthesis current peak Physical Memory [PSS] (MB): peak = 1245.649; parent = 1121.495; children = 124.818
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3130.449; parent = 2124.012; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2141.820 ; gain = 464.520 ; free physical = 5927 ; free virtual = 10590
Synthesis current peak Physical Memory [PSS] (MB): peak = 1245.649; parent = 1121.495; children = 124.818
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3148.262; parent = 2141.824; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2141.820 ; gain = 464.520 ; free physical = 5952 ; free virtual = 10614
Synthesis current peak Physical Memory [PSS] (MB): peak = 1245.649; parent = 1121.495; children = 124.818
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3148.262; parent = 2141.824; children = 1006.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2141.820 ; gain = 0.000 ; free physical = 5936 ; free virtual = 10599
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2282.602 ; gain = 0.000 ; free physical = 6078 ; free virtual = 10789
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2282.602 ; gain = 0.000 ; free physical = 6011 ; free virtual = 10723
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/guido/Xilinx-tools/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2282.602 ; gain = 605.301 ; free physical = 5355 ; free virtual = 10152
Synthesis current peak Physical Memory [PSS] (MB): peak = 1245.649; parent = 1121.495; children = 124.818
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3257.027; parent = 2250.590; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2282.602 ; gain = 605.301 ; free physical = 5360 ; free virtual = 10157
Synthesis current peak Physical Memory [PSS] (MB): peak = 1245.649; parent = 1121.495; children = 124.818
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3257.027; parent = 2250.590; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2282.602 ; gain = 605.301 ; free physical = 5336 ; free virtual = 10134
Synthesis current peak Physical Memory [PSS] (MB): peak = 1245.649; parent = 1121.495; children = 124.818
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3257.027; parent = 2250.590; children = 1006.438
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ps2_transceiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 receive |                               00 |                               00
                 inhibit |                               01 |                               01
                transact |                               10 |                               10
             tx_complete |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ps2_transceiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2282.602 ; gain = 605.301 ; free physical = 5219 ; free virtual = 10017
Synthesis current peak Physical Memory [PSS] (MB): peak = 1245.649; parent = 1121.495; children = 124.818
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3257.027; parent = 2250.590; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	  23 Input   32 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 2     
	   4 Input   13 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 3     
	   4 Input   11 Bit        Muxes := 2     
	  23 Input    9 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 13    
	  23 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ps2_clk in module ebaz4205_ps2_mouse_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ps2_data in module ebaz4205_ps2_mouse_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2282.602 ; gain = 605.301 ; free physical = 4736 ; free virtual = 9571
Synthesis current peak Physical Memory [PSS] (MB): peak = 1245.649; parent = 1121.495; children = 124.818
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3257.027; parent = 2250.590; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------+------------+---------------+----------------+
|Module Name            | RTL Object | Depth x Width | Implemented As | 
+-----------------------+------------+---------------+----------------+
|ps2_mouse_w            | tx_ena     | 32x1          | LUT            | 
|ebaz4205_ps2_mouse_0_0 | U0/tx_ena  | 32x1          | LUT            | 
+-----------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2282.602 ; gain = 605.301 ; free physical = 4202 ; free virtual = 9116
Synthesis current peak Physical Memory [PSS] (MB): peak = 1323.470; parent = 1198.172; children = 125.298
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3257.027; parent = 2250.590; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2282.602 ; gain = 605.301 ; free physical = 4188 ; free virtual = 9107
Synthesis current peak Physical Memory [PSS] (MB): peak = 1323.516; parent = 1198.222; children = 125.298
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3257.027; parent = 2250.590; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2282.602 ; gain = 605.301 ; free physical = 4095 ; free virtual = 9015
Synthesis current peak Physical Memory [PSS] (MB): peak = 1324.318; parent = 1199.046; children = 125.298
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3257.027; parent = 2250.590; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2282.602 ; gain = 605.301 ; free physical = 6206 ; free virtual = 11139
Synthesis current peak Physical Memory [PSS] (MB): peak = 1329.884; parent = 1202.959; children = 126.925
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3257.027; parent = 2250.590; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2282.602 ; gain = 605.301 ; free physical = 6188 ; free virtual = 11122
Synthesis current peak Physical Memory [PSS] (MB): peak = 1329.884; parent = 1202.959; children = 126.925
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3257.027; parent = 2250.590; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2282.602 ; gain = 605.301 ; free physical = 6169 ; free virtual = 11103
Synthesis current peak Physical Memory [PSS] (MB): peak = 1329.884; parent = 1202.959; children = 126.925
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3257.027; parent = 2250.590; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2282.602 ; gain = 605.301 ; free physical = 6136 ; free virtual = 11070
Synthesis current peak Physical Memory [PSS] (MB): peak = 1329.884; parent = 1202.959; children = 126.925
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3257.027; parent = 2250.590; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2282.602 ; gain = 605.301 ; free physical = 6117 ; free virtual = 11051
Synthesis current peak Physical Memory [PSS] (MB): peak = 1329.884; parent = 1202.959; children = 126.925
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3257.027; parent = 2250.590; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2282.602 ; gain = 605.301 ; free physical = 6151 ; free virtual = 11085
Synthesis current peak Physical Memory [PSS] (MB): peak = 1329.884; parent = 1202.959; children = 126.925
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3257.027; parent = 2250.590; children = 1006.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     3|
|2     |LUT1   |     6|
|3     |LUT2   |    25|
|4     |LUT3   |    22|
|5     |LUT4   |    28|
|6     |LUT5   |    16|
|7     |LUT6   |    46|
|8     |FDCE   |    50|
|9     |FDPE   |     2|
|10    |FDRE   |    98|
|11    |FDSE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2282.602 ; gain = 605.301 ; free physical = 6165 ; free virtual = 11102
Synthesis current peak Physical Memory [PSS] (MB): peak = 1329.884; parent = 1202.959; children = 126.925
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3257.027; parent = 2250.590; children = 1006.438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2282.602 ; gain = 464.520 ; free physical = 6401 ; free virtual = 11338
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2282.602 ; gain = 605.301 ; free physical = 6428 ; free virtual = 11368
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2282.602 ; gain = 0.000 ; free physical = 7131 ; free virtual = 12072
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2282.602 ; gain = 0.000 ; free physical = 9425 ; free virtual = 14367
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c684ad31
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 2282.602 ; gain = 887.699 ; free physical = 9840 ; free virtual = 14784
INFO: [Common 17-1381] The checkpoint '/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/ebaz4205_ps2_mouse_0_0_synth_1/ebaz4205_ps2_mouse_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ebaz4205_ps2_mouse_0_0, cache-ID = 6861f44756c10334
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/media/guido/Acer/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/ebaz4205_ps2_mouse_0_0_synth_1/ebaz4205_ps2_mouse_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ebaz4205_ps2_mouse_0_0_utilization_synth.rpt -pb ebaz4205_ps2_mouse_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 18 17:57:45 2023...
