	!IC signals beginning of simulation at T=0 from #fff0!
[IC@T=1]> Requested fetch window starting at #fff0 from LS
[LS@T=2]> Accepted request from IC regarding #fff0
[LS@T=16]> Fetched [1c20 1000 0000 0000] from #fff0 for IC
[IC@T=18]> Delivered [1c20 1000 0000 0000] from #fff0 to DE
[IC@T=19]> Requested fetch window starting at #fff8 from LS
[LS@T=20]> Accepted request from IC regarding #fff8
[DE@T=20]> Decoded 'jmp 4096 ' from #fff0
[EX@T=21]> Began executing 'jmp 4096 ' from #fff0
[EX@T=25]> Finished executing: jmp #1000 (yes)
[EX@T=26]> Ignored malformed / residual instruction at #fff4
[EX@T=26]> Ignored malformed / residual instruction at #fff6
[EX@T=26]> Skipped empty instruction from #fff6 (trying to wait for #1000)
[DE@T=26]> Received signal to jump to #1000; Sent signal furter to IC
[LS@T=34]> Fetched [0000 0000 0000 0000] from #fff8 for IC
[IC@T=36]> Received signal to change IP to #1000 (aligned as #1000)
[IC@T=37]> Requested fetch window starting at #1000 from LS
[LS@T=38]> Accepted request from IC regarding #1000
[LS@T=52]> Fetched [3420 100a 4040 1056] from #1000 for IC
[IC@T=54]> Delivered [3420 100a 4040 1056] from #1000 to DE
[IC@T=55]> Requested fetch window starting at #1008 from LS
[LS@T=56]> Accepted request from IC regarding #1008
[DE@T=56]> Decoded 'call 4106 ' from #1000
[EX@T=57]> Began executing 'call 4106 ' from #1000
[DE@T=58]> Decoded 'push [1056] ' from #1004
[LS@T=70]> Fetched [3c00 1841 1054 0002] from #1008 for IC
[LS@T=71]> Accepted request from EX regarding #ffda
[IC@T=72]> Delivered [3c00 1841 1054 0002] from #1008 to DE
[IC@T=73]> Requested fetch window starting at #1010 from LS
[DE@T=74]> Decoded 'end_sim  ' from #1008
[DE@T=76]> Decoded 'cmp [1054],  2' from #100a
[LS@T=77]> Stored { 0000 0000 0000 0000 0000 0000 0000 0000 0000 1004 } at #ffda for EX
	(Entirely using LS's cache)
[LS@T=78]> Accepted request from IC regarding #1010
[EX@T=81]> Finished executing: call 4106 
Saved state:
	IP = #1004
	Flags.Z=0 Flags.E=0 Flags.G=0 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[DE@T=82]> Received signal to jump to #100a; Sent signal furter to IC
[EX@T=82]> Ignored instruction 'push [1056] ' from #1004 (expecting #100a)
[EX@T=82]> Ignored instruction 'end_sim  ' from #1008 (expecting #100a)
[EX@T=82]> Began executing 'cmp [1054],  2' from #100a
[LS@T=92]> Fetched [2820 1044 2420 104c] from #1010 for IC
[LS@T=93]> Accepted request from EX regarding #1054
[IC@T=94]> Received signal to change IP to #100a (aligned as #1008)
[IC@T=96]> Delivered [3c00 1841 1054 0002] from #1008 to DE
	(From IC's cache)
[IC@T=97]> Requested fetch window starting at #1010 from LS
[DE@T=98]> Decoded 'cmp [1054],  2' from #100a
[LS@T=107]> Fetched { 0006 } from #1054 for EX
[LS@T=108]> Accepted request from IC regarding #1010
[EX@T=111]> Finished executing: cmp [1054],  2 (6 ? 2) Flags.Z=0 Flags.E=0 Flags.G=1 
[EX@T=112]> Ignored instruction 'cmp [1054],  2' from #100a (expecting #1010)
[LS@T=122]> Fetched [2820 1044 2420 104c] from #1010 for IC
[IC@T=124]> Delivered [2820 1044 2420 104c] from #1010 to DE
[IC@T=125]> Requested fetch window starting at #1018 from LS
[DE@T=126]> Decoded 'jl 4164 ' from #1010
[LS@T=126]> Accepted request from IC regarding #1018
[EX@T=127]> Began executing 'jl 4164 ' from #1010
[DE@T=128]> Decoded 'je 4172 ' from #1014
[EX@T=131]> Finished executing: jl #1044 (no)
[EX@T=132]> Began executing 'je 4172 ' from #1014
[EX@T=136]> Finished executing: je #104c (no)
[LS@T=140]> Fetched [4040 1054 0841 1054] from #1018 for IC
[IC@T=142]> Delivered [4040 1054 0841 1054] from #1018 to DE
[IC@T=143]> Requested fetch window starting at #1020 from LS
[DE@T=144]> Decoded 'push [1054] ' from #1018
[LS@T=144]> Accepted request from IC regarding #1020
[EX@T=145]> Began executing 'push [1054] ' from #1018
[LS@T=158]> Fetched [0001 3420 100a 4040] from #1020 for IC
[LS@T=159]> Accepted request from EX regarding #1054
[IC@T=160]> Delivered [0001 3420 100a 4040] from #1020 to DE
[IC@T=161]> Requested fetch window starting at #1028 from LS
[DE@T=162]> Decoded 'sub [1054],  1' from #101c
[DE@T=164]> Decoded 'call 4106 ' from #1022
[LS@T=165]> Fetched { 0006 } from #1054 for EX
	(Entirely using LS's cache)
[LS@T=166]> Accepted request from IC regarding #1028
[LS@T=180]> Fetched [1056 0841 1054 0001] from #1028 for IC
[LS@T=181]> Accepted request from EX regarding #ffd8
[IC@T=182]> Delivered [1056 0841 1054 0001] from #1028 to DE
[IC@T=183]> Requested fetch window starting at #1030 from LS
[DE@T=184]> Decoded 'push [1056] ' from #1026
[DE@T=186]> Decoded 'sub [1054],  1' from #102a
[LS@T=187]> Stored { 0006 } at #ffd8 for EX
	(Entirely using LS's cache)
[LS@T=188]> Accepted request from IC regarding #1030
[EX@T=190]> Finished executing: push [1054] (push 6 )
[EX@T=191]> Began executing 'sub [1054],  1' from #101c
[LS@T=202]> Fetched [3420 100a 4440 1058] from #1030 for IC
[LS@T=203]> Accepted request from EX regarding #1054
[IC@T=204]> Delivered [3420 100a 4440 1058] from #1030 to DE
[IC@T=205]> Requested fetch window starting at #1038 from LS
[DE@T=206]> Decoded 'call 4106 ' from #1030
[DE@T=208]> Decoded 'pop [1058] ' from #1034
[LS@T=209]> Fetched { 0006 } from #1054 for EX
	(Entirely using LS's cache)
[LS@T=210]> Accepted request from IC regarding #1038
[LS@T=224]> Fetched [0442 1056 1058 4440] from #1038 for IC
[LS@T=225]> Accepted request from EX regarding #1054
[IC@T=226]> Delivered [0442 1056 1058 4440] from #1038 to DE
[IC@T=227]> Requested fetch window starting at #1040 from LS
[DE@T=228]> Decoded 'add [1056],  [1058]' from #1038
[LS@T=231]> Stored { 0005 } at #1054 for EX
	(Entirely using LS's cache)
[LS@T=232]> Accepted request from IC regarding #1040
[EX@T=234]> Finished executing: sub [1054],  1 ([1054] = 5)
[EX@T=235]> Began executing 'call 4106 ' from #1022
[LS@T=246]> Fetched [1054 3800 0c41 1056] from #1040 for IC
[LS@T=247]> Accepted request from EX regarding #ffc4
[IC@T=248]> Delivered [1054 3800 0c41 1056] from #1040 to DE
[IC@T=249]> Requested fetch window starting at #1048 from LS
[DE@T=250]> Decoded 'pop [1054] ' from #103e
[DE@T=252]> Decoded 'ret  ' from #1042
[LS@T=253]> Stored { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1026 } at #ffc4 for EX
	(Entirely using LS's cache)
[LS@T=254]> Accepted request from IC regarding #1048
[EX@T=257]> Finished executing: call 4106 
Saved state:
	IP = #1026
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[EX@T=258]> Ignored instruction 'push [1056] ' from #1026 (expecting #100a)
[EX@T=258]> Ignored instruction 'sub [1054],  1' from #102a (expecting #100a)
[EX@T=258]> Ignored instruction 'call 4106 ' from #1030 (expecting #100a)
[EX@T=258]> Ignored instruction 'pop [1058] ' from #1034 (expecting #100a)
[EX@T=258]> Ignored instruction 'add [1056],  [1058]' from #1038 (expecting #100a)
[EX@T=258]> Ignored instruction 'pop [1054] ' from #103e (expecting #100a)
[EX@T=258]> Ignored instruction 'ret  ' from #1042 (expecting #100a)
[DE@T=258]> Received signal to jump to #100a; Sent signal furter to IC
[LS@T=268]> Fetched [0000 3800 0c41 1056] from #1048 for IC
[IC@T=270]> Received signal to change IP to #100a (aligned as #1008)
[IC@T=272]> Delivered [3c00 1841 1054 0002] from #1008 to DE
	(From IC's cache)
[IC@T=274]> Delivered [2820 1044 2420 104c] from #1010 to DE
	(From IC's cache)
[DE@T=274]> Decoded 'cmp [1054],  2' from #100a
[EX@T=275]> Began executing 'cmp [1054],  2' from #100a
[IC@T=276]> Delivered [4040 1054 0841 1054] from #1018 to DE
	(From IC's cache)
[LS@T=276]> Accepted request from EX regarding #1054
[DE@T=276]> Decoded 'jl 4164 ' from #1010
[IC@T=278]> Delivered [0001 3420 100a 4040] from #1020 to DE
	(From IC's cache)
[DE@T=278]> Decoded 'je 4172 ' from #1014
[IC@T=280]> Delivered [1056 0841 1054 0001] from #1028 to DE
	(From IC's cache)
[DE@T=280]> Decoded 'push [1054] ' from #1018
[IC@T=282]> Delivered [3420 100a 4440 1058] from #1030 to DE
	(From IC's cache)
[LS@T=282]> Fetched { 0005 } from #1054 for EX
	(Entirely using LS's cache)
[DE@T=282]> Decoded 'sub [1054],  1' from #101c
[IC@T=284]> Delivered [0442 1056 1058 4440] from #1038 to DE
	(From IC's cache)
[DE@T=284]> Decoded 'call 4106 ' from #1022
[EX@T=286]> Finished executing: cmp [1054],  2 (5 ? 2) Flags.Z=0 Flags.E=0 Flags.G=1 
[IC@T=286]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[DE@T=286]> Decoded 'push [1056] ' from #1026
[EX@T=287]> Began executing 'jl 4164 ' from #1010
[IC@T=287]> Requested fetch window starting at #1048 from LS
[LS@T=288]> Accepted request from IC regarding #1048
[DE@T=288]> Decoded 'sub [1054],  1' from #102a
[DE@T=290]> Decoded 'call 4106 ' from #1030
[EX@T=291]> Finished executing: jl #1044 (no)
[EX@T=292]> Began executing 'je 4172 ' from #1014
[DE@T=292]> Decoded 'pop [1058] ' from #1034
[DE@T=294]> Decoded 'add [1056],  [1058]' from #1038
[EX@T=296]> Finished executing: je #104c (no)
[DE@T=296]> Decoded 'pop [1054] ' from #103e
[EX@T=297]> Began executing 'push [1054] ' from #1018
[DE@T=298]> Decoded 'ret  ' from #1042
[LS@T=302]> Fetched [0000 3800 0c41 1056] from #1048 for IC
[LS@T=303]> Accepted request from EX regarding #1054
[IC@T=304]> Delivered [0000 3800 0c41 1056] from #1048 to DE
[IC@T=305]> Requested fetch window starting at #1050 from LS
[DE@T=306]> Decoded 'mov [1056],  0' from #1044
[DE@T=308]> Decoded 'ret  ' from #104a
[LS@T=309]> Fetched { 0005 } from #1054 for EX
	(Entirely using LS's cache)
[LS@T=310]> Accepted request from IC regarding #1050
[LS@T=324]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=325]> Accepted request from EX regarding #ffc2
[IC@T=326]> Delivered [0001 3800 0005 0000] from #1050 to DE
[IC@T=327]> Requested fetch window starting at #1058 from LS
[DE@T=328]> Decoded 'mov [1056],  1' from #104c
[DE@T=330]> Decoded 'ret  ' from #1052
[LS@T=331]> Stored { 0005 } at #ffc2 for EX
	(Entirely using LS's cache)
[LS@T=332]> Accepted request from IC regarding #1058
[EX@T=334]> Finished executing: push [1054] (push 5 )
[EX@T=335]> Began executing 'sub [1054],  1' from #101c
[LS@T=346]> Fetched [0000 0000 0000 0000] from #1058 for IC
[LS@T=347]> Accepted request from EX regarding #1054
[IC@T=348]> Delivered [0000 0000 0000 0000] from #1058 to DE
[IC@T=349]> Requested fetch window starting at #1060 from LS
[LS@T=353]> Fetched { 0005 } from #1054 for EX
	(Entirely using LS's cache)
[LS@T=354]> Accepted request from IC regarding #1060
[LS@T=368]> Fetched [0000 0000 0000 0000] from #1060 for IC
[LS@T=369]> Accepted request from EX regarding #1054
[IC@T=370]> Delivered [0000 0000 0000 0000] from #1060 to DE
[IC@T=371]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=371]> Requested fetch window starting at #1068 from LS
[LS@T=375]> Stored { 0004 } at #1054 for EX
	(Entirely using LS's cache)
[LS@T=376]> Accepted request from IC regarding #1068
[EX@T=378]> Finished executing: sub [1054],  1 ([1054] = 4)
[EX@T=379]> Began executing 'call 4106 ' from #1022
[LS@T=390]> Fetched [0000 0000 0000 0000] from #1068 for IC
[LS@T=391]> Accepted request from EX regarding #ffae
[IC@T=392]> Delivered [0000 0000 0000 0000] from #1068 to DE
[IC@T=393]> Requested fetch window starting at #1070 from LS
[LS@T=397]> Stored { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1026 } at #ffae for EX
	(Entirely using LS's cache)
[LS@T=398]> Accepted request from IC regarding #1070
[EX@T=401]> Finished executing: call 4106 
Saved state:
	IP = #1026
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[EX@T=402]> Ignored instruction 'push [1056] ' from #1026 (expecting #100a)
[EX@T=402]> Ignored instruction 'sub [1054],  1' from #102a (expecting #100a)
[EX@T=402]> Ignored instruction 'call 4106 ' from #1030 (expecting #100a)
[EX@T=402]> Ignored instruction 'pop [1058] ' from #1034 (expecting #100a)
[EX@T=402]> Ignored instruction 'add [1056],  [1058]' from #1038 (expecting #100a)
[EX@T=402]> Ignored instruction 'pop [1054] ' from #103e (expecting #100a)
[EX@T=402]> Ignored instruction 'ret  ' from #1042 (expecting #100a)
[EX@T=402]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #100a)
[EX@T=402]> Ignored instruction 'ret  ' from #104a (expecting #100a)
[EX@T=402]> Ignored instruction 'mov [1056],  1' from #104c (expecting #100a)
[EX@T=402]> Ignored instruction 'ret  ' from #1052 (expecting #100a)
[EX@T=402]> Ignored malformed / residual instruction at #1054
[EX@T=402]> Ignored malformed / residual instruction at #1056
[EX@T=402]> Ignored malformed / residual instruction at #1058
[EX@T=402]> Ignored malformed / residual instruction at #105a
[EX@T=402]> Ignored malformed / residual instruction at #105c
[EX@T=402]> Ignored malformed / residual instruction at #105e
[EX@T=402]> Ignored malformed / residual instruction at #1060
[EX@T=402]> Ignored malformed / residual instruction at #1062
[EX@T=402]> Ignored malformed / residual instruction at #1064
[EX@T=402]> Ignored malformed / residual instruction at #1066
[EX@T=402]> Ignored malformed / residual instruction at #1068
[EX@T=402]> Ignored malformed / residual instruction at #106a
[EX@T=402]> Ignored malformed / residual instruction at #106c
[EX@T=402]> Ignored malformed / residual instruction at #106e
[EX@T=402]> Skipped empty instruction from #106e (trying to wait for #100a)
[DE@T=402]> Received signal to jump to #100a; Sent signal furter to IC
[LS@T=412]> Fetched [0000 0000 0000 0000] from #1070 for IC
[IC@T=414]> Received signal to change IP to #100a (aligned as #1008)
[IC@T=416]> Delivered [3c00 1841 1054 0002] from #1008 to DE
	(From IC's cache)
[IC@T=418]> Delivered [2820 1044 2420 104c] from #1010 to DE
	(From IC's cache)
[DE@T=418]> Decoded 'cmp [1054],  2' from #100a
[EX@T=419]> Began executing 'cmp [1054],  2' from #100a
[IC@T=420]> Delivered [4040 1054 0841 1054] from #1018 to DE
	(From IC's cache)
[DE@T=420]> Decoded 'jl 4164 ' from #1010
[LS@T=420]> Accepted request from EX regarding #1054
[IC@T=422]> Delivered [0001 3420 100a 4040] from #1020 to DE
	(From IC's cache)
[DE@T=422]> Decoded 'je 4172 ' from #1014
[IC@T=424]> Delivered [1056 0841 1054 0001] from #1028 to DE
	(From IC's cache)
[DE@T=424]> Decoded 'push [1054] ' from #1018
[IC@T=426]> Delivered [3420 100a 4440 1058] from #1030 to DE
	(From IC's cache)
[DE@T=426]> Decoded 'sub [1054],  1' from #101c
[LS@T=426]> Fetched { 0004 } from #1054 for EX
	(Entirely using LS's cache)
[IC@T=428]> Delivered [0442 1056 1058 4440] from #1038 to DE
	(From IC's cache)
[DE@T=428]> Decoded 'call 4106 ' from #1022
[IC@T=429]> Requested fetch window starting at #1040 from LS
[EX@T=430]> Finished executing: cmp [1054],  2 (4 ? 2) Flags.Z=0 Flags.E=0 Flags.G=1 
[DE@T=430]> Decoded 'push [1056] ' from #1026
[LS@T=430]> Accepted request from IC regarding #1040
[EX@T=431]> Began executing 'jl 4164 ' from #1010
[DE@T=432]> Decoded 'sub [1054],  1' from #102a
[DE@T=434]> Decoded 'call 4106 ' from #1030
[EX@T=435]> Finished executing: jl #1044 (no)
[EX@T=436]> Began executing 'je 4172 ' from #1014
[DE@T=436]> Decoded 'pop [1058] ' from #1034
[DE@T=438]> Decoded 'add [1056],  [1058]' from #1038
[EX@T=440]> Finished executing: je #104c (no)
[EX@T=441]> Began executing 'push [1054] ' from #1018
[LS@T=444]> Fetched [1054 3800 0c41 1056] from #1040 for IC
[LS@T=445]> Accepted request from EX regarding #1054
[IC@T=446]> Delivered [1054 3800 0c41 1056] from #1040 to DE
[IC@T=448]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[DE@T=448]> Decoded 'pop [1054] ' from #103e
[IC@T=449]> Requested fetch window starting at #1050 from LS
[DE@T=450]> Decoded 'ret  ' from #1042
[LS@T=451]> Fetched { 0004 } from #1054 for EX
	(Entirely using LS's cache)
[DE@T=452]> Decoded 'mov [1056],  0' from #1044
[LS@T=452]> Accepted request from IC regarding #1050
[DE@T=454]> Decoded 'ret  ' from #104a
[LS@T=466]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=467]> Accepted request from EX regarding #ffac
[IC@T=468]> Delivered [0001 3800 0004 0000] from #1050 to DE
[IC@T=470]> Delivered [0000 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[DE@T=470]> Decoded 'mov [1056],  1' from #104c
[IC@T=472]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[DE@T=472]> Decoded 'ret  ' from #1052
[LS@T=473]> Stored { 0004 } at #ffac for EX
	(Entirely using LS's cache)
[IC@T=474]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[IC@T=475]> Requested fetch window starting at #1070 from LS
[LS@T=476]> Accepted request from IC regarding #1070
[EX@T=476]> Finished executing: push [1054] (push 4 )
[EX@T=477]> Began executing 'sub [1054],  1' from #101c
[LS@T=490]> Fetched [0000 0000 0000 0000] from #1070 for IC
[LS@T=491]> Accepted request from EX regarding #1054
[IC@T=492]> Delivered [0000 0000 0000 0000] from #1070 to DE
[IC@T=493]> Requested fetch window starting at #1078 from LS
[LS@T=497]> Fetched { 0004 } from #1054 for EX
	(Entirely using LS's cache)
[LS@T=498]> Accepted request from IC regarding #1078
[LS@T=512]> Fetched [0000 0000 0000 0000] from #1078 for IC
[LS@T=513]> Accepted request from EX regarding #1054
[IC@T=514]> Delivered [0000 0000 0000 0000] from #1078 to DE
[IC@T=515]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=515]> Requested fetch window starting at #1080 from LS
[LS@T=519]> Stored { 0003 } at #1054 for EX
	(Entirely using LS's cache)
[LS@T=520]> Accepted request from IC regarding #1080
[EX@T=522]> Finished executing: sub [1054],  1 ([1054] = 3)
[EX@T=523]> Began executing 'call 4106 ' from #1022
[LS@T=534]> Fetched [0000 0000 0000 0000] from #1080 for IC
[LS@T=535]> Accepted request from EX regarding #ff98
[IC@T=536]> Delivered [0000 0000 0000 0000] from #1080 to DE
[IC@T=537]> Requested fetch window starting at #1088 from LS
[LS@T=541]> Stored { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1026 } at #ff98 for EX
	(Entirely using LS's cache)
[LS@T=542]> Accepted request from IC regarding #1088
[EX@T=545]> Finished executing: call 4106 
Saved state:
	IP = #1026
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[DE@T=546]> Received signal to jump to #100a; Sent signal furter to IC
[EX@T=546]> Ignored instruction 'push [1056] ' from #1026 (expecting #100a)
[EX@T=546]> Ignored instruction 'sub [1054],  1' from #102a (expecting #100a)
[EX@T=546]> Ignored instruction 'call 4106 ' from #1030 (expecting #100a)
[EX@T=546]> Ignored instruction 'pop [1058] ' from #1034 (expecting #100a)
[EX@T=546]> Ignored instruction 'add [1056],  [1058]' from #1038 (expecting #100a)
[EX@T=546]> Ignored instruction 'pop [1054] ' from #103e (expecting #100a)
[EX@T=546]> Ignored instruction 'ret  ' from #1042 (expecting #100a)
[EX@T=546]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #100a)
[EX@T=546]> Ignored instruction 'ret  ' from #104a (expecting #100a)
[EX@T=546]> Ignored instruction 'mov [1056],  1' from #104c (expecting #100a)
[EX@T=546]> Ignored instruction 'ret  ' from #1052 (expecting #100a)
[EX@T=546]> Ignored malformed / residual instruction at #1054
[EX@T=546]> Ignored malformed / residual instruction at #1056
[EX@T=546]> Ignored malformed / residual instruction at #1058
[EX@T=546]> Ignored malformed / residual instruction at #105a
[EX@T=546]> Ignored malformed / residual instruction at #105c
[EX@T=546]> Ignored malformed / residual instruction at #105e
[EX@T=546]> Ignored malformed / residual instruction at #1060
[EX@T=546]> Ignored malformed / residual instruction at #1062
[EX@T=546]> Ignored malformed / residual instruction at #1064
[EX@T=546]> Ignored malformed / residual instruction at #1066
[EX@T=546]> Ignored malformed / residual instruction at #1068
[EX@T=546]> Ignored malformed / residual instruction at #106a
[EX@T=546]> Ignored malformed / residual instruction at #106c
[EX@T=546]> Ignored malformed / residual instruction at #106e
[EX@T=546]> Ignored malformed / residual instruction at #1070
[EX@T=546]> Ignored malformed / residual instruction at #1072
[EX@T=546]> Ignored malformed / residual instruction at #1074
[EX@T=546]> Ignored malformed / residual instruction at #1076
[EX@T=546]> Ignored malformed / residual instruction at #1078
[EX@T=546]> Ignored malformed / residual instruction at #107a
[EX@T=546]> Ignored malformed / residual instruction at #107c
[EX@T=546]> Ignored malformed / residual instruction at #107e
[EX@T=546]> Ignored malformed / residual instruction at #1080
[EX@T=546]> Ignored malformed / residual instruction at #1082
[EX@T=546]> Ignored malformed / residual instruction at #1084
[EX@T=546]> Ignored malformed / residual instruction at #1086
[EX@T=546]> Skipped empty instruction from #1086 (trying to wait for #100a)
[LS@T=556]> Fetched [0000 0000 0000 0000] from #1088 for IC
[IC@T=558]> Received signal to change IP to #100a (aligned as #1008)
[IC@T=560]> Delivered [3c00 1841 1054 0002] from #1008 to DE
	(From IC's cache)
[IC@T=562]> Delivered [2820 1044 2420 104c] from #1010 to DE
	(From IC's cache)
[DE@T=562]> Decoded 'cmp [1054],  2' from #100a
[EX@T=563]> Began executing 'cmp [1054],  2' from #100a
[IC@T=564]> Delivered [4040 1054 0841 1054] from #1018 to DE
	(From IC's cache)
[DE@T=564]> Decoded 'jl 4164 ' from #1010
[LS@T=564]> Accepted request from EX regarding #1054
[IC@T=566]> Delivered [0001 3420 100a 4040] from #1020 to DE
	(From IC's cache)
[DE@T=566]> Decoded 'je 4172 ' from #1014
[IC@T=567]> Requested fetch window starting at #1028 from LS
[DE@T=568]> Decoded 'push [1054] ' from #1018
[DE@T=570]> Decoded 'sub [1054],  1' from #101c
[LS@T=570]> Fetched { 0003 } from #1054 for EX
	(Entirely using LS's cache)
[LS@T=571]> Accepted request from IC regarding #1028
[DE@T=572]> Decoded 'call 4106 ' from #1022
[EX@T=574]> Finished executing: cmp [1054],  2 (3 ? 2) Flags.Z=0 Flags.E=0 Flags.G=1 
[EX@T=575]> Began executing 'jl 4164 ' from #1010
[EX@T=579]> Finished executing: jl #1044 (no)
[EX@T=580]> Began executing 'je 4172 ' from #1014
[EX@T=584]> Finished executing: je #104c (no)
[LS@T=585]> Fetched [1056 0841 1054 0001] from #1028 for IC
[EX@T=585]> Began executing 'push [1054] ' from #1018
[LS@T=586]> Accepted request from EX regarding #1054
[IC@T=587]> Delivered [1056 0841 1054 0001] from #1028 to DE
[IC@T=589]> Delivered [3420 100a 4440 1058] from #1030 to DE
	(From IC's cache)
[DE@T=589]> Decoded 'push [1056] ' from #1026
[IC@T=591]> Delivered [0442 1056 1058 4440] from #1038 to DE
	(From IC's cache)
[DE@T=591]> Decoded 'sub [1054],  1' from #102a
[LS@T=592]> Fetched { 0003 } from #1054 for EX
	(Entirely using LS's cache)
[IC@T=593]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[DE@T=593]> Decoded 'call 4106 ' from #1030
[LS@T=594]> Accepted request from EX regarding #ff96
[IC@T=595]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[DE@T=595]> Decoded 'pop [1058] ' from #1034
[IC@T=596]> Requested fetch window starting at #1050 from LS
[DE@T=597]> Decoded 'add [1056],  [1058]' from #1038
[DE@T=599]> Decoded 'pop [1054] ' from #103e
[LS@T=600]> Stored { 0003 } at #ff96 for EX
	(Entirely using LS's cache)
[LS@T=601]> Accepted request from IC regarding #1050
[DE@T=601]> Decoded 'ret  ' from #1042
[EX@T=603]> Finished executing: push [1054] (push 3 )
[DE@T=603]> Decoded 'mov [1056],  0' from #1044
[EX@T=604]> Began executing 'sub [1054],  1' from #101c
[DE@T=605]> Decoded 'ret  ' from #104a
[LS@T=615]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=616]> Accepted request from EX regarding #1054
[IC@T=617]> Delivered [0001 3800 0003 0000] from #1050 to DE
[IC@T=619]> Delivered [0000 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[DE@T=619]> Decoded 'mov [1056],  1' from #104c
[IC@T=621]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[DE@T=621]> Decoded 'ret  ' from #1052
[LS@T=622]> Fetched { 0003 } from #1054 for EX
	(Entirely using LS's cache)
[IC@T=623]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[LS@T=624]> Accepted request from EX regarding #1054
[IC@T=625]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[IC@T=626]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=627]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[IC@T=629]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[IC@T=630]> Requested fetch window starting at #1088 from LS
[LS@T=630]> Stored { 0002 } at #1054 for EX
	(Entirely using LS's cache)
[LS@T=631]> Accepted request from IC regarding #1088
[EX@T=633]> Finished executing: sub [1054],  1 ([1054] = 2)
[EX@T=634]> Began executing 'call 4106 ' from #1022
[LS@T=645]> Fetched [0000 0000 0000 0000] from #1088 for IC
[LS@T=646]> Accepted request from EX regarding #ff82
	Swapping word at #ffd4 from cache with word at #ff82 from physical memory.
[IC@T=647]> Delivered [0000 0000 0000 0000] from #1088 to DE
[IC@T=648]> Requested fetch window starting at #1090 from LS
[LS@T=660]> Stored { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1026 } at #ff82 for EX
[LS@T=661]> Accepted request from IC regarding #1090
[EX@T=664]> Finished executing: call 4106 
Saved state:
	IP = #1026
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[EX@T=665]> Ignored instruction 'push [1056] ' from #1026 (expecting #100a)
[EX@T=665]> Ignored instruction 'sub [1054],  1' from #102a (expecting #100a)
[EX@T=665]> Ignored instruction 'call 4106 ' from #1030 (expecting #100a)
[EX@T=665]> Ignored instruction 'pop [1058] ' from #1034 (expecting #100a)
[EX@T=665]> Ignored instruction 'add [1056],  [1058]' from #1038 (expecting #100a)
[EX@T=665]> Ignored instruction 'pop [1054] ' from #103e (expecting #100a)
[EX@T=665]> Ignored instruction 'ret  ' from #1042 (expecting #100a)
[EX@T=665]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #100a)
[EX@T=665]> Ignored instruction 'ret  ' from #104a (expecting #100a)
[EX@T=665]> Ignored instruction 'mov [1056],  1' from #104c (expecting #100a)
[EX@T=665]> Ignored instruction 'ret  ' from #1052 (expecting #100a)
[EX@T=665]> Ignored malformed / residual instruction at #1054
[EX@T=665]> Ignored malformed / residual instruction at #1056
[EX@T=665]> Ignored malformed / residual instruction at #1058
[EX@T=665]> Ignored malformed / residual instruction at #105a
[EX@T=665]> Ignored malformed / residual instruction at #105c
[EX@T=665]> Ignored malformed / residual instruction at #105e
[EX@T=665]> Ignored malformed / residual instruction at #1060
[EX@T=665]> Ignored malformed / residual instruction at #1062
[EX@T=665]> Ignored malformed / residual instruction at #1064
[EX@T=665]> Ignored malformed / residual instruction at #1066
[EX@T=665]> Ignored malformed / residual instruction at #1068
[EX@T=665]> Ignored malformed / residual instruction at #106a
[EX@T=665]> Ignored malformed / residual instruction at #106c
[EX@T=665]> Ignored malformed / residual instruction at #106e
[EX@T=665]> Ignored malformed / residual instruction at #1070
[EX@T=665]> Ignored malformed / residual instruction at #1072
[EX@T=665]> Ignored malformed / residual instruction at #1074
[EX@T=665]> Ignored malformed / residual instruction at #1076
[EX@T=665]> Ignored malformed / residual instruction at #1078
[EX@T=665]> Ignored malformed / residual instruction at #107a
[EX@T=665]> Ignored malformed / residual instruction at #107c
[EX@T=665]> Ignored malformed / residual instruction at #107e
[EX@T=665]> Skipped empty instruction from #107e (trying to wait for #100a)
[DE@T=666]> Received signal to jump to #100a; Sent signal furter to IC
[DE@T=666]> Ignored fetch window with start address #1080 (awaiting one containing #100a)
[DE@T=666]> Ignored fetch window with start address #1088 (awaiting one containing #100a)
[LS@T=675]> Fetched [0000 0000 0000 0000] from #1090 for IC
[IC@T=677]> Received signal to change IP to #100a (aligned as #1008)
[IC@T=678]> Requested fetch window starting at #1008 from LS
[LS@T=679]> Accepted request from IC regarding #1008
[LS@T=693]> Fetched [3c00 1841 1054 0002] from #1008 for IC
[IC@T=695]> Delivered [3c00 1841 1054 0002] from #1008 to DE
[IC@T=696]> Requested fetch window starting at #1010 from LS
[LS@T=697]> Accepted request from IC regarding #1010
[DE@T=697]> Decoded 'cmp [1054],  2' from #100a
[EX@T=698]> Began executing 'cmp [1054],  2' from #100a
[LS@T=711]> Fetched [2820 1044 2420 104c] from #1010 for IC
[LS@T=712]> Accepted request from EX regarding #1054
[IC@T=713]> Delivered [2820 1044 2420 104c] from #1010 to DE
[IC@T=715]> Delivered [4040 1054 0841 1054] from #1018 to DE
	(From IC's cache)
[DE@T=715]> Decoded 'jl 4164 ' from #1010
[IC@T=717]> Delivered [0001 3420 100a 4040] from #1020 to DE
	(From IC's cache)
[DE@T=717]> Decoded 'je 4172 ' from #1014
[LS@T=718]> Fetched { 0002 } from #1054 for EX
	(Entirely using LS's cache)
[IC@T=719]> Delivered [1056 0841 1054 0001] from #1028 to DE
	(From IC's cache)
[DE@T=719]> Decoded 'push [1054] ' from #1018
[IC@T=721]> Delivered [3420 100a 4440 1058] from #1030 to DE
	(From IC's cache)
[DE@T=721]> Decoded 'sub [1054],  1' from #101c
[EX@T=722]> Finished executing: cmp [1054],  2 (2 ? 2) Flags.Z=0 Flags.E=1 Flags.G=0 
[EX@T=723]> Began executing 'jl 4164 ' from #1010
[DE@T=723]> Decoded 'call 4106 ' from #1022
[IC@T=723]> Delivered [0442 1056 1058 4440] from #1038 to DE
	(From IC's cache)
[DE@T=725]> Decoded 'push [1056] ' from #1026
[IC@T=725]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[EX@T=727]> Finished executing: jl #1044 (no)
[DE@T=727]> Decoded 'sub [1054],  1' from #102a
[IC@T=727]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[EX@T=728]> Began executing 'je 4172 ' from #1014
[IC@T=728]> Requested fetch window starting at #1050 from LS
[DE@T=729]> Decoded 'call 4106 ' from #1030
[LS@T=729]> Accepted request from IC regarding #1050
[DE@T=731]> Decoded 'pop [1058] ' from #1034
[EX@T=732]> Finished executing: je #104c (yes)
[EX@T=733]> Ignored instruction 'push [1054] ' from #1018 (expecting #104c)
[EX@T=733]> Ignored instruction 'sub [1054],  1' from #101c (expecting #104c)
[EX@T=733]> Ignored instruction 'call 4106 ' from #1022 (expecting #104c)
[EX@T=733]> Ignored instruction 'push [1056] ' from #1026 (expecting #104c)
[EX@T=733]> Ignored instruction 'sub [1054],  1' from #102a (expecting #104c)
[EX@T=733]> Ignored instruction 'call 4106 ' from #1030 (expecting #104c)
[EX@T=733]> Ignored instruction 'pop [1058] ' from #1034 (expecting #104c)
[DE@T=733]> Received signal to jump to #104c; Sent signal furter to IC
[DE@T=733]> Ignored fetch window with start address #1038 (awaiting one containing #104c)
[DE@T=733]> Ignored fetch window with start address #1040 (awaiting one containing #104c)
[DE@T=733]> Ignored fetch window with start address #1048 (awaiting one containing #104c)
[LS@T=743]> Fetched [0001 3800 0006 0000] from #1050 for IC
[IC@T=745]> Received signal to change IP to #104c (aligned as #1048)
[IC@T=747]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[IC@T=749]> Delivered [0001 3800 0002 0000] from #1050 to DE
	(From IC's cache)
[DE@T=751]> Decoded 'mov [1056],  1' from #104c
[IC@T=751]> Delivered [0000 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[EX@T=752]> Began executing 'mov [1056],  1' from #104c
[IC@T=753]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[LS@T=753]> Accepted request from EX regarding #1056
	Swapping word at #ffd6 from cache with word at #1056 from physical memory.
[DE@T=753]> Decoded 'ret  ' from #1052
[IC@T=754]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=755]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[IC@T=757]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[IC@T=759]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[IC@T=761]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[IC@T=762]> Requested fetch window starting at #1088 from LS
[LS@T=767]> Stored { 0001 } at #1056 for EX
[LS@T=768]> Accepted request from IC regarding #1088
[EX@T=771]> Finished executing: mov [1056],  1 ([1056] = 1)
[EX@T=772]> Began executing 'ret  ' from #1052
[LS@T=782]> Fetched [0000 0000 0000 0000] from #1088 for IC
[LS@T=783]> Accepted request from EX regarding #ff82
[IC@T=784]> Delivered [0000 0000 0000 0000] from #1088 to DE
[IC@T=785]> Requested fetch window starting at #1090 from LS
[LS@T=789]> Fetched { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1026 } from #ff82 for EX
	(Entirely using LS's cache)
[LS@T=790]> Accepted request from IC regarding #1090
[EX@T=793]> Finished executing: ret  
Returned to state:
	IP = #1026
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[EX@T=794]> Ignored malformed / residual instruction at #1054
[EX@T=794]> Ignored malformed / residual instruction at #1056
[EX@T=794]> Ignored malformed / residual instruction at #1058
[EX@T=794]> Ignored malformed / residual instruction at #105a
[EX@T=794]> Ignored malformed / residual instruction at #105c
[EX@T=794]> Ignored malformed / residual instruction at #105e
[EX@T=794]> Ignored malformed / residual instruction at #1060
[EX@T=794]> Ignored malformed / residual instruction at #1062
[EX@T=794]> Ignored malformed / residual instruction at #1064
[EX@T=794]> Ignored malformed / residual instruction at #1066
[EX@T=794]> Ignored malformed / residual instruction at #1068
[EX@T=794]> Ignored malformed / residual instruction at #106a
[EX@T=794]> Ignored malformed / residual instruction at #106c
[EX@T=794]> Ignored malformed / residual instruction at #106e
[EX@T=794]> Ignored malformed / residual instruction at #1070
[DE@T=794]> Received signal to jump to #1026; Sent signal furter to IC
[DE@T=794]> Ignored fetch window with start address #1080 (awaiting one containing #1026)
[DE@T=794]> Ignored fetch window with start address #1088 (awaiting one containing #1026)
[EX@T=794]> Ignored malformed / residual instruction at #1072
[EX@T=794]> Ignored malformed / residual instruction at #1074
[EX@T=794]> Ignored malformed / residual instruction at #1076
[EX@T=794]> Ignored malformed / residual instruction at #1078
[EX@T=794]> Ignored malformed / residual instruction at #107a
[EX@T=794]> Skipped empty instruction from #107a (trying to wait for #1026)
[LS@T=804]> Fetched [0000 0000 0000 0000] from #1090 for IC
[IC@T=806]> Received signal to change IP to #1026 (aligned as #1020)
[IC@T=808]> Delivered [0001 3420 100a 4040] from #1020 to DE
	(From IC's cache)
[IC@T=810]> Delivered [1056 0841 1054 0001] from #1028 to DE
	(From IC's cache)
[IC@T=812]> Delivered [3420 100a 4440 1058] from #1030 to DE
	(From IC's cache)
[DE@T=812]> Decoded 'push [1056] ' from #1026
[EX@T=813]> Began executing 'push [1056] ' from #1026
[IC@T=814]> Delivered [0442 1056 1058 4440] from #1038 to DE
	(From IC's cache)
[LS@T=814]> Accepted request from EX regarding #1056
[DE@T=814]> Decoded 'sub [1054],  1' from #102a
[IC@T=816]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[DE@T=816]> Decoded 'call 4106 ' from #1030
[IC@T=818]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[DE@T=818]> Decoded 'pop [1058] ' from #1034
[IC@T=819]> Requested fetch window starting at #1050 from LS
[LS@T=820]> Fetched { 0001 } from #1056 for EX
	(Entirely using LS's cache)
[DE@T=820]> Decoded 'add [1056],  [1058]' from #1038
[LS@T=821]> Accepted request from IC regarding #1050
[DE@T=822]> Decoded 'pop [1054] ' from #103e
[DE@T=824]> Decoded 'ret  ' from #1042
[DE@T=826]> Decoded 'mov [1056],  0' from #1044
[DE@T=828]> Decoded 'ret  ' from #104a
[LS@T=835]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=836]> Accepted request from EX regarding #ff94
[IC@T=837]> Delivered [0001 3800 0002 0001] from #1050 to DE
[IC@T=839]> Delivered [0000 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[DE@T=839]> Decoded 'mov [1056],  1' from #104c
[IC@T=841]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[DE@T=841]> Decoded 'ret  ' from #1052
[LS@T=842]> Stored { 0001 } at #ff94 for EX
	(Entirely using LS's cache)
[IC@T=843]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[EX@T=845]> Finished executing: push [1056] (push 1 )
[IC@T=845]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[EX@T=846]> Began executing 'sub [1054],  1' from #102a
[IC@T=847]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[LS@T=847]> Accepted request from EX regarding #1054
[IC@T=849]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[IC@T=851]> Delivered [0000 0000 0000 0000] from #1088 to DE
	(From IC's cache)
[IC@T=853]> Delivered [0000 0000 0000 0000] from #1090 to DE
	(From IC's cache)
[LS@T=853]> Fetched { 0002 } from #1054 for EX
	(Entirely using LS's cache)
[IC@T=854]> Requested fetch window starting at #1098 from LS
[LS@T=855]> Accepted request from IC regarding #1098
[LS@T=869]> Fetched [0000 0000 0000 0000] from #1098 for IC
[LS@T=870]> Accepted request from EX regarding #1054
[IC@T=871]> Delivered [0000 0000 0000 0000] from #1098 to DE
[IC@T=872]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=872]> Requested fetch window starting at #10a0 from LS
[LS@T=876]> Stored { 0001 } at #1054 for EX
	(Entirely using LS's cache)
[LS@T=877]> Accepted request from IC regarding #10a0
[EX@T=879]> Finished executing: sub [1054],  1 ([1054] = 1)
[EX@T=880]> Began executing 'call 4106 ' from #1030
[LS@T=891]> Fetched [0000 0000 0000 0000] from #10a0 for IC
[LS@T=892]> Accepted request from EX regarding #ff80
[IC@T=893]> Delivered [0000 0000 0000 0000] from #10a0 to DE
[IC@T=894]> Requested fetch window starting at #10a8 from LS
[LS@T=898]> Stored { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1034 } at #ff80 for EX
	(Entirely using LS's cache)
[LS@T=899]> Accepted request from IC regarding #10a8
[EX@T=902]> Finished executing: call 4106 
Saved state:
	IP = #1034
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[EX@T=903]> Ignored instruction 'pop [1058] ' from #1034 (expecting #100a)
[EX@T=903]> Ignored instruction 'add [1056],  [1058]' from #1038 (expecting #100a)
[EX@T=903]> Ignored instruction 'pop [1054] ' from #103e (expecting #100a)
[EX@T=903]> Ignored instruction 'ret  ' from #1042 (expecting #100a)
[EX@T=903]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #100a)
[EX@T=903]> Ignored instruction 'ret  ' from #104a (expecting #100a)
[EX@T=903]> Ignored instruction 'mov [1056],  1' from #104c (expecting #100a)
[EX@T=903]> Ignored instruction 'ret  ' from #1052 (expecting #100a)
[EX@T=903]> Ignored malformed / residual instruction at #1054
[EX@T=903]> Ignored malformed / residual instruction at #1056
[EX@T=903]> Ignored malformed / residual instruction at #1058
[EX@T=903]> Ignored malformed / residual instruction at #105a
[EX@T=903]> Ignored malformed / residual instruction at #105c
[EX@T=903]> Ignored malformed / residual instruction at #105e
[EX@T=903]> Ignored malformed / residual instruction at #1060
[EX@T=903]> Ignored malformed / residual instruction at #1062
[EX@T=903]> Ignored malformed / residual instruction at #1064
[EX@T=903]> Ignored malformed / residual instruction at #1066
[EX@T=903]> Ignored malformed / residual instruction at #1068
[EX@T=903]> Ignored malformed / residual instruction at #106a
[EX@T=903]> Ignored malformed / residual instruction at #106c
[EX@T=903]> Ignored malformed / residual instruction at #106e
[EX@T=903]> Ignored malformed / residual instruction at #1070
[EX@T=903]> Ignored malformed / residual instruction at #1072
[EX@T=903]> Ignored malformed / residual instruction at #1074
[EX@T=903]> Ignored malformed / residual instruction at #1076
[EX@T=903]> Ignored malformed / residual instruction at #1078
[EX@T=903]> Ignored malformed / residual instruction at #107a
[EX@T=903]> Ignored malformed / residual instruction at #107c
[EX@T=903]> Ignored malformed / residual instruction at #107e
[EX@T=903]> Ignored malformed / residual instruction at #1080
[EX@T=903]> Ignored malformed / residual instruction at #1082
[EX@T=903]> Ignored malformed / residual instruction at #1084
[EX@T=903]> Ignored malformed / residual instruction at #1086
[EX@T=903]> Ignored malformed / residual instruction at #1088
[EX@T=903]> Ignored malformed / residual instruction at #108a
[EX@T=903]> Ignored malformed / residual instruction at #108c
[EX@T=903]> Ignored malformed / residual instruction at #108e
[EX@T=903]> Ignored malformed / residual instruction at #1090
[EX@T=903]> Skipped empty instruction from #1090 (trying to wait for #100a)
[DE@T=904]> Received signal to jump to #100a; Sent signal furter to IC
[DE@T=904]> Ignored fetch window with start address #1098 (awaiting one containing #100a)
[DE@T=904]> Ignored fetch window with start address #10a0 (awaiting one containing #100a)
[LS@T=913]> Fetched [0000 0000 0000 0000] from #10a8 for IC
[IC@T=915]> Received signal to change IP to #100a (aligned as #1008)
[IC@T=916]> Requested fetch window starting at #1008 from LS
[LS@T=917]> Accepted request from IC regarding #1008
[LS@T=931]> Fetched [3c00 1841 1054 0002] from #1008 for IC
[IC@T=933]> Delivered [3c00 1841 1054 0002] from #1008 to DE
[IC@T=934]> Requested fetch window starting at #1010 from LS
[LS@T=935]> Accepted request from IC regarding #1010
[DE@T=935]> Decoded 'cmp [1054],  2' from #100a
[EX@T=936]> Began executing 'cmp [1054],  2' from #100a
[LS@T=949]> Fetched [2820 1044 2420 104c] from #1010 for IC
[LS@T=950]> Accepted request from EX regarding #1054
[IC@T=951]> Delivered [2820 1044 2420 104c] from #1010 to DE
[IC@T=952]> Requested fetch window starting at #1018 from LS
[DE@T=953]> Decoded 'jl 4164 ' from #1010
[DE@T=955]> Decoded 'je 4172 ' from #1014
[LS@T=956]> Fetched { 0001 } from #1054 for EX
	(Entirely using LS's cache)
[LS@T=957]> Accepted request from IC regarding #1018
[EX@T=960]> Finished executing: cmp [1054],  2 (1 ? 2) Flags.Z=0 Flags.E=0 Flags.G=0 
[EX@T=961]> Began executing 'jl 4164 ' from #1010
[EX@T=965]> Finished executing: jl #1044 (yes)
[DE@T=966]> Received signal to jump to #1044; Sent signal furter to IC
[EX@T=966]> Ignored instruction 'je 4172 ' from #1014 (expecting #1044)
[LS@T=971]> Fetched [4040 1054 0841 1054] from #1018 for IC
[IC@T=973]> Received signal to change IP to #1044 (aligned as #1040)
[IC@T=975]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[IC@T=977]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[IC@T=978]> Requested fetch window starting at #1050 from LS
[LS@T=979]> Accepted request from IC regarding #1050
[DE@T=979]> Decoded 'mov [1056],  0' from #1044
[EX@T=980]> Began executing 'mov [1056],  0' from #1044
[DE@T=981]> Decoded 'ret  ' from #104a
[LS@T=993]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=994]> Accepted request from EX regarding #1056
[IC@T=995]> Delivered [0001 3800 0001 0001] from #1050 to DE
[IC@T=996]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=997]> Delivered [0000 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[DE@T=997]> Decoded 'mov [1056],  1' from #104c
[IC@T=999]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[DE@T=999]> Decoded 'ret  ' from #1052
[LS@T=1000]> Stored { 0000 } at #1056 for EX
	(Entirely using LS's cache)
[IC@T=1001]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[IC@T=1003]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[EX@T=1004]> Finished executing: mov [1056],  0 ([1056] = 0)
[IC@T=1005]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[EX@T=1005]> Began executing 'ret  ' from #104a
[LS@T=1006]> Accepted request from EX regarding #ff80
[IC@T=1007]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[IC@T=1008]> Requested fetch window starting at #1088 from LS
[LS@T=1012]> Fetched { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1034 } from #ff80 for EX
	(Entirely using LS's cache)
[LS@T=1013]> Accepted request from IC regarding #1088
[EX@T=1016]> Finished executing: ret  
Returned to state:
	IP = #1034
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[EX@T=1017]> Ignored instruction 'mov [1056],  1' from #104c (expecting #1034)
[EX@T=1017]> Ignored instruction 'ret  ' from #1052 (expecting #1034)
[EX@T=1017]> Ignored malformed / residual instruction at #1054
[EX@T=1017]> Ignored malformed / residual instruction at #1056
[EX@T=1017]> Ignored malformed / residual instruction at #1058
[EX@T=1017]> Ignored malformed / residual instruction at #105a
[EX@T=1017]> Ignored malformed / residual instruction at #105c
[EX@T=1017]> Ignored malformed / residual instruction at #105e
[EX@T=1017]> Ignored malformed / residual instruction at #1060
[EX@T=1017]> Ignored malformed / residual instruction at #1062
[EX@T=1017]> Ignored malformed / residual instruction at #1064
[EX@T=1017]> Skipped empty instruction from #1064 (trying to wait for #1034)
[DE@T=1018]> Received signal to jump to #1034; Sent signal furter to IC
[DE@T=1018]> Ignored fetch window with start address #1068 (awaiting one containing #1034)
[DE@T=1018]> Ignored fetch window with start address #1070 (awaiting one containing #1034)
[DE@T=1018]> Ignored fetch window with start address #1078 (awaiting one containing #1034)
[DE@T=1018]> Ignored fetch window with start address #1080 (awaiting one containing #1034)
[LS@T=1027]> Fetched [0000 0000 0000 0000] from #1088 for IC
[IC@T=1029]> Received signal to change IP to #1034 (aligned as #1030)
[IC@T=1031]> Delivered [3420 100a 4440 1058] from #1030 to DE
	(From IC's cache)
[IC@T=1033]> Delivered [0442 1056 1058 4440] from #1038 to DE
	(From IC's cache)
[DE@T=1033]> Decoded 'pop [1058] ' from #1034
[EX@T=1034]> Began executing 'pop [1058] ' from #1034
[IC@T=1035]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[DE@T=1035]> Decoded 'add [1056],  [1058]' from #1038
[LS@T=1035]> Accepted request from EX regarding #ff94
[IC@T=1037]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[DE@T=1037]> Decoded 'pop [1054] ' from #103e
[IC@T=1038]> Requested fetch window starting at #1050 from LS
[DE@T=1039]> Decoded 'ret  ' from #1042
[DE@T=1041]> Decoded 'mov [1056],  0' from #1044
[LS@T=1041]> Fetched { 0001 } from #ff94 for EX
	(Entirely using LS's cache)
[LS@T=1042]> Accepted request from IC regarding #1050
[DE@T=1043]> Decoded 'ret  ' from #104a
[LS@T=1056]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=1057]> Accepted request from EX regarding #1058
	Swapping word at #ffd8 from cache with word at #1058 from physical memory.
[IC@T=1058]> Delivered [0001 3800 0001 0000] from #1050 to DE
[IC@T=1059]> Invalidated cached fetch window from #1058 as per LS's signal
[IC@T=1059]> Requested fetch window starting at #1058 from LS
[DE@T=1060]> Decoded 'mov [1056],  1' from #104c
[DE@T=1062]> Decoded 'ret  ' from #1052
[LS@T=1071]> Stored { 0001 } at #1058 for EX
[LS@T=1072]> Accepted request from IC regarding #1058
[EX@T=1074]> Finished executing: pop [1058] ( [1058] = 1)
[EX@T=1075]> Began executing 'add [1056],  [1058]' from #1038
[LS@T=1086]> Fetched [0000 0000 0000 0000] from #1058 for IC
[LS@T=1087]> Accepted request from EX regarding #1056
[IC@T=1088]> Delivered [0001 0000 0000 0000] from #1058 to DE
[IC@T=1090]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[IC@T=1092]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[LS@T=1093]> Fetched { 0000 } from #1056 for EX
	(Entirely using LS's cache)
[IC@T=1094]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[LS@T=1095]> Accepted request from EX regarding #1058
[IC@T=1096]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[IC@T=1098]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[IC@T=1100]> Delivered [0000 0000 0000 0000] from #1088 to DE
	(From IC's cache)
[LS@T=1101]> Fetched { 0001 } from #1058 for EX
	(Entirely using LS's cache)
[IC@T=1101]> Requested fetch window starting at #1090 from LS
[LS@T=1102]> Accepted request from IC regarding #1090
[LS@T=1116]> Fetched [0000 0000 0000 0000] from #1090 for IC
[LS@T=1117]> Accepted request from EX regarding #1056
[IC@T=1118]> Delivered [0000 0000 0000 0000] from #1090 to DE
[IC@T=1119]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=1119]> Requested fetch window starting at #1098 from LS
[LS@T=1123]> Stored { 0001 } at #1056 for EX
	(Entirely using LS's cache)
[LS@T=1124]> Accepted request from IC regarding #1098
[EX@T=1125]> Finished executing: add [1056],  [1058] ([1056] = 1)
[EX@T=1126]> Began executing 'pop [1054] ' from #103e
[LS@T=1138]> Fetched [0000 0000 0000 0000] from #1098 for IC
[LS@T=1139]> Accepted request from EX regarding #ff96
[IC@T=1140]> Delivered [0000 0000 0000 0000] from #1098 to DE
[IC@T=1142]> Delivered [0000 0000 0000 0000] from #10a0 to DE
	(From IC's cache)
[IC@T=1143]> Requested fetch window starting at #10a8 from LS
[LS@T=1145]> Fetched { 0003 } from #ff96 for EX
	(Entirely using LS's cache)
[LS@T=1146]> Accepted request from IC regarding #10a8
[LS@T=1160]> Fetched [0000 0000 0000 0000] from #10a8 for IC
[LS@T=1161]> Accepted request from EX regarding #1054
[IC@T=1162]> Delivered [0000 0000 0000 0000] from #10a8 to DE
[IC@T=1163]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=1163]> Requested fetch window starting at #10b0 from LS
[LS@T=1167]> Stored { 0003 } at #1054 for EX
	(Entirely using LS's cache)
[LS@T=1168]> Accepted request from IC regarding #10b0
[EX@T=1170]> Finished executing: pop [1054] ( [1054] = 3)
[EX@T=1171]> Began executing 'ret  ' from #1042
[LS@T=1182]> Fetched [0000 0000 0000 0000] from #10b0 for IC
[LS@T=1183]> Accepted request from EX regarding #ff98
[IC@T=1184]> Delivered [0000 0000 0000 0000] from #10b0 to DE
[IC@T=1185]> Requested fetch window starting at #10b8 from LS
[LS@T=1189]> Fetched { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1026 } from #ff98 for EX
	(Entirely using LS's cache)
[LS@T=1190]> Accepted request from IC regarding #10b8
[EX@T=1193]> Finished executing: ret  
Returned to state:
	IP = #1026
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[DE@T=1194]> Received signal to jump to #1026; Sent signal furter to IC
[EX@T=1194]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #1026)
[EX@T=1194]> Ignored instruction 'ret  ' from #104a (expecting #1026)
[EX@T=1194]> Ignored instruction 'mov [1056],  1' from #104c (expecting #1026)
[EX@T=1194]> Ignored instruction 'ret  ' from #1052 (expecting #1026)
[EX@T=1194]> Ignored malformed / residual instruction at #1054
[EX@T=1194]> Ignored malformed / residual instruction at #1056
[EX@T=1194]> Ignored malformed / residual instruction at #1058
[EX@T=1194]> Ignored malformed / residual instruction at #105a
[EX@T=1194]> Ignored malformed / residual instruction at #105c
[EX@T=1194]> Ignored malformed / residual instruction at #105e
[EX@T=1194]> Ignored malformed / residual instruction at #1060
[EX@T=1194]> Ignored malformed / residual instruction at #1062
[EX@T=1194]> Ignored malformed / residual instruction at #1064
[EX@T=1194]> Ignored malformed / residual instruction at #1066
[EX@T=1194]> Ignored malformed / residual instruction at #1068
[EX@T=1194]> Ignored malformed / residual instruction at #106a
[EX@T=1194]> Ignored malformed / residual instruction at #106c
[EX@T=1194]> Ignored malformed / residual instruction at #106e
[EX@T=1194]> Ignored malformed / residual instruction at #1070
[EX@T=1194]> Ignored malformed / residual instruction at #1072
[EX@T=1194]> Ignored malformed / residual instruction at #1074
[EX@T=1194]> Ignored malformed / residual instruction at #1076
[EX@T=1194]> Ignored malformed / residual instruction at #1078
[EX@T=1194]> Ignored malformed / residual instruction at #107a
[EX@T=1194]> Ignored malformed / residual instruction at #107c
[EX@T=1194]> Ignored malformed / residual instruction at #107e
[EX@T=1194]> Ignored malformed / residual instruction at #1080
[EX@T=1194]> Ignored malformed / residual instruction at #1082
[EX@T=1194]> Ignored malformed / residual instruction at #1084
[EX@T=1194]> Ignored malformed / residual instruction at #1086
[EX@T=1194]> Ignored malformed / residual instruction at #1088
[EX@T=1194]> Ignored malformed / residual instruction at #108a
[EX@T=1194]> Ignored malformed / residual instruction at #108c
[EX@T=1194]> Ignored malformed / residual instruction at #108e
[EX@T=1194]> Ignored malformed / residual instruction at #1090
[EX@T=1194]> Ignored malformed / residual instruction at #1092
[EX@T=1194]> Ignored malformed / residual instruction at #1094
[EX@T=1194]> Ignored malformed / residual instruction at #1096
[EX@T=1194]> Ignored malformed / residual instruction at #1098
[EX@T=1194]> Ignored malformed / residual instruction at #109a
[EX@T=1194]> Ignored malformed / residual instruction at #109c
[EX@T=1194]> Ignored malformed / residual instruction at #109e
[EX@T=1194]> Ignored malformed / residual instruction at #10a0
[EX@T=1194]> Ignored malformed / residual instruction at #10a2
[EX@T=1194]> Ignored malformed / residual instruction at #10a4
[EX@T=1194]> Ignored malformed / residual instruction at #10a6
[EX@T=1194]> Ignored malformed / residual instruction at #10a8
[EX@T=1194]> Ignored malformed / residual instruction at #10aa
[EX@T=1194]> Ignored malformed / residual instruction at #10ac
[EX@T=1194]> Ignored malformed / residual instruction at #10ae
[EX@T=1194]> Ignored malformed / residual instruction at #10b0
[EX@T=1194]> Ignored malformed / residual instruction at #10b2
[EX@T=1194]> Ignored malformed / residual instruction at #10b4
[EX@T=1194]> Ignored malformed / residual instruction at #10b6
[EX@T=1194]> Skipped empty instruction from #10b6 (trying to wait for #1026)
[LS@T=1204]> Fetched [0000 0000 0000 0000] from #10b8 for IC
[IC@T=1206]> Received signal to change IP to #1026 (aligned as #1020)
[IC@T=1207]> Requested fetch window starting at #1020 from LS
[LS@T=1208]> Accepted request from IC regarding #1020
[LS@T=1222]> Fetched [0001 3420 100a 4040] from #1020 for IC
[IC@T=1224]> Delivered [0001 3420 100a 4040] from #1020 to DE
[IC@T=1225]> Requested fetch window starting at #1028 from LS
[LS@T=1226]> Accepted request from IC regarding #1028
[LS@T=1240]> Fetched [1056 0841 1054 0001] from #1028 for IC
[IC@T=1242]> Delivered [1056 0841 1054 0001] from #1028 to DE
[IC@T=1243]> Requested fetch window starting at #1030 from LS
[DE@T=1244]> Decoded 'push [1056] ' from #1026
[LS@T=1244]> Accepted request from IC regarding #1030
[EX@T=1245]> Began executing 'push [1056] ' from #1026
[DE@T=1246]> Decoded 'sub [1054],  1' from #102a
[LS@T=1258]> Fetched [3420 100a 4440 1058] from #1030 for IC
[LS@T=1259]> Accepted request from EX regarding #1056
[IC@T=1260]> Delivered [3420 100a 4440 1058] from #1030 to DE
[IC@T=1261]> Requested fetch window starting at #1038 from LS
[DE@T=1262]> Decoded 'call 4106 ' from #1030
[DE@T=1264]> Decoded 'pop [1058] ' from #1034
[LS@T=1265]> Fetched { 0001 } from #1056 for EX
	(Entirely using LS's cache)
[LS@T=1266]> Accepted request from IC regarding #1038
[LS@T=1280]> Fetched [0442 1056 1058 4440] from #1038 for IC
[LS@T=1281]> Accepted request from EX regarding #ffaa
[IC@T=1282]> Delivered [0442 1056 1058 4440] from #1038 to DE
[DE@T=1284]> Decoded 'add [1056],  [1058]' from #1038
[IC@T=1284]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[DE@T=1286]> Decoded 'pop [1054] ' from #103e
[IC@T=1286]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[IC@T=1287]> Requested fetch window starting at #1050 from LS
[LS@T=1287]> Stored { 0001 } at #ffaa for EX
	(Entirely using LS's cache)
[DE@T=1288]> Decoded 'ret  ' from #1042
[LS@T=1288]> Accepted request from IC regarding #1050
[EX@T=1290]> Finished executing: push [1056] (push 1 )
[DE@T=1290]> Decoded 'mov [1056],  0' from #1044
[EX@T=1291]> Began executing 'sub [1054],  1' from #102a
[DE@T=1292]> Decoded 'ret  ' from #104a
[LS@T=1302]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=1303]> Accepted request from EX regarding #1054
[IC@T=1304]> Delivered [0001 3800 0003 0001] from #1050 to DE
[IC@T=1306]> Delivered [0001 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[DE@T=1306]> Decoded 'mov [1056],  1' from #104c
[IC@T=1308]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[DE@T=1308]> Decoded 'ret  ' from #1052
[LS@T=1309]> Fetched { 0003 } from #1054 for EX
	(Entirely using LS's cache)
[IC@T=1310]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[LS@T=1311]> Accepted request from EX regarding #1054
[IC@T=1312]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[IC@T=1313]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=1314]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[IC@T=1316]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[LS@T=1317]> Stored { 0002 } at #1054 for EX
	(Entirely using LS's cache)
[IC@T=1318]> Delivered [0000 0000 0000 0000] from #1088 to DE
	(From IC's cache)
[IC@T=1320]> Delivered [0000 0000 0000 0000] from #1090 to DE
	(From IC's cache)
[EX@T=1320]> Finished executing: sub [1054],  1 ([1054] = 2)
[EX@T=1321]> Began executing 'call 4106 ' from #1030
[IC@T=1322]> Delivered [0000 0000 0000 0000] from #1098 to DE
	(From IC's cache)
[LS@T=1322]> Accepted request from EX regarding #ff96
[IC@T=1323]> Requested fetch window starting at #10a0 from LS
[LS@T=1328]> Stored { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1034 } at #ff96 for EX
	(Entirely using LS's cache)
[LS@T=1329]> Accepted request from IC regarding #10a0
[EX@T=1332]> Finished executing: call 4106 
Saved state:
	IP = #1034
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[DE@T=1333]> Received signal to jump to #100a; Sent signal furter to IC
[DE@T=1333]> Ignored fetch window with start address #1070 (awaiting one containing #100a)
[DE@T=1333]> Ignored fetch window with start address #1078 (awaiting one containing #100a)
[DE@T=1333]> Ignored fetch window with start address #1080 (awaiting one containing #100a)
[DE@T=1333]> Ignored fetch window with start address #1088 (awaiting one containing #100a)
[DE@T=1333]> Ignored fetch window with start address #1090 (awaiting one containing #100a)
[DE@T=1333]> Ignored fetch window with start address #1098 (awaiting one containing #100a)
[EX@T=1333]> Ignored instruction 'pop [1058] ' from #1034 (expecting #100a)
[EX@T=1333]> Ignored instruction 'add [1056],  [1058]' from #1038 (expecting #100a)
[EX@T=1333]> Ignored instruction 'pop [1054] ' from #103e (expecting #100a)
[EX@T=1333]> Ignored instruction 'ret  ' from #1042 (expecting #100a)
[EX@T=1333]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #100a)
[EX@T=1333]> Ignored instruction 'ret  ' from #104a (expecting #100a)
[EX@T=1333]> Ignored instruction 'mov [1056],  1' from #104c (expecting #100a)
[EX@T=1333]> Ignored instruction 'ret  ' from #1052 (expecting #100a)
[EX@T=1333]> Ignored malformed / residual instruction at #1054
[EX@T=1333]> Ignored malformed / residual instruction at #1056
[EX@T=1333]> Ignored malformed / residual instruction at #1058
[EX@T=1333]> Ignored malformed / residual instruction at #105a
[EX@T=1333]> Ignored malformed / residual instruction at #105c
[EX@T=1333]> Ignored malformed / residual instruction at #105e
[EX@T=1333]> Ignored malformed / residual instruction at #1060
[EX@T=1333]> Ignored malformed / residual instruction at #1062
[EX@T=1333]> Ignored malformed / residual instruction at #1064
[EX@T=1333]> Ignored malformed / residual instruction at #1066
[EX@T=1333]> Ignored malformed / residual instruction at #1068
[EX@T=1333]> Ignored malformed / residual instruction at #106a
[EX@T=1333]> Skipped empty instruction from #106a (trying to wait for #100a)
[LS@T=1343]> Fetched [0000 0000 0000 0000] from #10a0 for IC
[IC@T=1345]> Received signal to change IP to #100a (aligned as #1008)
[IC@T=1346]> Requested fetch window starting at #1008 from LS
[LS@T=1347]> Accepted request from IC regarding #1008
[LS@T=1361]> Fetched [3c00 1841 1054 0002] from #1008 for IC
[IC@T=1363]> Delivered [3c00 1841 1054 0002] from #1008 to DE
[IC@T=1364]> Requested fetch window starting at #1010 from LS
[DE@T=1365]> Decoded 'cmp [1054],  2' from #100a
[LS@T=1365]> Accepted request from IC regarding #1010
[EX@T=1366]> Began executing 'cmp [1054],  2' from #100a
[LS@T=1379]> Fetched [2820 1044 2420 104c] from #1010 for IC
[LS@T=1380]> Accepted request from EX regarding #1054
[IC@T=1381]> Delivered [2820 1044 2420 104c] from #1010 to DE
[IC@T=1382]> Requested fetch window starting at #1018 from LS
[DE@T=1383]> Decoded 'jl 4164 ' from #1010
[DE@T=1385]> Decoded 'je 4172 ' from #1014
[LS@T=1386]> Fetched { 0002 } from #1054 for EX
	(Entirely using LS's cache)
[LS@T=1387]> Accepted request from IC regarding #1018
[EX@T=1390]> Finished executing: cmp [1054],  2 (2 ? 2) Flags.Z=0 Flags.E=1 Flags.G=0 
[EX@T=1391]> Began executing 'jl 4164 ' from #1010
[EX@T=1395]> Finished executing: jl #1044 (no)
[EX@T=1396]> Began executing 'je 4172 ' from #1014
[EX@T=1400]> Finished executing: je #104c (yes)
[DE@T=1401]> Received signal to jump to #104c; Sent signal furter to IC
[LS@T=1401]> Fetched [4040 1054 0841 1054] from #1018 for IC
[IC@T=1403]> Received signal to change IP to #104c (aligned as #1048)
[IC@T=1405]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[IC@T=1406]> Requested fetch window starting at #1050 from LS
[LS@T=1407]> Accepted request from IC regarding #1050
[LS@T=1421]> Fetched [0001 3800 0006 0000] from #1050 for IC
[IC@T=1423]> Delivered [0001 3800 0002 0001] from #1050 to DE
[DE@T=1425]> Decoded 'mov [1056],  1' from #104c
[IC@T=1425]> Delivered [0001 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[EX@T=1426]> Began executing 'mov [1056],  1' from #104c
[DE@T=1427]> Decoded 'ret  ' from #1052
[IC@T=1427]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[LS@T=1427]> Accepted request from EX regarding #1056
[IC@T=1428]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=1429]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[IC@T=1431]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[IC@T=1433]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[LS@T=1433]> Stored { 0001 } at #1056 for EX
	(Entirely using LS's cache)
[IC@T=1435]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[IC@T=1436]> Requested fetch window starting at #1088 from LS
[LS@T=1437]> Accepted request from IC regarding #1088
[EX@T=1437]> Finished executing: mov [1056],  1 ([1056] = 1)
[EX@T=1438]> Began executing 'ret  ' from #1052
[LS@T=1451]> Fetched [0000 0000 0000 0000] from #1088 for IC
[LS@T=1452]> Accepted request from EX regarding #ff96
[IC@T=1453]> Delivered [0000 0000 0000 0000] from #1088 to DE
[IC@T=1454]> Requested fetch window starting at #1090 from LS
[LS@T=1458]> Fetched { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1034 } from #ff96 for EX
	(Entirely using LS's cache)
[LS@T=1459]> Accepted request from IC regarding #1090
[EX@T=1462]> Finished executing: ret  
Returned to state:
	IP = #1034
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[EX@T=1463]> Ignored malformed / residual instruction at #1054
[EX@T=1463]> Ignored malformed / residual instruction at #1056
[EX@T=1463]> Ignored malformed / residual instruction at #1058
[EX@T=1463]> Ignored malformed / residual instruction at #105a
[EX@T=1463]> Ignored malformed / residual instruction at #105c
[EX@T=1463]> Ignored malformed / residual instruction at #105e
[EX@T=1463]> Ignored malformed / residual instruction at #1060
[EX@T=1463]> Ignored malformed / residual instruction at #1062
[EX@T=1463]> Ignored malformed / residual instruction at #1064
[EX@T=1463]> Ignored malformed / residual instruction at #1066
[EX@T=1463]> Ignored malformed / residual instruction at #1068
[EX@T=1463]> Ignored malformed / residual instruction at #106a
[EX@T=1463]> Ignored malformed / residual instruction at #106c
[EX@T=1463]> Ignored malformed / residual instruction at #106e
[EX@T=1463]> Ignored malformed / residual instruction at #1070
[EX@T=1463]> Ignored malformed / residual instruction at #1072
[EX@T=1463]> Ignored malformed / residual instruction at #1074
[EX@T=1463]> Ignored malformed / residual instruction at #1076
[EX@T=1463]> Skipped empty instruction from #1076 (trying to wait for #1034)
[DE@T=1464]> Received signal to jump to #1034; Sent signal furter to IC
[DE@T=1464]> Ignored fetch window with start address #1078 (awaiting one containing #1034)
[DE@T=1464]> Ignored fetch window with start address #1080 (awaiting one containing #1034)
[DE@T=1464]> Ignored fetch window with start address #1088 (awaiting one containing #1034)
[LS@T=1473]> Fetched [0000 0000 0000 0000] from #1090 for IC
[IC@T=1475]> Received signal to change IP to #1034 (aligned as #1030)
[IC@T=1477]> Delivered [3420 100a 4440 1058] from #1030 to DE
	(From IC's cache)
[IC@T=1479]> Delivered [0442 1056 1058 4440] from #1038 to DE
	(From IC's cache)
[DE@T=1479]> Decoded 'pop [1058] ' from #1034
[EX@T=1480]> Began executing 'pop [1058] ' from #1034
[IC@T=1481]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[LS@T=1481]> Accepted request from EX regarding #ffaa
[DE@T=1481]> Decoded 'add [1056],  [1058]' from #1038
[IC@T=1483]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[DE@T=1483]> Decoded 'pop [1054] ' from #103e
[IC@T=1484]> Requested fetch window starting at #1050 from LS
[DE@T=1485]> Decoded 'ret  ' from #1042
[LS@T=1487]> Fetched { 0001 } from #ffaa for EX
	(Entirely using LS's cache)
[DE@T=1487]> Decoded 'mov [1056],  0' from #1044
[LS@T=1488]> Accepted request from IC regarding #1050
[DE@T=1489]> Decoded 'ret  ' from #104a
[LS@T=1502]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=1503]> Accepted request from EX regarding #1058
[IC@T=1504]> Delivered [0001 3800 0002 0001] from #1050 to DE
[IC@T=1505]> Invalidated cached fetch window from #1058 as per LS's signal
[IC@T=1505]> Requested fetch window starting at #1058 from LS
[DE@T=1506]> Decoded 'mov [1056],  1' from #104c
[DE@T=1508]> Decoded 'ret  ' from #1052
[LS@T=1509]> Stored { 0001 } at #1058 for EX
	(Entirely using LS's cache)
[LS@T=1510]> Accepted request from IC regarding #1058
[EX@T=1512]> Finished executing: pop [1058] ( [1058] = 1)
[EX@T=1513]> Began executing 'add [1056],  [1058]' from #1038
[LS@T=1524]> Fetched [0000 0000 0000 0000] from #1058 for IC
[LS@T=1525]> Accepted request from EX regarding #1056
[IC@T=1526]> Delivered [0001 0000 0000 0000] from #1058 to DE
[IC@T=1528]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[IC@T=1530]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[LS@T=1531]> Fetched { 0001 } from #1056 for EX
	(Entirely using LS's cache)
[IC@T=1532]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[LS@T=1533]> Accepted request from EX regarding #1058
[IC@T=1534]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[IC@T=1536]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[IC@T=1538]> Delivered [0000 0000 0000 0000] from #1088 to DE
	(From IC's cache)
[LS@T=1539]> Fetched { 0001 } from #1058 for EX
	(Entirely using LS's cache)
[IC@T=1540]> Delivered [0000 0000 0000 0000] from #1090 to DE
	(From IC's cache)
[LS@T=1541]> Accepted request from EX regarding #1056
[IC@T=1541]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=1541]> Requested fetch window starting at #1098 from LS
[LS@T=1547]> Stored { 0002 } at #1056 for EX
	(Entirely using LS's cache)
[LS@T=1548]> Accepted request from IC regarding #1098
[EX@T=1549]> Finished executing: add [1056],  [1058] ([1056] = 2)
[EX@T=1550]> Began executing 'pop [1054] ' from #103e
[LS@T=1562]> Fetched [0000 0000 0000 0000] from #1098 for IC
[LS@T=1563]> Accepted request from EX regarding #ffac
[IC@T=1564]> Delivered [0000 0000 0000 0000] from #1098 to DE
[IC@T=1565]> Requested fetch window starting at #10a0 from LS
[LS@T=1569]> Fetched { 0004 } from #ffac for EX
	(Entirely using LS's cache)
[LS@T=1570]> Accepted request from IC regarding #10a0
[LS@T=1584]> Fetched [0000 0000 0000 0000] from #10a0 for IC
[LS@T=1585]> Accepted request from EX regarding #1054
[IC@T=1586]> Delivered [0000 0000 0000 0000] from #10a0 to DE
[IC@T=1587]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=1587]> Requested fetch window starting at #10a8 from LS
[LS@T=1591]> Stored { 0004 } at #1054 for EX
	(Entirely using LS's cache)
[LS@T=1592]> Accepted request from IC regarding #10a8
[EX@T=1594]> Finished executing: pop [1054] ( [1054] = 4)
[EX@T=1595]> Began executing 'ret  ' from #1042
[LS@T=1606]> Fetched [0000 0000 0000 0000] from #10a8 for IC
[LS@T=1607]> Accepted request from EX regarding #ffae
[IC@T=1608]> Delivered [0000 0000 0000 0000] from #10a8 to DE
[IC@T=1609]> Requested fetch window starting at #10b0 from LS
[LS@T=1613]> Fetched { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1026 } from #ffae for EX
	(Entirely using LS's cache)
[LS@T=1614]> Accepted request from IC regarding #10b0
[EX@T=1617]> Finished executing: ret  
Returned to state:
	IP = #1026
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[DE@T=1618]> Received signal to jump to #1026; Sent signal furter to IC
[EX@T=1618]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #1026)
[EX@T=1618]> Ignored instruction 'ret  ' from #104a (expecting #1026)
[EX@T=1618]> Ignored instruction 'mov [1056],  1' from #104c (expecting #1026)
[EX@T=1618]> Ignored instruction 'ret  ' from #1052 (expecting #1026)
[EX@T=1618]> Ignored malformed / residual instruction at #1054
[EX@T=1618]> Ignored malformed / residual instruction at #1056
[EX@T=1618]> Ignored malformed / residual instruction at #1058
[EX@T=1618]> Ignored malformed / residual instruction at #105a
[EX@T=1618]> Ignored malformed / residual instruction at #105c
[EX@T=1618]> Ignored malformed / residual instruction at #105e
[EX@T=1618]> Ignored malformed / residual instruction at #1060
[EX@T=1618]> Ignored malformed / residual instruction at #1062
[EX@T=1618]> Ignored malformed / residual instruction at #1064
[EX@T=1618]> Ignored malformed / residual instruction at #1066
[EX@T=1618]> Ignored malformed / residual instruction at #1068
[EX@T=1618]> Ignored malformed / residual instruction at #106a
[EX@T=1618]> Ignored malformed / residual instruction at #106c
[EX@T=1618]> Ignored malformed / residual instruction at #106e
[EX@T=1618]> Ignored malformed / residual instruction at #1070
[EX@T=1618]> Ignored malformed / residual instruction at #1072
[EX@T=1618]> Ignored malformed / residual instruction at #1074
[EX@T=1618]> Ignored malformed / residual instruction at #1076
[EX@T=1618]> Ignored malformed / residual instruction at #1078
[EX@T=1618]> Ignored malformed / residual instruction at #107a
[EX@T=1618]> Ignored malformed / residual instruction at #107c
[EX@T=1618]> Ignored malformed / residual instruction at #107e
[EX@T=1618]> Ignored malformed / residual instruction at #1080
[EX@T=1618]> Ignored malformed / residual instruction at #1082
[EX@T=1618]> Ignored malformed / residual instruction at #1084
[EX@T=1618]> Ignored malformed / residual instruction at #1086
[EX@T=1618]> Ignored malformed / residual instruction at #1088
[EX@T=1618]> Ignored malformed / residual instruction at #108a
[EX@T=1618]> Ignored malformed / residual instruction at #108c
[EX@T=1618]> Ignored malformed / residual instruction at #108e
[EX@T=1618]> Ignored malformed / residual instruction at #1090
[EX@T=1618]> Ignored malformed / residual instruction at #1092
[EX@T=1618]> Ignored malformed / residual instruction at #1094
[EX@T=1618]> Ignored malformed / residual instruction at #1096
[EX@T=1618]> Ignored malformed / residual instruction at #1098
[EX@T=1618]> Ignored malformed / residual instruction at #109a
[EX@T=1618]> Ignored malformed / residual instruction at #109c
[EX@T=1618]> Ignored malformed / residual instruction at #109e
[EX@T=1618]> Ignored malformed / residual instruction at #10a0
[EX@T=1618]> Ignored malformed / residual instruction at #10a2
[EX@T=1618]> Ignored malformed / residual instruction at #10a4
[EX@T=1618]> Ignored malformed / residual instruction at #10a6
[EX@T=1618]> Ignored malformed / residual instruction at #10a8
[EX@T=1618]> Ignored malformed / residual instruction at #10aa
[EX@T=1618]> Ignored malformed / residual instruction at #10ac
[EX@T=1618]> Ignored malformed / residual instruction at #10ae
[EX@T=1618]> Skipped empty instruction from #10ae (trying to wait for #1026)
[LS@T=1628]> Fetched [0000 0000 0000 0000] from #10b0 for IC
[IC@T=1630]> Received signal to change IP to #1026 (aligned as #1020)
[IC@T=1631]> Requested fetch window starting at #1020 from LS
[LS@T=1632]> Accepted request from IC regarding #1020
[LS@T=1646]> Fetched [0001 3420 100a 4040] from #1020 for IC
[IC@T=1648]> Delivered [0001 3420 100a 4040] from #1020 to DE
[IC@T=1649]> Requested fetch window starting at #1028 from LS
[LS@T=1650]> Accepted request from IC regarding #1028
[LS@T=1664]> Fetched [1056 0841 1054 0001] from #1028 for IC
[IC@T=1666]> Delivered [1056 0841 1054 0001] from #1028 to DE
[IC@T=1667]> Requested fetch window starting at #1030 from LS
[LS@T=1668]> Accepted request from IC regarding #1030
[DE@T=1668]> Decoded 'push [1056] ' from #1026
[EX@T=1669]> Began executing 'push [1056] ' from #1026
[DE@T=1670]> Decoded 'sub [1054],  1' from #102a
[LS@T=1682]> Fetched [3420 100a 4440 1058] from #1030 for IC
[LS@T=1683]> Accepted request from EX regarding #1056
[IC@T=1684]> Delivered [3420 100a 4440 1058] from #1030 to DE
[DE@T=1686]> Decoded 'call 4106 ' from #1030
[IC@T=1686]> Delivered [0442 1056 1058 4440] from #1038 to DE
	(From IC's cache)
[DE@T=1688]> Decoded 'pop [1058] ' from #1034
[IC@T=1688]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[LS@T=1689]> Fetched { 0002 } from #1056 for EX
	(Entirely using LS's cache)
[DE@T=1690]> Decoded 'add [1056],  [1058]' from #1038
[IC@T=1690]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[LS@T=1691]> Accepted request from EX regarding #ffc0
[IC@T=1691]> Requested fetch window starting at #1050 from LS
[DE@T=1692]> Decoded 'pop [1054] ' from #103e
[DE@T=1694]> Decoded 'ret  ' from #1042
[DE@T=1696]> Decoded 'mov [1056],  0' from #1044
[LS@T=1697]> Stored { 0002 } at #ffc0 for EX
	(Entirely using LS's cache)
[LS@T=1698]> Accepted request from IC regarding #1050
[DE@T=1698]> Decoded 'ret  ' from #104a
[EX@T=1700]> Finished executing: push [1056] (push 2 )
[EX@T=1701]> Began executing 'sub [1054],  1' from #102a
[LS@T=1712]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=1713]> Accepted request from EX regarding #1054
[IC@T=1714]> Delivered [0001 3800 0004 0002] from #1050 to DE
[IC@T=1716]> Delivered [0001 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[DE@T=1716]> Decoded 'mov [1056],  1' from #104c
[DE@T=1718]> Decoded 'ret  ' from #1052
[IC@T=1718]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[LS@T=1719]> Fetched { 0004 } from #1054 for EX
	(Entirely using LS's cache)
[IC@T=1720]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[LS@T=1721]> Accepted request from EX regarding #1054
[IC@T=1721]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=1722]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[IC@T=1724]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[IC@T=1726]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[LS@T=1727]> Stored { 0003 } at #1054 for EX
	(Entirely using LS's cache)
[IC@T=1728]> Delivered [0000 0000 0000 0000] from #1088 to DE
	(From IC's cache)
[IC@T=1730]> Delivered [0000 0000 0000 0000] from #1090 to DE
	(From IC's cache)
[EX@T=1730]> Finished executing: sub [1054],  1 ([1054] = 3)
[EX@T=1731]> Began executing 'call 4106 ' from #1030
[LS@T=1732]> Accepted request from EX regarding #ffac
[IC@T=1732]> Delivered [0000 0000 0000 0000] from #1098 to DE
	(From IC's cache)
[IC@T=1733]> Requested fetch window starting at #10a0 from LS
[LS@T=1738]> Stored { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1034 } at #ffac for EX
	(Entirely using LS's cache)
[LS@T=1739]> Accepted request from IC regarding #10a0
[EX@T=1742]> Finished executing: call 4106 
Saved state:
	IP = #1034
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[EX@T=1743]> Ignored instruction 'pop [1058] ' from #1034 (expecting #100a)
[EX@T=1743]> Ignored instruction 'add [1056],  [1058]' from #1038 (expecting #100a)
[EX@T=1743]> Ignored instruction 'pop [1054] ' from #103e (expecting #100a)
[EX@T=1743]> Ignored instruction 'ret  ' from #1042 (expecting #100a)
[DE@T=1743]> Received signal to jump to #100a; Sent signal furter to IC
[EX@T=1743]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #100a)
[DE@T=1743]> Ignored fetch window with start address #1070 (awaiting one containing #100a)
[EX@T=1743]> Ignored instruction 'ret  ' from #104a (expecting #100a)
[DE@T=1743]> Ignored fetch window with start address #1078 (awaiting one containing #100a)
[DE@T=1743]> Ignored fetch window with start address #1080 (awaiting one containing #100a)
[EX@T=1743]> Ignored instruction 'mov [1056],  1' from #104c (expecting #100a)
[DE@T=1743]> Ignored fetch window with start address #1088 (awaiting one containing #100a)
[DE@T=1743]> Ignored fetch window with start address #1090 (awaiting one containing #100a)
[DE@T=1743]> Ignored fetch window with start address #1098 (awaiting one containing #100a)
[EX@T=1743]> Ignored instruction 'ret  ' from #1052 (expecting #100a)
[EX@T=1743]> Ignored malformed / residual instruction at #1054
[EX@T=1743]> Ignored malformed / residual instruction at #1056
[EX@T=1743]> Ignored malformed / residual instruction at #1058
[EX@T=1743]> Ignored malformed / residual instruction at #105a
[EX@T=1743]> Ignored malformed / residual instruction at #105c
[EX@T=1743]> Ignored malformed / residual instruction at #105e
[EX@T=1743]> Ignored malformed / residual instruction at #1060
[EX@T=1743]> Ignored malformed / residual instruction at #1062
[EX@T=1743]> Ignored malformed / residual instruction at #1064
[EX@T=1743]> Ignored malformed / residual instruction at #1066
[EX@T=1743]> Ignored malformed / residual instruction at #1068
[EX@T=1743]> Ignored malformed / residual instruction at #106a
[EX@T=1743]> Skipped empty instruction from #106a (trying to wait for #100a)
[LS@T=1753]> Fetched [0000 0000 0000 0000] from #10a0 for IC
[IC@T=1755]> Received signal to change IP to #100a (aligned as #1008)
[IC@T=1756]> Requested fetch window starting at #1008 from LS
[LS@T=1757]> Accepted request from IC regarding #1008
[LS@T=1771]> Fetched [3c00 1841 1054 0002] from #1008 for IC
[IC@T=1773]> Delivered [3c00 1841 1054 0002] from #1008 to DE
[IC@T=1774]> Requested fetch window starting at #1010 from LS
[LS@T=1775]> Accepted request from IC regarding #1010
[DE@T=1775]> Decoded 'cmp [1054],  2' from #100a
[EX@T=1776]> Began executing 'cmp [1054],  2' from #100a
[LS@T=1789]> Fetched [2820 1044 2420 104c] from #1010 for IC
[LS@T=1790]> Accepted request from EX regarding #1054
[IC@T=1791]> Delivered [2820 1044 2420 104c] from #1010 to DE
[IC@T=1792]> Requested fetch window starting at #1018 from LS
[DE@T=1793]> Decoded 'jl 4164 ' from #1010
[DE@T=1795]> Decoded 'je 4172 ' from #1014
[LS@T=1796]> Fetched { 0003 } from #1054 for EX
	(Entirely using LS's cache)
[LS@T=1797]> Accepted request from IC regarding #1018
[EX@T=1800]> Finished executing: cmp [1054],  2 (3 ? 2) Flags.Z=0 Flags.E=0 Flags.G=1 
[EX@T=1801]> Began executing 'jl 4164 ' from #1010
[EX@T=1805]> Finished executing: jl #1044 (no)
[EX@T=1806]> Began executing 'je 4172 ' from #1014
[EX@T=1810]> Finished executing: je #104c (no)
[LS@T=1811]> Fetched [4040 1054 0841 1054] from #1018 for IC
[IC@T=1813]> Delivered [4040 1054 0841 1054] from #1018 to DE
[DE@T=1815]> Decoded 'push [1054] ' from #1018
[IC@T=1815]> Delivered [0001 3420 100a 4040] from #1020 to DE
	(From IC's cache)
[EX@T=1816]> Began executing 'push [1054] ' from #1018
[LS@T=1817]> Accepted request from EX regarding #1054
[DE@T=1817]> Decoded 'sub [1054],  1' from #101c
[IC@T=1817]> Delivered [1056 0841 1054 0001] from #1028 to DE
	(From IC's cache)
[IC@T=1819]> Delivered [3420 100a 4440 1058] from #1030 to DE
	(From IC's cache)
[DE@T=1819]> Decoded 'call 4106 ' from #1022
[IC@T=1820]> Requested fetch window starting at #1038 from LS
[DE@T=1821]> Decoded 'push [1056] ' from #1026
[LS@T=1823]> Fetched { 0003 } from #1054 for EX
	(Entirely using LS's cache)
[DE@T=1823]> Decoded 'sub [1054],  1' from #102a
[LS@T=1824]> Accepted request from IC regarding #1038
[DE@T=1825]> Decoded 'call 4106 ' from #1030
[DE@T=1827]> Decoded 'pop [1058] ' from #1034
[LS@T=1838]> Fetched [0442 1056 1058 4440] from #1038 for IC
[LS@T=1839]> Accepted request from EX regarding #ffaa
[IC@T=1840]> Delivered [0442 1056 1058 4440] from #1038 to DE
[DE@T=1842]> Decoded 'add [1056],  [1058]' from #1038
[IC@T=1842]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[DE@T=1844]> Decoded 'pop [1054] ' from #103e
[IC@T=1844]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[LS@T=1845]> Stored { 0003 } at #ffaa for EX
	(Entirely using LS's cache)
[IC@T=1845]> Requested fetch window starting at #1050 from LS
[LS@T=1846]> Accepted request from IC regarding #1050
[DE@T=1846]> Decoded 'ret  ' from #1042
[EX@T=1848]> Finished executing: push [1054] (push 3 )
[DE@T=1848]> Decoded 'mov [1056],  0' from #1044
[EX@T=1849]> Began executing 'sub [1054],  1' from #101c
[DE@T=1850]> Decoded 'ret  ' from #104a
[LS@T=1860]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=1861]> Accepted request from EX regarding #1054
[IC@T=1862]> Delivered [0001 3800 0003 0002] from #1050 to DE
[DE@T=1864]> Decoded 'mov [1056],  1' from #104c
[IC@T=1864]> Delivered [0001 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[DE@T=1866]> Decoded 'ret  ' from #1052
[IC@T=1866]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[LS@T=1867]> Fetched { 0003 } from #1054 for EX
	(Entirely using LS's cache)
[IC@T=1868]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[LS@T=1869]> Accepted request from EX regarding #1054
[IC@T=1869]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=1870]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[IC@T=1872]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[IC@T=1874]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[LS@T=1875]> Stored { 0002 } at #1054 for EX
	(Entirely using LS's cache)
[IC@T=1875]> Requested fetch window starting at #1088 from LS
[LS@T=1876]> Accepted request from IC regarding #1088
[EX@T=1878]> Finished executing: sub [1054],  1 ([1054] = 2)
[EX@T=1879]> Began executing 'call 4106 ' from #1022
[LS@T=1890]> Fetched [0000 0000 0000 0000] from #1088 for IC
[LS@T=1891]> Accepted request from EX regarding #ff96
[IC@T=1892]> Delivered [0000 0000 0000 0000] from #1088 to DE
[IC@T=1893]> Requested fetch window starting at #1090 from LS
[LS@T=1897]> Stored { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1026 } at #ff96 for EX
	(Entirely using LS's cache)
[LS@T=1898]> Accepted request from IC regarding #1090
[EX@T=1901]> Finished executing: call 4106 
Saved state:
	IP = #1026
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[EX@T=1902]> Ignored instruction 'push [1056] ' from #1026 (expecting #100a)
[EX@T=1902]> Ignored instruction 'sub [1054],  1' from #102a (expecting #100a)
[EX@T=1902]> Ignored instruction 'call 4106 ' from #1030 (expecting #100a)
[EX@T=1902]> Ignored instruction 'pop [1058] ' from #1034 (expecting #100a)
[EX@T=1902]> Ignored instruction 'add [1056],  [1058]' from #1038 (expecting #100a)
[EX@T=1902]> Ignored instruction 'pop [1054] ' from #103e (expecting #100a)
[EX@T=1902]> Ignored instruction 'ret  ' from #1042 (expecting #100a)
[EX@T=1902]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #100a)
[EX@T=1902]> Ignored instruction 'ret  ' from #104a (expecting #100a)
[EX@T=1902]> Ignored instruction 'mov [1056],  1' from #104c (expecting #100a)
[EX@T=1902]> Ignored instruction 'ret  ' from #1052 (expecting #100a)
[EX@T=1902]> Ignored malformed / residual instruction at #1054
[EX@T=1902]> Ignored malformed / residual instruction at #1056
[EX@T=1902]> Ignored malformed / residual instruction at #1058
[EX@T=1902]> Ignored malformed / residual instruction at #105a
[EX@T=1902]> Ignored malformed / residual instruction at #105c
[EX@T=1902]> Ignored malformed / residual instruction at #105e
[EX@T=1902]> Ignored malformed / residual instruction at #1060
[EX@T=1902]> Ignored malformed / residual instruction at #1062
[EX@T=1902]> Ignored malformed / residual instruction at #1064
[EX@T=1902]> Ignored malformed / residual instruction at #1066
[EX@T=1902]> Ignored malformed / residual instruction at #1068
[EX@T=1902]> Ignored malformed / residual instruction at #106a
[EX@T=1902]> Ignored malformed / residual instruction at #106c
[EX@T=1902]> Ignored malformed / residual instruction at #106e
[EX@T=1902]> Ignored malformed / residual instruction at #1070
[EX@T=1902]> Ignored malformed / residual instruction at #1072
[EX@T=1902]> Ignored malformed / residual instruction at #1074
[EX@T=1902]> Ignored malformed / residual instruction at #1076
[EX@T=1902]> Skipped empty instruction from #1076 (trying to wait for #100a)
[DE@T=1903]> Received signal to jump to #100a; Sent signal furter to IC
[DE@T=1903]> Ignored fetch window with start address #1078 (awaiting one containing #100a)
[DE@T=1903]> Ignored fetch window with start address #1080 (awaiting one containing #100a)
[DE@T=1903]> Ignored fetch window with start address #1088 (awaiting one containing #100a)
[LS@T=1912]> Fetched [0000 0000 0000 0000] from #1090 for IC
[IC@T=1914]> Received signal to change IP to #100a (aligned as #1008)
[IC@T=1915]> Requested fetch window starting at #1008 from LS
[LS@T=1916]> Accepted request from IC regarding #1008
[LS@T=1930]> Fetched [3c00 1841 1054 0002] from #1008 for IC
[IC@T=1932]> Delivered [3c00 1841 1054 0002] from #1008 to DE
[DE@T=1934]> Decoded 'cmp [1054],  2' from #100a
[IC@T=1934]> Delivered [2820 1044 2420 104c] from #1010 to DE
	(From IC's cache)
[EX@T=1935]> Began executing 'cmp [1054],  2' from #100a
[DE@T=1936]> Decoded 'jl 4164 ' from #1010
[LS@T=1936]> Accepted request from EX regarding #1054
[IC@T=1936]> Delivered [4040 1054 0841 1054] from #1018 to DE
	(From IC's cache)
[DE@T=1938]> Decoded 'je 4172 ' from #1014
[IC@T=1938]> Delivered [0001 3420 100a 4040] from #1020 to DE
	(From IC's cache)
[IC@T=1939]> Requested fetch window starting at #1028 from LS
[DE@T=1940]> Decoded 'push [1054] ' from #1018
[LS@T=1942]> Fetched { 0002 } from #1054 for EX
	(Entirely using LS's cache)
[DE@T=1942]> Decoded 'sub [1054],  1' from #101c
[LS@T=1943]> Accepted request from IC regarding #1028
[DE@T=1944]> Decoded 'call 4106 ' from #1022
[EX@T=1946]> Finished executing: cmp [1054],  2 (2 ? 2) Flags.Z=0 Flags.E=1 Flags.G=0 
[EX@T=1947]> Began executing 'jl 4164 ' from #1010
[EX@T=1951]> Finished executing: jl #1044 (no)
[EX@T=1952]> Began executing 'je 4172 ' from #1014
[EX@T=1956]> Finished executing: je #104c (yes)
[LS@T=1957]> Fetched [1056 0841 1054 0001] from #1028 for IC
[EX@T=1957]> Ignored instruction 'push [1054] ' from #1018 (expecting #104c)
[DE@T=1957]> Received signal to jump to #104c; Sent signal furter to IC
[EX@T=1957]> Ignored instruction 'sub [1054],  1' from #101c (expecting #104c)
[EX@T=1957]> Ignored instruction 'call 4106 ' from #1022 (expecting #104c)
[IC@T=1959]> Received signal to change IP to #104c (aligned as #1048)
[IC@T=1961]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[IC@T=1962]> Requested fetch window starting at #1050 from LS
[LS@T=1963]> Accepted request from IC regarding #1050
[LS@T=1977]> Fetched [0001 3800 0006 0000] from #1050 for IC
[IC@T=1979]> Delivered [0001 3800 0002 0002] from #1050 to DE
[DE@T=1981]> Decoded 'mov [1056],  1' from #104c
[IC@T=1981]> Delivered [0001 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[EX@T=1982]> Began executing 'mov [1056],  1' from #104c
[LS@T=1983]> Accepted request from EX regarding #1056
[DE@T=1983]> Decoded 'ret  ' from #1052
[IC@T=1983]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[IC@T=1984]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=1985]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[IC@T=1987]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[LS@T=1989]> Stored { 0001 } at #1056 for EX
	(Entirely using LS's cache)
[IC@T=1989]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[IC@T=1991]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[IC@T=1992]> Requested fetch window starting at #1088 from LS
[EX@T=1993]> Finished executing: mov [1056],  1 ([1056] = 1)
[LS@T=1993]> Accepted request from IC regarding #1088
[EX@T=1994]> Began executing 'ret  ' from #1052
[LS@T=2007]> Fetched [0000 0000 0000 0000] from #1088 for IC
[LS@T=2008]> Accepted request from EX regarding #ff96
[IC@T=2009]> Delivered [0000 0000 0000 0000] from #1088 to DE
[IC@T=2010]> Requested fetch window starting at #1090 from LS
[LS@T=2014]> Fetched { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1026 } from #ff96 for EX
	(Entirely using LS's cache)
[LS@T=2015]> Accepted request from IC regarding #1090
[EX@T=2018]> Finished executing: ret  
Returned to state:
	IP = #1026
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[EX@T=2019]> Ignored malformed / residual instruction at #1054
[EX@T=2019]> Ignored malformed / residual instruction at #1056
[EX@T=2019]> Ignored malformed / residual instruction at #1058
[EX@T=2019]> Ignored malformed / residual instruction at #105a
[EX@T=2019]> Ignored malformed / residual instruction at #105c
[EX@T=2019]> Ignored malformed / residual instruction at #105e
[EX@T=2019]> Ignored malformed / residual instruction at #1060
[EX@T=2019]> Ignored malformed / residual instruction at #1062
[EX@T=2019]> Ignored malformed / residual instruction at #1064
[EX@T=2019]> Ignored malformed / residual instruction at #1066
[EX@T=2019]> Ignored malformed / residual instruction at #1068
[EX@T=2019]> Ignored malformed / residual instruction at #106a
[EX@T=2019]> Ignored malformed / residual instruction at #106c
[EX@T=2019]> Ignored malformed / residual instruction at #106e
[EX@T=2019]> Ignored malformed / residual instruction at #1070
[EX@T=2019]> Ignored malformed / residual instruction at #1072
[EX@T=2019]> Ignored malformed / residual instruction at #1074
[EX@T=2019]> Ignored malformed / residual instruction at #1076
[EX@T=2019]> Skipped empty instruction from #1076 (trying to wait for #1026)
[DE@T=2020]> Received signal to jump to #1026; Sent signal furter to IC
[DE@T=2020]> Ignored fetch window with start address #1078 (awaiting one containing #1026)
[DE@T=2020]> Ignored fetch window with start address #1080 (awaiting one containing #1026)
[DE@T=2020]> Ignored fetch window with start address #1088 (awaiting one containing #1026)
[LS@T=2029]> Fetched [0000 0000 0000 0000] from #1090 for IC
[IC@T=2031]> Received signal to change IP to #1026 (aligned as #1020)
[IC@T=2033]> Delivered [0001 3420 100a 4040] from #1020 to DE
	(From IC's cache)
[IC@T=2035]> Delivered [1056 0841 1054 0001] from #1028 to DE
	(From IC's cache)
[IC@T=2037]> Delivered [3420 100a 4440 1058] from #1030 to DE
	(From IC's cache)
[DE@T=2037]> Decoded 'push [1056] ' from #1026
[EX@T=2038]> Began executing 'push [1056] ' from #1026
[LS@T=2039]> Accepted request from EX regarding #1056
[IC@T=2039]> Delivered [0442 1056 1058 4440] from #1038 to DE
	(From IC's cache)
[DE@T=2039]> Decoded 'sub [1054],  1' from #102a
[IC@T=2041]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[DE@T=2041]> Decoded 'call 4106 ' from #1030
[IC@T=2043]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[DE@T=2043]> Decoded 'pop [1058] ' from #1034
[IC@T=2044]> Requested fetch window starting at #1050 from LS
[LS@T=2045]> Fetched { 0001 } from #1056 for EX
	(Entirely using LS's cache)
[DE@T=2045]> Decoded 'add [1056],  [1058]' from #1038
[LS@T=2046]> Accepted request from IC regarding #1050
[DE@T=2047]> Decoded 'pop [1054] ' from #103e
[DE@T=2049]> Decoded 'ret  ' from #1042
[DE@T=2051]> Decoded 'mov [1056],  0' from #1044
[DE@T=2053]> Decoded 'ret  ' from #104a
[LS@T=2060]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=2061]> Accepted request from EX regarding #ffa8
[IC@T=2062]> Delivered [0001 3800 0002 0001] from #1050 to DE
[IC@T=2064]> Delivered [0001 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[DE@T=2064]> Decoded 'mov [1056],  1' from #104c
[IC@T=2066]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[DE@T=2066]> Decoded 'ret  ' from #1052
[LS@T=2067]> Stored { 0001 } at #ffa8 for EX
	(Entirely using LS's cache)
[IC@T=2068]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[IC@T=2070]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[EX@T=2070]> Finished executing: push [1056] (push 1 )
[EX@T=2071]> Began executing 'sub [1054],  1' from #102a
[LS@T=2072]> Accepted request from EX regarding #1054
[IC@T=2072]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[IC@T=2074]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[IC@T=2076]> Delivered [0000 0000 0000 0000] from #1088 to DE
	(From IC's cache)
[LS@T=2078]> Fetched { 0002 } from #1054 for EX
	(Entirely using LS's cache)
[IC@T=2078]> Delivered [0000 0000 0000 0000] from #1090 to DE
	(From IC's cache)
[IC@T=2079]> Requested fetch window starting at #1098 from LS
[LS@T=2080]> Accepted request from EX regarding #1054
[LS@T=2086]> Stored { 0001 } at #1054 for EX
	(Entirely using LS's cache)
[LS@T=2087]> Accepted request from IC regarding #1098
[EX@T=2089]> Finished executing: sub [1054],  1 ([1054] = 1)
[EX@T=2090]> Began executing 'call 4106 ' from #1030
[LS@T=2101]> Fetched [0000 0000 0000 0000] from #1098 for IC
[LS@T=2102]> Accepted request from EX regarding #ff94
[IC@T=2103]> Delivered [0000 0000 0000 0000] from #1098 to DE
[IC@T=2104]> Requested fetch window starting at #10a0 from LS
[LS@T=2108]> Stored { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1034 } at #ff94 for EX
	(Entirely using LS's cache)
[LS@T=2109]> Accepted request from IC regarding #10a0
[EX@T=2112]> Finished executing: call 4106 
Saved state:
	IP = #1034
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[DE@T=2113]> Received signal to jump to #100a; Sent signal furter to IC
[DE@T=2113]> Ignored fetch window with start address #1088 (awaiting one containing #100a)
[DE@T=2113]> Ignored fetch window with start address #1090 (awaiting one containing #100a)
[DE@T=2113]> Ignored fetch window with start address #1098 (awaiting one containing #100a)
[EX@T=2113]> Ignored instruction 'pop [1058] ' from #1034 (expecting #100a)
[EX@T=2113]> Ignored instruction 'add [1056],  [1058]' from #1038 (expecting #100a)
[EX@T=2113]> Ignored instruction 'pop [1054] ' from #103e (expecting #100a)
[EX@T=2113]> Ignored instruction 'ret  ' from #1042 (expecting #100a)
[EX@T=2113]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #100a)
[EX@T=2113]> Ignored instruction 'ret  ' from #104a (expecting #100a)
[EX@T=2113]> Ignored instruction 'mov [1056],  1' from #104c (expecting #100a)
[EX@T=2113]> Ignored instruction 'ret  ' from #1052 (expecting #100a)
[EX@T=2113]> Ignored malformed / residual instruction at #1054
[EX@T=2113]> Ignored malformed / residual instruction at #1056
[EX@T=2113]> Ignored malformed / residual instruction at #1058
[EX@T=2113]> Ignored malformed / residual instruction at #105a
[EX@T=2113]> Ignored malformed / residual instruction at #105c
[EX@T=2113]> Ignored malformed / residual instruction at #105e
[EX@T=2113]> Ignored malformed / residual instruction at #1060
[EX@T=2113]> Ignored malformed / residual instruction at #1062
[EX@T=2113]> Ignored malformed / residual instruction at #1064
[EX@T=2113]> Ignored malformed / residual instruction at #1066
[EX@T=2113]> Ignored malformed / residual instruction at #1068
[EX@T=2113]> Ignored malformed / residual instruction at #106a
[EX@T=2113]> Ignored malformed / residual instruction at #106c
[EX@T=2113]> Ignored malformed / residual instruction at #106e
[EX@T=2113]> Ignored malformed / residual instruction at #1070
[EX@T=2113]> Ignored malformed / residual instruction at #1072
[EX@T=2113]> Ignored malformed / residual instruction at #1074
[EX@T=2113]> Ignored malformed / residual instruction at #1076
[EX@T=2113]> Ignored malformed / residual instruction at #1078
[EX@T=2113]> Ignored malformed / residual instruction at #107a
[EX@T=2113]> Ignored malformed / residual instruction at #107c
[EX@T=2113]> Ignored malformed / residual instruction at #107e
[EX@T=2113]> Ignored malformed / residual instruction at #1080
[EX@T=2113]> Skipped empty instruction from #1080 (trying to wait for #100a)
[LS@T=2123]> Fetched [0000 0000 0000 0000] from #10a0 for IC
[IC@T=2125]> Received signal to change IP to #100a (aligned as #1008)
[IC@T=2126]> Requested fetch window starting at #1008 from LS
[LS@T=2127]> Accepted request from IC regarding #1008
[LS@T=2141]> Fetched [3c00 1841 1054 0002] from #1008 for IC
[IC@T=2143]> Delivered [3c00 1841 1054 0002] from #1008 to DE
[IC@T=2144]> Requested fetch window starting at #1010 from LS
[DE@T=2145]> Decoded 'cmp [1054],  2' from #100a
[LS@T=2145]> Accepted request from IC regarding #1010
[EX@T=2146]> Began executing 'cmp [1054],  2' from #100a
[LS@T=2159]> Fetched [2820 1044 2420 104c] from #1010 for IC
[LS@T=2160]> Accepted request from EX regarding #1054
[IC@T=2161]> Delivered [2820 1044 2420 104c] from #1010 to DE
[DE@T=2163]> Decoded 'jl 4164 ' from #1010
[IC@T=2163]> Delivered [4040 1054 0841 1054] from #1018 to DE
	(From IC's cache)
[IC@T=2164]> Requested fetch window starting at #1020 from LS
[DE@T=2165]> Decoded 'je 4172 ' from #1014
[LS@T=2166]> Fetched { 0001 } from #1054 for EX
	(Entirely using LS's cache)
[LS@T=2167]> Accepted request from IC regarding #1020
[DE@T=2167]> Decoded 'push [1054] ' from #1018
[EX@T=2170]> Finished executing: cmp [1054],  2 (1 ? 2) Flags.Z=0 Flags.E=0 Flags.G=0 
[EX@T=2171]> Began executing 'jl 4164 ' from #1010
[EX@T=2175]> Finished executing: jl #1044 (yes)
[DE@T=2176]> Received signal to jump to #1044; Sent signal furter to IC
[EX@T=2176]> Ignored instruction 'je 4172 ' from #1014 (expecting #1044)
[EX@T=2176]> Ignored instruction 'push [1054] ' from #1018 (expecting #1044)
[LS@T=2181]> Fetched [0001 3420 100a 4040] from #1020 for IC
[IC@T=2183]> Received signal to change IP to #1044 (aligned as #1040)
[IC@T=2185]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[IC@T=2187]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[DE@T=2189]> Decoded 'mov [1056],  0' from #1044
[IC@T=2189]> Delivered [0000 0000 0000 0000] from #1050 to DE
	(From IC's cache)
[EX@T=2190]> Began executing 'mov [1056],  0' from #1044
[DE@T=2191]> Decoded 'ret  ' from #104a
[LS@T=2191]> Accepted request from EX regarding #1056
[IC@T=2191]> Delivered [0001 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[IC@T=2192]> Invalidated cached fetch window from #1050 as per LS's signal
[DE@T=2193]> Decoded 'mov [1056],  0' from #104c
[IC@T=2193]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[IC@T=2195]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[LS@T=2197]> Stored { 0000 } at #1056 for EX
	(Entirely using LS's cache)
[IC@T=2197]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[IC@T=2199]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[EX@T=2201]> Finished executing: mov [1056],  0 ([1056] = 0)
[IC@T=2201]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[EX@T=2202]> Began executing 'ret  ' from #104a
[IC@T=2202]> Requested fetch window starting at #1088 from LS
[LS@T=2203]> Accepted request from EX regarding #ff94
[LS@T=2209]> Fetched { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1034 } from #ff94 for EX
	(Entirely using LS's cache)
[LS@T=2210]> Accepted request from IC regarding #1088
[EX@T=2213]> Finished executing: ret  
Returned to state:
	IP = #1034
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[DE@T=2214]> Received signal to jump to #1034; Sent signal furter to IC
[DE@T=2214]> Ignored fetch window with start address #1068 (awaiting one containing #1034)
[DE@T=2214]> Ignored fetch window with start address #1070 (awaiting one containing #1034)
[DE@T=2214]> Ignored fetch window with start address #1078 (awaiting one containing #1034)
[DE@T=2214]> Ignored fetch window with start address #1080 (awaiting one containing #1034)
[EX@T=2214]> Ignored instruction 'mov [1056],  0' from #104c (expecting #1034)
[EX@T=2214]> Ignored malformed / residual instruction at #1052
[EX@T=2214]> Ignored malformed / residual instruction at #1054
[EX@T=2214]> Ignored malformed / residual instruction at #1056
[EX@T=2214]> Ignored malformed / residual instruction at #1058
[EX@T=2214]> Ignored malformed / residual instruction at #105a
[EX@T=2214]> Ignored malformed / residual instruction at #105c
[EX@T=2214]> Ignored malformed / residual instruction at #105e
[EX@T=2214]> Ignored malformed / residual instruction at #1060
[EX@T=2214]> Ignored malformed / residual instruction at #1062
[EX@T=2214]> Ignored malformed / residual instruction at #1064
[EX@T=2214]> Skipped empty instruction from #1064 (trying to wait for #1034)
[LS@T=2224]> Fetched [0000 0000 0000 0000] from #1088 for IC
[IC@T=2226]> Received signal to change IP to #1034 (aligned as #1030)
[IC@T=2228]> Delivered [3420 100a 4440 1058] from #1030 to DE
	(From IC's cache)
[DE@T=2230]> Decoded 'pop [1058] ' from #1034
[IC@T=2230]> Delivered [0442 1056 1058 4440] from #1038 to DE
	(From IC's cache)
[EX@T=2231]> Began executing 'pop [1058] ' from #1034
[DE@T=2232]> Decoded 'add [1056],  [1058]' from #1038
[IC@T=2232]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[LS@T=2232]> Accepted request from EX regarding #ffa8
[DE@T=2234]> Decoded 'pop [1054] ' from #103e
[IC@T=2234]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[IC@T=2235]> Requested fetch window starting at #1050 from LS
[DE@T=2236]> Decoded 'ret  ' from #1042
[DE@T=2238]> Decoded 'mov [1056],  0' from #1044
[LS@T=2238]> Fetched { 0001 } from #ffa8 for EX
	(Entirely using LS's cache)
[LS@T=2239]> Accepted request from IC regarding #1050
[DE@T=2240]> Decoded 'ret  ' from #104a
[LS@T=2253]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=2254]> Accepted request from EX regarding #1058
[IC@T=2255]> Delivered [0001 3800 0001 0000] from #1050 to DE
[IC@T=2256]> Invalidated cached fetch window from #1058 as per LS's signal
[IC@T=2256]> Requested fetch window starting at #1058 from LS
[DE@T=2257]> Decoded 'mov [1056],  1' from #104c
[DE@T=2259]> Decoded 'ret  ' from #1052
[LS@T=2260]> Stored { 0001 } at #1058 for EX
	(Entirely using LS's cache)
[LS@T=2261]> Accepted request from IC regarding #1058
[EX@T=2263]> Finished executing: pop [1058] ( [1058] = 1)
[EX@T=2264]> Began executing 'add [1056],  [1058]' from #1038
[LS@T=2275]> Fetched [0000 0000 0000 0000] from #1058 for IC
[LS@T=2276]> Accepted request from EX regarding #1056
[IC@T=2277]> Delivered [0001 0000 0000 0000] from #1058 to DE
[IC@T=2279]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[IC@T=2281]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[LS@T=2282]> Fetched { 0000 } from #1056 for EX
	(Entirely using LS's cache)
[IC@T=2283]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[LS@T=2284]> Accepted request from EX regarding #1058
[IC@T=2285]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[IC@T=2287]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[IC@T=2289]> Delivered [0000 0000 0000 0000] from #1088 to DE
	(From IC's cache)
[IC@T=2290]> Requested fetch window starting at #1090 from LS
[LS@T=2290]> Fetched { 0001 } from #1058 for EX
	(Entirely using LS's cache)
[LS@T=2291]> Accepted request from IC regarding #1090
[LS@T=2305]> Fetched [0000 0000 0000 0000] from #1090 for IC
[LS@T=2306]> Accepted request from EX regarding #1056
[IC@T=2307]> Delivered [0000 0000 0000 0000] from #1090 to DE
[IC@T=2308]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=2308]> Requested fetch window starting at #1098 from LS
[LS@T=2312]> Stored { 0001 } at #1056 for EX
	(Entirely using LS's cache)
[LS@T=2313]> Accepted request from IC regarding #1098
[EX@T=2314]> Finished executing: add [1056],  [1058] ([1056] = 1)
[EX@T=2315]> Began executing 'pop [1054] ' from #103e
[LS@T=2327]> Fetched [0000 0000 0000 0000] from #1098 for IC
[LS@T=2328]> Accepted request from EX regarding #ffaa
[IC@T=2329]> Delivered [0000 0000 0000 0000] from #1098 to DE
[IC@T=2330]> Requested fetch window starting at #10a0 from LS
[LS@T=2334]> Fetched { 0003 } from #ffaa for EX
	(Entirely using LS's cache)
[LS@T=2335]> Accepted request from IC regarding #10a0
[LS@T=2349]> Fetched [0000 0000 0000 0000] from #10a0 for IC
[LS@T=2350]> Accepted request from EX regarding #1054
[IC@T=2351]> Delivered [0000 0000 0000 0000] from #10a0 to DE
[IC@T=2352]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=2352]> Requested fetch window starting at #10a8 from LS
[LS@T=2356]> Stored { 0003 } at #1054 for EX
	(Entirely using LS's cache)
[LS@T=2357]> Accepted request from IC regarding #10a8
[EX@T=2359]> Finished executing: pop [1054] ( [1054] = 3)
[EX@T=2360]> Began executing 'ret  ' from #1042
[LS@T=2371]> Fetched [0000 0000 0000 0000] from #10a8 for IC
[LS@T=2372]> Accepted request from EX regarding #ffac
[IC@T=2373]> Delivered [0000 0000 0000 0000] from #10a8 to DE
[IC@T=2374]> Requested fetch window starting at #10b0 from LS
[LS@T=2378]> Fetched { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1034 } from #ffac for EX
	(Entirely using LS's cache)
[LS@T=2379]> Accepted request from IC regarding #10b0
[EX@T=2382]> Finished executing: ret  
Returned to state:
	IP = #1034
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[DE@T=2383]> Received signal to jump to #1034; Sent signal furter to IC
[EX@T=2383]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #1034)
[EX@T=2383]> Ignored instruction 'ret  ' from #104a (expecting #1034)
[EX@T=2383]> Ignored instruction 'mov [1056],  1' from #104c (expecting #1034)
[EX@T=2383]> Ignored instruction 'ret  ' from #1052 (expecting #1034)
[EX@T=2383]> Ignored malformed / residual instruction at #1054
[EX@T=2383]> Ignored malformed / residual instruction at #1056
[EX@T=2383]> Ignored malformed / residual instruction at #1058
[EX@T=2383]> Ignored malformed / residual instruction at #105a
[EX@T=2383]> Ignored malformed / residual instruction at #105c
[EX@T=2383]> Ignored malformed / residual instruction at #105e
[EX@T=2383]> Ignored malformed / residual instruction at #1060
[EX@T=2383]> Ignored malformed / residual instruction at #1062
[EX@T=2383]> Ignored malformed / residual instruction at #1064
[EX@T=2383]> Ignored malformed / residual instruction at #1066
[EX@T=2383]> Ignored malformed / residual instruction at #1068
[EX@T=2383]> Ignored malformed / residual instruction at #106a
[EX@T=2383]> Ignored malformed / residual instruction at #106c
[EX@T=2383]> Ignored malformed / residual instruction at #106e
[EX@T=2383]> Ignored malformed / residual instruction at #1070
[EX@T=2383]> Ignored malformed / residual instruction at #1072
[EX@T=2383]> Ignored malformed / residual instruction at #1074
[EX@T=2383]> Ignored malformed / residual instruction at #1076
[EX@T=2383]> Ignored malformed / residual instruction at #1078
[EX@T=2383]> Ignored malformed / residual instruction at #107a
[EX@T=2383]> Ignored malformed / residual instruction at #107c
[EX@T=2383]> Ignored malformed / residual instruction at #107e
[EX@T=2383]> Ignored malformed / residual instruction at #1080
[EX@T=2383]> Ignored malformed / residual instruction at #1082
[EX@T=2383]> Ignored malformed / residual instruction at #1084
[EX@T=2383]> Ignored malformed / residual instruction at #1086
[EX@T=2383]> Ignored malformed / residual instruction at #1088
[EX@T=2383]> Ignored malformed / residual instruction at #108a
[EX@T=2383]> Ignored malformed / residual instruction at #108c
[EX@T=2383]> Ignored malformed / residual instruction at #108e
[EX@T=2383]> Ignored malformed / residual instruction at #1090
[EX@T=2383]> Ignored malformed / residual instruction at #1092
[EX@T=2383]> Ignored malformed / residual instruction at #1094
[EX@T=2383]> Ignored malformed / residual instruction at #1096
[EX@T=2383]> Ignored malformed / residual instruction at #1098
[EX@T=2383]> Ignored malformed / residual instruction at #109a
[EX@T=2383]> Ignored malformed / residual instruction at #109c
[EX@T=2383]> Ignored malformed / residual instruction at #109e
[EX@T=2383]> Ignored malformed / residual instruction at #10a0
[EX@T=2383]> Ignored malformed / residual instruction at #10a2
[EX@T=2383]> Ignored malformed / residual instruction at #10a4
[EX@T=2383]> Ignored malformed / residual instruction at #10a6
[EX@T=2383]> Ignored malformed / residual instruction at #10a8
[EX@T=2383]> Ignored malformed / residual instruction at #10aa
[EX@T=2383]> Ignored malformed / residual instruction at #10ac
[EX@T=2383]> Ignored malformed / residual instruction at #10ae
[EX@T=2383]> Skipped empty instruction from #10ae (trying to wait for #1034)
[LS@T=2393]> Fetched [0000 0000 0000 0000] from #10b0 for IC
[IC@T=2395]> Received signal to change IP to #1034 (aligned as #1030)
[IC@T=2396]> Requested fetch window starting at #1030 from LS
[LS@T=2397]> Accepted request from IC regarding #1030
[LS@T=2411]> Fetched [3420 100a 4440 1058] from #1030 for IC
[IC@T=2413]> Delivered [3420 100a 4440 1058] from #1030 to DE
[DE@T=2415]> Decoded 'pop [1058] ' from #1034
[IC@T=2415]> Delivered [0442 1056 1058 4440] from #1038 to DE
	(From IC's cache)
[EX@T=2416]> Began executing 'pop [1058] ' from #1034
[LS@T=2417]> Accepted request from EX regarding #ffc0
[DE@T=2417]> Decoded 'add [1056],  [1058]' from #1038
[IC@T=2417]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[DE@T=2419]> Decoded 'pop [1054] ' from #103e
[IC@T=2419]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[IC@T=2420]> Requested fetch window starting at #1050 from LS
[DE@T=2421]> Decoded 'ret  ' from #1042
[LS@T=2423]> Fetched { 0002 } from #ffc0 for EX
	(Entirely using LS's cache)
[DE@T=2423]> Decoded 'mov [1056],  0' from #1044
[LS@T=2424]> Accepted request from IC regarding #1050
[DE@T=2425]> Decoded 'ret  ' from #104a
[LS@T=2438]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=2439]> Accepted request from EX regarding #1058
[IC@T=2440]> Delivered [0001 3800 0003 0001] from #1050 to DE
[IC@T=2441]> Invalidated cached fetch window from #1058 as per LS's signal
[IC@T=2441]> Requested fetch window starting at #1058 from LS
[DE@T=2442]> Decoded 'mov [1056],  1' from #104c
[DE@T=2444]> Decoded 'ret  ' from #1052
[LS@T=2445]> Stored { 0002 } at #1058 for EX
	(Entirely using LS's cache)
[LS@T=2446]> Accepted request from IC regarding #1058
[EX@T=2448]> Finished executing: pop [1058] ( [1058] = 2)
[EX@T=2449]> Began executing 'add [1056],  [1058]' from #1038
[LS@T=2460]> Fetched [0000 0000 0000 0000] from #1058 for IC
[LS@T=2461]> Accepted request from EX regarding #1056
[IC@T=2462]> Delivered [0002 0000 0000 0000] from #1058 to DE
[IC@T=2464]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[IC@T=2466]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[LS@T=2467]> Fetched { 0001 } from #1056 for EX
	(Entirely using LS's cache)
[IC@T=2468]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[LS@T=2469]> Accepted request from EX regarding #1058
[IC@T=2470]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[IC@T=2472]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[IC@T=2474]> Delivered [0000 0000 0000 0000] from #1088 to DE
	(From IC's cache)
[LS@T=2475]> Fetched { 0002 } from #1058 for EX
	(Entirely using LS's cache)
[IC@T=2476]> Delivered [0000 0000 0000 0000] from #1090 to DE
	(From IC's cache)
[LS@T=2477]> Accepted request from EX regarding #1056
[IC@T=2478]> Delivered [0000 0000 0000 0000] from #1098 to DE
	(From IC's cache)
[IC@T=2479]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=2480]> Delivered [0000 0000 0000 0000] from #10a0 to DE
	(From IC's cache)
[IC@T=2482]> Delivered [0000 0000 0000 0000] from #10a8 to DE
	(From IC's cache)
[LS@T=2483]> Stored { 0003 } at #1056 for EX
	(Entirely using LS's cache)
[IC@T=2483]> Requested fetch window starting at #10b0 from LS
[LS@T=2484]> Accepted request from IC regarding #10b0
[EX@T=2485]> Finished executing: add [1056],  [1058] ([1056] = 3)
[EX@T=2486]> Began executing 'pop [1054] ' from #103e
[LS@T=2498]> Fetched [0000 0000 0000 0000] from #10b0 for IC
[LS@T=2499]> Accepted request from EX regarding #ffc2
[IC@T=2500]> Delivered [0000 0000 0000 0000] from #10b0 to DE
[IC@T=2501]> Requested fetch window starting at #10b8 from LS
[LS@T=2505]> Fetched { 0005 } from #ffc2 for EX
	(Entirely using LS's cache)
[LS@T=2506]> Accepted request from IC regarding #10b8
[LS@T=2520]> Fetched [0000 0000 0000 0000] from #10b8 for IC
[LS@T=2521]> Accepted request from EX regarding #1054
[IC@T=2522]> Delivered [0000 0000 0000 0000] from #10b8 to DE
[IC@T=2523]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=2523]> Requested fetch window starting at #10c0 from LS
[LS@T=2527]> Stored { 0005 } at #1054 for EX
	(Entirely using LS's cache)
[LS@T=2528]> Accepted request from IC regarding #10c0
[EX@T=2530]> Finished executing: pop [1054] ( [1054] = 5)
[EX@T=2531]> Began executing 'ret  ' from #1042
[LS@T=2542]> Fetched [0000 0000 0000 0000] from #10c0 for IC
[LS@T=2543]> Accepted request from EX regarding #ffc4
	Swapping word at #ff94 from cache with word at #ffc4 from physical memory
	Swapping word at #ff96 from cache with word at #ffc4 from physical memory
[IC@T=2544]> Delivered [0000 0000 0000 0000] from #10c0 to DE
[IC@T=2545]> Requested fetch window starting at #10c8 from LS
[LS@T=2557]> Fetched { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1026 } from #ffc4 for EX
[LS@T=2558]> Accepted request from IC regarding #10c8
[EX@T=2561]> Finished executing: ret  
Returned to state:
	IP = #1026
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[DE@T=2562]> Received signal to jump to #1026; Sent signal furter to IC
[DE@T=2562]> Ignored fetch window with start address #10b8 (awaiting one containing #1026)
[DE@T=2562]> Ignored fetch window with start address #10c0 (awaiting one containing #1026)
[EX@T=2562]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #1026)
[EX@T=2562]> Ignored instruction 'ret  ' from #104a (expecting #1026)
[EX@T=2562]> Ignored instruction 'mov [1056],  1' from #104c (expecting #1026)
[EX@T=2562]> Ignored instruction 'ret  ' from #1052 (expecting #1026)
[EX@T=2562]> Ignored malformed / residual instruction at #1054
[EX@T=2562]> Ignored malformed / residual instruction at #1056
[EX@T=2562]> Ignored malformed / residual instruction at #1058
[EX@T=2562]> Ignored malformed / residual instruction at #105a
[EX@T=2562]> Ignored malformed / residual instruction at #105c
[EX@T=2562]> Ignored malformed / residual instruction at #105e
[EX@T=2562]> Ignored malformed / residual instruction at #1060
[EX@T=2562]> Ignored malformed / residual instruction at #1062
[EX@T=2562]> Ignored malformed / residual instruction at #1064
[EX@T=2562]> Ignored malformed / residual instruction at #1066
[EX@T=2562]> Ignored malformed / residual instruction at #1068
[EX@T=2562]> Ignored malformed / residual instruction at #106a
[EX@T=2562]> Ignored malformed / residual instruction at #106c
[EX@T=2562]> Ignored malformed / residual instruction at #106e
[EX@T=2562]> Ignored malformed / residual instruction at #1070
[EX@T=2562]> Ignored malformed / residual instruction at #1072
[EX@T=2562]> Ignored malformed / residual instruction at #1074
[EX@T=2562]> Ignored malformed / residual instruction at #1076
[EX@T=2562]> Ignored malformed / residual instruction at #1078
[EX@T=2562]> Ignored malformed / residual instruction at #107a
[EX@T=2562]> Ignored malformed / residual instruction at #107c
[EX@T=2562]> Ignored malformed / residual instruction at #107e
[EX@T=2562]> Ignored malformed / residual instruction at #1080
[EX@T=2562]> Ignored malformed / residual instruction at #1082
[EX@T=2562]> Ignored malformed / residual instruction at #1084
[EX@T=2562]> Ignored malformed / residual instruction at #1086
[EX@T=2562]> Ignored malformed / residual instruction at #1088
[EX@T=2562]> Ignored malformed / residual instruction at #108a
[EX@T=2562]> Ignored malformed / residual instruction at #108c
[EX@T=2562]> Ignored malformed / residual instruction at #108e
[EX@T=2562]> Ignored malformed / residual instruction at #1090
[EX@T=2562]> Ignored malformed / residual instruction at #1092
[EX@T=2562]> Ignored malformed / residual instruction at #1094
[EX@T=2562]> Ignored malformed / residual instruction at #1096
[EX@T=2562]> Ignored malformed / residual instruction at #1098
[EX@T=2562]> Ignored malformed / residual instruction at #109a
[EX@T=2562]> Ignored malformed / residual instruction at #109c
[EX@T=2562]> Ignored malformed / residual instruction at #109e
[EX@T=2562]> Ignored malformed / residual instruction at #10a0
[EX@T=2562]> Ignored malformed / residual instruction at #10a2
[EX@T=2562]> Ignored malformed / residual instruction at #10a4
[EX@T=2562]> Ignored malformed / residual instruction at #10a6
[EX@T=2562]> Ignored malformed / residual instruction at #10a8
[EX@T=2562]> Ignored malformed / residual instruction at #10aa
[EX@T=2562]> Ignored malformed / residual instruction at #10ac
[EX@T=2562]> Ignored malformed / residual instruction at #10ae
[EX@T=2562]> Ignored malformed / residual instruction at #10b0
[EX@T=2562]> Ignored malformed / residual instruction at #10b2
[EX@T=2562]> Ignored malformed / residual instruction at #10b4
[EX@T=2562]> Ignored malformed / residual instruction at #10b6
[EX@T=2562]> Skipped empty instruction from #10b6 (trying to wait for #1026)
[LS@T=2572]> Fetched [0000 0000 0000 0000] from #10c8 for IC
[IC@T=2574]> Received signal to change IP to #1026 (aligned as #1020)
[IC@T=2575]> Requested fetch window starting at #1020 from LS
[LS@T=2576]> Accepted request from IC regarding #1020
[LS@T=2590]> Fetched [0001 3420 100a 4040] from #1020 for IC
[IC@T=2592]> Delivered [0001 3420 100a 4040] from #1020 to DE
[IC@T=2593]> Requested fetch window starting at #1028 from LS
[LS@T=2594]> Accepted request from IC regarding #1028
[LS@T=2608]> Fetched [1056 0841 1054 0001] from #1028 for IC
[IC@T=2610]> Delivered [1056 0841 1054 0001] from #1028 to DE
[IC@T=2611]> Requested fetch window starting at #1030 from LS
[LS@T=2612]> Accepted request from IC regarding #1030
[DE@T=2612]> Decoded 'push [1056] ' from #1026
[EX@T=2613]> Began executing 'push [1056] ' from #1026
[DE@T=2614]> Decoded 'sub [1054],  1' from #102a
[LS@T=2626]> Fetched [3420 100a 4440 1058] from #1030 for IC
[LS@T=2627]> Accepted request from EX regarding #1056
[IC@T=2628]> Delivered [3420 100a 4440 1058] from #1030 to DE
[IC@T=2629]> Requested fetch window starting at #1038 from LS
[DE@T=2630]> Decoded 'call 4106 ' from #1030
[DE@T=2632]> Decoded 'pop [1058] ' from #1034
[LS@T=2633]> Fetched { 0003 } from #1056 for EX
	(Entirely using LS's cache)
[LS@T=2634]> Accepted request from IC regarding #1038
[LS@T=2648]> Fetched [0442 1056 1058 4440] from #1038 for IC
[LS@T=2649]> Accepted request from EX regarding #ffd6
[IC@T=2650]> Delivered [0442 1056 1058 4440] from #1038 to DE
[IC@T=2651]> Requested fetch window starting at #1040 from LS
[DE@T=2652]> Decoded 'add [1056],  [1058]' from #1038
[LS@T=2655]> Stored { 0003 } at #ffd6 for EX
	(Entirely using LS's cache)
[LS@T=2656]> Accepted request from IC regarding #1040
[EX@T=2658]> Finished executing: push [1056] (push 3 )
[EX@T=2659]> Began executing 'sub [1054],  1' from #102a
[LS@T=2670]> Fetched [1054 3800 0c41 1056] from #1040 for IC
[LS@T=2671]> Accepted request from EX regarding #1054
[IC@T=2672]> Delivered [1054 3800 0c41 1056] from #1040 to DE
[IC@T=2673]> Requested fetch window starting at #1048 from LS
[DE@T=2674]> Decoded 'pop [1054] ' from #103e
[DE@T=2676]> Decoded 'ret  ' from #1042
[LS@T=2677]> Fetched { 0005 } from #1054 for EX
	(Entirely using LS's cache)
[LS@T=2678]> Accepted request from IC regarding #1048
[LS@T=2692]> Fetched [0000 3800 0c41 1056] from #1048 for IC
[LS@T=2693]> Accepted request from EX regarding #1054
[IC@T=2694]> Delivered [0000 3800 0c41 1056] from #1048 to DE
[IC@T=2695]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=2695]> Requested fetch window starting at #1050 from LS
[DE@T=2696]> Decoded 'mov [1056],  0' from #1044
[DE@T=2698]> Decoded 'ret  ' from #104a
[LS@T=2699]> Stored { 0004 } at #1054 for EX
	(Entirely using LS's cache)
[LS@T=2700]> Accepted request from IC regarding #1050
[EX@T=2702]> Finished executing: sub [1054],  1 ([1054] = 4)
[EX@T=2703]> Began executing 'call 4106 ' from #1030
[LS@T=2714]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=2715]> Accepted request from EX regarding #ffc2
[IC@T=2716]> Delivered [0001 3800 0004 0003] from #1050 to DE
[IC@T=2718]> Delivered [0002 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[DE@T=2718]> Decoded 'mov [1056],  1' from #104c
[IC@T=2720]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[DE@T=2720]> Decoded 'ret  ' from #1052
[LS@T=2721]> Stored { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1034 } at #ffc2 for EX
	(Entirely using LS's cache)
[IC@T=2722]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[IC@T=2724]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[EX@T=2725]> Finished executing: call 4106 
Saved state:
	IP = #1034
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[EX@T=2726]> Ignored instruction 'pop [1058] ' from #1034 (expecting #100a)
[EX@T=2726]> Ignored instruction 'add [1056],  [1058]' from #1038 (expecting #100a)
[EX@T=2726]> Ignored instruction 'pop [1054] ' from #103e (expecting #100a)
[EX@T=2726]> Ignored instruction 'ret  ' from #1042 (expecting #100a)
[EX@T=2726]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #100a)
[EX@T=2726]> Ignored instruction 'ret  ' from #104a (expecting #100a)
[EX@T=2726]> Ignored instruction 'mov [1056],  1' from #104c (expecting #100a)
[EX@T=2726]> Ignored instruction 'ret  ' from #1052 (expecting #100a)
[EX@T=2726]> Ignored malformed / residual instruction at #1054
[EX@T=2726]> Ignored malformed / residual instruction at #1056
[EX@T=2726]> Skipped empty instruction from #1056 (trying to wait for #100a)
[IC@T=2726]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[DE@T=2726]> Received signal to jump to #100a; Sent signal furter to IC
[DE@T=2726]> Ignored fetch window with start address #1058 (awaiting one containing #100a)
[DE@T=2726]> Ignored fetch window with start address #1060 (awaiting one containing #100a)
[DE@T=2726]> Ignored fetch window with start address #1068 (awaiting one containing #100a)
[DE@T=2726]> Ignored fetch window with start address #1070 (awaiting one containing #100a)
[DE@T=2726]> Ignored fetch window with start address #1078 (awaiting one containing #100a)
[IC@T=2728]> Received signal to change IP to #100a (aligned as #1008)
[IC@T=2729]> Requested fetch window starting at #1008 from LS
[LS@T=2730]> Accepted request from IC regarding #1008
[LS@T=2744]> Fetched [3c00 1841 1054 0002] from #1008 for IC
[IC@T=2746]> Delivered [3c00 1841 1054 0002] from #1008 to DE
[IC@T=2747]> Requested fetch window starting at #1010 from LS
[LS@T=2748]> Accepted request from IC regarding #1010
[DE@T=2748]> Decoded 'cmp [1054],  2' from #100a
[EX@T=2749]> Began executing 'cmp [1054],  2' from #100a
[LS@T=2762]> Fetched [2820 1044 2420 104c] from #1010 for IC
[LS@T=2763]> Accepted request from EX regarding #1054
[IC@T=2764]> Delivered [2820 1044 2420 104c] from #1010 to DE
[IC@T=2765]> Requested fetch window starting at #1018 from LS
[DE@T=2766]> Decoded 'jl 4164 ' from #1010
[DE@T=2768]> Decoded 'je 4172 ' from #1014
[LS@T=2769]> Fetched { 0004 } from #1054 for EX
	(Entirely using LS's cache)
[LS@T=2770]> Accepted request from IC regarding #1018
[EX@T=2773]> Finished executing: cmp [1054],  2 (4 ? 2) Flags.Z=0 Flags.E=0 Flags.G=1 
[EX@T=2774]> Began executing 'jl 4164 ' from #1010
[EX@T=2778]> Finished executing: jl #1044 (no)
[EX@T=2779]> Began executing 'je 4172 ' from #1014
[EX@T=2783]> Finished executing: je #104c (no)
[LS@T=2784]> Fetched [4040 1054 0841 1054] from #1018 for IC
[IC@T=2786]> Delivered [4040 1054 0841 1054] from #1018 to DE
[IC@T=2788]> Delivered [0001 3420 100a 4040] from #1020 to DE
	(From IC's cache)
[DE@T=2788]> Decoded 'push [1054] ' from #1018
[EX@T=2789]> Began executing 'push [1054] ' from #1018
[IC@T=2790]> Delivered [1056 0841 1054 0001] from #1028 to DE
	(From IC's cache)
[LS@T=2790]> Accepted request from EX regarding #1054
[DE@T=2790]> Decoded 'sub [1054],  1' from #101c
[IC@T=2792]> Delivered [3420 100a 4440 1058] from #1030 to DE
	(From IC's cache)
[DE@T=2792]> Decoded 'call 4106 ' from #1022
[IC@T=2794]> Delivered [0442 1056 1058 4440] from #1038 to DE
	(From IC's cache)
[DE@T=2794]> Decoded 'push [1056] ' from #1026
[LS@T=2796]> Fetched { 0004 } from #1054 for EX
	(Entirely using LS's cache)
[IC@T=2796]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[DE@T=2796]> Decoded 'sub [1054],  1' from #102a
[LS@T=2798]> Accepted request from EX regarding #ffc0
[IC@T=2798]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[DE@T=2798]> Decoded 'call 4106 ' from #1030
[IC@T=2799]> Requested fetch window starting at #1050 from LS
[DE@T=2800]> Decoded 'pop [1058] ' from #1034
[DE@T=2802]> Decoded 'add [1056],  [1058]' from #1038
[LS@T=2804]> Stored { 0004 } at #ffc0 for EX
	(Entirely using LS's cache)
[DE@T=2804]> Decoded 'pop [1054] ' from #103e
[LS@T=2805]> Accepted request from IC regarding #1050
[DE@T=2806]> Decoded 'ret  ' from #1042
[EX@T=2807]> Finished executing: push [1054] (push 4 )
[EX@T=2808]> Began executing 'sub [1054],  1' from #101c
[DE@T=2808]> Decoded 'mov [1056],  0' from #1044
[DE@T=2810]> Decoded 'ret  ' from #104a
[LS@T=2819]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=2820]> Accepted request from EX regarding #1054
[IC@T=2821]> Delivered [0001 3800 0004 0003] from #1050 to DE
[IC@T=2823]> Delivered [0002 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[DE@T=2823]> Decoded 'mov [1056],  1' from #104c
[IC@T=2825]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[DE@T=2825]> Decoded 'ret  ' from #1052
[LS@T=2826]> Fetched { 0004 } from #1054 for EX
	(Entirely using LS's cache)
[IC@T=2827]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[LS@T=2828]> Accepted request from EX regarding #1054
[IC@T=2828]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=2829]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[IC@T=2831]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[IC@T=2833]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[LS@T=2834]> Stored { 0003 } at #1054 for EX
	(Entirely using LS's cache)
[IC@T=2835]> Delivered [0000 0000 0000 0000] from #1088 to DE
	(From IC's cache)
[IC@T=2836]> Requested fetch window starting at #1090 from LS
[EX@T=2837]> Finished executing: sub [1054],  1 ([1054] = 3)
[LS@T=2837]> Accepted request from IC regarding #1090
[EX@T=2838]> Began executing 'call 4106 ' from #1022
[LS@T=2851]> Fetched [0000 0000 0000 0000] from #1090 for IC
[LS@T=2852]> Accepted request from EX regarding #ffac
[IC@T=2853]> Delivered [0000 0000 0000 0000] from #1090 to DE
[IC@T=2854]> Requested fetch window starting at #1098 from LS
[LS@T=2858]> Stored { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1026 } at #ffac for EX
	(Entirely using LS's cache)
[LS@T=2859]> Accepted request from IC regarding #1098
[EX@T=2862]> Finished executing: call 4106 
Saved state:
	IP = #1026
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[EX@T=2863]> Ignored instruction 'push [1056] ' from #1026 (expecting #100a)
[EX@T=2863]> Ignored instruction 'sub [1054],  1' from #102a (expecting #100a)
[EX@T=2863]> Ignored instruction 'call 4106 ' from #1030 (expecting #100a)
[EX@T=2863]> Ignored instruction 'pop [1058] ' from #1034 (expecting #100a)
[EX@T=2863]> Ignored instruction 'add [1056],  [1058]' from #1038 (expecting #100a)
[EX@T=2863]> Ignored instruction 'pop [1054] ' from #103e (expecting #100a)
[EX@T=2863]> Ignored instruction 'ret  ' from #1042 (expecting #100a)
[EX@T=2863]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #100a)
[EX@T=2863]> Ignored instruction 'ret  ' from #104a (expecting #100a)
[EX@T=2863]> Ignored instruction 'mov [1056],  1' from #104c (expecting #100a)
[EX@T=2863]> Ignored instruction 'ret  ' from #1052 (expecting #100a)
[EX@T=2863]> Ignored malformed / residual instruction at #1054
[EX@T=2863]> Ignored malformed / residual instruction at #1056
[EX@T=2863]> Ignored malformed / residual instruction at #1058
[EX@T=2863]> Ignored malformed / residual instruction at #105a
[EX@T=2863]> Ignored malformed / residual instruction at #105c
[EX@T=2863]> Ignored malformed / residual instruction at #105e
[EX@T=2863]> Ignored malformed / residual instruction at #1060
[EX@T=2863]> Ignored malformed / residual instruction at #1062
[EX@T=2863]> Ignored malformed / residual instruction at #1064
[EX@T=2863]> Ignored malformed / residual instruction at #1066
[EX@T=2863]> Ignored malformed / residual instruction at #1068
[EX@T=2863]> Ignored malformed / residual instruction at #106a
[EX@T=2863]> Ignored malformed / residual instruction at #106c
[EX@T=2863]> Ignored malformed / residual instruction at #106e
[EX@T=2863]> Ignored malformed / residual instruction at #1070
[EX@T=2863]> Ignored malformed / residual instruction at #1072
[EX@T=2863]> Ignored malformed / residual instruction at #1074
[EX@T=2863]> Ignored malformed / residual instruction at #1076
[EX@T=2863]> Ignored malformed / residual instruction at #1078
[EX@T=2863]> Skipped empty instruction from #1078 (trying to wait for #100a)
[DE@T=2864]> Received signal to jump to #100a; Sent signal furter to IC
[DE@T=2864]> Ignored fetch window with start address #1080 (awaiting one containing #100a)
[DE@T=2864]> Ignored fetch window with start address #1088 (awaiting one containing #100a)
[DE@T=2864]> Ignored fetch window with start address #1090 (awaiting one containing #100a)
[LS@T=2873]> Fetched [0000 0000 0000 0000] from #1098 for IC
[IC@T=2875]> Received signal to change IP to #100a (aligned as #1008)
[IC@T=2876]> Requested fetch window starting at #1008 from LS
[LS@T=2877]> Accepted request from IC regarding #1008
[LS@T=2891]> Fetched [3c00 1841 1054 0002] from #1008 for IC
[IC@T=2893]> Delivered [3c00 1841 1054 0002] from #1008 to DE
[IC@T=2894]> Requested fetch window starting at #1010 from LS
[LS@T=2895]> Accepted request from IC regarding #1010
[DE@T=2895]> Decoded 'cmp [1054],  2' from #100a
[EX@T=2896]> Began executing 'cmp [1054],  2' from #100a
[LS@T=2909]> Fetched [2820 1044 2420 104c] from #1010 for IC
[LS@T=2910]> Accepted request from EX regarding #1054
[IC@T=2911]> Delivered [2820 1044 2420 104c] from #1010 to DE
[IC@T=2913]> Delivered [4040 1054 0841 1054] from #1018 to DE
	(From IC's cache)
[DE@T=2913]> Decoded 'jl 4164 ' from #1010
[IC@T=2915]> Delivered [0001 3420 100a 4040] from #1020 to DE
	(From IC's cache)
[DE@T=2915]> Decoded 'je 4172 ' from #1014
[LS@T=2916]> Fetched { 0003 } from #1054 for EX
	(Entirely using LS's cache)
[IC@T=2917]> Delivered [1056 0841 1054 0001] from #1028 to DE
	(From IC's cache)
[DE@T=2917]> Decoded 'push [1054] ' from #1018
[IC@T=2919]> Delivered [3420 100a 4440 1058] from #1030 to DE
	(From IC's cache)
[DE@T=2919]> Decoded 'sub [1054],  1' from #101c
[IC@T=2920]> Requested fetch window starting at #1038 from LS
[EX@T=2920]> Finished executing: cmp [1054],  2 (3 ? 2) Flags.Z=0 Flags.E=0 Flags.G=1 
[EX@T=2921]> Began executing 'jl 4164 ' from #1010
[DE@T=2921]> Decoded 'call 4106 ' from #1022
[LS@T=2921]> Accepted request from IC regarding #1038
[DE@T=2923]> Decoded 'push [1056] ' from #1026
[EX@T=2925]> Finished executing: jl #1044 (no)
[DE@T=2925]> Decoded 'sub [1054],  1' from #102a
[EX@T=2926]> Began executing 'je 4172 ' from #1014
[DE@T=2927]> Decoded 'call 4106 ' from #1030
[DE@T=2929]> Decoded 'pop [1058] ' from #1034
[EX@T=2930]> Finished executing: je #104c (no)
[EX@T=2931]> Began executing 'push [1054] ' from #1018
[LS@T=2935]> Fetched [0442 1056 1058 4440] from #1038 for IC
[LS@T=2936]> Accepted request from EX regarding #1054
[IC@T=2937]> Delivered [0442 1056 1058 4440] from #1038 to DE
[DE@T=2939]> Decoded 'add [1056],  [1058]' from #1038
[IC@T=2939]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[DE@T=2941]> Decoded 'pop [1054] ' from #103e
[IC@T=2941]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[LS@T=2942]> Fetched { 0003 } from #1054 for EX
	(Entirely using LS's cache)
[IC@T=2942]> Requested fetch window starting at #1050 from LS
[LS@T=2943]> Accepted request from IC regarding #1050
[DE@T=2943]> Decoded 'ret  ' from #1042
[DE@T=2945]> Decoded 'mov [1056],  0' from #1044
[DE@T=2947]> Decoded 'ret  ' from #104a
[LS@T=2957]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=2958]> Accepted request from EX regarding #ffaa
[IC@T=2959]> Delivered [0001 3800 0003 0003] from #1050 to DE
[IC@T=2961]> Delivered [0002 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[DE@T=2961]> Decoded 'mov [1056],  1' from #104c
[IC@T=2963]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[DE@T=2963]> Decoded 'ret  ' from #1052
[LS@T=2964]> Stored { 0003 } at #ffaa for EX
	(Entirely using LS's cache)
[IC@T=2965]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[IC@T=2967]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[EX@T=2967]> Finished executing: push [1054] (push 3 )
[EX@T=2968]> Began executing 'sub [1054],  1' from #101c
[LS@T=2969]> Accepted request from EX regarding #1054
[IC@T=2969]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[IC@T=2971]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[IC@T=2972]> Requested fetch window starting at #1088 from LS
[LS@T=2975]> Fetched { 0003 } from #1054 for EX
	(Entirely using LS's cache)
[LS@T=2976]> Accepted request from IC regarding #1088
[LS@T=2990]> Fetched [0000 0000 0000 0000] from #1088 for IC
[LS@T=2991]> Accepted request from EX regarding #1054
[IC@T=2992]> Delivered [0000 0000 0000 0000] from #1088 to DE
[IC@T=2993]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=2993]> Requested fetch window starting at #1090 from LS
[LS@T=2997]> Stored { 0002 } at #1054 for EX
	(Entirely using LS's cache)
[LS@T=2998]> Accepted request from IC regarding #1090
[EX@T=3000]> Finished executing: sub [1054],  1 ([1054] = 2)
[EX@T=3001]> Began executing 'call 4106 ' from #1022
[LS@T=3012]> Fetched [0000 0000 0000 0000] from #1090 for IC
[LS@T=3013]> Accepted request from EX regarding #ff96
	Swapping word at #ffd6 from cache with word at #ff96 from physical memory.
[IC@T=3014]> Delivered [0000 0000 0000 0000] from #1090 to DE
[IC@T=3015]> Requested fetch window starting at #1098 from LS
[LS@T=3027]> Stored { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1026 } at #ff96 for EX
[LS@T=3028]> Accepted request from IC regarding #1098
[EX@T=3031]> Finished executing: call 4106 
Saved state:
	IP = #1026
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[DE@T=3032]> Received signal to jump to #100a; Sent signal furter to IC
[EX@T=3032]> Ignored instruction 'push [1056] ' from #1026 (expecting #100a)
[EX@T=3032]> Ignored instruction 'sub [1054],  1' from #102a (expecting #100a)
[EX@T=3032]> Ignored instruction 'call 4106 ' from #1030 (expecting #100a)
[EX@T=3032]> Ignored instruction 'pop [1058] ' from #1034 (expecting #100a)
[EX@T=3032]> Ignored instruction 'add [1056],  [1058]' from #1038 (expecting #100a)
[EX@T=3032]> Ignored instruction 'pop [1054] ' from #103e (expecting #100a)
[EX@T=3032]> Ignored instruction 'ret  ' from #1042 (expecting #100a)
[EX@T=3032]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #100a)
[EX@T=3032]> Ignored instruction 'ret  ' from #104a (expecting #100a)
[EX@T=3032]> Ignored instruction 'mov [1056],  1' from #104c (expecting #100a)
[EX@T=3032]> Ignored instruction 'ret  ' from #1052 (expecting #100a)
[EX@T=3032]> Ignored malformed / residual instruction at #1054
[EX@T=3032]> Ignored malformed / residual instruction at #1056
[EX@T=3032]> Ignored malformed / residual instruction at #1058
[EX@T=3032]> Ignored malformed / residual instruction at #105a
[EX@T=3032]> Ignored malformed / residual instruction at #105c
[EX@T=3032]> Ignored malformed / residual instruction at #105e
[EX@T=3032]> Ignored malformed / residual instruction at #1060
[EX@T=3032]> Ignored malformed / residual instruction at #1062
[EX@T=3032]> Ignored malformed / residual instruction at #1064
[EX@T=3032]> Ignored malformed / residual instruction at #1066
[EX@T=3032]> Ignored malformed / residual instruction at #1068
[EX@T=3032]> Ignored malformed / residual instruction at #106a
[EX@T=3032]> Ignored malformed / residual instruction at #106c
[EX@T=3032]> Ignored malformed / residual instruction at #106e
[EX@T=3032]> Ignored malformed / residual instruction at #1070
[EX@T=3032]> Ignored malformed / residual instruction at #1072
[EX@T=3032]> Ignored malformed / residual instruction at #1074
[EX@T=3032]> Ignored malformed / residual instruction at #1076
[EX@T=3032]> Ignored malformed / residual instruction at #1078
[EX@T=3032]> Ignored malformed / residual instruction at #107a
[EX@T=3032]> Ignored malformed / residual instruction at #107c
[EX@T=3032]> Ignored malformed / residual instruction at #107e
[EX@T=3032]> Ignored malformed / residual instruction at #1080
[EX@T=3032]> Ignored malformed / residual instruction at #1082
[EX@T=3032]> Ignored malformed / residual instruction at #1084
[EX@T=3032]> Ignored malformed / residual instruction at #1086
[EX@T=3032]> Ignored malformed / residual instruction at #1088
[EX@T=3032]> Ignored malformed / residual instruction at #108a
[EX@T=3032]> Ignored malformed / residual instruction at #108c
[EX@T=3032]> Ignored malformed / residual instruction at #108e
[EX@T=3032]> Ignored malformed / residual instruction at #1090
[EX@T=3032]> Ignored malformed / residual instruction at #1092
[EX@T=3032]> Ignored malformed / residual instruction at #1094
[EX@T=3032]> Ignored malformed / residual instruction at #1096
[EX@T=3032]> Skipped empty instruction from #1096 (trying to wait for #100a)
[LS@T=3042]> Fetched [0000 0000 0000 0000] from #1098 for IC
[IC@T=3044]> Received signal to change IP to #100a (aligned as #1008)
[IC@T=3045]> Requested fetch window starting at #1008 from LS
[LS@T=3046]> Accepted request from IC regarding #1008
[LS@T=3060]> Fetched [3c00 1841 1054 0002] from #1008 for IC
[IC@T=3062]> Delivered [3c00 1841 1054 0002] from #1008 to DE
[IC@T=3063]> Requested fetch window starting at #1010 from LS
[DE@T=3064]> Decoded 'cmp [1054],  2' from #100a
[LS@T=3064]> Accepted request from IC regarding #1010
[EX@T=3065]> Began executing 'cmp [1054],  2' from #100a
[LS@T=3078]> Fetched [2820 1044 2420 104c] from #1010 for IC
[LS@T=3079]> Accepted request from EX regarding #1054
[IC@T=3080]> Delivered [2820 1044 2420 104c] from #1010 to DE
[IC@T=3082]> Delivered [4040 1054 0841 1054] from #1018 to DE
	(From IC's cache)
[DE@T=3082]> Decoded 'jl 4164 ' from #1010
[IC@T=3084]> Delivered [0001 3420 100a 4040] from #1020 to DE
	(From IC's cache)
[DE@T=3084]> Decoded 'je 4172 ' from #1014
[IC@T=3085]> Requested fetch window starting at #1028 from LS
[LS@T=3085]> Fetched { 0002 } from #1054 for EX
	(Entirely using LS's cache)
[DE@T=3086]> Decoded 'push [1054] ' from #1018
[LS@T=3086]> Accepted request from IC regarding #1028
[DE@T=3088]> Decoded 'sub [1054],  1' from #101c
[EX@T=3089]> Finished executing: cmp [1054],  2 (2 ? 2) Flags.Z=0 Flags.E=1 Flags.G=0 
[EX@T=3090]> Began executing 'jl 4164 ' from #1010
[DE@T=3090]> Decoded 'call 4106 ' from #1022
[EX@T=3094]> Finished executing: jl #1044 (no)
[EX@T=3095]> Began executing 'je 4172 ' from #1014
[EX@T=3099]> Finished executing: je #104c (yes)
[EX@T=3100]> Ignored instruction 'push [1054] ' from #1018 (expecting #104c)
[EX@T=3100]> Ignored instruction 'sub [1054],  1' from #101c (expecting #104c)
[EX@T=3100]> Ignored instruction 'call 4106 ' from #1022 (expecting #104c)
[LS@T=3100]> Fetched [1056 0841 1054 0001] from #1028 for IC
[DE@T=3100]> Received signal to jump to #104c; Sent signal furter to IC
[IC@T=3102]> Received signal to change IP to #104c (aligned as #1048)
[IC@T=3104]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[IC@T=3105]> Requested fetch window starting at #1050 from LS
[LS@T=3106]> Accepted request from IC regarding #1050
[LS@T=3120]> Fetched [0001 3800 0006 0000] from #1050 for IC
[IC@T=3122]> Delivered [0001 3800 0002 0003] from #1050 to DE
[IC@T=3124]> Delivered [0002 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[DE@T=3124]> Decoded 'mov [1056],  1' from #104c
[EX@T=3125]> Began executing 'mov [1056],  1' from #104c
[IC@T=3126]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[LS@T=3126]> Accepted request from EX regarding #1056
[DE@T=3126]> Decoded 'ret  ' from #1052
[IC@T=3127]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=3128]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[IC@T=3130]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[IC@T=3132]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[LS@T=3132]> Stored { 0001 } at #1056 for EX
	(Entirely using LS's cache)
[IC@T=3134]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[IC@T=3135]> Requested fetch window starting at #1088 from LS
[LS@T=3136]> Accepted request from IC regarding #1088
[EX@T=3136]> Finished executing: mov [1056],  1 ([1056] = 1)
[EX@T=3137]> Began executing 'ret  ' from #1052
[LS@T=3150]> Fetched [0000 0000 0000 0000] from #1088 for IC
[LS@T=3151]> Accepted request from EX regarding #ff96
[IC@T=3152]> Delivered [0000 0000 0000 0000] from #1088 to DE
[IC@T=3153]> Requested fetch window starting at #1090 from LS
[LS@T=3157]> Fetched { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1026 } from #ff96 for EX
	(Entirely using LS's cache)
[LS@T=3158]> Accepted request from IC regarding #1090
[EX@T=3161]> Finished executing: ret  
Returned to state:
	IP = #1026
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[EX@T=3162]> Ignored malformed / residual instruction at #1054
[EX@T=3162]> Ignored malformed / residual instruction at #1056
[EX@T=3162]> Ignored malformed / residual instruction at #1058
[EX@T=3162]> Ignored malformed / residual instruction at #105a
[EX@T=3162]> Ignored malformed / residual instruction at #105c
[EX@T=3162]> Ignored malformed / residual instruction at #105e
[EX@T=3162]> Ignored malformed / residual instruction at #1060
[EX@T=3162]> Ignored malformed / residual instruction at #1062
[EX@T=3162]> Ignored malformed / residual instruction at #1064
[EX@T=3162]> Ignored malformed / residual instruction at #1066
[EX@T=3162]> Ignored malformed / residual instruction at #1068
[EX@T=3162]> Ignored malformed / residual instruction at #106a
[EX@T=3162]> Ignored malformed / residual instruction at #106c
[EX@T=3162]> Ignored malformed / residual instruction at #106e
[EX@T=3162]> Ignored malformed / residual instruction at #1070
[EX@T=3162]> Ignored malformed / residual instruction at #1072
[EX@T=3162]> Ignored malformed / residual instruction at #1074
[EX@T=3162]> Ignored malformed / residual instruction at #1076
[EX@T=3162]> Skipped empty instruction from #1076 (trying to wait for #1026)
[DE@T=3163]> Received signal to jump to #1026; Sent signal furter to IC
[DE@T=3163]> Ignored fetch window with start address #1078 (awaiting one containing #1026)
[DE@T=3163]> Ignored fetch window with start address #1080 (awaiting one containing #1026)
[DE@T=3163]> Ignored fetch window with start address #1088 (awaiting one containing #1026)
[LS@T=3172]> Fetched [0000 0000 0000 0000] from #1090 for IC
[IC@T=3174]> Received signal to change IP to #1026 (aligned as #1020)
[IC@T=3176]> Delivered [0001 3420 100a 4040] from #1020 to DE
	(From IC's cache)
[IC@T=3178]> Delivered [1056 0841 1054 0001] from #1028 to DE
	(From IC's cache)
[DE@T=3180]> Decoded 'push [1056] ' from #1026
[IC@T=3180]> Delivered [3420 100a 4440 1058] from #1030 to DE
	(From IC's cache)
[EX@T=3181]> Began executing 'push [1056] ' from #1026
[DE@T=3182]> Decoded 'sub [1054],  1' from #102a
[LS@T=3182]> Accepted request from EX regarding #1056
[IC@T=3182]> Delivered [0442 1056 1058 4440] from #1038 to DE
	(From IC's cache)
[DE@T=3184]> Decoded 'call 4106 ' from #1030
[IC@T=3184]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[DE@T=3186]> Decoded 'pop [1058] ' from #1034
[IC@T=3186]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[IC@T=3187]> Requested fetch window starting at #1050 from LS
[DE@T=3188]> Decoded 'add [1056],  [1058]' from #1038
[LS@T=3188]> Fetched { 0001 } from #1056 for EX
	(Entirely using LS's cache)
[LS@T=3189]> Accepted request from IC regarding #1050
[DE@T=3190]> Decoded 'pop [1054] ' from #103e
[DE@T=3192]> Decoded 'ret  ' from #1042
[DE@T=3194]> Decoded 'mov [1056],  0' from #1044
[DE@T=3196]> Decoded 'ret  ' from #104a
[LS@T=3203]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=3204]> Accepted request from EX regarding #ffa8
[IC@T=3205]> Delivered [0001 3800 0002 0001] from #1050 to DE
[IC@T=3207]> Delivered [0002 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[DE@T=3207]> Decoded 'mov [1056],  1' from #104c
[IC@T=3209]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[DE@T=3209]> Decoded 'ret  ' from #1052
[LS@T=3210]> Stored { 0001 } at #ffa8 for EX
	(Entirely using LS's cache)
[IC@T=3211]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[EX@T=3213]> Finished executing: push [1056] (push 1 )
[IC@T=3213]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[EX@T=3214]> Began executing 'sub [1054],  1' from #102a
[LS@T=3215]> Accepted request from EX regarding #1054
[IC@T=3215]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[IC@T=3217]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[IC@T=3219]> Delivered [0000 0000 0000 0000] from #1088 to DE
	(From IC's cache)
[IC@T=3221]> Delivered [0000 0000 0000 0000] from #1090 to DE
	(From IC's cache)
[LS@T=3221]> Fetched { 0002 } from #1054 for EX
	(Entirely using LS's cache)
[IC@T=3222]> Requested fetch window starting at #1098 from LS
[LS@T=3223]> Accepted request from IC regarding #1098
[LS@T=3237]> Fetched [0000 0000 0000 0000] from #1098 for IC
[LS@T=3238]> Accepted request from EX regarding #1054
[IC@T=3239]> Delivered [0000 0000 0000 0000] from #1098 to DE
[IC@T=3240]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=3240]> Requested fetch window starting at #10a0 from LS
[LS@T=3244]> Stored { 0001 } at #1054 for EX
	(Entirely using LS's cache)
[LS@T=3245]> Accepted request from IC regarding #10a0
[EX@T=3247]> Finished executing: sub [1054],  1 ([1054] = 1)
[EX@T=3248]> Began executing 'call 4106 ' from #1030
[LS@T=3259]> Fetched [0000 0000 0000 0000] from #10a0 for IC
[LS@T=3260]> Accepted request from EX regarding #ff94
	Swapping word at #ffd4 from cache with word at #ff94 from physical memory.
[IC@T=3261]> Delivered [0000 0000 0000 0000] from #10a0 to DE
[IC@T=3262]> Requested fetch window starting at #10a8 from LS
[LS@T=3274]> Stored { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1034 } at #ff94 for EX
[LS@T=3275]> Accepted request from IC regarding #10a8
[EX@T=3278]> Finished executing: call 4106 
Saved state:
	IP = #1034
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[EX@T=3279]> Ignored instruction 'pop [1058] ' from #1034 (expecting #100a)
[EX@T=3279]> Ignored instruction 'add [1056],  [1058]' from #1038 (expecting #100a)
[EX@T=3279]> Ignored instruction 'pop [1054] ' from #103e (expecting #100a)
[EX@T=3279]> Ignored instruction 'ret  ' from #1042 (expecting #100a)
[EX@T=3279]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #100a)
[EX@T=3279]> Ignored instruction 'ret  ' from #104a (expecting #100a)
[EX@T=3279]> Ignored instruction 'mov [1056],  1' from #104c (expecting #100a)
[EX@T=3279]> Ignored instruction 'ret  ' from #1052 (expecting #100a)
[EX@T=3279]> Ignored malformed / residual instruction at #1054
[EX@T=3279]> Ignored malformed / residual instruction at #1056
[EX@T=3279]> Ignored malformed / residual instruction at #1058
[EX@T=3279]> Ignored malformed / residual instruction at #105a
[EX@T=3279]> Ignored malformed / residual instruction at #105c
[EX@T=3279]> Ignored malformed / residual instruction at #105e
[EX@T=3279]> Ignored malformed / residual instruction at #1060
[EX@T=3279]> Ignored malformed / residual instruction at #1062
[EX@T=3279]> Ignored malformed / residual instruction at #1064
[EX@T=3279]> Ignored malformed / residual instruction at #1066
[EX@T=3279]> Ignored malformed / residual instruction at #1068
[EX@T=3279]> Ignored malformed / residual instruction at #106a
[EX@T=3279]> Ignored malformed / residual instruction at #106c
[EX@T=3279]> Ignored malformed / residual instruction at #106e
[EX@T=3279]> Ignored malformed / residual instruction at #1070
[EX@T=3279]> Ignored malformed / residual instruction at #1072
[EX@T=3279]> Ignored malformed / residual instruction at #1074
[EX@T=3279]> Ignored malformed / residual instruction at #1076
[EX@T=3279]> Ignored malformed / residual instruction at #1078
[EX@T=3279]> Ignored malformed / residual instruction at #107a
[EX@T=3279]> Ignored malformed / residual instruction at #107c
[EX@T=3279]> Ignored malformed / residual instruction at #107e
[EX@T=3279]> Ignored malformed / residual instruction at #1080
[EX@T=3279]> Ignored malformed / residual instruction at #1082
[EX@T=3279]> Ignored malformed / residual instruction at #1084
[EX@T=3279]> Ignored malformed / residual instruction at #1086
[EX@T=3279]> Ignored malformed / residual instruction at #1088
[EX@T=3279]> Ignored malformed / residual instruction at #108a
[EX@T=3279]> Ignored malformed / residual instruction at #108c
[EX@T=3279]> Ignored malformed / residual instruction at #108e
[EX@T=3279]> Ignored malformed / residual instruction at #1090
[EX@T=3279]> Ignored malformed / residual instruction at #1092
[EX@T=3279]> Ignored malformed / residual instruction at #1094
[EX@T=3279]> Ignored malformed / residual instruction at #1096
[EX@T=3279]> Ignored malformed / residual instruction at #1098
[EX@T=3279]> Skipped empty instruction from #1098 (trying to wait for #100a)
[DE@T=3280]> Received signal to jump to #100a; Sent signal furter to IC
[DE@T=3280]> Ignored fetch window with start address #10a0 (awaiting one containing #100a)
[LS@T=3289]> Fetched [0000 0000 0000 0000] from #10a8 for IC
[IC@T=3291]> Received signal to change IP to #100a (aligned as #1008)
[IC@T=3292]> Requested fetch window starting at #1008 from LS
[LS@T=3293]> Accepted request from IC regarding #1008
[LS@T=3307]> Fetched [3c00 1841 1054 0002] from #1008 for IC
[IC@T=3309]> Delivered [3c00 1841 1054 0002] from #1008 to DE
[IC@T=3310]> Requested fetch window starting at #1010 from LS
[DE@T=3311]> Decoded 'cmp [1054],  2' from #100a
[LS@T=3311]> Accepted request from IC regarding #1010
[EX@T=3312]> Began executing 'cmp [1054],  2' from #100a
[LS@T=3325]> Fetched [2820 1044 2420 104c] from #1010 for IC
[LS@T=3326]> Accepted request from EX regarding #1054
[IC@T=3327]> Delivered [2820 1044 2420 104c] from #1010 to DE
[IC@T=3328]> Requested fetch window starting at #1018 from LS
[DE@T=3329]> Decoded 'jl 4164 ' from #1010
[DE@T=3331]> Decoded 'je 4172 ' from #1014
[LS@T=3332]> Fetched { 0001 } from #1054 for EX
	(Entirely using LS's cache)
[LS@T=3333]> Accepted request from IC regarding #1018
[EX@T=3336]> Finished executing: cmp [1054],  2 (1 ? 2) Flags.Z=0 Flags.E=0 Flags.G=0 
[EX@T=3337]> Began executing 'jl 4164 ' from #1010
[EX@T=3341]> Finished executing: jl #1044 (yes)
[DE@T=3342]> Received signal to jump to #1044; Sent signal furter to IC
[EX@T=3342]> Ignored instruction 'je 4172 ' from #1014 (expecting #1044)
[LS@T=3347]> Fetched [4040 1054 0841 1054] from #1018 for IC
[IC@T=3349]> Received signal to change IP to #1044 (aligned as #1040)
[IC@T=3351]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[IC@T=3353]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[IC@T=3354]> Requested fetch window starting at #1050 from LS
[LS@T=3355]> Accepted request from IC regarding #1050
[DE@T=3355]> Decoded 'mov [1056],  0' from #1044
[EX@T=3356]> Began executing 'mov [1056],  0' from #1044
[DE@T=3357]> Decoded 'ret  ' from #104a
[LS@T=3369]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=3370]> Accepted request from EX regarding #1056
[IC@T=3371]> Delivered [0001 3800 0001 0001] from #1050 to DE
[IC@T=3372]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=3373]> Delivered [0002 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[DE@T=3373]> Decoded 'mov [1056],  1' from #104c
[IC@T=3375]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[DE@T=3375]> Decoded 'ret  ' from #1052
[LS@T=3376]> Stored { 0000 } at #1056 for EX
	(Entirely using LS's cache)
[IC@T=3377]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[IC@T=3379]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[EX@T=3380]> Finished executing: mov [1056],  0 ([1056] = 0)
[EX@T=3381]> Began executing 'ret  ' from #104a
[IC@T=3381]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[LS@T=3382]> Accepted request from EX regarding #ff94
[IC@T=3383]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[IC@T=3384]> Requested fetch window starting at #1088 from LS
[LS@T=3388]> Fetched { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1034 } from #ff94 for EX
	(Entirely using LS's cache)
[LS@T=3389]> Accepted request from IC regarding #1088
[EX@T=3392]> Finished executing: ret  
Returned to state:
	IP = #1034
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[EX@T=3393]> Ignored instruction 'mov [1056],  1' from #104c (expecting #1034)
[EX@T=3393]> Ignored instruction 'ret  ' from #1052 (expecting #1034)
[EX@T=3393]> Ignored malformed / residual instruction at #1054
[EX@T=3393]> Ignored malformed / residual instruction at #1056
[EX@T=3393]> Ignored malformed / residual instruction at #1058
[EX@T=3393]> Ignored malformed / residual instruction at #105a
[EX@T=3393]> Ignored malformed / residual instruction at #105c
[EX@T=3393]> Ignored malformed / residual instruction at #105e
[EX@T=3393]> Ignored malformed / residual instruction at #1060
[EX@T=3393]> Ignored malformed / residual instruction at #1062
[EX@T=3393]> Skipped empty instruction from #1062 (trying to wait for #1034)
[DE@T=3393]> Received signal to jump to #1034; Sent signal furter to IC
[DE@T=3393]> Ignored fetch window with start address #1068 (awaiting one containing #1034)
[DE@T=3393]> Ignored fetch window with start address #1070 (awaiting one containing #1034)
[DE@T=3393]> Ignored fetch window with start address #1078 (awaiting one containing #1034)
[DE@T=3393]> Ignored fetch window with start address #1080 (awaiting one containing #1034)
[LS@T=3403]> Fetched [0000 0000 0000 0000] from #1088 for IC
[IC@T=3405]> Received signal to change IP to #1034 (aligned as #1030)
[IC@T=3407]> Delivered [3420 100a 4440 1058] from #1030 to DE
	(From IC's cache)
[DE@T=3409]> Decoded 'pop [1058] ' from #1034
[IC@T=3409]> Delivered [0442 1056 1058 4440] from #1038 to DE
	(From IC's cache)
[EX@T=3410]> Began executing 'pop [1058] ' from #1034
[LS@T=3411]> Accepted request from EX regarding #ffa8
[DE@T=3411]> Decoded 'add [1056],  [1058]' from #1038
[IC@T=3411]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[DE@T=3413]> Decoded 'pop [1054] ' from #103e
[IC@T=3413]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[IC@T=3414]> Requested fetch window starting at #1050 from LS
[DE@T=3415]> Decoded 'ret  ' from #1042
[LS@T=3417]> Fetched { 0001 } from #ffa8 for EX
	(Entirely using LS's cache)
[DE@T=3417]> Decoded 'mov [1056],  0' from #1044
[LS@T=3418]> Accepted request from IC regarding #1050
[DE@T=3419]> Decoded 'ret  ' from #104a
[LS@T=3432]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=3433]> Accepted request from EX regarding #1058
[IC@T=3434]> Delivered [0001 3800 0001 0000] from #1050 to DE
[IC@T=3435]> Invalidated cached fetch window from #1058 as per LS's signal
[IC@T=3435]> Requested fetch window starting at #1058 from LS
[DE@T=3436]> Decoded 'mov [1056],  1' from #104c
[DE@T=3438]> Decoded 'ret  ' from #1052
[LS@T=3439]> Stored { 0001 } at #1058 for EX
	(Entirely using LS's cache)
[LS@T=3440]> Accepted request from IC regarding #1058
[EX@T=3442]> Finished executing: pop [1058] ( [1058] = 1)
[EX@T=3443]> Began executing 'add [1056],  [1058]' from #1038
[LS@T=3454]> Fetched [0000 0000 0000 0000] from #1058 for IC
[LS@T=3455]> Accepted request from EX regarding #1056
[IC@T=3456]> Delivered [0001 0000 0000 0000] from #1058 to DE
[IC@T=3458]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[IC@T=3460]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[LS@T=3461]> Fetched { 0000 } from #1056 for EX
	(Entirely using LS's cache)
[IC@T=3462]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[LS@T=3463]> Accepted request from EX regarding #1058
[IC@T=3464]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[IC@T=3466]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[IC@T=3468]> Delivered [0000 0000 0000 0000] from #1088 to DE
	(From IC's cache)
[IC@T=3469]> Requested fetch window starting at #1090 from LS
[LS@T=3469]> Fetched { 0001 } from #1058 for EX
	(Entirely using LS's cache)
[LS@T=3470]> Accepted request from IC regarding #1090
[LS@T=3484]> Fetched [0000 0000 0000 0000] from #1090 for IC
[LS@T=3485]> Accepted request from EX regarding #1056
[IC@T=3486]> Delivered [0000 0000 0000 0000] from #1090 to DE
[IC@T=3487]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=3487]> Requested fetch window starting at #1098 from LS
[LS@T=3491]> Stored { 0001 } at #1056 for EX
	(Entirely using LS's cache)
[LS@T=3492]> Accepted request from IC regarding #1098
[EX@T=3493]> Finished executing: add [1056],  [1058] ([1056] = 1)
[EX@T=3494]> Began executing 'pop [1054] ' from #103e
[LS@T=3506]> Fetched [0000 0000 0000 0000] from #1098 for IC
[LS@T=3507]> Accepted request from EX regarding #ffaa
[IC@T=3508]> Delivered [0000 0000 0000 0000] from #1098 to DE
[IC@T=3509]> Requested fetch window starting at #10a0 from LS
[LS@T=3513]> Fetched { 0003 } from #ffaa for EX
	(Entirely using LS's cache)
[LS@T=3514]> Accepted request from IC regarding #10a0
[LS@T=3528]> Fetched [0000 0000 0000 0000] from #10a0 for IC
[LS@T=3529]> Accepted request from EX regarding #1054
[IC@T=3530]> Delivered [0000 0000 0000 0000] from #10a0 to DE
[IC@T=3531]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=3531]> Requested fetch window starting at #10a8 from LS
[LS@T=3535]> Stored { 0003 } at #1054 for EX
	(Entirely using LS's cache)
[LS@T=3536]> Accepted request from IC regarding #10a8
[EX@T=3538]> Finished executing: pop [1054] ( [1054] = 3)
[EX@T=3539]> Began executing 'ret  ' from #1042
[LS@T=3550]> Fetched [0000 0000 0000 0000] from #10a8 for IC
[LS@T=3551]> Accepted request from EX regarding #ffac
[IC@T=3552]> Delivered [0000 0000 0000 0000] from #10a8 to DE
[IC@T=3553]> Requested fetch window starting at #10b0 from LS
[LS@T=3557]> Fetched { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1026 } from #ffac for EX
	(Entirely using LS's cache)
[LS@T=3558]> Accepted request from IC regarding #10b0
[EX@T=3561]> Finished executing: ret  
Returned to state:
	IP = #1026
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[EX@T=3562]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #1026)
[EX@T=3562]> Ignored instruction 'ret  ' from #104a (expecting #1026)
[EX@T=3562]> Ignored instruction 'mov [1056],  1' from #104c (expecting #1026)
[EX@T=3562]> Ignored instruction 'ret  ' from #1052 (expecting #1026)
[EX@T=3562]> Ignored malformed / residual instruction at #1054
[EX@T=3562]> Ignored malformed / residual instruction at #1056
[EX@T=3562]> Ignored malformed / residual instruction at #1058
[EX@T=3562]> Ignored malformed / residual instruction at #105a
[EX@T=3562]> Ignored malformed / residual instruction at #105c
[EX@T=3562]> Ignored malformed / residual instruction at #105e
[EX@T=3562]> Ignored malformed / residual instruction at #1060
[EX@T=3562]> Ignored malformed / residual instruction at #1062
[EX@T=3562]> Ignored malformed / residual instruction at #1064
[EX@T=3562]> Ignored malformed / residual instruction at #1066
[EX@T=3562]> Ignored malformed / residual instruction at #1068
[EX@T=3562]> Ignored malformed / residual instruction at #106a
[EX@T=3562]> Ignored malformed / residual instruction at #106c
[EX@T=3562]> Ignored malformed / residual instruction at #106e
[EX@T=3562]> Ignored malformed / residual instruction at #1070
[EX@T=3562]> Ignored malformed / residual instruction at #1072
[EX@T=3562]> Ignored malformed / residual instruction at #1074
[EX@T=3562]> Ignored malformed / residual instruction at #1076
[EX@T=3562]> Ignored malformed / residual instruction at #1078
[EX@T=3562]> Ignored malformed / residual instruction at #107a
[EX@T=3562]> Ignored malformed / residual instruction at #107c
[EX@T=3562]> Ignored malformed / residual instruction at #107e
[EX@T=3562]> Ignored malformed / residual instruction at #1080
[EX@T=3562]> Ignored malformed / residual instruction at #1082
[EX@T=3562]> Ignored malformed / residual instruction at #1084
[EX@T=3562]> Ignored malformed / residual instruction at #1086
[EX@T=3562]> Ignored malformed / residual instruction at #1088
[EX@T=3562]> Ignored malformed / residual instruction at #108a
[EX@T=3562]> Ignored malformed / residual instruction at #108c
[EX@T=3562]> Ignored malformed / residual instruction at #108e
[EX@T=3562]> Ignored malformed / residual instruction at #1090
[EX@T=3562]> Ignored malformed / residual instruction at #1092
[EX@T=3562]> Ignored malformed / residual instruction at #1094
[EX@T=3562]> Ignored malformed / residual instruction at #1096
[EX@T=3562]> Ignored malformed / residual instruction at #1098
[EX@T=3562]> Ignored malformed / residual instruction at #109a
[EX@T=3562]> Ignored malformed / residual instruction at #109c
[EX@T=3562]> Ignored malformed / residual instruction at #109e
[EX@T=3562]> Ignored malformed / residual instruction at #10a0
[EX@T=3562]> Ignored malformed / residual instruction at #10a2
[EX@T=3562]> Ignored malformed / residual instruction at #10a4
[EX@T=3562]> Ignored malformed / residual instruction at #10a6
[EX@T=3562]> Ignored malformed / residual instruction at #10a8
[EX@T=3562]> Ignored malformed / residual instruction at #10aa
[EX@T=3562]> Ignored malformed / residual instruction at #10ac
[EX@T=3562]> Ignored malformed / residual instruction at #10ae
[EX@T=3562]> Skipped empty instruction from #10ae (trying to wait for #1026)
[DE@T=3562]> Received signal to jump to #1026; Sent signal furter to IC
[LS@T=3572]> Fetched [0000 0000 0000 0000] from #10b0 for IC
[IC@T=3574]> Received signal to change IP to #1026 (aligned as #1020)
[IC@T=3575]> Requested fetch window starting at #1020 from LS
[LS@T=3576]> Accepted request from IC regarding #1020
[LS@T=3590]> Fetched [0001 3420 100a 4040] from #1020 for IC
[IC@T=3592]> Delivered [0001 3420 100a 4040] from #1020 to DE
[IC@T=3593]> Requested fetch window starting at #1028 from LS
[LS@T=3594]> Accepted request from IC regarding #1028
[LS@T=3608]> Fetched [1056 0841 1054 0001] from #1028 for IC
[IC@T=3610]> Delivered [1056 0841 1054 0001] from #1028 to DE
[IC@T=3611]> Requested fetch window starting at #1030 from LS
[LS@T=3612]> Accepted request from IC regarding #1030
[DE@T=3612]> Decoded 'push [1056] ' from #1026
[EX@T=3613]> Began executing 'push [1056] ' from #1026
[DE@T=3614]> Decoded 'sub [1054],  1' from #102a
[LS@T=3626]> Fetched [3420 100a 4440 1058] from #1030 for IC
[LS@T=3627]> Accepted request from EX regarding #1056
[IC@T=3628]> Delivered [3420 100a 4440 1058] from #1030 to DE
[DE@T=3630]> Decoded 'call 4106 ' from #1030
[IC@T=3630]> Delivered [0442 1056 1058 4440] from #1038 to DE
	(From IC's cache)
[DE@T=3632]> Decoded 'pop [1058] ' from #1034
[IC@T=3632]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[LS@T=3633]> Fetched { 0001 } from #1056 for EX
	(Entirely using LS's cache)
[DE@T=3634]> Decoded 'add [1056],  [1058]' from #1038
[IC@T=3634]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[LS@T=3635]> Accepted request from EX regarding #ffbe
[IC@T=3635]> Requested fetch window starting at #1050 from LS
[DE@T=3636]> Decoded 'pop [1054] ' from #103e
[DE@T=3638]> Decoded 'ret  ' from #1042
[DE@T=3640]> Decoded 'mov [1056],  0' from #1044
[LS@T=3641]> Stored { 0001 } at #ffbe for EX
	(Entirely using LS's cache)
[LS@T=3642]> Accepted request from IC regarding #1050
[DE@T=3642]> Decoded 'ret  ' from #104a
[EX@T=3644]> Finished executing: push [1056] (push 1 )
[EX@T=3645]> Began executing 'sub [1054],  1' from #102a
[LS@T=3656]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=3657]> Accepted request from EX regarding #1054
[IC@T=3658]> Delivered [0001 3800 0003 0001] from #1050 to DE
[IC@T=3660]> Delivered [0001 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[DE@T=3660]> Decoded 'mov [1056],  1' from #104c
[IC@T=3662]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[DE@T=3662]> Decoded 'ret  ' from #1052
[LS@T=3663]> Fetched { 0003 } from #1054 for EX
	(Entirely using LS's cache)
[IC@T=3664]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[LS@T=3665]> Accepted request from EX regarding #1054
[IC@T=3665]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=3666]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[IC@T=3668]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[IC@T=3670]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[LS@T=3671]> Stored { 0002 } at #1054 for EX
	(Entirely using LS's cache)
[IC@T=3672]> Delivered [0000 0000 0000 0000] from #1088 to DE
	(From IC's cache)
[IC@T=3674]> Delivered [0000 0000 0000 0000] from #1090 to DE
	(From IC's cache)
[EX@T=3674]> Finished executing: sub [1054],  1 ([1054] = 2)
[EX@T=3675]> Began executing 'call 4106 ' from #1030
[LS@T=3676]> Accepted request from EX regarding #ffaa
[IC@T=3676]> Delivered [0000 0000 0000 0000] from #1098 to DE
	(From IC's cache)
[IC@T=3677]> Requested fetch window starting at #10a0 from LS
[LS@T=3682]> Stored { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1034 } at #ffaa for EX
	(Entirely using LS's cache)
[LS@T=3683]> Accepted request from IC regarding #10a0
[EX@T=3686]> Finished executing: call 4106 
Saved state:
	IP = #1034
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[DE@T=3687]> Received signal to jump to #100a; Sent signal furter to IC
[DE@T=3687]> Ignored fetch window with start address #1070 (awaiting one containing #100a)
[DE@T=3687]> Ignored fetch window with start address #1078 (awaiting one containing #100a)
[DE@T=3687]> Ignored fetch window with start address #1080 (awaiting one containing #100a)
[DE@T=3687]> Ignored fetch window with start address #1088 (awaiting one containing #100a)
[DE@T=3687]> Ignored fetch window with start address #1090 (awaiting one containing #100a)
[DE@T=3687]> Ignored fetch window with start address #1098 (awaiting one containing #100a)
[EX@T=3687]> Ignored instruction 'pop [1058] ' from #1034 (expecting #100a)
[EX@T=3687]> Ignored instruction 'add [1056],  [1058]' from #1038 (expecting #100a)
[EX@T=3687]> Ignored instruction 'pop [1054] ' from #103e (expecting #100a)
[EX@T=3687]> Ignored instruction 'ret  ' from #1042 (expecting #100a)
[EX@T=3687]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #100a)
[EX@T=3687]> Ignored instruction 'ret  ' from #104a (expecting #100a)
[EX@T=3687]> Ignored instruction 'mov [1056],  1' from #104c (expecting #100a)
[EX@T=3687]> Ignored instruction 'ret  ' from #1052 (expecting #100a)
[EX@T=3687]> Ignored malformed / residual instruction at #1054
[EX@T=3687]> Ignored malformed / residual instruction at #1056
[EX@T=3687]> Ignored malformed / residual instruction at #1058
[EX@T=3687]> Ignored malformed / residual instruction at #105a
[EX@T=3687]> Ignored malformed / residual instruction at #105c
[EX@T=3687]> Ignored malformed / residual instruction at #105e
[EX@T=3687]> Ignored malformed / residual instruction at #1060
[EX@T=3687]> Ignored malformed / residual instruction at #1062
[EX@T=3687]> Ignored malformed / residual instruction at #1064
[EX@T=3687]> Ignored malformed / residual instruction at #1066
[EX@T=3687]> Ignored malformed / residual instruction at #1068
[EX@T=3687]> Ignored malformed / residual instruction at #106a
[EX@T=3687]> Skipped empty instruction from #106a (trying to wait for #100a)
[LS@T=3697]> Fetched [0000 0000 0000 0000] from #10a0 for IC
[IC@T=3699]> Received signal to change IP to #100a (aligned as #1008)
[IC@T=3700]> Requested fetch window starting at #1008 from LS
[LS@T=3701]> Accepted request from IC regarding #1008
[LS@T=3715]> Fetched [3c00 1841 1054 0002] from #1008 for IC
[IC@T=3717]> Delivered [3c00 1841 1054 0002] from #1008 to DE
[IC@T=3718]> Requested fetch window starting at #1010 from LS
[LS@T=3719]> Accepted request from IC regarding #1010
[DE@T=3719]> Decoded 'cmp [1054],  2' from #100a
[EX@T=3720]> Began executing 'cmp [1054],  2' from #100a
[LS@T=3733]> Fetched [2820 1044 2420 104c] from #1010 for IC
[LS@T=3734]> Accepted request from EX regarding #1054
[IC@T=3735]> Delivered [2820 1044 2420 104c] from #1010 to DE
[IC@T=3736]> Requested fetch window starting at #1018 from LS
[DE@T=3737]> Decoded 'jl 4164 ' from #1010
[DE@T=3739]> Decoded 'je 4172 ' from #1014
[LS@T=3740]> Fetched { 0002 } from #1054 for EX
	(Entirely using LS's cache)
[LS@T=3741]> Accepted request from IC regarding #1018
[EX@T=3744]> Finished executing: cmp [1054],  2 (2 ? 2) Flags.Z=0 Flags.E=1 Flags.G=0 
[EX@T=3745]> Began executing 'jl 4164 ' from #1010
[EX@T=3749]> Finished executing: jl #1044 (no)
[EX@T=3750]> Began executing 'je 4172 ' from #1014
[EX@T=3754]> Finished executing: je #104c (yes)
[DE@T=3755]> Received signal to jump to #104c; Sent signal furter to IC
[LS@T=3755]> Fetched [4040 1054 0841 1054] from #1018 for IC
[IC@T=3757]> Received signal to change IP to #104c (aligned as #1048)
[IC@T=3759]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[IC@T=3760]> Requested fetch window starting at #1050 from LS
[LS@T=3761]> Accepted request from IC regarding #1050
[LS@T=3775]> Fetched [0001 3800 0006 0000] from #1050 for IC
[IC@T=3777]> Delivered [0001 3800 0002 0001] from #1050 to DE
[DE@T=3779]> Decoded 'mov [1056],  1' from #104c
[IC@T=3779]> Delivered [0001 0000 0000 0000] from #1058 to DE
	(From IC's cache)
[EX@T=3780]> Began executing 'mov [1056],  1' from #104c
[DE@T=3781]> Decoded 'ret  ' from #1052
[LS@T=3781]> Accepted request from EX regarding #1056
[IC@T=3781]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[IC@T=3782]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=3783]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[IC@T=3785]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[LS@T=3787]> Stored { 0001 } at #1056 for EX
	(Entirely using LS's cache)
[IC@T=3787]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[IC@T=3789]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[IC@T=3790]> Requested fetch window starting at #1088 from LS
[LS@T=3791]> Accepted request from IC regarding #1088
[EX@T=3791]> Finished executing: mov [1056],  1 ([1056] = 1)
[EX@T=3792]> Began executing 'ret  ' from #1052
[LS@T=3805]> Fetched [0000 0000 0000 0000] from #1088 for IC
[LS@T=3806]> Accepted request from EX regarding #ffaa
[IC@T=3807]> Delivered [0000 0000 0000 0000] from #1088 to DE
[IC@T=3808]> Requested fetch window starting at #1090 from LS
[LS@T=3812]> Fetched { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1034 } from #ffaa for EX
	(Entirely using LS's cache)
[LS@T=3813]> Accepted request from IC regarding #1090
[EX@T=3816]> Finished executing: ret  
Returned to state:
	IP = #1034
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[EX@T=3817]> Ignored malformed / residual instruction at #1054
[EX@T=3817]> Ignored malformed / residual instruction at #1056
[EX@T=3817]> Ignored malformed / residual instruction at #1058
[EX@T=3817]> Ignored malformed / residual instruction at #105a
[EX@T=3817]> Ignored malformed / residual instruction at #105c
[EX@T=3817]> Ignored malformed / residual instruction at #105e
[EX@T=3817]> Ignored malformed / residual instruction at #1060
[EX@T=3817]> Ignored malformed / residual instruction at #1062
[EX@T=3817]> Ignored malformed / residual instruction at #1064
[EX@T=3817]> Ignored malformed / residual instruction at #1066
[EX@T=3817]> Ignored malformed / residual instruction at #1068
[EX@T=3817]> Ignored malformed / residual instruction at #106a
[EX@T=3817]> Ignored malformed / residual instruction at #106c
[EX@T=3817]> Ignored malformed / residual instruction at #106e
[EX@T=3817]> Ignored malformed / residual instruction at #1070
[EX@T=3817]> Ignored malformed / residual instruction at #1072
[EX@T=3817]> Ignored malformed / residual instruction at #1074
[EX@T=3817]> Ignored malformed / residual instruction at #1076
[EX@T=3817]> Skipped empty instruction from #1076 (trying to wait for #1034)
[DE@T=3818]> Received signal to jump to #1034; Sent signal furter to IC
[DE@T=3818]> Ignored fetch window with start address #1078 (awaiting one containing #1034)
[DE@T=3818]> Ignored fetch window with start address #1080 (awaiting one containing #1034)
[DE@T=3818]> Ignored fetch window with start address #1088 (awaiting one containing #1034)
[LS@T=3827]> Fetched [0000 0000 0000 0000] from #1090 for IC
[IC@T=3829]> Received signal to change IP to #1034 (aligned as #1030)
[IC@T=3831]> Delivered [3420 100a 4440 1058] from #1030 to DE
	(From IC's cache)
[IC@T=3832]> Requested fetch window starting at #1038 from LS
[DE@T=3833]> Decoded 'pop [1058] ' from #1034
[LS@T=3833]> Accepted request from IC regarding #1038
[EX@T=3834]> Began executing 'pop [1058] ' from #1034
[LS@T=3847]> Fetched [0442 1056 1058 4440] from #1038 for IC
[LS@T=3848]> Accepted request from EX regarding #ffbe
[IC@T=3849]> Delivered [0442 1056 1058 4440] from #1038 to DE
[DE@T=3851]> Decoded 'add [1056],  [1058]' from #1038
[IC@T=3851]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[DE@T=3853]> Decoded 'pop [1054] ' from #103e
[IC@T=3853]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[LS@T=3854]> Fetched { 0001 } from #ffbe for EX
	(Entirely using LS's cache)
[IC@T=3854]> Requested fetch window starting at #1050 from LS
[DE@T=3855]> Decoded 'ret  ' from #1042
[LS@T=3855]> Accepted request from IC regarding #1050
[DE@T=3857]> Decoded 'mov [1056],  0' from #1044
[DE@T=3859]> Decoded 'ret  ' from #104a
[LS@T=3869]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=3870]> Accepted request from EX regarding #1058
[IC@T=3871]> Delivered [0001 3800 0002 0001] from #1050 to DE
[IC@T=3872]> Invalidated cached fetch window from #1058 as per LS's signal
[IC@T=3872]> Requested fetch window starting at #1058 from LS
[DE@T=3873]> Decoded 'mov [1056],  1' from #104c
[DE@T=3875]> Decoded 'ret  ' from #1052
[LS@T=3876]> Stored { 0001 } at #1058 for EX
	(Entirely using LS's cache)
[LS@T=3877]> Accepted request from IC regarding #1058
[EX@T=3879]> Finished executing: pop [1058] ( [1058] = 1)
[EX@T=3880]> Began executing 'add [1056],  [1058]' from #1038
[LS@T=3891]> Fetched [0000 0000 0000 0000] from #1058 for IC
[LS@T=3892]> Accepted request from EX regarding #1056
[IC@T=3893]> Delivered [0001 0000 0000 0000] from #1058 to DE
[IC@T=3895]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[IC@T=3897]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[LS@T=3898]> Fetched { 0001 } from #1056 for EX
	(Entirely using LS's cache)
[IC@T=3899]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[LS@T=3900]> Accepted request from EX regarding #1058
[IC@T=3901]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[IC@T=3903]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[IC@T=3905]> Delivered [0000 0000 0000 0000] from #1088 to DE
	(From IC's cache)
[LS@T=3906]> Fetched { 0001 } from #1058 for EX
	(Entirely using LS's cache)
[IC@T=3907]> Delivered [0000 0000 0000 0000] from #1090 to DE
	(From IC's cache)
[LS@T=3908]> Accepted request from EX regarding #1056
[IC@T=3908]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=3908]> Requested fetch window starting at #1098 from LS
[LS@T=3914]> Stored { 0002 } at #1056 for EX
	(Entirely using LS's cache)
[LS@T=3915]> Accepted request from IC regarding #1098
[EX@T=3916]> Finished executing: add [1056],  [1058] ([1056] = 2)
[EX@T=3917]> Began executing 'pop [1054] ' from #103e
[LS@T=3929]> Fetched [0000 0000 0000 0000] from #1098 for IC
[LS@T=3930]> Accepted request from EX regarding #ffc0
[IC@T=3931]> Delivered [0000 0000 0000 0000] from #1098 to DE
[IC@T=3932]> Requested fetch window starting at #10a0 from LS
[LS@T=3936]> Fetched { 0004 } from #ffc0 for EX
	(Entirely using LS's cache)
[LS@T=3937]> Accepted request from IC regarding #10a0
[LS@T=3951]> Fetched [0000 0000 0000 0000] from #10a0 for IC
[LS@T=3952]> Accepted request from EX regarding #1054
[IC@T=3953]> Delivered [0000 0000 0000 0000] from #10a0 to DE
[IC@T=3954]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=3954]> Requested fetch window starting at #10a8 from LS
[LS@T=3958]> Stored { 0004 } at #1054 for EX
	(Entirely using LS's cache)
[LS@T=3959]> Accepted request from IC regarding #10a8
[EX@T=3961]> Finished executing: pop [1054] ( [1054] = 4)
[EX@T=3962]> Began executing 'ret  ' from #1042
[LS@T=3973]> Fetched [0000 0000 0000 0000] from #10a8 for IC
[LS@T=3974]> Accepted request from EX regarding #ffc2
	Swapping word at #ff94 from cache with word at #ffc2 from physical memory
[IC@T=3975]> Delivered [0000 0000 0000 0000] from #10a8 to DE
[IC@T=3976]> Requested fetch window starting at #10b0 from LS
[LS@T=3988]> Fetched { 0000 0000 0000 0000 0000 0000 0000 0000 2000 1034 } from #ffc2 for EX
[LS@T=3989]> Accepted request from IC regarding #10b0
[EX@T=3992]> Finished executing: ret  
Returned to state:
	IP = #1034
	Flags.Z=0 Flags.E=0 Flags.G=1 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[EX@T=3993]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #1034)
[EX@T=3993]> Ignored instruction 'ret  ' from #104a (expecting #1034)
[EX@T=3993]> Ignored instruction 'mov [1056],  1' from #104c (expecting #1034)
[EX@T=3993]> Ignored instruction 'ret  ' from #1052 (expecting #1034)
[EX@T=3993]> Ignored malformed / residual instruction at #1054
[EX@T=3993]> Ignored malformed / residual instruction at #1056
[DE@T=3993]> Received signal to jump to #1034; Sent signal furter to IC
[EX@T=3993]> Ignored malformed / residual instruction at #1058
[EX@T=3993]> Ignored malformed / residual instruction at #105a
[EX@T=3993]> Ignored malformed / residual instruction at #105c
[EX@T=3993]> Ignored malformed / residual instruction at #105e
[EX@T=3993]> Ignored malformed / residual instruction at #1060
[EX@T=3993]> Ignored malformed / residual instruction at #1062
[EX@T=3993]> Ignored malformed / residual instruction at #1064
[EX@T=3993]> Ignored malformed / residual instruction at #1066
[EX@T=3993]> Ignored malformed / residual instruction at #1068
[EX@T=3993]> Ignored malformed / residual instruction at #106a
[EX@T=3993]> Ignored malformed / residual instruction at #106c
[EX@T=3993]> Ignored malformed / residual instruction at #106e
[EX@T=3993]> Ignored malformed / residual instruction at #1070
[EX@T=3993]> Ignored malformed / residual instruction at #1072
[EX@T=3993]> Ignored malformed / residual instruction at #1074
[EX@T=3993]> Ignored malformed / residual instruction at #1076
[EX@T=3993]> Ignored malformed / residual instruction at #1078
[EX@T=3993]> Ignored malformed / residual instruction at #107a
[EX@T=3993]> Ignored malformed / residual instruction at #107c
[EX@T=3993]> Ignored malformed / residual instruction at #107e
[EX@T=3993]> Ignored malformed / residual instruction at #1080
[EX@T=3993]> Ignored malformed / residual instruction at #1082
[EX@T=3993]> Ignored malformed / residual instruction at #1084
[EX@T=3993]> Ignored malformed / residual instruction at #1086
[EX@T=3993]> Ignored malformed / residual instruction at #1088
[EX@T=3993]> Ignored malformed / residual instruction at #108a
[EX@T=3993]> Ignored malformed / residual instruction at #108c
[EX@T=3993]> Ignored malformed / residual instruction at #108e
[EX@T=3993]> Ignored malformed / residual instruction at #1090
[EX@T=3993]> Ignored malformed / residual instruction at #1092
[EX@T=3993]> Ignored malformed / residual instruction at #1094
[EX@T=3993]> Ignored malformed / residual instruction at #1096
[EX@T=3993]> Ignored malformed / residual instruction at #1098
[EX@T=3993]> Ignored malformed / residual instruction at #109a
[EX@T=3993]> Ignored malformed / residual instruction at #109c
[EX@T=3993]> Ignored malformed / residual instruction at #109e
[EX@T=3993]> Ignored malformed / residual instruction at #10a0
[EX@T=3993]> Ignored malformed / residual instruction at #10a2
[EX@T=3993]> Ignored malformed / residual instruction at #10a4
[EX@T=3993]> Ignored malformed / residual instruction at #10a6
[EX@T=3993]> Ignored malformed / residual instruction at #10a8
[EX@T=3993]> Ignored malformed / residual instruction at #10aa
[EX@T=3993]> Ignored malformed / residual instruction at #10ac
[EX@T=3993]> Ignored malformed / residual instruction at #10ae
[EX@T=3993]> Skipped empty instruction from #10ae (trying to wait for #1034)
[LS@T=4003]> Fetched [0000 0000 0000 0000] from #10b0 for IC
[IC@T=4005]> Received signal to change IP to #1034 (aligned as #1030)
[IC@T=4006]> Requested fetch window starting at #1030 from LS
[LS@T=4007]> Accepted request from IC regarding #1030
[LS@T=4021]> Fetched [3420 100a 4440 1058] from #1030 for IC
[IC@T=4023]> Delivered [3420 100a 4440 1058] from #1030 to DE
[IC@T=4025]> Delivered [0442 1056 1058 4440] from #1038 to DE
	(From IC's cache)
[DE@T=4025]> Decoded 'pop [1058] ' from #1034
[EX@T=4026]> Began executing 'pop [1058] ' from #1034
[IC@T=4027]> Delivered [1054 3800 0c41 1056] from #1040 to DE
	(From IC's cache)
[DE@T=4027]> Decoded 'add [1056],  [1058]' from #1038
[LS@T=4027]> Accepted request from EX regarding #ffd6
	Swapping word at #ff96 from cache with word at #ffd6 from physical memory
[IC@T=4029]> Delivered [0000 3800 0c41 1056] from #1048 to DE
	(From IC's cache)
[DE@T=4029]> Decoded 'pop [1054] ' from #103e
[IC@T=4030]> Requested fetch window starting at #1050 from LS
[DE@T=4031]> Decoded 'ret  ' from #1042
[DE@T=4033]> Decoded 'mov [1056],  0' from #1044
[DE@T=4035]> Decoded 'ret  ' from #104a
[LS@T=4041]> Fetched { 0003 } from #ffd6 for EX
[LS@T=4042]> Accepted request from IC regarding #1050
[LS@T=4056]> Fetched [0001 3800 0006 0000] from #1050 for IC
[LS@T=4057]> Accepted request from EX regarding #1058
[IC@T=4058]> Delivered [0001 3800 0004 0002] from #1050 to DE
[IC@T=4059]> Invalidated cached fetch window from #1058 as per LS's signal
[IC@T=4059]> Requested fetch window starting at #1058 from LS
[DE@T=4060]> Decoded 'mov [1056],  1' from #104c
[DE@T=4062]> Decoded 'ret  ' from #1052
[LS@T=4063]> Stored { 0003 } at #1058 for EX
	(Entirely using LS's cache)
[LS@T=4064]> Accepted request from IC regarding #1058
[EX@T=4066]> Finished executing: pop [1058] ( [1058] = 3)
[EX@T=4067]> Began executing 'add [1056],  [1058]' from #1038
[LS@T=4078]> Fetched [0000 0000 0000 0000] from #1058 for IC
[LS@T=4079]> Accepted request from EX regarding #1056
[IC@T=4080]> Delivered [0003 0000 0000 0000] from #1058 to DE
[IC@T=4082]> Delivered [0000 0000 0000 0000] from #1060 to DE
	(From IC's cache)
[IC@T=4084]> Delivered [0000 0000 0000 0000] from #1068 to DE
	(From IC's cache)
[LS@T=4085]> Fetched { 0002 } from #1056 for EX
	(Entirely using LS's cache)
[IC@T=4086]> Delivered [0000 0000 0000 0000] from #1070 to DE
	(From IC's cache)
[LS@T=4087]> Accepted request from EX regarding #1058
[IC@T=4088]> Delivered [0000 0000 0000 0000] from #1078 to DE
	(From IC's cache)
[IC@T=4090]> Delivered [0000 0000 0000 0000] from #1080 to DE
	(From IC's cache)
[IC@T=4092]> Delivered [0000 0000 0000 0000] from #1088 to DE
	(From IC's cache)
[LS@T=4093]> Fetched { 0003 } from #1058 for EX
	(Entirely using LS's cache)
[IC@T=4094]> Delivered [0000 0000 0000 0000] from #1090 to DE
	(From IC's cache)
[LS@T=4095]> Accepted request from EX regarding #1056
[IC@T=4096]> Delivered [0000 0000 0000 0000] from #1098 to DE
	(From IC's cache)
[IC@T=4097]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=4098]> Delivered [0000 0000 0000 0000] from #10a0 to DE
	(From IC's cache)
[IC@T=4100]> Delivered [0000 0000 0000 0000] from #10a8 to DE
	(From IC's cache)
[IC@T=4101]> Requested fetch window starting at #10b0 from LS
[LS@T=4101]> Stored { 0005 } at #1056 for EX
	(Entirely using LS's cache)
[LS@T=4102]> Accepted request from IC regarding #10b0
[EX@T=4103]> Finished executing: add [1056],  [1058] ([1056] = 5)
[EX@T=4104]> Began executing 'pop [1054] ' from #103e
[LS@T=4116]> Fetched [0000 0000 0000 0000] from #10b0 for IC
[LS@T=4117]> Accepted request from EX regarding #ffd8
	Swapping word at #ff98 from cache with word at #ffd8 from physical memory
[IC@T=4118]> Delivered [0000 0000 0000 0000] from #10b0 to DE
[IC@T=4119]> Requested fetch window starting at #10b8 from LS
[LS@T=4131]> Fetched { 0006 } from #ffd8 for EX
[LS@T=4132]> Accepted request from IC regarding #10b8
[LS@T=4146]> Fetched [0000 0000 0000 0000] from #10b8 for IC
[LS@T=4147]> Accepted request from EX regarding #1054
[IC@T=4148]> Delivered [0000 0000 0000 0000] from #10b8 to DE
[IC@T=4149]> Invalidated cached fetch window from #1050 as per LS's signal
[IC@T=4149]> Requested fetch window starting at #10c0 from LS
[LS@T=4153]> Stored { 0006 } at #1054 for EX
	(Entirely using LS's cache)
[LS@T=4154]> Accepted request from IC regarding #10c0
[EX@T=4156]> Finished executing: pop [1054] ( [1054] = 6)
[EX@T=4157]> Began executing 'ret  ' from #1042
[LS@T=4168]> Fetched [0000 0000 0000 0000] from #10c0 for IC
[LS@T=4169]> Accepted request from EX regarding #ffda
[IC@T=4170]> Delivered [0000 0000 0000 0000] from #10c0 to DE
[IC@T=4171]> Requested fetch window starting at #10c8 from LS
[LS@T=4175]> Fetched { 0000 0000 0000 0000 0000 0000 0000 0000 0000 1004 } from #ffda for EX
	(Entirely using LS's cache)
[LS@T=4176]> Accepted request from IC regarding #10c8
[EX@T=4179]> Finished executing: ret  
Returned to state:
	IP = #1004
	Flags.Z=0 Flags.E=0 Flags.G=0 
	Registers: r0=0 r1=0 r2=0 r3=0 r4=0 r5=0 r6=0 r7=0
[EX@T=4180]> Ignored instruction 'mov [1056],  0' from #1044 (expecting #1004)
[EX@T=4180]> Ignored instruction 'ret  ' from #104a (expecting #1004)
[EX@T=4180]> Ignored instruction 'mov [1056],  1' from #104c (expecting #1004)
[EX@T=4180]> Ignored instruction 'ret  ' from #1052 (expecting #1004)
[EX@T=4180]> Ignored malformed / residual instruction at #1054
[EX@T=4180]> Ignored malformed / residual instruction at #1056
[EX@T=4180]> Ignored malformed / residual instruction at #1058
[EX@T=4180]> Ignored malformed / residual instruction at #105a
[EX@T=4180]> Ignored malformed / residual instruction at #105c
[EX@T=4180]> Ignored malformed / residual instruction at #105e
[EX@T=4180]> Ignored malformed / residual instruction at #1060
[EX@T=4180]> Ignored malformed / residual instruction at #1062
[EX@T=4180]> Ignored malformed / residual instruction at #1064
[EX@T=4180]> Ignored malformed / residual instruction at #1066
[EX@T=4180]> Ignored malformed / residual instruction at #1068
[EX@T=4180]> Ignored malformed / residual instruction at #106a
[EX@T=4180]> Ignored malformed / residual instruction at #106c
[EX@T=4180]> Ignored malformed / residual instruction at #106e
[EX@T=4180]> Ignored malformed / residual instruction at #1070
[EX@T=4180]> Ignored malformed / residual instruction at #1072
[EX@T=4180]> Ignored malformed / residual instruction at #1074
[EX@T=4180]> Ignored malformed / residual instruction at #1076
[EX@T=4180]> Ignored malformed / residual instruction at #1078
[EX@T=4180]> Ignored malformed / residual instruction at #107a
[EX@T=4180]> Ignored malformed / residual instruction at #107c
[EX@T=4180]> Ignored malformed / residual instruction at #107e
[EX@T=4180]> Ignored malformed / residual instruction at #1080
[EX@T=4180]> Ignored malformed / residual instruction at #1082
[EX@T=4180]> Ignored malformed / residual instruction at #1084
[EX@T=4180]> Ignored malformed / residual instruction at #1086
[EX@T=4180]> Ignored malformed / residual instruction at #1088
[EX@T=4180]> Ignored malformed / residual instruction at #108a
[EX@T=4180]> Ignored malformed / residual instruction at #108c
[EX@T=4180]> Ignored malformed / residual instruction at #108e
[EX@T=4180]> Ignored malformed / residual instruction at #1090
[EX@T=4180]> Ignored malformed / residual instruction at #1092
[EX@T=4180]> Ignored malformed / residual instruction at #1094
[EX@T=4180]> Ignored malformed / residual instruction at #1096
[EX@T=4180]> Ignored malformed / residual instruction at #1098
[EX@T=4180]> Ignored malformed / residual instruction at #109a
[EX@T=4180]> Ignored malformed / residual instruction at #109c
[EX@T=4180]> Ignored malformed / residual instruction at #109e
[EX@T=4180]> Ignored malformed / residual instruction at #10a0
[EX@T=4180]> Ignored malformed / residual instruction at #10a2
[EX@T=4180]> Ignored malformed / residual instruction at #10a4
[EX@T=4180]> Ignored malformed / residual instruction at #10a6
[EX@T=4180]> Ignored malformed / residual instruction at #10a8
[EX@T=4180]> Ignored malformed / residual instruction at #10aa
[EX@T=4180]> Ignored malformed / residual instruction at #10ac
[EX@T=4180]> Ignored malformed / residual instruction at #10ae
[EX@T=4180]> Ignored malformed / residual instruction at #10b0
[EX@T=4180]> Ignored malformed / residual instruction at #10b2
[EX@T=4180]> Ignored malformed / residual instruction at #10b4
[EX@T=4180]> Ignored malformed / residual instruction at #10b6
[EX@T=4180]> Ignored malformed / residual instruction at #10b8
[EX@T=4180]> Skipped empty instruction from #10b8 (trying to wait for #1004)
[DE@T=4181]> Received signal to jump to #1004; Sent signal furter to IC
[DE@T=4181]> Ignored fetch window with start address #10c0 (awaiting one containing #1004)
[LS@T=4190]> Fetched [0000 0000 0000 0000] from #10c8 for IC
[IC@T=4192]> Received signal to change IP to #1004 (aligned as #1000)
[IC@T=4193]> Requested fetch window starting at #1000 from LS
[LS@T=4194]> Accepted request from IC regarding #1000
[LS@T=4208]> Fetched [3420 100a 4040 1056] from #1000 for IC
[IC@T=4210]> Delivered [3420 100a 4040 1056] from #1000 to DE
[IC@T=4211]> Requested fetch window starting at #1008 from LS
[DE@T=4212]> Decoded 'push [1056] ' from #1004
[LS@T=4212]> Accepted request from IC regarding #1008
[EX@T=4213]> Began executing 'push [1056] ' from #1004
[LS@T=4226]> Fetched [3c00 1841 1054 0002] from #1008 for IC
[LS@T=4227]> Accepted request from EX regarding #1056
[IC@T=4228]> Delivered [3c00 1841 1054 0002] from #1008 to DE
[IC@T=4229]> Requested fetch window starting at #1010 from LS
[DE@T=4230]> Decoded 'end_sim  ' from #1008
[DE@T=4232]> Decoded 'cmp [1054],  2' from #100a
[LS@T=4233]> Fetched { 0005 } from #1056 for EX
	(Entirely using LS's cache)
[LS@T=4234]> Accepted request from IC regarding #1010
[LS@T=4248]> Fetched [2820 1044 2420 104c] from #1010 for IC
[LS@T=4249]> Accepted request from EX regarding #ffec
[IC@T=4250]> Delivered [2820 1044 2420 104c] from #1010 to DE
[IC@T=4251]> Requested fetch window starting at #1018 from LS
[DE@T=4252]> Decoded 'jl 4164 ' from #1010
[DE@T=4254]> Decoded 'je 4172 ' from #1014
[LS@T=4255]> Stored { 0005 } at #ffec for EX
	(Entirely using LS's cache)
[LS@T=4256]> Accepted request from IC regarding #1018
[EX@T=4258]> Finished executing: push [1056] (push 5 )
[EX@T=4259]> Began executing 'end_sim  ' from #1008
[EX@T=4263]> Finished executing: end_sim  
	!EX ends simulation at T=4263!
