ECHO is off.
ECHO is off.
NOTE: Using modified tcl85t.dll from https://gitenterprise.xilinx.com/ACT/vitis_hls_tcl
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'tsope' on host 'laptop-3i9gni1f' (Windows NT_amd64 version 6.2) on Sun May 04 17:03:11 -0500 2025
INFO: [HLS 200-10] In directory 'D:/GitHub/753-FPGA/best/best_model_prj'
Sourcing Tcl script 'D:/GitHub/753-FPGA/best/best_model_prj/myproject_prj/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source D:/GitHub/753-FPGA/best/best_model_prj/myproject_prj/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project myproject_prj 
INFO: [HLS 200-10] Opening project 'D:/GitHub/753-FPGA/best/best_model_prj/myproject_prj'.
INFO: [HLS 200-1510] Running: set_top myproject 
INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data -cflags -Wno-unknown-pragmas 
WARNING: [HLS 200-40] Cannot find test bench file 'tb_data'
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'D:/GitHub/753-FPGA/best/best_model_prj/myproject_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 8.1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
INFO: [HLS 200-1464] Running solution command: config_export -description=PilotNet
INFO: [HLS 200-1464] Running solution command: config_export -display_name=PilotNet
INFO: [HLS 200-1464] Running solution command: config_export -library=PilotNet
INFO: [HLS 200-1464] Running solution command: config_export -output=D:/GitHub/753-FPGA/best
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Peter
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0.0
INFO: [HLS 200-1510] Running: set_part xc7a35t-cpg236-1 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1510] Running: config_export -description PilotNet -display_name PilotNet -library PilotNet -output D:/GitHub/753-FPGA/best -vendor Peter -version 1.0.0 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% 
INFO: [HLS 200-1510] Running: source ./myproject_prj/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name myproject myproject 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output D:/GitHub/753-FPGA/best 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 476.125 ; gain = 155.074
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun May  4 17:04:03 2025...
INFO: [HLS 200-802] Generated output file D:/GitHub/753-FPGA/best/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 18 seconds. CPU system time: 0 seconds. Elapsed time: 48.81 seconds; current allocated memory: 18.668 MB.
INFO: [HLS 200-112] Total CPU user time: 21 seconds. Total CPU system time: 1 seconds. Total elapsed time: 52.849 seconds; peak allocated memory: 142.469 MB.
