INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Daniel/Lab4_3/Lab4_3.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Daniel/Lab4_3/Lab4_3.srcs/sim_1/new/tb_accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Daniel/Lab4_3/Lab4_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Daniel/Lab4_3/Lab4_3.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity c_addsub_0
