Info: constrained 'CLK' to bel 'X0/Y8/io1'
Info: constrained 'RST' to bel 'X0/Y13/io0'
Info: constrained 'SCL' to bel 'X0/Y13/io1'
Info: constrained 'DC' to bel 'X0/Y8/io0'
Info: constrained 'MOSI' to bel 'X13/Y11/io0'
Info: constrained 'CS' to bel 'X13/Y9/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       63 LCs used as LUT4 only
Info:       24 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        0 LCs used as DFF only
Info: Packing carries..
Info:       27 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 24)
Info: promoting $abc$1015$auto$dff2dffe.cc:158:make_patterns_logic$870 [cen] (fanout 16)
Info: Constraining chains...
Info:        6 LCs used to legalise carry chains.
Info: Checksum: 0xad633c1a

Info: Annotating ports with timing budgets for target frequency 36.00 MHz
Info: Checksum: 0x93a0a368

Info: Device utilisation:
Info: 	         ICESTORM_LC:   122/ 1280     9%
Info: 	        ICESTORM_RAM:     0/   16     0%
Info: 	               SB_IO:     6/  112     5%
Info: 	               SB_GB:     2/    8    25%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 6 cells based on constraints.
Info: Creating initial analytic placement for 75 cells, random placement wirelen = 1305.
Info:     at initial placer iter 0, wirelen = 67
Info:     at initial placer iter 1, wirelen = 45
Info:     at initial placer iter 2, wirelen = 39
Info:     at initial placer iter 3, wirelen = 40
Info: Running main analytical placer.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 38, spread = 366, legal = 374; time = 0.00s
Info:     at iteration #1, type SB_GB: wirelen solved = 373, spread = 373, legal = 377; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 43, spread = 351, legal = 371; time = 0.00s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 56, spread = 366, legal = 381; time = 0.00s
Info:     at iteration #2, type SB_GB: wirelen solved = 377, spread = 381, legal = 381; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 51, spread = 402, legal = 502; time = 0.00s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 54, spread = 443, legal = 461; time = 0.00s
Info:     at iteration #3, type SB_GB: wirelen solved = 458, spread = 461, legal = 461; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 45, spread = 438, legal = 488; time = 0.00s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 63, spread = 478, legal = 496; time = 0.00s
Info:     at iteration #4, type SB_GB: wirelen solved = 491, spread = 495, legal = 496; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 52, spread = 437, legal = 452; time = 0.00s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 54, spread = 469, legal = 523; time = 0.00s
Info:     at iteration #5, type SB_GB: wirelen solved = 520, spread = 523, legal = 523; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 45, spread = 406, legal = 419; time = 0.00s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 78, spread = 336, legal = 408; time = 0.00s
Info:     at iteration #6, type SB_GB: wirelen solved = 402, spread = 402, legal = 408; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 81, spread = 289, legal = 395; time = 0.00s
Info: HeAP Placer Time: 0.14s
Info:   of which solving equations: 0.05s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 63, wirelen = 371
Info:   at iteration #5: temp = 0.000000, timing cost = 67, wirelen = 273
Info:   at iteration #10: temp = 0.000000, timing cost = 32, wirelen = 243
Info:   at iteration #15: temp = 0.000000, timing cost = 45, wirelen = 243
Info:   at iteration #17: temp = 0.000000, timing cost = 41, wirelen = 240 
Info: SA placement time 0.14s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 80.43 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 2.66 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 15344,  15883) |* 
Info: [ 15883,  16422) |**************** 
Info: [ 16422,  16961) | 
Info: [ 16961,  17500) | 
Info: [ 17500,  18039) |****** 
Info: [ 18039,  18578) |***** 
Info: [ 18578,  19117) |************* 
Info: [ 19117,  19656) |*************** 
Info: [ 19656,  20195) |******** 
Info: [ 20195,  20734) |* 
Info: [ 20734,  21273) |****** 
Info: [ 21273,  21812) |*************************** 
Info: [ 21812,  22351) |* 
Info: [ 22351,  22890) |**** 
Info: [ 22890,  23429) |** 
Info: [ 23429,  23968) |*** 
Info: [ 23968,  24507) |**** 
Info: [ 24507,  25046) | 
Info: [ 25046,  25585) |**** 
Info: [ 25585,  26124) |* 
Info: Checksum: 0xc9e5146b

Info: Routing..
Info: Setting up routing queue.
Info: Routing 342 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        377 |       27        310 |   27   310 |         0|       0.09       0.09|
Info: Routing complete.
Info: Router1 time 0.09s
Info: Checksum: 0xff318ec3

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source $abc$1015$auto$blifparse.cc:492:parse_blif$1052_LC.O
Info:  0.9  1.7    Net delay[0] budget 0.000000 ns (2,10) -> (2,11)
Info:                Sink $abc$1015$auto$blifparse.cc:492:parse_blif$1078_LC.I0
Info:                Defined in:
Info:                  reset.v:18
Info:  0.7  2.3  Source $abc$1015$auto$blifparse.cc:492:parse_blif$1078_LC.O
Info:  0.9  3.2    Net $auto$alumacc.cc:474:replace_alu$106.C[1] budget 0.000000 ns (2,11) -> (2,12)
Info:                Sink $nextpnr_ICESTORM_LC_0.I1
Info:                Defined in:
Info:                  reset.v:41
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.4  3.6  Source $nextpnr_ICESTORM_LC_0.COUT
Info:  0.0  3.6    Net $nextpnr_ICESTORM_LC_0$O budget 0.000000 ns (2,12) -> (2,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$106.slice[1].carry$CARRY.CIN
Info:  0.2  3.8  Source $auto$alumacc.cc:474:replace_alu$106.slice[1].carry$CARRY.COUT
Info:  0.0  3.8    Net $auto$alumacc.cc:474:replace_alu$106.C[2] budget 0.000000 ns (2,12) -> (2,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$106.slice[2].carry$CARRY.CIN
Info:                Defined in:
Info:                  reset.v:41
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  3.9  Source $auto$alumacc.cc:474:replace_alu$106.slice[2].carry$CARRY.COUT
Info:  0.0  3.9    Net $auto$alumacc.cc:474:replace_alu$106.C[3] budget 0.000000 ns (2,12) -> (2,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$106.slice[3].carry$CARRY.CIN
Info:                Defined in:
Info:                  reset.v:41
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.1  Source $auto$alumacc.cc:474:replace_alu$106.slice[3].carry$CARRY.COUT
Info:  0.0  4.1    Net $auto$alumacc.cc:474:replace_alu$106.C[4] budget 0.000000 ns (2,12) -> (2,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$106.slice[4].carry$CARRY.CIN
Info:                Defined in:
Info:                  reset.v:41
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.3  Source $auto$alumacc.cc:474:replace_alu$106.slice[4].carry$CARRY.COUT
Info:  0.0  4.3    Net $auto$alumacc.cc:474:replace_alu$106.C[5] budget 0.000000 ns (2,12) -> (2,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$106.slice[5].carry$CARRY.CIN
Info:                Defined in:
Info:                  reset.v:41
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.5  Source $auto$alumacc.cc:474:replace_alu$106.slice[5].carry$CARRY.COUT
Info:  0.0  4.5    Net $auto$alumacc.cc:474:replace_alu$106.C[6] budget 0.000000 ns (2,12) -> (2,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$106.slice[6].carry$CARRY.CIN
Info:                Defined in:
Info:                  reset.v:41
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.7  Source $auto$alumacc.cc:474:replace_alu$106.slice[6].carry$CARRY.COUT
Info:  0.0  4.7    Net $auto$alumacc.cc:474:replace_alu$106.C[7] budget 0.000000 ns (2,12) -> (2,12)
Info:                Sink $auto$alumacc.cc:474:replace_alu$106.slice[7].carry$CARRY.CIN
Info:                Defined in:
Info:                  reset.v:41
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  4.9  Source $auto$alumacc.cc:474:replace_alu$106.slice[7].carry$CARRY.COUT
Info:  0.3  5.2    Net $auto$alumacc.cc:474:replace_alu$106.C[8] budget 0.290000 ns (2,12) -> (2,13)
Info:                Sink $auto$alumacc.cc:474:replace_alu$106.slice[8].carry$CARRY.CIN
Info:                Defined in:
Info:                  reset.v:41
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.3  Source $auto$alumacc.cc:474:replace_alu$106.slice[8].carry$CARRY.COUT
Info:  0.0  5.3    Net $auto$alumacc.cc:474:replace_alu$106.C[9] budget 0.000000 ns (2,13) -> (2,13)
Info:                Sink $auto$alumacc.cc:474:replace_alu$106.slice[9].carry$CARRY.CIN
Info:                Defined in:
Info:                  reset.v:41
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.5  Source $auto$alumacc.cc:474:replace_alu$106.slice[9].carry$CARRY.COUT
Info:  0.0  5.5    Net $auto$alumacc.cc:474:replace_alu$106.C[10] budget 0.000000 ns (2,13) -> (2,13)
Info:                Sink $auto$alumacc.cc:474:replace_alu$106.slice[10].carry$CARRY.CIN
Info:                Defined in:
Info:                  reset.v:41
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.7  Source $auto$alumacc.cc:474:replace_alu$106.slice[10].carry$CARRY.COUT
Info:  0.0  5.7    Net $auto$alumacc.cc:474:replace_alu$106.C[11] budget 0.000000 ns (2,13) -> (2,13)
Info:                Sink $auto$alumacc.cc:474:replace_alu$106.slice[11].carry$CARRY.CIN
Info:                Defined in:
Info:                  reset.v:41
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  5.9  Source $auto$alumacc.cc:474:replace_alu$106.slice[11].carry$CARRY.COUT
Info:  0.0  5.9    Net $auto$alumacc.cc:474:replace_alu$106.C[12] budget 0.000000 ns (2,13) -> (2,13)
Info:                Sink $auto$alumacc.cc:474:replace_alu$106.slice[12].carry$CARRY.CIN
Info:                Defined in:
Info:                  reset.v:41
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.1  Source $auto$alumacc.cc:474:replace_alu$106.slice[12].carry$CARRY.COUT
Info:  0.0  6.1    Net $auto$alumacc.cc:474:replace_alu$106.C[13] budget 0.000000 ns (2,13) -> (2,13)
Info:                Sink $auto$alumacc.cc:474:replace_alu$106.slice[13].carry$CARRY.CIN
Info:                Defined in:
Info:                  reset.v:41
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.3  Source $auto$alumacc.cc:474:replace_alu$106.slice[13].carry$CARRY.COUT
Info:  0.0  6.3    Net $auto$alumacc.cc:474:replace_alu$106.C[14] budget 0.000000 ns (2,13) -> (2,13)
Info:                Sink $auto$alumacc.cc:474:replace_alu$106.slice[14].carry$CARRY.CIN
Info:                Defined in:
Info:                  reset.v:41
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.5  Source $auto$alumacc.cc:474:replace_alu$106.slice[14].carry$CARRY.COUT
Info:  0.0  6.5    Net $auto$alumacc.cc:474:replace_alu$106.C[15] budget 0.000000 ns (2,13) -> (2,13)
Info:                Sink $auto$alumacc.cc:474:replace_alu$106.slice[15].carry$CARRY.CIN
Info:                Defined in:
Info:                  reset.v:41
Info:                  /usr/bin/../share/yosys/ice40/arith_map.v:43
Info:  0.2  6.7  Source $auto$alumacc.cc:474:replace_alu$106.slice[15].carry$CARRY.COUT
Info:  0.7  7.3    Net $nextpnr_ICESTORM_LC_1$I3 budget 0.670000 ns (2,13) -> (2,14)
Info:                Sink $nextpnr_ICESTORM_LC_1.I3
Info:  0.5  7.8  Source $nextpnr_ICESTORM_LC_1.O
Info:  1.4  9.2    Net $abc$1015$auto$alumacc.cc:491:replace_alu$108[15] budget 16.052999 ns (2,14) -> (1,11)
Info:                Sink $abc$1015$auto$blifparse.cc:492:parse_blif$1022_LC.I1
Info:  0.6  9.8  Source $abc$1015$auto$blifparse.cc:492:parse_blif$1022_LC.O
Info:  1.4 11.2    Net $abc$1015$auto$rtlil.cc:1836:ReduceOr$118_new_inv_ budget 5.351000 ns (1,11) -> (1,14)
Info:                Sink $abc$1015$auto$blifparse.cc:492:parse_blif$1065_LC.I0
Info:  0.7 11.9  Setup $abc$1015$auto$blifparse.cc:492:parse_blif$1065_LC.I0
Info: 6.4 ns logic, 5.5 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source $abc$1015$auto$blifparse.cc:492:parse_blif$1066_LC.O
Info:  1.9  2.7    Net SCL$SB_IO_OUT budget 26.982000 ns (2,14) -> (0,13)
Info:                Sink SCL$sb_io.D_OUT_0
Info:                Defined in:
Info:                  reset.v:16
Info: 0.8 ns logic, 1.9 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 84.07 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 2.68 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 15882,  16394) |* 
Info: [ 16394,  16906) |**************** 
Info: [ 16906,  17418) |***** 
Info: [ 17418,  17930) | 
Info: [ 17930,  18442) |****** 
Info: [ 18442,  18954) |**************** 
Info: [ 18954,  19466) |* 
Info: [ 19466,  19978) |** 
Info: [ 19978,  20490) |******************* 
Info: [ 20490,  21002) |********* 
Info: [ 21002,  21514) |************* 
Info: [ 21514,  22026) |********** 
Info: [ 22026,  22538) |* 
Info: [ 22538,  23050) |***** 
Info: [ 23050,  23562) |*** 
Info: [ 23562,  24074) |**** 
Info: [ 24074,  24586) |* 
Info: [ 24586,  25098) |* 
Info: [ 25098,  25610) |*** 
Info: [ 25610,  26122) |* 

Info: Program finished normally.
