-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pool_layer2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    output_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    output_V_ce0 : OUT STD_LOGIC;
    output_V_we0 : OUT STD_LOGIC;
    output_V_d0 : OUT STD_LOGIC_VECTOR (22 downto 0);
    image_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    image_V_ce0 : OUT STD_LOGIC;
    image_V_q0 : IN STD_LOGIC_VECTOR (22 downto 0);
    image_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    image_V_ce1 : OUT STD_LOGIC;
    image_V_q1 : IN STD_LOGIC_VECTOR (22 downto 0) );
end;


architecture behav of pool_layer2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000100";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000001000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000010000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000100000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000001000000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000010000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000100000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001000000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (22 downto 0) := "00000000010000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (22 downto 0) := "00000000100000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (22 downto 0) := "00000001000000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (22 downto 0) := "00000010000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (22 downto 0) := "00000100000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (22 downto 0) := "00001000000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (22 downto 0) := "00010000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (22 downto 0) := "00100000000000000000000";
    constant ap_ST_fsm_pp0_stage20 : STD_LOGIC_VECTOR (22 downto 0) := "01000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (22 downto 0) := "10000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv12_D0 : STD_LOGIC_VECTOR (11 downto 0) := "000011010000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv12_10 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_const_lv12_20 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_const_lv12_30 : STD_LOGIC_VECTOR (11 downto 0) := "000000110000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv12_40 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_const_lv12_60 : STD_LOGIC_VECTOR (11 downto 0) := "000001100000";
    constant ap_const_lv12_50 : STD_LOGIC_VECTOR (11 downto 0) := "000001010000";
    constant ap_const_lv12_80 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_const_lv12_70 : STD_LOGIC_VECTOR (11 downto 0) := "000001110000";
    constant ap_const_lv12_A0 : STD_LOGIC_VECTOR (11 downto 0) := "000010100000";
    constant ap_const_lv12_90 : STD_LOGIC_VECTOR (11 downto 0) := "000010010000";
    constant ap_const_lv12_B0 : STD_LOGIC_VECTOR (11 downto 0) := "000010110000";
    constant ap_const_lv11_10 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_const_lv11_30 : STD_LOGIC_VECTOR (10 downto 0) := "00000110000";
    constant ap_const_lv11_50 : STD_LOGIC_VECTOR (10 downto 0) := "00001010000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten_reg_496 : STD_LOGIC_VECTOR (6 downto 0);
    signal channel_reg_507 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_518 : STD_LOGIC_VECTOR (3 downto 0);
    signal reg_535 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state16_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_state37_pp0_stage14_iter1 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal exitcond_flatten_reg_1437 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_state18_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_state39_pp0_stage16_iter1 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_state19_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_state40_pp0_stage17_iter1 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state24_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state45_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_reg_pp0_iter1_exitcond_flatten_reg_1437 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state8_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state29_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal reg_541 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state4_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state25_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state46_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state5_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state26_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state47_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state9_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state30_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_state12_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state33_pp0_stage10_iter1 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_state15_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_state36_pp0_stage13_iter1 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal reg_546 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state10_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state31_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state11_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state32_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal reg_552 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state6_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state27_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state48_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state7_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state28_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state49_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_state13_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state34_pp0_stage11_iter1 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_state14_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_state35_pp0_stage12_iter1 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal reg_558 : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state17_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_state38_pp0_stage15_iter1 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal exitcond_flatten_fu_569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state44_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_reg_pp0_iter2_exitcond_flatten_reg_1437 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_575_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten_next_reg_1441 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_mid2_fu_593_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_mid2_reg_1446 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_mid2_v_fu_601_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_1_mid2_v_reg_1451 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter1_tmp_1_mid2_v_reg_1451 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_reg_pp0_iter2_tmp_1_mid2_v_reg_1451 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_1_fu_613_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_reg_1461 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_reg_pp0_iter1_tmp_1_reg_1461 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_25_reg_1477 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_pp0_iter1_tmp_25_reg_1477 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_52_fu_639_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_52_reg_1483 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_reg_pp0_iter1_tmp_52_reg_1483 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_mid2_cast_fu_645_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_1_mid2_cast_reg_1499 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_fu_648_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_4_reg_1526 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_6_fu_663_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_6_reg_1536 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_8_fu_678_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_8_reg_1546 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_fu_694_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_reg_1556 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2_fu_705_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2_reg_1562 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_53_fu_715_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_53_reg_1572 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_3_fu_734_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_3_reg_1587 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_57_fu_745_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_57_reg_1593 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_state20_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_state41_pp0_stage18_iter1 : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal image_V_load_max_V_1_1_fu_761_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_1_reg_1603 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_55_fu_776_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_55_reg_1614 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_block_state21_pp0_stage19_iter0 : BOOLEAN;
    signal ap_block_state42_pp0_stage19_iter1 : BOOLEAN;
    signal ap_block_pp0_stage19_11001 : BOOLEAN;
    signal image_V_load_max_V_1_4_fu_790_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_4_reg_1629 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_59_fu_801_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_59_reg_1635 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage20 : signal is "none";
    signal ap_block_state22_pp0_stage20_iter0 : BOOLEAN;
    signal ap_block_state43_pp0_stage20_iter1 : BOOLEAN;
    signal ap_block_pp0_stage20_11001 : BOOLEAN;
    signal image_V_load_max_V_1_2_fu_811_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_2_reg_1645 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_1_fu_821_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_1_reg_1655 : STD_LOGIC_VECTOR (3 downto 0);
    signal image_V_load_max_V_1_5_fu_830_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_5_reg_1665 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_fu_841_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_reg_1670 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_65_fu_856_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_65_reg_1680 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_fu_871_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_reg_1690 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_63_fu_886_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_63_reg_1700 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_61_fu_901_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_61_reg_1710 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_69_fu_916_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_69_reg_1720 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_6_fu_932_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_6_reg_1730 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_14_fu_943_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_14_reg_1736 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_16_fu_962_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_16_reg_1751 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_73_fu_977_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_73_reg_1761 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_7_fu_993_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_7_reg_1771 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_28_fu_1021_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_28_reg_1777 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_67_fu_1064_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_67_reg_1785 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_9_fu_1084_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_9_reg_1800 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_20_fu_1095_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_20_reg_1806 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_8_fu_1105_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_8_reg_1816 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_18_fu_1120_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_18_reg_1826 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_27_fu_1140_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_27_reg_1841 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_71_fu_1151_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_71_reg_1847 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_11_fu_1171_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_11_reg_1862 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_22_fu_1182_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_22_reg_1868 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_24_fu_1192_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_24_reg_1874 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_75_fu_1207_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_75_reg_1884 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_10_fu_1212_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_10_reg_1890 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_12_fu_1236_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_12_reg_1910 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_14_fu_1256_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_14_reg_1926 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_13_fu_1262_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_13_reg_1932 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_15_fu_1282_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_15_reg_1947 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_16_fu_1298_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_max_V_1_16_reg_1958 : STD_LOGIC_VECTOR (11 downto 0);
    signal image_V_load_41_reg_1968 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_1_mid2_cast1_fu_1312_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_1_mid2_cast1_reg_1978 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_46_fu_1382_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_46_reg_1984 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_47_reg_1989 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_51_fu_1417_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_51_reg_1994 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp0_stage20_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_phi_mux_indvar_flatten_phi_fu_500_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_channel_phi_fu_511_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_i_phi_fu_522_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_cast_fu_653_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal tmp_6_cast_fu_668_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal tmp_8_cast_fu_683_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal tmp_10_cast_fu_710_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal tmp_53_cast_fu_719_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal image_V_load_max_V_1_17_fu_724_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal tmp_57_cast_fu_750_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal image_V_load_max_V_1_20_fu_767_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_55_cast_fu_781_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage19 : BOOLEAN;
    signal image_V_load_max_V_1_18_fu_786_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_59_cast_fu_806_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage20 : BOOLEAN;
    signal image_V_load_max_V_1_21_fu_817_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal image_V_load_max_V_1_19_fu_826_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_cast_fu_846_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal tmp_65_cast_fu_861_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_14_cast_fu_876_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal tmp_63_cast_fu_891_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_61_cast_fu_906_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal tmp_69_cast_fu_921_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_16_cast_fu_948_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal image_V_load_max_V_1_23_fu_953_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_18_cast_fu_967_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal tmp_73_cast_fu_982_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_33_fu_1054_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal tmp_67_cast_fu_1069_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal image_V_load_max_V_1_24_fu_1074_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_22_cast_fu_1100_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal image_V_load_max_V_1_26_fu_1111_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_20_cast_fu_1125_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal image_V_load_max_V_1_25_fu_1130_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_71_cast_fu_1156_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal image_V_load_max_V_1_28_fu_1161_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_26_cast_fu_1197_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal image_V_load_max_V_1_30_fu_1218_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_24_cast_fu_1222_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal image_V_load_max_V_1_29_fu_1226_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_75_cast_fu_1242_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal image_V_load_max_V_1_31_fu_1246_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal image_V_load_max_V_1_33_fu_1268_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal image_V_load_max_V_1_32_fu_1272_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal image_V_load_max_V_1_34_fu_1288_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal image_V_load_max_V_1_35_fu_1304_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal image_V_load_max_V_1_22_fu_1308_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_37_cast_fu_1326_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_41_fu_1367_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_44_cast_fu_1407_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_49_fu_1428_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_51_cast_fu_1433_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal channel_1_fu_581_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_1_fu_613_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_9_0_s_fu_629_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_52_fu_639_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_658_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_7_fu_673_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_13_0_0_1_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_700_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_13_1_0_1_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_fu_740_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_13_0_1_fu_755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_771_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_796_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_3_fu_836_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_64_fu_851_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_fu_866_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_62_fu_881_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_60_fu_896_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_68_fu_911_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_13_2_0_1_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_938_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_15_fu_957_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_72_fu_972_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_13_2_1_fu_987_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_999_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_27_fu_1010_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl_cast_fu_1006_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl6_cast_fu_1017_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_29_fu_1027_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_31_fu_1036_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_30_fu_1031_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_32_fu_1046_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_66_fu_1059_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_13_3_0_1_fu_1078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_1090_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1115_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_13_3_1_fu_1134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_1146_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_13_4_0_1_fu_1165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1177_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_23_fu_1187_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_74_fu_1202_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_13_4_1_fu_1230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_5_0_1_fu_1250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_5_1_fu_1276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_5_1_1_fu_1292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_1315_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_35_fu_1320_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_31_cast_fu_1331_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_36_fu_1334_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_37_fu_1340_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_39_fu_1349_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_38_fu_1344_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_40_fu_1359_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_44_fu_1372_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_45_fu_1378_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_42_fu_1397_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_43_fu_1402_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_50_fu_1412_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_48_fu_1422_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_block_pp0_stage19_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal tmp_1_fu_613_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_52_fu_639_p10 : STD_LOGIC_VECTOR (11 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage20_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage20_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    channel_reg_507_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                channel_reg_507 <= tmp_1_mid2_v_reg_1451;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                channel_reg_507 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i_reg_518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                i_reg_518 <= i_1_reg_1655;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_reg_518 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                indvar_flatten_reg_496 <= indvar_flatten_next_reg_1441;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_496 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    reg_535_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then 
                reg_535 <= image_V_q1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
                reg_535 <= image_V_q0;
            end if; 
        end if;
    end process;

    reg_541_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
                reg_541 <= image_V_q1;
            elsif (((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                reg_541 <= image_V_q0;
            end if; 
        end if;
    end process;

    reg_546_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                reg_546 <= image_V_q0;
            elsif ((((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)))) then 
                reg_546 <= image_V_q1;
            end if; 
        end if;
    end process;

    reg_552_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
                reg_552 <= image_V_q1;
            elsif ((((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then 
                reg_552 <= image_V_q0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_reg_pp0_iter1_exitcond_flatten_reg_1437 <= exitcond_flatten_reg_1437;
                ap_reg_pp0_iter1_tmp_1_mid2_v_reg_1451 <= tmp_1_mid2_v_reg_1451;
                ap_reg_pp0_iter1_tmp_1_reg_1461 <= tmp_1_reg_1461;
                ap_reg_pp0_iter1_tmp_25_reg_1477 <= tmp_25_reg_1477;
                    ap_reg_pp0_iter1_tmp_52_reg_1483(11 downto 1) <= tmp_52_reg_1483(11 downto 1);
                ap_reg_pp0_iter2_exitcond_flatten_reg_1437 <= ap_reg_pp0_iter1_exitcond_flatten_reg_1437;
                ap_reg_pp0_iter2_tmp_1_mid2_v_reg_1451 <= ap_reg_pp0_iter1_tmp_1_mid2_v_reg_1451;
                exitcond_flatten_reg_1437 <= exitcond_flatten_fu_569_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then
                i_1_reg_1655 <= i_1_fu_821_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_569_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_mid2_reg_1446 <= i_mid2_fu_593_p3;
                tmp_1_reg_1461 <= tmp_1_fu_613_p2;
                tmp_25_reg_1477 <= i_mid2_fu_593_p3(3 downto 1);
                    tmp_52_reg_1483(11 downto 1) <= tmp_52_fu_639_p2(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                image_V_load_41_reg_1968 <= image_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001))) then
                image_V_load_max_V_1_10_reg_1890 <= image_V_load_max_V_1_10_fu_1212_p3;
                tmp_22_reg_1868 <= tmp_22_fu_1182_p2;
                tmp_24_reg_1874 <= tmp_24_fu_1192_p2;
                tmp_75_reg_1884 <= tmp_75_fu_1207_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                image_V_load_max_V_1_11_reg_1862 <= image_V_load_max_V_1_11_fu_1171_p3;
                tmp_71_reg_1847 <= tmp_71_fu_1151_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                image_V_load_max_V_1_12_reg_1910 <= image_V_load_max_V_1_12_fu_1236_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then
                image_V_load_max_V_1_13_reg_1932 <= image_V_load_max_V_1_13_fu_1262_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then
                image_V_load_max_V_1_14_reg_1926 <= image_V_load_max_V_1_14_fu_1256_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then
                image_V_load_max_V_1_15_reg_1947 <= image_V_load_max_V_1_15_fu_1282_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then
                image_V_load_max_V_1_16_reg_1958 <= image_V_load_max_V_1_16_fu_1298_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then
                image_V_load_max_V_1_1_reg_1603 <= image_V_load_max_V_1_1_fu_761_p3;
                tmp_57_reg_1593 <= tmp_57_fu_745_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                image_V_load_max_V_1_27_reg_1841 <= image_V_load_max_V_1_27_fu_1140_p3;
                tmp_18_reg_1826 <= tmp_18_fu_1120_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then
                image_V_load_max_V_1_2_reg_1645 <= image_V_load_max_V_1_2_fu_811_p3;
                tmp_59_reg_1635 <= tmp_59_fu_801_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001))) then
                image_V_load_max_V_1_3_reg_1587 <= image_V_load_max_V_1_3_fu_734_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then
                image_V_load_max_V_1_4_reg_1629 <= image_V_load_max_V_1_4_fu_790_p3;
                tmp_55_reg_1614 <= tmp_55_fu_776_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                image_V_load_max_V_1_5_reg_1665 <= image_V_load_max_V_1_5_fu_830_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                image_V_load_max_V_1_6_reg_1730 <= image_V_load_max_V_1_6_fu_932_p3;
                tmp_61_reg_1710 <= tmp_61_fu_901_p2;
                tmp_69_reg_1720 <= tmp_69_fu_916_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                image_V_load_max_V_1_7_reg_1771 <= image_V_load_max_V_1_7_fu_993_p3;
                tmp_16_reg_1751 <= tmp_16_fu_962_p2;
                tmp_73_reg_1761 <= tmp_73_fu_977_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then
                image_V_load_max_V_1_8_reg_1816 <= image_V_load_max_V_1_8_fu_1105_p3;
                tmp_20_reg_1806 <= tmp_20_fu_1095_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then
                image_V_load_max_V_1_9_reg_1800 <= image_V_load_max_V_1_9_fu_1084_p3;
                    tmp_28_reg_1777(10 downto 5) <= tmp_28_fu_1021_p2(10 downto 5);
                tmp_67_reg_1785 <= tmp_67_fu_1064_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then
                image_V_load_max_V_1_reg_1556 <= image_V_load_max_V_1_fu_694_p3;
                tmp_8_reg_1546 <= tmp_8_fu_678_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                indvar_flatten_next_reg_1441 <= indvar_flatten_next_fu_575_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then
                reg_558 <= image_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                tmp_10_reg_1670 <= tmp_10_fu_841_p2;
                tmp_65_reg_1680 <= tmp_65_fu_856_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                tmp_12_reg_1690 <= tmp_12_fu_871_p2;
                tmp_63_reg_1700 <= tmp_63_fu_886_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                tmp_14_reg_1736 <= tmp_14_fu_943_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter2_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                    tmp_1_mid2_cast1_reg_1978(4 downto 0) <= tmp_1_mid2_cast1_fu_1312_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then
                    tmp_1_mid2_cast_reg_1499(4 downto 0) <= tmp_1_mid2_cast_fu_645_p1(4 downto 0);
                tmp_4_reg_1526 <= tmp_4_fu_648_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_fu_569_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_1_mid2_v_reg_1451 <= tmp_1_mid2_v_fu_601_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then
                tmp_2_reg_1562 <= tmp_2_fu_705_p2;
                tmp_53_reg_1572 <= tmp_53_fu_715_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter2_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                tmp_46_reg_1984 <= tmp_46_fu_1382_p2;
                tmp_47_reg_1989 <= tmp_44_fu_1372_p2(11 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter2_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                tmp_51_reg_1994 <= tmp_51_fu_1417_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then
                tmp_6_reg_1536 <= tmp_6_fu_663_p2;
            end if;
        end if;
    end process;
    tmp_52_reg_1483(0) <= '0';
    ap_reg_pp0_iter1_tmp_52_reg_1483(0) <= '0';
    tmp_1_mid2_cast_reg_1499(11 downto 5) <= "0000000";
    tmp_28_reg_1777(4 downto 0) <= "00000";
    tmp_1_mid2_cast1_reg_1978(10 downto 5) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage5, exitcond_flatten_fu_569_p2, ap_block_pp0_stage0_subdone, ap_block_pp0_stage20_subdone, ap_block_pp0_stage5_subdone, ap_enable_reg_pp0_iter2, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage18_subdone, ap_block_pp0_stage19_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond_flatten_fu_569_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond_flatten_fu_569_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state50;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state50;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_pp0_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                end if;
            when ap_ST_fsm_pp0_stage20 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage20_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                end if;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(20);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage20 <= ap_CS_fsm(21);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(10);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state50 <= ap_CS_fsm(22);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage16_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage18_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage19_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage20_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage11_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage12_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage13_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage14_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage15_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage16_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage17_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage18_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage19_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage20_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond_flatten_fu_569_p2)
    begin
        if ((exitcond_flatten_fu_569_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state50)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state50) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_channel_phi_fu_511_p4_assign_proc : process(channel_reg_507, exitcond_flatten_reg_1437, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, tmp_1_mid2_v_reg_1451, ap_block_pp0_stage0)
    begin
        if (((exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_channel_phi_fu_511_p4 <= tmp_1_mid2_v_reg_1451;
        else 
            ap_phi_mux_channel_phi_fu_511_p4 <= channel_reg_507;
        end if; 
    end process;


    ap_phi_mux_i_phi_fu_522_p4_assign_proc : process(i_reg_518, exitcond_flatten_reg_1437, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, i_1_reg_1655, ap_block_pp0_stage0)
    begin
        if (((exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_i_phi_fu_522_p4 <= i_1_reg_1655;
        else 
            ap_phi_mux_i_phi_fu_522_p4 <= i_reg_518;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_500_p4_assign_proc : process(indvar_flatten_reg_496, exitcond_flatten_reg_1437, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage0, indvar_flatten_next_reg_1441, ap_block_pp0_stage0)
    begin
        if (((exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_indvar_flatten_phi_fu_500_p4 <= indvar_flatten_next_reg_1441;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_500_p4 <= indvar_flatten_reg_496;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    channel_1_fu_581_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(ap_phi_mux_channel_phi_fu_511_p4));
    exitcond_flatten_fu_569_p2 <= "1" when (ap_phi_mux_indvar_flatten_phi_fu_500_p4 = ap_const_lv7_60) else "0";
    grp_fu_529_p2 <= "1" when (unsigned(image_V_q1) > unsigned(image_V_q0)) else "0";
    grp_fu_563_p2 <= "1" when (unsigned(reg_541) > unsigned(image_V_q0)) else "0";
    i_1_fu_821_p2 <= std_logic_vector(unsigned(ap_const_lv4_2) + unsigned(i_mid2_reg_1446));
    i_mid2_fu_593_p3 <= 
        ap_phi_mux_i_phi_fu_522_p4 when (tmp_s_fu_587_p2(0) = '1') else 
        ap_const_lv4_0;

    image_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage14, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage0, tmp_4_cast_fu_653_p1, ap_block_pp0_stage13, tmp_6_cast_fu_668_p1, ap_block_pp0_stage14, tmp_8_cast_fu_683_p1, ap_block_pp0_stage15, ap_block_pp0_stage16, tmp_53_cast_fu_719_p1, image_V_load_max_V_1_17_fu_724_p1, ap_block_pp0_stage17, ap_block_pp0_stage18, image_V_load_max_V_1_20_fu_767_p1, ap_block_pp0_stage19, image_V_load_max_V_1_18_fu_786_p1, ap_block_pp0_stage20, image_V_load_max_V_1_21_fu_817_p1, image_V_load_max_V_1_19_fu_826_p1, tmp_12_cast_fu_846_p1, ap_block_pp0_stage1, tmp_14_cast_fu_876_p1, ap_block_pp0_stage2, tmp_61_cast_fu_906_p1, ap_block_pp0_stage3, ap_block_pp0_stage4, image_V_load_max_V_1_23_fu_953_p1, tmp_18_cast_fu_967_p1, ap_block_pp0_stage5, ap_block_pp0_stage6, image_V_load_max_V_1_24_fu_1074_p1, ap_block_pp0_stage7, image_V_load_max_V_1_26_fu_1111_p1, ap_block_pp0_stage8, image_V_load_max_V_1_25_fu_1130_p1, ap_block_pp0_stage9, image_V_load_max_V_1_28_fu_1161_p1, ap_block_pp0_stage10, image_V_load_max_V_1_30_fu_1218_p1, ap_block_pp0_stage11, image_V_load_max_V_1_29_fu_1226_p1, ap_block_pp0_stage12, image_V_load_max_V_1_31_fu_1246_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address0 <= image_V_load_max_V_1_31_fu_1246_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address0 <= image_V_load_max_V_1_29_fu_1226_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address0 <= image_V_load_max_V_1_30_fu_1218_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address0 <= image_V_load_max_V_1_28_fu_1161_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address0 <= image_V_load_max_V_1_25_fu_1130_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address0 <= image_V_load_max_V_1_26_fu_1111_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address0 <= image_V_load_max_V_1_24_fu_1074_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address0 <= tmp_18_cast_fu_967_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address0 <= image_V_load_max_V_1_23_fu_953_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address0 <= tmp_61_cast_fu_906_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address0 <= tmp_14_cast_fu_876_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            image_V_address0 <= tmp_12_cast_fu_846_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address0 <= image_V_load_max_V_1_19_fu_826_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            image_V_address0 <= image_V_load_max_V_1_21_fu_817_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            image_V_address0 <= image_V_load_max_V_1_18_fu_786_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            image_V_address0 <= image_V_load_max_V_1_20_fu_767_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            image_V_address0 <= image_V_load_max_V_1_17_fu_724_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address0 <= tmp_53_cast_fu_719_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            image_V_address0 <= tmp_8_cast_fu_683_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            image_V_address0 <= tmp_6_cast_fu_668_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            image_V_address0 <= tmp_4_cast_fu_653_p1(12 - 1 downto 0);
        else 
            image_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    image_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage14, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, tmp_10_cast_fu_710_p1, ap_block_pp0_stage16, ap_block_pp0_stage17, tmp_57_cast_fu_750_p1, ap_block_pp0_stage18, tmp_55_cast_fu_781_p1, ap_block_pp0_stage19, tmp_59_cast_fu_806_p1, ap_block_pp0_stage20, ap_block_pp0_stage1, tmp_65_cast_fu_861_p1, ap_block_pp0_stage2, tmp_63_cast_fu_891_p1, ap_block_pp0_stage3, tmp_69_cast_fu_921_p1, tmp_16_cast_fu_948_p1, ap_block_pp0_stage4, ap_block_pp0_stage5, tmp_73_cast_fu_982_p1, ap_block_pp0_stage6, tmp_67_cast_fu_1069_p1, tmp_22_cast_fu_1100_p1, ap_block_pp0_stage7, tmp_20_cast_fu_1125_p1, ap_block_pp0_stage8, tmp_71_cast_fu_1156_p1, ap_block_pp0_stage9, tmp_26_cast_fu_1197_p1, ap_block_pp0_stage10, tmp_24_cast_fu_1222_p1, ap_block_pp0_stage11, tmp_75_cast_fu_1242_p1, ap_block_pp0_stage12, image_V_load_max_V_1_33_fu_1268_p1, image_V_load_max_V_1_32_fu_1272_p1, image_V_load_max_V_1_34_fu_1288_p1, image_V_load_max_V_1_35_fu_1304_p1, image_V_load_max_V_1_22_fu_1308_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            image_V_address1 <= image_V_load_max_V_1_22_fu_1308_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            image_V_address1 <= image_V_load_max_V_1_35_fu_1304_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address1 <= image_V_load_max_V_1_34_fu_1288_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address1 <= image_V_load_max_V_1_32_fu_1272_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address1 <= image_V_load_max_V_1_33_fu_1268_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_75_cast_fu_1242_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_24_cast_fu_1222_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_26_cast_fu_1197_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_71_cast_fu_1156_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_20_cast_fu_1125_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_22_cast_fu_1100_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_67_cast_fu_1069_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_73_cast_fu_982_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_16_cast_fu_948_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_69_cast_fu_921_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_63_cast_fu_891_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            image_V_address1 <= tmp_65_cast_fu_861_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            image_V_address1 <= tmp_59_cast_fu_806_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            image_V_address1 <= tmp_55_cast_fu_781_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            image_V_address1 <= tmp_57_cast_fu_750_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            image_V_address1 <= tmp_10_cast_fu_710_p1(12 - 1 downto 0);
        else 
            image_V_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    image_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage14, ap_enable_reg_pp0_iter0, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            image_V_ce0 <= ap_const_logic_1;
        else 
            image_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    image_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage14, ap_enable_reg_pp0_iter0, ap_block_pp0_stage14_11001, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16_11001, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17_11001, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15_11001, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18_11001, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19_11001, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17_11001)))) then 
            image_V_ce1 <= ap_const_logic_1;
        else 
            image_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    image_V_load_max_V_1_10_fu_1212_p3 <= 
        tmp_67_reg_1785 when (grp_fu_563_p2(0) = '1') else 
        image_V_load_max_V_1_27_reg_1841;
    image_V_load_max_V_1_11_fu_1171_p3 <= 
        tmp_20_reg_1806 when (tmp_13_4_0_1_fu_1165_p2(0) = '1') else 
        tmp_18_reg_1826;
    image_V_load_max_V_1_12_fu_1236_p3 <= 
        tmp_69_reg_1720 when (tmp_13_4_1_fu_1230_p2(0) = '1') else 
        image_V_load_max_V_1_11_reg_1862;
    image_V_load_max_V_1_13_fu_1262_p3 <= 
        tmp_71_reg_1847 when (grp_fu_563_p2(0) = '1') else 
        image_V_load_max_V_1_12_reg_1910;
    image_V_load_max_V_1_14_fu_1256_p3 <= 
        tmp_24_reg_1874 when (tmp_13_5_0_1_fu_1250_p2(0) = '1') else 
        tmp_22_reg_1868;
    image_V_load_max_V_1_15_fu_1282_p3 <= 
        tmp_73_reg_1761 when (tmp_13_5_1_fu_1276_p2(0) = '1') else 
        image_V_load_max_V_1_14_reg_1926;
    image_V_load_max_V_1_16_fu_1298_p3 <= 
        tmp_75_reg_1884 when (tmp_13_5_1_1_fu_1292_p2(0) = '1') else 
        image_V_load_max_V_1_15_reg_1947;
    image_V_load_max_V_1_17_fu_724_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(image_V_load_max_V_1_reg_1556),64));
    image_V_load_max_V_1_18_fu_786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(image_V_load_max_V_1_1_reg_1603),64));
    image_V_load_max_V_1_19_fu_826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(image_V_load_max_V_1_2_reg_1645),64));
    image_V_load_max_V_1_1_fu_761_p3 <= 
        tmp_53_reg_1572 when (tmp_13_0_1_fu_755_p2(0) = '1') else 
        image_V_load_max_V_1_reg_1556;
    image_V_load_max_V_1_20_fu_767_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(image_V_load_max_V_1_3_reg_1587),64));
    image_V_load_max_V_1_21_fu_817_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(image_V_load_max_V_1_4_reg_1629),64));
    image_V_load_max_V_1_22_fu_1308_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(image_V_load_max_V_1_5_reg_1665),64));
    image_V_load_max_V_1_23_fu_953_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(image_V_load_max_V_1_6_reg_1730),64));
    image_V_load_max_V_1_24_fu_1074_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(image_V_load_max_V_1_7_reg_1771),64));
    image_V_load_max_V_1_25_fu_1130_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(image_V_load_max_V_1_8_reg_1816),64));
    image_V_load_max_V_1_26_fu_1111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(image_V_load_max_V_1_9_reg_1800),64));
    image_V_load_max_V_1_27_fu_1140_p3 <= 
        tmp_65_reg_1680 when (tmp_13_3_1_fu_1134_p2(0) = '1') else 
        image_V_load_max_V_1_9_reg_1800;
    image_V_load_max_V_1_28_fu_1161_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(image_V_load_max_V_1_27_reg_1841),64));
    image_V_load_max_V_1_29_fu_1226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(image_V_load_max_V_1_10_reg_1890),64));
    image_V_load_max_V_1_2_fu_811_p3 <= 
        tmp_55_reg_1614 when (grp_fu_529_p2(0) = '1') else 
        image_V_load_max_V_1_1_reg_1603;
    image_V_load_max_V_1_30_fu_1218_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(image_V_load_max_V_1_11_reg_1862),64));
    image_V_load_max_V_1_31_fu_1246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(image_V_load_max_V_1_12_reg_1910),64));
    image_V_load_max_V_1_32_fu_1272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(image_V_load_max_V_1_13_reg_1932),64));
    image_V_load_max_V_1_33_fu_1268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(image_V_load_max_V_1_14_reg_1926),64));
    image_V_load_max_V_1_34_fu_1288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(image_V_load_max_V_1_15_reg_1947),64));
    image_V_load_max_V_1_35_fu_1304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(image_V_load_max_V_1_16_reg_1958),64));
    image_V_load_max_V_1_3_fu_734_p3 <= 
        tmp_2_reg_1562 when (tmp_13_1_0_1_fu_728_p2(0) = '1') else 
        tmp_8_reg_1546;
    image_V_load_max_V_1_4_fu_790_p3 <= 
        tmp_57_reg_1593 when (grp_fu_529_p2(0) = '1') else 
        image_V_load_max_V_1_3_reg_1587;
    image_V_load_max_V_1_5_fu_830_p3 <= 
        tmp_59_reg_1635 when (grp_fu_529_p2(0) = '1') else 
        image_V_load_max_V_1_4_reg_1629;
    image_V_load_max_V_1_6_fu_932_p3 <= 
        tmp_12_reg_1690 when (tmp_13_2_0_1_fu_926_p2(0) = '1') else 
        tmp_10_reg_1670;
    image_V_load_max_V_1_7_fu_993_p3 <= 
        tmp_61_reg_1710 when (tmp_13_2_1_fu_987_p2(0) = '1') else 
        image_V_load_max_V_1_6_reg_1730;
    image_V_load_max_V_1_8_fu_1105_p3 <= 
        tmp_63_reg_1700 when (grp_fu_563_p2(0) = '1') else 
        image_V_load_max_V_1_7_reg_1771;
    image_V_load_max_V_1_9_fu_1084_p3 <= 
        tmp_16_reg_1751 when (tmp_13_3_0_1_fu_1078_p2(0) = '1') else 
        tmp_14_reg_1736;
    image_V_load_max_V_1_fu_694_p3 <= 
        tmp_6_reg_1536 when (tmp_13_0_0_1_fu_688_p2(0) = '1') else 
        tmp_4_reg_1526;
    indvar_flatten_next_fu_575_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten_phi_fu_500_p4) + unsigned(ap_const_lv7_1));

    output_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_enable_reg_pp0_iter2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, tmp_33_fu_1054_p1, ap_block_pp0_stage6, tmp_37_cast_fu_1326_p1, tmp_41_fu_1367_p1, tmp_44_cast_fu_1407_p1, tmp_49_fu_1428_p1, tmp_51_cast_fu_1433_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            output_V_address0 <= tmp_51_cast_fu_1433_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            output_V_address0 <= tmp_49_fu_1428_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            output_V_address0 <= tmp_44_cast_fu_1407_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            output_V_address0 <= tmp_41_fu_1367_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            output_V_address0 <= tmp_37_cast_fu_1326_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            output_V_address0 <= tmp_33_fu_1054_p1(10 - 1 downto 0);
        else 
            output_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    output_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            output_V_ce0 <= ap_const_logic_1;
        else 
            output_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_V_d0_assign_proc : process(image_V_q1, reg_535, ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, reg_546, reg_552, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, reg_558, image_V_load_41_reg_1968, ap_enable_reg_pp0_iter2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            output_V_d0 <= image_V_load_41_reg_1968;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            output_V_d0 <= reg_558;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            output_V_d0 <= reg_552;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            output_V_d0 <= reg_546;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            output_V_d0 <= image_V_q1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            output_V_d0 <= reg_535;
        else 
            output_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_enable_reg_pp0_iter1, ap_block_pp0_stage1_11001, ap_reg_pp0_iter1_exitcond_flatten_reg_1437, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_reg_pp0_iter2_exitcond_flatten_reg_1437, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_reg_pp0_iter2_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_reg_pp0_iter2_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_reg_pp0_iter2_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_reg_pp0_iter2_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_reg_pp0_iter1_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_reg_pp0_iter2_exitcond_flatten_reg_1437 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            output_V_we0 <= ap_const_logic_1;
        else 
            output_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_shl6_cast_fu_1017_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_fu_1010_p3),11));
    p_shl_cast_fu_1006_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_999_p3),11));
    tmp_10_cast_fu_710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_705_p2),64));
    tmp_10_fu_841_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_3_fu_836_p2));
    tmp_11_fu_866_p2 <= std_logic_vector(unsigned(ap_const_lv12_50) + unsigned(ap_reg_pp0_iter1_tmp_1_reg_1461));
    tmp_12_cast_fu_846_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_10_fu_841_p2),64));
    tmp_12_fu_871_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_11_fu_866_p2));
    tmp_13_0_0_1_fu_688_p2 <= "1" when (unsigned(image_V_q0) > unsigned(reg_535)) else "0";
    tmp_13_0_1_fu_755_p2 <= "1" when (unsigned(reg_535) > unsigned(image_V_q0)) else "0";
    tmp_13_1_0_1_fu_728_p2 <= "1" when (unsigned(image_V_q1) > unsigned(reg_535)) else "0";
    tmp_13_2_0_1_fu_926_p2 <= "1" when (unsigned(image_V_q0) > unsigned(reg_541)) else "0";
    tmp_13_2_1_fu_987_p2 <= "1" when (unsigned(reg_552) > unsigned(image_V_q0)) else "0";
    tmp_13_3_0_1_fu_1078_p2 <= "1" when (unsigned(image_V_q0) > unsigned(reg_552)) else "0";
    tmp_13_3_1_fu_1134_p2 <= "1" when (unsigned(reg_546) > unsigned(image_V_q0)) else "0";
    tmp_13_4_0_1_fu_1165_p2 <= "1" when (unsigned(reg_546) > unsigned(image_V_q1)) else "0";
    tmp_13_4_1_fu_1230_p2 <= "1" when (unsigned(reg_558) > unsigned(image_V_q0)) else "0";
    tmp_13_5_0_1_fu_1250_p2 <= "1" when (unsigned(reg_552) > unsigned(image_V_q1)) else "0";
    tmp_13_5_1_1_fu_1292_p2 <= "1" when (unsigned(reg_541) > unsigned(image_V_q1)) else "0";
    tmp_13_5_1_fu_1276_p2 <= "1" when (unsigned(reg_535) > unsigned(image_V_q1)) else "0";
    tmp_13_fu_938_p2 <= std_logic_vector(unsigned(ap_const_lv12_60) + unsigned(ap_reg_pp0_iter1_tmp_1_reg_1461));
    tmp_14_cast_fu_876_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_12_fu_871_p2),64));
    tmp_14_fu_943_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_13_fu_938_p2));
    tmp_15_fu_957_p2 <= std_logic_vector(unsigned(ap_const_lv12_70) + unsigned(ap_reg_pp0_iter1_tmp_1_reg_1461));
    tmp_16_cast_fu_948_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_943_p2),64));
    tmp_16_fu_962_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_15_fu_957_p2));
    tmp_17_fu_1115_p2 <= std_logic_vector(unsigned(ap_const_lv12_80) + unsigned(ap_reg_pp0_iter1_tmp_1_reg_1461));
    tmp_18_cast_fu_967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_962_p2),64));
    tmp_18_fu_1120_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_17_fu_1115_p2));
    tmp_19_fu_1090_p2 <= std_logic_vector(unsigned(ap_const_lv12_90) + unsigned(ap_reg_pp0_iter1_tmp_1_reg_1461));
    tmp_1_fu_613_p1 <= tmp_1_fu_613_p10(4 - 1 downto 0);
    tmp_1_fu_613_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_mid2_fu_593_p3),12));
    tmp_1_fu_613_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv12_D0) * unsigned(tmp_1_fu_613_p1), 12));
    tmp_1_mid2_cast1_fu_1312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_reg_pp0_iter2_tmp_1_mid2_v_reg_1451),11));
    tmp_1_mid2_cast_fu_645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_mid2_v_reg_1451),12));
    tmp_1_mid2_v_fu_601_p3 <= 
        ap_phi_mux_channel_phi_fu_511_p4 when (tmp_s_fu_587_p2(0) = '1') else 
        channel_1_fu_581_p2;
    tmp_20_cast_fu_1125_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_1120_p2),64));
    tmp_20_fu_1095_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_19_fu_1090_p2));
    tmp_21_fu_1177_p2 <= std_logic_vector(unsigned(ap_const_lv12_A0) + unsigned(ap_reg_pp0_iter1_tmp_1_reg_1461));
    tmp_22_cast_fu_1100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_20_fu_1095_p2),64));
    tmp_22_fu_1182_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_21_fu_1177_p2));
    tmp_23_fu_1187_p2 <= std_logic_vector(unsigned(ap_const_lv12_B0) + unsigned(ap_reg_pp0_iter1_tmp_1_reg_1461));
    tmp_24_cast_fu_1222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_22_reg_1868),64));
    tmp_24_fu_1192_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_23_fu_1187_p2));
    tmp_26_cast_fu_1197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_1192_p2),64));
    tmp_26_fu_999_p3 <= (ap_reg_pp0_iter1_tmp_25_reg_1477 & ap_const_lv7_0);
    tmp_27_fu_1010_p3 <= (ap_reg_pp0_iter1_tmp_25_reg_1477 & ap_const_lv5_0);
    tmp_28_fu_1021_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_1006_p1) - unsigned(p_shl6_cast_fu_1017_p1));
    tmp_29_fu_1027_p1 <= tmp_28_fu_1021_p2(5 - 1 downto 0);
    tmp_2_fu_705_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_9_fu_700_p2));
    tmp_30_fu_1031_p2 <= (tmp_29_fu_1027_p1 or ap_reg_pp0_iter1_tmp_1_mid2_v_reg_1451);
        tmp_31_cast_fu_1331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_28_reg_1777),12));

    tmp_31_fu_1036_p4 <= tmp_28_fu_1021_p2(10 downto 5);
    tmp_32_fu_1046_p3 <= (tmp_31_fu_1036_p4 & tmp_30_fu_1031_p2);
        tmp_33_fu_1054_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_32_fu_1046_p3),64));

    tmp_34_fu_1315_p2 <= (tmp_28_reg_1777 or ap_const_lv11_10);
    tmp_35_fu_1320_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast1_fu_1312_p1) + unsigned(tmp_34_fu_1315_p2));
    tmp_36_fu_1334_p2 <= std_logic_vector(unsigned(ap_const_lv12_20) + unsigned(tmp_31_cast_fu_1331_p1));
        tmp_37_cast_fu_1326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_35_fu_1320_p2),64));

    tmp_37_fu_1340_p1 <= tmp_36_fu_1334_p2(5 - 1 downto 0);
    tmp_38_fu_1344_p2 <= (tmp_37_fu_1340_p1 or ap_reg_pp0_iter2_tmp_1_mid2_v_reg_1451);
    tmp_39_fu_1349_p4 <= tmp_36_fu_1334_p2(11 downto 5);
    tmp_3_fu_836_p2 <= std_logic_vector(unsigned(ap_const_lv12_40) + unsigned(ap_reg_pp0_iter1_tmp_1_reg_1461));
    tmp_40_fu_1359_p3 <= (tmp_39_fu_1349_p4 & tmp_38_fu_1344_p2);
        tmp_41_fu_1367_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_40_fu_1359_p3),64));

    tmp_42_fu_1397_p2 <= std_logic_vector(unsigned(ap_const_lv11_30) + unsigned(tmp_28_reg_1777));
    tmp_43_fu_1402_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast1_reg_1978) + unsigned(tmp_42_fu_1397_p2));
        tmp_44_cast_fu_1407_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_43_fu_1402_p2),64));

    tmp_44_fu_1372_p2 <= std_logic_vector(unsigned(ap_const_lv12_40) + unsigned(tmp_31_cast_fu_1331_p1));
    tmp_45_fu_1378_p1 <= tmp_44_fu_1372_p2(5 - 1 downto 0);
    tmp_46_fu_1382_p2 <= (tmp_45_fu_1378_p1 or ap_reg_pp0_iter2_tmp_1_mid2_v_reg_1451);
    tmp_48_fu_1422_p3 <= (tmp_47_reg_1989 & tmp_46_reg_1984);
        tmp_49_fu_1428_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_48_fu_1422_p3),64));

    tmp_4_cast_fu_653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_648_p2),64));
    tmp_4_fu_648_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_fu_645_p1) + unsigned(tmp_1_reg_1461));
    tmp_50_fu_1412_p2 <= std_logic_vector(unsigned(ap_const_lv11_50) + unsigned(tmp_28_reg_1777));
        tmp_51_cast_fu_1433_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_51_reg_1994),64));

    tmp_51_fu_1417_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast1_reg_1978) + unsigned(tmp_50_fu_1412_p2));
    tmp_52_fu_639_p1 <= tmp_52_fu_639_p10(4 - 1 downto 0);
    tmp_52_fu_639_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_0_s_fu_629_p2),12));
    tmp_52_fu_639_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_const_lv12_D0) * unsigned(tmp_52_fu_639_p1), 12));
    tmp_53_cast_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_fu_715_p2),64));
    tmp_53_fu_715_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_52_reg_1483));
    tmp_54_fu_771_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) + unsigned(tmp_52_reg_1483));
    tmp_55_cast_fu_781_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_55_fu_776_p2),64));
    tmp_55_fu_776_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_54_fu_771_p2));
    tmp_56_fu_740_p2 <= std_logic_vector(unsigned(ap_const_lv12_20) + unsigned(tmp_52_reg_1483));
    tmp_57_cast_fu_750_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_57_fu_745_p2),64));
    tmp_57_fu_745_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_56_fu_740_p2));
    tmp_58_fu_796_p2 <= std_logic_vector(unsigned(ap_const_lv12_30) + unsigned(tmp_52_reg_1483));
    tmp_59_cast_fu_806_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_59_fu_801_p2),64));
    tmp_59_fu_801_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_58_fu_796_p2));
    tmp_5_fu_658_p2 <= std_logic_vector(unsigned(ap_const_lv12_10) + unsigned(tmp_1_reg_1461));
    tmp_60_fu_896_p2 <= std_logic_vector(unsigned(ap_const_lv12_40) + unsigned(ap_reg_pp0_iter1_tmp_52_reg_1483));
    tmp_61_cast_fu_906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_61_fu_901_p2),64));
    tmp_61_fu_901_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_60_fu_896_p2));
    tmp_62_fu_881_p2 <= std_logic_vector(unsigned(ap_const_lv12_50) + unsigned(ap_reg_pp0_iter1_tmp_52_reg_1483));
    tmp_63_cast_fu_891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_63_fu_886_p2),64));
    tmp_63_fu_886_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_62_fu_881_p2));
    tmp_64_fu_851_p2 <= std_logic_vector(unsigned(ap_const_lv12_60) + unsigned(ap_reg_pp0_iter1_tmp_52_reg_1483));
    tmp_65_cast_fu_861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_65_fu_856_p2),64));
    tmp_65_fu_856_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_64_fu_851_p2));
    tmp_66_fu_1059_p2 <= std_logic_vector(unsigned(ap_const_lv12_70) + unsigned(ap_reg_pp0_iter1_tmp_52_reg_1483));
    tmp_67_cast_fu_1069_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_67_fu_1064_p2),64));
    tmp_67_fu_1064_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_66_fu_1059_p2));
    tmp_68_fu_911_p2 <= std_logic_vector(unsigned(ap_const_lv12_80) + unsigned(ap_reg_pp0_iter1_tmp_52_reg_1483));
    tmp_69_cast_fu_921_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_69_fu_916_p2),64));
    tmp_69_fu_916_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_68_fu_911_p2));
    tmp_6_cast_fu_668_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_663_p2),64));
    tmp_6_fu_663_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_5_fu_658_p2));
    tmp_70_fu_1146_p2 <= std_logic_vector(unsigned(ap_const_lv12_90) + unsigned(ap_reg_pp0_iter1_tmp_52_reg_1483));
    tmp_71_cast_fu_1156_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_71_fu_1151_p2),64));
    tmp_71_fu_1151_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_70_fu_1146_p2));
    tmp_72_fu_972_p2 <= std_logic_vector(unsigned(ap_const_lv12_A0) + unsigned(ap_reg_pp0_iter1_tmp_52_reg_1483));
    tmp_73_cast_fu_982_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_73_fu_977_p2),64));
    tmp_73_fu_977_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_72_fu_972_p2));
    tmp_74_fu_1202_p2 <= std_logic_vector(unsigned(ap_const_lv12_B0) + unsigned(ap_reg_pp0_iter1_tmp_52_reg_1483));
    tmp_75_cast_fu_1242_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_75_reg_1884),64));
    tmp_75_fu_1207_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_74_fu_1202_p2));
    tmp_7_fu_673_p2 <= std_logic_vector(unsigned(ap_const_lv12_20) + unsigned(tmp_1_reg_1461));
    tmp_8_cast_fu_683_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_678_p2),64));
    tmp_8_fu_678_p2 <= std_logic_vector(unsigned(tmp_1_mid2_cast_reg_1499) + unsigned(tmp_7_fu_673_p2));
    tmp_9_0_s_fu_629_p2 <= (i_mid2_fu_593_p3 or ap_const_lv4_1);
    tmp_9_fu_700_p2 <= std_logic_vector(unsigned(ap_const_lv12_30) + unsigned(tmp_1_reg_1461));
    tmp_s_fu_587_p2 <= "1" when (unsigned(ap_phi_mux_i_phi_fu_522_p4) < unsigned(ap_const_lv4_C)) else "0";
end behav;
