INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pragy/Desktop/direct mapped cache memory/direct mapped cache memory.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pragy/Desktop/direct mapped cache memory/direct mapped cache memory.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pragy/Desktop/direct mapped cache memory/direct mapped cache memory.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
