
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v
# synth_design -part xc7z020clg484-3 -top top -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top top -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 129935 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.996 ; gain = 69.895 ; free physical = 214943 ; free virtual = 282230
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:42]
INFO: [Synth 8-6157] synthesizing module 'spram_u' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:449]
INFO: [Synth 8-6155] done synthesizing module 'spram_u' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:449]
INFO: [Synth 8-6157] synthesizing module 'spram_v' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:412]
INFO: [Synth 8-6155] done synthesizing module 'spram_v' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:412]
INFO: [Synth 8-6157] synthesizing module 'spram_b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:486]
INFO: [Synth 8-6155] done synthesizing module 'spram_b' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:486]
INFO: [Synth 8-6157] synthesizing module 'lstm_top' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:524]
INFO: [Synth 8-6157] synthesizing module 'vecmat_mul_x' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:916]
	Parameter varraysize bound to: 1600 - type: integer 
	Parameter vectwidth bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'signedmul' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:1205]
WARNING: [Synth 8-3936] Found unconnected internal register 'result_ff_reg' and it is trimmed from '32' to '27' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:1221]
INFO: [Synth 8-6155] done synthesizing module 'signedmul' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:1205]
INFO: [Synth 8-6155] done synthesizing module 'vecmat_mul_x' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:916]
INFO: [Synth 8-6157] synthesizing module 'vecmat_mul_h' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:701]
	Parameter uarraysize bound to: 1024 - type: integer 
	Parameter vectwidth bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vecmat_mul_h' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:701]
INFO: [Synth 8-6157] synthesizing module 'vecmat_add_x' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:1058]
	Parameter varraysize bound to: 1600 - type: integer 
	Parameter vectwidth bound to: 100 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'qadd2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:1243]
INFO: [Synth 8-6155] done synthesizing module 'qadd2' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:1243]
INFO: [Synth 8-6155] done synthesizing module 'vecmat_add_x' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:1058]
INFO: [Synth 8-6157] synthesizing module 'vecmat_add_h' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:800]
	Parameter uarraysize bound to: 1024 - type: integer 
	Parameter vectwidth bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vecmat_add_h' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:800]
INFO: [Synth 8-6157] synthesizing module 'sigmoid' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:1255]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:1255]
INFO: [Synth 8-6157] synthesizing module 'tanh' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:1505]
WARNING: [Synth 8-567] referenced signal 'x_comp' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:1519]
WARNING: [Synth 8-567] referenced signal 'x_comp' should be on the sensitivity list [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:1550]
INFO: [Synth 8-6155] done synthesizing module 'tanh' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:1505]
WARNING: [Synth 8-6014] Unused sequential element add_f_reg_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:610]
WARNING: [Synth 8-6014] Unused sequential element add_i_reg_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:619]
WARNING: [Synth 8-6014] Unused sequential element add_o_reg_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:627]
WARNING: [Synth 8-6014] Unused sequential element add_c_reg_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:642]
INFO: [Synth 8-6155] done synthesizing module 'lstm_top' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:524]
INFO: [Synth 8-226] default block is never used [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:324]
WARNING: [Synth 8-6014] Unused sequential element wren_a_ct_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:141]
WARNING: [Synth 8-6014] Unused sequential element wren_b_cin_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:142]
INFO: [Synth 8-6155] done synthesizing module 'top' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:42]
WARNING: [Synth 8-3331] design spram_b has unconnected port address_a[6]
WARNING: [Synth 8-3331] design spram_v has unconnected port address_a[6]
WARNING: [Synth 8-3331] design spram_u has unconnected port address_a[6]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1599.027 ; gain = 166.926 ; free physical = 214837 ; free virtual = 282125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1599.027 ; gain = 166.926 ; free physical = 214832 ; free virtual = 282120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1607.023 ; gain = 174.922 ; free physical = 214831 ; free virtual = 282119
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'address_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:1328]
WARNING: [Synth 8-327] inferring latch for variable 'address_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:1573]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1743.559 ; gain = 311.457 ; free physical = 214483 ; free virtual = 281773
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'Ui_mem' (spram_u) to 'Uf_mem'
INFO: [Synth 8-223] decloning instance 'Ui_mem' (spram_u) to 'Uo_mem'
INFO: [Synth 8-223] decloning instance 'Ui_mem' (spram_u) to 'Uc_mem'
INFO: [Synth 8-223] decloning instance 'Wi_mem' (spram_v) to 'Wf_mem'
INFO: [Synth 8-223] decloning instance 'Wi_mem' (spram_v) to 'Wo_mem'
INFO: [Synth 8-223] decloning instance 'Wi_mem' (spram_v) to 'Wc_mem'
INFO: [Synth 8-223] decloning instance 'bi_mem' (spram_b) to 'bf_mem'
INFO: [Synth 8-223] decloning instance 'bi_mem' (spram_b) to 'bo_mem'
INFO: [Synth 8-223] decloning instance 'bi_mem' (spram_b) to 'bc_mem'

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |vecmat_mul_x__GBM0 |           1|     20554|
|2     |vecmat_mul_x__GBM1 |           1|      6947|
|3     |vecmat_mul_h       |           4|     17601|
|4     |vecmat_add_x       |           4|      4878|
|5     |lstm_top__GCB0     |           1|     19174|
|6     |lstm_top__GCB1     |           1|      8277|
|7     |top__GC0           |           1|     33736|
+------+-------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register mulout_fx_reg_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:606]
INFO: [Synth 8-3538] Detected potentially large (wide) register mulout_ix_reg_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:615]
INFO: [Synth 8-3538] Detected potentially large (wide) register mulout_cx_reg_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:638]
INFO: [Synth 8-3538] Detected potentially large (wide) register mulout_ox_reg_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:623]
INFO: [Synth 8-3538] Detected potentially large (wide) register out_a_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:430]
INFO: [Synth 8-3538] Detected potentially large (wide) register out_a_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:430]
INFO: [Synth 8-3538] Detected potentially large (wide) register dummyin_v_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:109]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2638  
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1600 Bit    Registers := 7     
	             1024 Bit    Registers := 17    
	               16 Bit    Registers := 811   
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2639  
+---RAMs : 
	             100K Bit         RAMs := 2     
	              64K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  64 Input   1024 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 4     
	  66 Input   1024 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1982  
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 9     
	   7 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 3     
	  10 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register mulout_fx_reg_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:606]
INFO: [Synth 8-3538] Detected potentially large (wide) register mulout_ix_reg_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:615]
INFO: [Synth 8-3538] Detected potentially large (wide) register mulout_cx_reg_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:638]
INFO: [Synth 8-3538] Detected potentially large (wide) register mulout_ox_reg_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:623]
INFO: [Synth 8-3538] Detected potentially large (wide) register out_a_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:430]
INFO: [Synth 8-3538] Detected potentially large (wide) register out_a_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:430]
INFO: [Synth 8-3538] Detected potentially large (wide) register dummyin_v_reg [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/lstm.v:109]
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1600 Bit    Registers := 1     
	             1024 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  64 Input   1024 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 4     
	  66 Input   1024 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module signedmul__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module signedmul__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module vecmat_mul_h 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 2     
Module qadd2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module vecmat_add_x 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 14    
Module qadd2__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module vecmat_add_h__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 17    
Module qadd2__287 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__286 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__285 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__284 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__283 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__282 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__281 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__280 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__279 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__278 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__277 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__276 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__275 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__274 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__273 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__272 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__271 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__270 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__269 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__268 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__267 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__266 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__265 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__264 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__263 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__262 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__261 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__260 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__259 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__258 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__257 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__255 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__253 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__252 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__251 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__249 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__248 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__247 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__246 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__244 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__243 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__242 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__241 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__240 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__239 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__238 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__237 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__236 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__235 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module vecmat_add_h__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 17    
Module qadd2__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__288 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module vecmat_add_h__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 17    
Module qadd2__352 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__353 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module sigmoid__1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      6 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module sigmoid__2 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      6 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module qadd2__354 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__355 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module tanh__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module signedmul__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module qadd2__356 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module tanh 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module signedmul__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module qadd2__357 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__358 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module signedmul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module sigmoid 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      6 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module qadd2__359 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__289 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__290 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__291 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__292 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__293 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__294 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__295 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__296 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__297 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__298 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__299 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__300 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__301 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__302 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__303 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__304 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__305 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__306 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__307 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__308 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__309 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__310 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__311 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__312 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__313 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__314 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__315 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__316 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__317 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__318 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__319 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__320 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__321 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__322 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__323 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__324 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__325 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__326 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__327 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__328 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__329 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__330 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__331 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__332 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__333 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__334 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__335 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__336 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__337 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__338 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__339 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__340 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__341 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__342 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__343 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__344 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__345 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__346 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__347 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__348 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__349 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__350 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module qadd2__351 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module vecmat_add_h 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 17    
Module lstm_top 
Detailed RTL Component Info : 
+---Registers : 
	             1600 Bit    Registers := 4     
	             1024 Bit    Registers := 4     
	               16 Bit    Registers := 25    
Module spram_u 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module spram_v__1 
Detailed RTL Component Info : 
+---Registers : 
	             1600 Bit    Registers := 1     
+---RAMs : 
	             100K Bit         RAMs := 1     
Module spram_v 
Detailed RTL Component Info : 
+---Registers : 
	             1600 Bit    Registers := 1     
+---RAMs : 
	             100K Bit         RAMs := 1     
Module spram_b 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
DSP Report: Generating DSP result_ff_reg, operation Mode is: (A2*B2)'.
DSP Report: register b_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register a_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: register result_ff_reg is absorbed into DSP result_ff_reg.
DSP Report: operator result is absorbed into DSP result_ff_reg.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Ui_mem/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Wi_mem/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM Xi_mem/ram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_io_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_io_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_io_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_fo_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_fo_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_fo_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c_elmul/b_sign_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_elmul/a_sign_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c_elmul/b_sign_ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\f_elmul/a_sign_ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d3_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d3_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d3_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d4_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d4_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d4_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d5_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d5_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sig_oo_d5_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\h_elmul/b_sign_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\h_elmul/b_sign_ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_b_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_b_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_b_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_b_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_b_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_b_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_b_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_b_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_b_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_b_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_b_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_b_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_b_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_b_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_b_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dummyin_v_reg[67] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed 28 RAM instances from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed 44 RAM instances from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed 44 RAM instances from module top__GC0 due to constant propagation
Removed BRAM instance from module top__GC0 due to constant propagation
Removed 1 RAM instances from module top__GC0 due to constant propagation
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u21/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u21/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u22/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u22/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u23/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u23/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u24/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u24/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u25/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u25/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u26/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u26/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u27/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u27/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u28/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u28/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u29/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u29/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u30/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u30/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u31/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u31/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u32/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u32/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u33/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u33/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u34/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u34/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u35/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u35/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u36/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u36/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u37/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u37/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u38/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u38/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u39/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u39/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u40/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u40/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u41/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u41/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u42/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u42/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u43/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u43/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u44/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u44/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u45/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u45/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u46/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u46/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u47/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u47/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u48/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u48/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u49/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u49/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u50/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u50/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u51/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u51/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u52/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u52/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u53/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u53/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u54/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u54/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u55/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u55/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u56/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u56/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u57/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u57/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u58/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u58/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u59/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u59/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u60/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u60/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u61/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u61/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u62/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u62/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u63/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u63/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u64/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u64/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u65/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u65/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u66/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u66/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u67/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u67/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u68/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u68/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u69/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u69/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u70/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u70/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u71/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u71/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u72/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u72/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u73/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u73/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u74/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u74/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u75/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u75/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u76/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u76/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u77/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u77/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u78/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u78/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u79/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u79/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u80/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u80/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u81/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u81/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u82/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u82/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u83/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u83/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u84/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u84/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u85/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u85/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u86/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u86/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u87/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u87/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u88/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u88/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u89/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u89/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u90/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u90/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u91/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u91/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u92/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u92/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u93/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u93/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u94/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u94/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u95/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u95/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u96/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u96/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u97/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u97/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_x__GBM0:/mult_u98/a_sign_ff_reg' (FD) to 'vecmat_mul_x__GBM0:/mult_u98/a_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u0/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u0/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u1/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u1/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u2/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u2/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u3/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u3/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u4/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u4/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u5/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u5/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u6/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u6/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u7/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u7/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u8/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u8/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u9/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u9/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u10/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u10/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u11/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u11/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u12/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u12/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u13/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u13/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u14/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u14/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u15/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u15/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u16/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u16/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u17/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u17/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u18/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u18/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u19/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u19/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u20/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u20/b_sign_reg'
INFO: [Synth 8-3886] merging instance 'vecmat_mul_h:/mult_u21/b_sign_ff_reg' (FD) to 'vecmat_mul_h:/mult_u21/b_sign_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1861.617 ; gain = 429.516 ; free physical = 213799 ; free virtual = 281125
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 659, Available = 220. Use report_utilization command for details.
DSP Report: Generating DSP mult_u99/result_ff_reg, operation Mode is (post resource management): (A2*B2)'.
DSP Report: register mult_u99/b_ff_reg is absorbed into DSP mult_u99/result_ff_reg.
DSP Report: register mult_u99/a_ff_reg is absorbed into DSP mult_u99/result_ff_reg.
DSP Report: register mult_u99/result_ff_reg is absorbed into DSP mult_u99/result_ff_reg.
DSP Report: operator mult_u99/result is absorbed into DSP mult_u99/result_ff_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sigmoid     | lut        | 64x13         | LUT            | 
|sigmoid     | lut        | 64x13         | LUT            | 
|sigmoid     | lut        | 64x13         | LUT            | 
|sigmoid     | lut        | 64x13         | LUT            | 
+------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|spram_u:    | ram_reg    | 64 x 1024(NO_CHANGE)   | W | R |                        |   |   | Port A           | 29     | 0      | 
|spram_v:    | ram_reg    | 64 x 1600(NO_CHANGE)   | W | R |                        |   |   | Port A           | 45     | 0      | 
|spram_v:    | ram_reg    | 64 x 1600(NO_CHANGE)   | W | R |                        |   |   | Port A           | 45     | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|signedmul   | (A2*B2)'    | 16     | 16     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/i_0/Ui_mem/ram_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1/Wi_mem/ram_reg_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_2/Xi_mem/ram_reg_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |vecmat_mul_x__GBM0    |           4|        16|
|2     |vecmat_mul_x__GBM1    |           3|      1897|
|3     |vecmat_mul_h          |           4|    119975|
|4     |vecmat_add_x          |           4|      2155|
|5     |lstm_top__GCB0        |           1|     13673|
|6     |lstm_top__GCB1        |           1|      8207|
|7     |top__GC0              |           1|      6734|
|8     |vecmat_mul_x__GBM1__1 |           1|       129|
+------+----------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 1861.621 ; gain = 429.520 ; free physical = 213890 ; free virtual = 281219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|spram_u:    | ram_reg    | 64 x 1024(NO_CHANGE)   | W | R |                        |   |   | Port A           | 29     | 0      | 
|spram_v:    | ram_reg    | 64 x 1600(NO_CHANGE)   | W | R |                        |   |   | Port A           | 45     | 0      | 
|spram_v:    | ram_reg    | 64 x 1600(NO_CHANGE)   | W | R |                        |   |   | Port A           | 45     | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |vecmat_mul_x__GBM0    |           4|        16|
|2     |vecmat_mul_x__GBM1    |           3|      1785|
|3     |vecmat_mul_h          |           4|     50466|
|4     |vecmat_add_x          |           4|      1405|
|5     |lstm_top__GCB0        |           1|      7733|
|6     |lstm_top__GCB1        |           1|      8207|
|7     |top__GC0              |           1|      6734|
|8     |vecmat_mul_x__GBM1__1 |           1|       129|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'i_0/Ui_mem/ram_reg_28' (RAMB18E1) to 'i_0/Wi_mem/ram_reg_44'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 1928.617 ; gain = 496.516 ; free physical = 212636 ; free virtual = 280217
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1928.621 ; gain = 496.520 ; free physical = 212468 ; free virtual = 280114
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 1928.621 ; gain = 496.520 ; free physical = 212454 ; free virtual = 280107
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1928.621 ; gain = 496.520 ; free physical = 212270 ; free virtual = 280004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 1928.621 ; gain = 496.520 ; free physical = 212262 ; free virtual = 280008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 1928.621 ; gain = 496.520 ; free physical = 212131 ; free virtual = 279917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 1928.621 ; gain = 496.520 ; free physical = 212008 ; free virtual = 279811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | lstm/h_elmul/b_ff_reg[12] | 7      | 13    | NO           | NO                 | YES               | 13     | 0       | 
+------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  4698|
|2     |DSP48E1  |     1|
|3     |LUT1     | 10855|
|4     |LUT2     |  6134|
|5     |LUT3     |  3887|
|6     |LUT4     |   429|
|7     |LUT5     |   238|
|8     |LUT6     |  1498|
|9     |MUXF7    |   128|
|10    |MUXF8    |    32|
|11    |RAMB18E1 |     2|
|12    |SRL16E   |    13|
|13    |FDRE     | 11464|
|14    |LDC      |     2|
|15    |LDP      |     8|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+----------------+------+
|      |Instance           |Module          |Cells |
+------+-------------------+----------------+------+
|1     |top                |                | 39389|
|2     |  Wi_mem           |spram_v         |   153|
|3     |  Xi_mem           |spram_v_0       |    77|
|4     |  lstm             |lstm_top        | 35660|
|5     |    c_gate_biasadd |qadd2           |    20|
|6     |    cf_gate_add    |qadd2_1         |    20|
|7     |    f_gate_biasadd |qadd2_3         |    20|
|8     |    i_gate_biasadd |qadd2_9         |    20|
|9     |    o_gate_biasadd |qadd2_14        |    20|
|10    |    c_elmul        |signedmul       |   385|
|11    |    c_gateaddh     |vecmat_add_h    |  1412|
|12    |      Add_u1       |qadd2_387       |    60|
|13    |      Add_u11      |qadd2_388       |    60|
|14    |      Add_u13      |qadd2_389       |    60|
|15    |      Add_u15      |qadd2_390       |    60|
|16    |      Add_u17      |qadd2_391       |    60|
|17    |      Add_u19      |qadd2_392       |    60|
|18    |      Add_u21      |qadd2_393       |    60|
|19    |      Add_u23      |qadd2_394       |    60|
|20    |      Add_u25      |qadd2_395       |    60|
|21    |      Add_u27      |qadd2_396       |    60|
|22    |      Add_u29      |qadd2_397       |    60|
|23    |      Add_u3       |qadd2_398       |    60|
|24    |      Add_u31      |qadd2_399       |    60|
|25    |      Add_u5       |qadd2_400       |    60|
|26    |      Add_u61      |qadd2_401       |   180|
|27    |      Add_u7       |qadd2_402       |    60|
|28    |      Add_u9       |qadd2_403       |    60|
|29    |    c_gateaddx     |vecmat_add_x    |   231|
|30    |      Add_u49      |qadd2_373       |    21|
|31    |      Add_u51      |qadd2_374       |     5|
|32    |      Add_u53      |qadd2_375       |     5|
|33    |      Add_u55      |qadd2_376       |     5|
|34    |      Add_u57      |qadd2_377       |     5|
|35    |      Add_u59      |qadd2_378       |     5|
|36    |      Add_u61      |qadd2_379       |     5|
|37    |      Add_u63      |qadd2_380       |     5|
|38    |      Add_u65      |qadd2_381       |     5|
|39    |      Add_u67      |qadd2_382       |     5|
|40    |      Add_u69      |qadd2_383       |     5|
|41    |      Add_u71      |qadd2_384       |     5|
|42    |      Add_u73      |qadd2_385       |     5|
|43    |      Add_u97      |qadd2_386       |    70|
|44    |    c_gateh        |vecmat_mul_h    |  5552|
|45    |      mult_u0      |signedmul_309   |    83|
|46    |      mult_u1      |signedmul_310   |    83|
|47    |      mult_u10     |signedmul_311   |    83|
|48    |      mult_u11     |signedmul_312   |    83|
|49    |      mult_u12     |signedmul_313   |    83|
|50    |      mult_u13     |signedmul_314   |    83|
|51    |      mult_u14     |signedmul_315   |    83|
|52    |      mult_u15     |signedmul_316   |    83|
|53    |      mult_u16     |signedmul_317   |    83|
|54    |      mult_u17     |signedmul_318   |    83|
|55    |      mult_u18     |signedmul_319   |    83|
|56    |      mult_u19     |signedmul_320   |    83|
|57    |      mult_u2      |signedmul_321   |    83|
|58    |      mult_u20     |signedmul_322   |    83|
|59    |      mult_u21     |signedmul_323   |    83|
|60    |      mult_u22     |signedmul_324   |    83|
|61    |      mult_u23     |signedmul_325   |    83|
|62    |      mult_u24     |signedmul_326   |    83|
|63    |      mult_u25     |signedmul_327   |    83|
|64    |      mult_u26     |signedmul_328   |    83|
|65    |      mult_u27     |signedmul_329   |    83|
|66    |      mult_u28     |signedmul_330   |    83|
|67    |      mult_u29     |signedmul_331   |    83|
|68    |      mult_u3      |signedmul_332   |    83|
|69    |      mult_u30     |signedmul_333   |    83|
|70    |      mult_u31     |signedmul_334   |    83|
|71    |      mult_u32     |signedmul_335   |    83|
|72    |      mult_u33     |signedmul_336   |    83|
|73    |      mult_u34     |signedmul_337   |    83|
|74    |      mult_u35     |signedmul_338   |    83|
|75    |      mult_u36     |signedmul_339   |    83|
|76    |      mult_u37     |signedmul_340   |    83|
|77    |      mult_u38     |signedmul_341   |    83|
|78    |      mult_u39     |signedmul_342   |    83|
|79    |      mult_u4      |signedmul_343   |    83|
|80    |      mult_u40     |signedmul_344   |    83|
|81    |      mult_u41     |signedmul_345   |    83|
|82    |      mult_u42     |signedmul_346   |    83|
|83    |      mult_u43     |signedmul_347   |    83|
|84    |      mult_u44     |signedmul_348   |    83|
|85    |      mult_u45     |signedmul_349   |    83|
|86    |      mult_u46     |signedmul_350   |    83|
|87    |      mult_u47     |signedmul_351   |    83|
|88    |      mult_u48     |signedmul_352   |    83|
|89    |      mult_u49     |signedmul_353   |    83|
|90    |      mult_u5      |signedmul_354   |    83|
|91    |      mult_u50     |signedmul_355   |    83|
|92    |      mult_u51     |signedmul_356   |    83|
|93    |      mult_u52     |signedmul_357   |    83|
|94    |      mult_u53     |signedmul_358   |    83|
|95    |      mult_u54     |signedmul_359   |    83|
|96    |      mult_u55     |signedmul_360   |    83|
|97    |      mult_u56     |signedmul_361   |    83|
|98    |      mult_u57     |signedmul_362   |    83|
|99    |      mult_u58     |signedmul_363   |    83|
|100   |      mult_u59     |signedmul_364   |    83|
|101   |      mult_u6      |signedmul_365   |    83|
|102   |      mult_u60     |signedmul_366   |    83|
|103   |      mult_u61     |signedmul_367   |    83|
|104   |      mult_u62     |signedmul_368   |    83|
|105   |      mult_u63     |signedmul_369   |   187|
|106   |      mult_u7      |signedmul_370   |    83|
|107   |      mult_u8      |signedmul_371   |    83|
|108   |      mult_u9      |signedmul_372   |    83|
|109   |    c_gatex        |vecmat_mul_x    |   440|
|110   |      mult_u99     |signedmul_308   |   440|
|111   |    f_elmul        |signedmul_2     |   385|
|112   |    f_gateaddh     |vecmat_add_h_4  |  1413|
|113   |      Add_u1       |qadd2_291       |    60|
|114   |      Add_u11      |qadd2_292       |    60|
|115   |      Add_u13      |qadd2_293       |    60|
|116   |      Add_u15      |qadd2_294       |    60|
|117   |      Add_u17      |qadd2_295       |    60|
|118   |      Add_u19      |qadd2_296       |    60|
|119   |      Add_u21      |qadd2_297       |    60|
|120   |      Add_u23      |qadd2_298       |    60|
|121   |      Add_u25      |qadd2_299       |    60|
|122   |      Add_u27      |qadd2_300       |    60|
|123   |      Add_u29      |qadd2_301       |    60|
|124   |      Add_u3       |qadd2_302       |    60|
|125   |      Add_u31      |qadd2_303       |    60|
|126   |      Add_u5       |qadd2_304       |    60|
|127   |      Add_u61      |qadd2_305       |   180|
|128   |      Add_u7       |qadd2_306       |    60|
|129   |      Add_u9       |qadd2_307       |    60|
|130   |    f_gateaddx     |vecmat_add_x_5  |   231|
|131   |      Add_u49      |qadd2_277       |    21|
|132   |      Add_u51      |qadd2_278       |     5|
|133   |      Add_u53      |qadd2_279       |     5|
|134   |      Add_u55      |qadd2_280       |     5|
|135   |      Add_u57      |qadd2_281       |     5|
|136   |      Add_u59      |qadd2_282       |     5|
|137   |      Add_u61      |qadd2_283       |     5|
|138   |      Add_u63      |qadd2_284       |     5|
|139   |      Add_u65      |qadd2_285       |     5|
|140   |      Add_u67      |qadd2_286       |     5|
|141   |      Add_u69      |qadd2_287       |     5|
|142   |      Add_u71      |qadd2_288       |     5|
|143   |      Add_u73      |qadd2_289       |     5|
|144   |      Add_u97      |qadd2_290       |    70|
|145   |    f_gateh        |vecmat_mul_h_6  |  5363|
|146   |      mult_u0      |signedmul_213   |    81|
|147   |      mult_u1      |signedmul_214   |    81|
|148   |      mult_u10     |signedmul_215   |    81|
|149   |      mult_u11     |signedmul_216   |    81|
|150   |      mult_u12     |signedmul_217   |    81|
|151   |      mult_u13     |signedmul_218   |    81|
|152   |      mult_u14     |signedmul_219   |    81|
|153   |      mult_u15     |signedmul_220   |    81|
|154   |      mult_u16     |signedmul_221   |    81|
|155   |      mult_u17     |signedmul_222   |    81|
|156   |      mult_u18     |signedmul_223   |    81|
|157   |      mult_u19     |signedmul_224   |    81|
|158   |      mult_u2      |signedmul_225   |    81|
|159   |      mult_u20     |signedmul_226   |    81|
|160   |      mult_u21     |signedmul_227   |    81|
|161   |      mult_u22     |signedmul_228   |    81|
|162   |      mult_u23     |signedmul_229   |    81|
|163   |      mult_u24     |signedmul_230   |    81|
|164   |      mult_u25     |signedmul_231   |    81|
|165   |      mult_u26     |signedmul_232   |    81|
|166   |      mult_u27     |signedmul_233   |    81|
|167   |      mult_u28     |signedmul_234   |    81|
|168   |      mult_u29     |signedmul_235   |    81|
|169   |      mult_u3      |signedmul_236   |    81|
|170   |      mult_u30     |signedmul_237   |    81|
|171   |      mult_u31     |signedmul_238   |    81|
|172   |      mult_u32     |signedmul_239   |    81|
|173   |      mult_u33     |signedmul_240   |    81|
|174   |      mult_u34     |signedmul_241   |    81|
|175   |      mult_u35     |signedmul_242   |    81|
|176   |      mult_u36     |signedmul_243   |    81|
|177   |      mult_u37     |signedmul_244   |    81|
|178   |      mult_u38     |signedmul_245   |    81|
|179   |      mult_u39     |signedmul_246   |    81|
|180   |      mult_u4      |signedmul_247   |    81|
|181   |      mult_u40     |signedmul_248   |    81|
|182   |      mult_u41     |signedmul_249   |    81|
|183   |      mult_u42     |signedmul_250   |    81|
|184   |      mult_u43     |signedmul_251   |    81|
|185   |      mult_u44     |signedmul_252   |    81|
|186   |      mult_u45     |signedmul_253   |    81|
|187   |      mult_u46     |signedmul_254   |    81|
|188   |      mult_u47     |signedmul_255   |    81|
|189   |      mult_u48     |signedmul_256   |    81|
|190   |      mult_u49     |signedmul_257   |    81|
|191   |      mult_u5      |signedmul_258   |    81|
|192   |      mult_u50     |signedmul_259   |    81|
|193   |      mult_u51     |signedmul_260   |    81|
|194   |      mult_u52     |signedmul_261   |    81|
|195   |      mult_u53     |signedmul_262   |    81|
|196   |      mult_u54     |signedmul_263   |    81|
|197   |      mult_u55     |signedmul_264   |    81|
|198   |      mult_u56     |signedmul_265   |    81|
|199   |      mult_u57     |signedmul_266   |    81|
|200   |      mult_u58     |signedmul_267   |    81|
|201   |      mult_u59     |signedmul_268   |    81|
|202   |      mult_u6      |signedmul_269   |    81|
|203   |      mult_u60     |signedmul_270   |    81|
|204   |      mult_u61     |signedmul_271   |    81|
|205   |      mult_u62     |signedmul_272   |    81|
|206   |      mult_u63     |signedmul_273   |   187|
|207   |      mult_u7      |signedmul_274   |    81|
|208   |      mult_u8      |signedmul_275   |    81|
|209   |      mult_u9      |signedmul_276   |    81|
|210   |    f_gatex        |vecmat_mul_x_7  |    34|
|211   |      mult_u99     |signedmul_212   |    34|
|212   |    h_elmul        |signedmul_8     |   385|
|213   |    i_gateaddh     |vecmat_add_h_10 |  1412|
|214   |      Add_u1       |qadd2_195       |    60|
|215   |      Add_u11      |qadd2_196       |    60|
|216   |      Add_u13      |qadd2_197       |    60|
|217   |      Add_u15      |qadd2_198       |    60|
|218   |      Add_u17      |qadd2_199       |    60|
|219   |      Add_u19      |qadd2_200       |    60|
|220   |      Add_u21      |qadd2_201       |    60|
|221   |      Add_u23      |qadd2_202       |    60|
|222   |      Add_u25      |qadd2_203       |    60|
|223   |      Add_u27      |qadd2_204       |    60|
|224   |      Add_u29      |qadd2_205       |    60|
|225   |      Add_u3       |qadd2_206       |    60|
|226   |      Add_u31      |qadd2_207       |    60|
|227   |      Add_u5       |qadd2_208       |    60|
|228   |      Add_u61      |qadd2_209       |   180|
|229   |      Add_u7       |qadd2_210       |    60|
|230   |      Add_u9       |qadd2_211       |    60|
|231   |    i_gateaddx     |vecmat_add_x_11 |   231|
|232   |      Add_u49      |qadd2_181       |    21|
|233   |      Add_u51      |qadd2_182       |     5|
|234   |      Add_u53      |qadd2_183       |     5|
|235   |      Add_u55      |qadd2_184       |     5|
|236   |      Add_u57      |qadd2_185       |     5|
|237   |      Add_u59      |qadd2_186       |     5|
|238   |      Add_u61      |qadd2_187       |     5|
|239   |      Add_u63      |qadd2_188       |     5|
|240   |      Add_u65      |qadd2_189       |     5|
|241   |      Add_u67      |qadd2_190       |     5|
|242   |      Add_u69      |qadd2_191       |     5|
|243   |      Add_u71      |qadd2_192       |     5|
|244   |      Add_u73      |qadd2_193       |     5|
|245   |      Add_u97      |qadd2_194       |    70|
|246   |    i_gateh        |vecmat_mul_h_12 |  5363|
|247   |      mult_u0      |signedmul_117   |    81|
|248   |      mult_u1      |signedmul_118   |    81|
|249   |      mult_u10     |signedmul_119   |    81|
|250   |      mult_u11     |signedmul_120   |    81|
|251   |      mult_u12     |signedmul_121   |    81|
|252   |      mult_u13     |signedmul_122   |    81|
|253   |      mult_u14     |signedmul_123   |    81|
|254   |      mult_u15     |signedmul_124   |    81|
|255   |      mult_u16     |signedmul_125   |    81|
|256   |      mult_u17     |signedmul_126   |    81|
|257   |      mult_u18     |signedmul_127   |    81|
|258   |      mult_u19     |signedmul_128   |    81|
|259   |      mult_u2      |signedmul_129   |    81|
|260   |      mult_u20     |signedmul_130   |    81|
|261   |      mult_u21     |signedmul_131   |    81|
|262   |      mult_u22     |signedmul_132   |    81|
|263   |      mult_u23     |signedmul_133   |    81|
|264   |      mult_u24     |signedmul_134   |    81|
|265   |      mult_u25     |signedmul_135   |    81|
|266   |      mult_u26     |signedmul_136   |    81|
|267   |      mult_u27     |signedmul_137   |    81|
|268   |      mult_u28     |signedmul_138   |    81|
|269   |      mult_u29     |signedmul_139   |    81|
|270   |      mult_u3      |signedmul_140   |    81|
|271   |      mult_u30     |signedmul_141   |    81|
|272   |      mult_u31     |signedmul_142   |    81|
|273   |      mult_u32     |signedmul_143   |    81|
|274   |      mult_u33     |signedmul_144   |    81|
|275   |      mult_u34     |signedmul_145   |    81|
|276   |      mult_u35     |signedmul_146   |    81|
|277   |      mult_u36     |signedmul_147   |    81|
|278   |      mult_u37     |signedmul_148   |    81|
|279   |      mult_u38     |signedmul_149   |    81|
|280   |      mult_u39     |signedmul_150   |    81|
|281   |      mult_u4      |signedmul_151   |    81|
|282   |      mult_u40     |signedmul_152   |    81|
|283   |      mult_u41     |signedmul_153   |    81|
|284   |      mult_u42     |signedmul_154   |    81|
|285   |      mult_u43     |signedmul_155   |    81|
|286   |      mult_u44     |signedmul_156   |    81|
|287   |      mult_u45     |signedmul_157   |    81|
|288   |      mult_u46     |signedmul_158   |    81|
|289   |      mult_u47     |signedmul_159   |    81|
|290   |      mult_u48     |signedmul_160   |    81|
|291   |      mult_u49     |signedmul_161   |    81|
|292   |      mult_u5      |signedmul_162   |    81|
|293   |      mult_u50     |signedmul_163   |    81|
|294   |      mult_u51     |signedmul_164   |    81|
|295   |      mult_u52     |signedmul_165   |    81|
|296   |      mult_u53     |signedmul_166   |    81|
|297   |      mult_u54     |signedmul_167   |    81|
|298   |      mult_u55     |signedmul_168   |    81|
|299   |      mult_u56     |signedmul_169   |    81|
|300   |      mult_u57     |signedmul_170   |    81|
|301   |      mult_u58     |signedmul_171   |    81|
|302   |      mult_u59     |signedmul_172   |    81|
|303   |      mult_u6      |signedmul_173   |    81|
|304   |      mult_u60     |signedmul_174   |    81|
|305   |      mult_u61     |signedmul_175   |    81|
|306   |      mult_u62     |signedmul_176   |    81|
|307   |      mult_u63     |signedmul_177   |   187|
|308   |      mult_u7      |signedmul_178   |    81|
|309   |      mult_u8      |signedmul_179   |    81|
|310   |      mult_u9      |signedmul_180   |    81|
|311   |    i_gatex        |vecmat_mul_x_13 |   432|
|312   |      mult_u99     |signedmul_116   |   432|
|313   |    o_gateaddh     |vecmat_add_h_15 |  1412|
|314   |      Add_u1       |qadd2_99        |    60|
|315   |      Add_u11      |qadd2_100       |    60|
|316   |      Add_u13      |qadd2_101       |    60|
|317   |      Add_u15      |qadd2_102       |    60|
|318   |      Add_u17      |qadd2_103       |    60|
|319   |      Add_u19      |qadd2_104       |    60|
|320   |      Add_u21      |qadd2_105       |    60|
|321   |      Add_u23      |qadd2_106       |    60|
|322   |      Add_u25      |qadd2_107       |    60|
|323   |      Add_u27      |qadd2_108       |    60|
|324   |      Add_u29      |qadd2_109       |    60|
|325   |      Add_u3       |qadd2_110       |    60|
|326   |      Add_u31      |qadd2_111       |    60|
|327   |      Add_u5       |qadd2_112       |    60|
|328   |      Add_u61      |qadd2_113       |   180|
|329   |      Add_u7       |qadd2_114       |    60|
|330   |      Add_u9       |qadd2_115       |    60|
|331   |    o_gateaddx     |vecmat_add_x_16 |   231|
|332   |      Add_u49      |qadd2_85        |    21|
|333   |      Add_u51      |qadd2_86        |     5|
|334   |      Add_u53      |qadd2_87        |     5|
|335   |      Add_u55      |qadd2_88        |     5|
|336   |      Add_u57      |qadd2_89        |     5|
|337   |      Add_u59      |qadd2_90        |     5|
|338   |      Add_u61      |qadd2_91        |     5|
|339   |      Add_u63      |qadd2_92        |     5|
|340   |      Add_u65      |qadd2_93        |     5|
|341   |      Add_u67      |qadd2_94        |     5|
|342   |      Add_u69      |qadd2_95        |     5|
|343   |      Add_u71      |qadd2_96        |     5|
|344   |      Add_u73      |qadd2_97        |     5|
|345   |      Add_u97      |qadd2_98        |    70|
|346   |    o_gateh        |vecmat_mul_h_17 |  5363|
|347   |      mult_u0      |signedmul_21    |    81|
|348   |      mult_u1      |signedmul_22    |    81|
|349   |      mult_u10     |signedmul_23    |    81|
|350   |      mult_u11     |signedmul_24    |    81|
|351   |      mult_u12     |signedmul_25    |    81|
|352   |      mult_u13     |signedmul_26    |    81|
|353   |      mult_u14     |signedmul_27    |    81|
|354   |      mult_u15     |signedmul_28    |    81|
|355   |      mult_u16     |signedmul_29    |    81|
|356   |      mult_u17     |signedmul_30    |    81|
|357   |      mult_u18     |signedmul_31    |    81|
|358   |      mult_u19     |signedmul_32    |    81|
|359   |      mult_u2      |signedmul_33    |    81|
|360   |      mult_u20     |signedmul_34    |    81|
|361   |      mult_u21     |signedmul_35    |    81|
|362   |      mult_u22     |signedmul_36    |    81|
|363   |      mult_u23     |signedmul_37    |    81|
|364   |      mult_u24     |signedmul_38    |    81|
|365   |      mult_u25     |signedmul_39    |    81|
|366   |      mult_u26     |signedmul_40    |    81|
|367   |      mult_u27     |signedmul_41    |    81|
|368   |      mult_u28     |signedmul_42    |    81|
|369   |      mult_u29     |signedmul_43    |    81|
|370   |      mult_u3      |signedmul_44    |    81|
|371   |      mult_u30     |signedmul_45    |    81|
|372   |      mult_u31     |signedmul_46    |    81|
|373   |      mult_u32     |signedmul_47    |    81|
|374   |      mult_u33     |signedmul_48    |    81|
|375   |      mult_u34     |signedmul_49    |    81|
|376   |      mult_u35     |signedmul_50    |    81|
|377   |      mult_u36     |signedmul_51    |    81|
|378   |      mult_u37     |signedmul_52    |    81|
|379   |      mult_u38     |signedmul_53    |    81|
|380   |      mult_u39     |signedmul_54    |    81|
|381   |      mult_u4      |signedmul_55    |    81|
|382   |      mult_u40     |signedmul_56    |    81|
|383   |      mult_u41     |signedmul_57    |    81|
|384   |      mult_u42     |signedmul_58    |    81|
|385   |      mult_u43     |signedmul_59    |    81|
|386   |      mult_u44     |signedmul_60    |    81|
|387   |      mult_u45     |signedmul_61    |    81|
|388   |      mult_u46     |signedmul_62    |    81|
|389   |      mult_u47     |signedmul_63    |    81|
|390   |      mult_u48     |signedmul_64    |    81|
|391   |      mult_u49     |signedmul_65    |    81|
|392   |      mult_u5      |signedmul_66    |    81|
|393   |      mult_u50     |signedmul_67    |    81|
|394   |      mult_u51     |signedmul_68    |    81|
|395   |      mult_u52     |signedmul_69    |    81|
|396   |      mult_u53     |signedmul_70    |    81|
|397   |      mult_u54     |signedmul_71    |    81|
|398   |      mult_u55     |signedmul_72    |    81|
|399   |      mult_u56     |signedmul_73    |    81|
|400   |      mult_u57     |signedmul_74    |    81|
|401   |      mult_u58     |signedmul_75    |    81|
|402   |      mult_u59     |signedmul_76    |    81|
|403   |      mult_u6      |signedmul_77    |    81|
|404   |      mult_u60     |signedmul_78    |    81|
|405   |      mult_u61     |signedmul_79    |    81|
|406   |      mult_u62     |signedmul_80    |    81|
|407   |      mult_u63     |signedmul_81    |   187|
|408   |      mult_u7      |signedmul_82    |    81|
|409   |      mult_u8      |signedmul_83    |    81|
|410   |      mult_u9      |signedmul_84    |    81|
|411   |    o_gatex        |vecmat_mul_x_18 |   432|
|412   |      mult_u99     |signedmul_20    |   432|
|413   |    tan_c1         |tanh            |   122|
|414   |    tan_c2         |tanh_19         |   122|
+------+-------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 1928.621 ; gain = 496.520 ; free physical = 211993 ; free virtual = 279798
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 1928.621 ; gain = 496.520 ; free physical = 211977 ; free virtual = 279784
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 1928.625 ; gain = 496.520 ; free physical = 211979 ; free virtual = 279787
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4871 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1990.793 ; gain = 0.000 ; free physical = 211940 ; free virtual = 279935
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
271 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 1990.793 ; gain = 558.789 ; free physical = 212010 ; free virtual = 280005
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2537.438 ; gain = 546.645 ; free physical = 211449 ; free virtual = 279454
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2537.438 ; gain = 0.000 ; free physical = 211441 ; free virtual = 279445
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2561.449 ; gain = 0.000 ; free physical = 211396 ; free virtual = 279425
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2561.457 ; gain = 24.020 ; free physical = 212406 ; free virtual = 280428
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2699.719 ; gain = 0.004 ; free physical = 212114 ; free virtual = 280145

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 7d08c78c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2699.719 ; gain = 0.000 ; free physical = 212111 ; free virtual = 280142

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dac1e79b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2699.719 ; gain = 0.000 ; free physical = 212020 ; free virtual = 280054
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 6906 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 440b1bdf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2699.719 ; gain = 0.000 ; free physical = 211901 ; free virtual = 279940
INFO: [Opt 31-389] Phase Constant propagation created 3474 cells and removed 14886 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ab82bcfc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2699.719 ; gain = 0.000 ; free physical = 211866 ; free virtual = 279907
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 12 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ab82bcfc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2699.719 ; gain = 0.000 ; free physical = 211864 ; free virtual = 279906
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 18a875343

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2699.719 ; gain = 0.000 ; free physical = 211831 ; free virtual = 279873
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18a875343

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2699.719 ; gain = 0.000 ; free physical = 211831 ; free virtual = 279873
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |            6906  |                                              0  |
|  Constant propagation         |            3474  |           14886  |                                              0  |
|  Sweep                        |               0  |              12  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2699.719 ; gain = 0.000 ; free physical = 211830 ; free virtual = 279873
Ending Logic Optimization Task | Checksum: 18a875343

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2699.719 ; gain = 0.000 ; free physical = 211830 ; free virtual = 279873

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.760 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 4
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: ce98c2c5

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2924.832 ; gain = 0.000 ; free physical = 211497 ; free virtual = 279544
Ending Power Optimization Task | Checksum: ce98c2c5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2924.832 ; gain = 225.113 ; free physical = 211504 ; free virtual = 279551

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ce98c2c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2924.832 ; gain = 0.000 ; free physical = 211502 ; free virtual = 279550

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2924.832 ; gain = 0.000 ; free physical = 211501 ; free virtual = 279548
Ending Netlist Obfuscation Task | Checksum: 15c8a4944

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2924.832 ; gain = 0.000 ; free physical = 211497 ; free virtual = 279544
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2924.832 ; gain = 225.117 ; free physical = 211483 ; free virtual = 279530
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 15c8a4944
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module top ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 168 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2924.832 ; gain = 0.000 ; free physical = 211403 ; free virtual = 279451
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.760 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2924.832 ; gain = 0.000 ; free physical = 211369 ; free virtual = 279419
IDT: Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2924.832 ; gain = 0.000 ; free physical = 211341 ; free virtual = 279390
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 46 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 9 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2944.875 ; gain = 20.043 ; free physical = 211327 ; free virtual = 279378
Power optimization passes: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2944.875 ; gain = 20.043 ; free physical = 211325 ; free virtual = 279376

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211399 ; free virtual = 279451


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design top ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 1 accepted clusters 1
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 12 accepted clusters 12

Number of Slice Registers augmented: 0 newly gated: 9 Total: 7029
Number of SRLs augmented: 0  newly gated: 0 Total: 13
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 4
Number of Flops added for Enable Generation: 2

Flops dropped: 0/18 RAMS dropped: 0/1 Clusters dropped: 0/13 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 17ccecf9c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211225 ; free virtual = 279277
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 17ccecf9c
Power optimization: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2944.875 ; gain = 20.043 ; free physical = 211361 ; free virtual = 279414
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 6963832 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c4abeaba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211432 ; free virtual = 279485
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: c4abeaba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211434 ; free virtual = 279488
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: faf8bf5a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211428 ; free virtual = 279482
INFO: [Opt 31-389] Phase Remap created 8 cells and removed 16 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: e67d591b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211431 ; free virtual = 279485
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               8  |              16  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11e2684ac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211420 ; free virtual = 279474

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211420 ; free virtual = 279474
Ending Netlist Obfuscation Task | Checksum: 11e2684ac

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211433 ; free virtual = 279487
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2944.875 ; gain = 20.043 ; free physical = 211433 ; free virtual = 279487
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211357 ; free virtual = 279417
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 53d5d414

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211357 ; free virtual = 279417
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211374 ; free virtual = 279434

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fed21b92

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211328 ; free virtual = 279390

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1eda874de

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211338 ; free virtual = 279403

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1eda874de

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211338 ; free virtual = 279403
Phase 1 Placer Initialization | Checksum: 1eda874de

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211337 ; free virtual = 279402

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c80d3dcb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211322 ; free virtual = 279388

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211119 ; free virtual = 279196

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 20578bf96

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211119 ; free virtual = 279196
Phase 2 Global Placement | Checksum: 186571d98

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211120 ; free virtual = 279197

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 186571d98

Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211119 ; free virtual = 279196

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2232b3e59

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211107 ; free virtual = 279185

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23b6c4c8f

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211093 ; free virtual = 279171

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e1b16101

Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211100 ; free virtual = 279178

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fe1c9b77

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211080 ; free virtual = 279161

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2682efa3c

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211047 ; free virtual = 279128

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d600ac3a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211039 ; free virtual = 279121
Phase 3 Detail Placement | Checksum: 1d600ac3a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211039 ; free virtual = 279121

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13c17ebe8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net lstm/f_gateaddh/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net load, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 2 candidate nets, 0 success, 0 bufg driver replicated, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 13c17ebe8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211052 ; free virtual = 279136
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.652. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: c6322dc4

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211052 ; free virtual = 279137
Phase 4.1 Post Commit Optimization | Checksum: c6322dc4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211047 ; free virtual = 279132

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c6322dc4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211042 ; free virtual = 279126

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: c6322dc4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:26 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211037 ; free virtual = 279122

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211036 ; free virtual = 279122
Phase 4.4 Final Placement Cleanup | Checksum: 15dff785c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211034 ; free virtual = 279119
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15dff785c

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211023 ; free virtual = 279109
Ending Placer Task | Checksum: 130cf316d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:27 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211045 ; free virtual = 279130
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:32 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211042 ; free virtual = 279127
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211002 ; free virtual = 279088
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210980 ; free virtual = 279070
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210965 ; free virtual = 279077
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211298 ; free virtual = 279395
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 68ef943e ConstDB: 0 ShapeSum: c7df9d2f RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_addr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_addr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_addr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_addr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_addr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_addr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_addr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_addr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_addr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_addr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_addr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_addr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_addr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_addr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_addr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_addr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_addr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_addr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_addr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_addr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_addr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_addr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_addr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_addr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_addr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_addr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_addr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_addr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 149f9039d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211315 ; free virtual = 279437
Post Restoration Checksum: NetGraph: a60ec996 NumContArr: a3ea3a07 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 149f9039d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211321 ; free virtual = 279442

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 149f9039d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211286 ; free virtual = 279407

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 149f9039d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211285 ; free virtual = 279407
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15a78375a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211247 ; free virtual = 279370
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.038  | TNS=0.000  | WHS=0.088  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 117488e07

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211232 ; free virtual = 279357

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 222cd8f3e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 211205 ; free virtual = 279330

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 727
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.939  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 149d51523

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210830 ; free virtual = 278958
Phase 4 Rip-up And Reroute | Checksum: 149d51523

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210842 ; free virtual = 278970

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 149d51523

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210839 ; free virtual = 278968

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 149d51523

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210839 ; free virtual = 278968
Phase 5 Delay and Skew Optimization | Checksum: 149d51523

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210854 ; free virtual = 278983

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18184ddb7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210846 ; free virtual = 278974
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.939  | TNS=0.000  | WHS=0.098  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18184ddb7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210857 ; free virtual = 278986
Phase 6 Post Hold Fix | Checksum: 18184ddb7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210855 ; free virtual = 278984

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.53195 %
  Global Horizontal Routing Utilization  = 3.18399 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1427123ca

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210855 ; free virtual = 278983

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1427123ca

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210854 ; free virtual = 278982

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cd610b49

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210838 ; free virtual = 278967

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.939  | TNS=0.000  | WHS=0.098  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cd610b49

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210834 ; free virtual = 278963
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210859 ; free virtual = 278988

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210858 ; free virtual = 278988
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210854 ; free virtual = 278983
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210848 ; free virtual = 278985
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210828 ; free virtual = 278987
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210706 ; free virtual = 278850
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/lstm/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2944.875 ; gain = 0.000 ; free physical = 210930 ; free virtual = 279086
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 03:24:12 2022...
