digraph "CFG for '_Z12_kgauss64sumiiPdS_' function" {
	label="CFG for '_Z12_kgauss64sumiiPdS_' function";

	Node0x61c06e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %13 = bitcast i8 addrspace(4)* %12 to i32 addrspace(4)*\l  %14 = load i32, i32 addrspace(4)* %13, align 4, !tbaa !7\l  %15 = mul i32 %6, %11\l  %16 = add i32 %15, %5\l  %17 = icmp slt i32 %16, %1\l  br i1 %17, label %18, label %46\l|{<s0>T|<s1>F}}"];
	Node0x61c06e0:s0 -> Node0x61c0730;
	Node0x61c06e0:s1 -> Node0x61c29e0;
	Node0x61c0730 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#8caffe70",label="{%18:\l18:                                               \l  %19 = udiv i32 %14, %11\l  %20 = mul i32 %19, %11\l  %21 = icmp ugt i32 %14, %20\l  %22 = zext i1 %21 to i32\l  %23 = add i32 %19, %22\l  %24 = mul i32 %23, %11\l  %25 = icmp sgt i32 %0, 0\l  br label %26\l}"];
	Node0x61c0730 -> Node0x61c2ef0;
	Node0x61c2ef0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%26:\l26:                                               \l  %27 = phi i32 [ %16, %18 ], [ %44, %40 ]\l  %28 = mul nsw i32 %27, %0\l  %29 = add nsw i32 %28, %0\l  br i1 %25, label %30, label %40\l|{<s0>T|<s1>F}}"];
	Node0x61c2ef0:s0 -> Node0x61c3240;
	Node0x61c2ef0:s1 -> Node0x61c2fe0;
	Node0x61c3240 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%30:\l30:                                               \l  %31 = phi double [ %37, %30 ], [ 0.000000e+00, %26 ]\l  %32 = phi i32 [ %38, %30 ], [ %28, %26 ]\l  %33 = sext i32 %32 to i64\l  %34 = getelementptr inbounds double, double addrspace(1)* %2, i64 %33\l  %35 = load double, double addrspace(1)* %34, align 8, !tbaa !16\l  %36 = fmul contract double %35, %35\l  %37 = fadd contract double %31, %36\l  %38 = add nsw i32 %32, 1\l  %39 = icmp slt i32 %38, %29\l  br i1 %39, label %30, label %40, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x61c3240:s0 -> Node0x61c3240;
	Node0x61c3240:s1 -> Node0x61c2fe0;
	Node0x61c2fe0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%40:\l40:                                               \l  %41 = phi double [ 0.000000e+00, %26 ], [ %37, %30 ]\l  %42 = sext i32 %27 to i64\l  %43 = getelementptr inbounds double, double addrspace(1)* %3, i64 %42\l  store double %41, double addrspace(1)* %43, align 8, !tbaa !16\l  %44 = add i32 %24, %27\l  %45 = icmp slt i32 %44, %1\l  br i1 %45, label %26, label %46, !llvm.loop !22\l|{<s0>T|<s1>F}}"];
	Node0x61c2fe0:s0 -> Node0x61c2ef0;
	Node0x61c2fe0:s1 -> Node0x61c29e0;
	Node0x61c29e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#a7c5fe70",label="{%46:\l46:                                               \l  ret void\l}"];
}
