VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2023_15_30_00/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2023_15_30_00/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml add_sub_signed_post_synth.v --sdc_file add_sub_signed_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --timing_report_detail detailed --post_place_timing_report add_sub_signed_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --place


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2023_15_30_00/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: add_sub_signed_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.05 seconds (max_rss 11.9 MiB, delta_rss +2.4 MiB)

Timing analysis: ON
Circuit netlist file: add_sub_signed_post_synth.net
Circuit placement file: add_sub_signed_post_synth.place
Circuit routing file: add_sub_signed_post_synth.route
Circuit SDC file: add_sub_signed_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: add_sub_signed_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.02 seconds (max_rss 17.2 MiB, delta_rss +5.2 MiB)
Circuit file: add_sub_signed_post_synth.v
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.06 seconds (max_rss 21.9 MiB, delta_rss +4.7 MiB)
# Clean circuit
Inferred    1 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    2 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 3
Swept block(s)      : 2
Constant Pins Marked: 3
# Clean circuit took 0.00 seconds (max_rss 21.9 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 21.9 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 21.9 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 454
    .input     :     129
    .output    :      65
    0-LUT      :       2
    6-LUT      :     128
    adder_carry:     130
  Nets  : 515
    Avg Fanout:     1.5
    Max Fanout:    69.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 1293
  Timing Graph Edges: 1869
  Timing Graph Levels: 138
# Build Timing Graph took 0.00 seconds (max_rss 21.9 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'add_sub_signed_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 21.9 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'add_sub_signed_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.07 seconds).
# Load packing took 0.08 seconds (max_rss 62.6 MiB, delta_rss +40.7 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io               : 194
   io_output       : 65
    outpad         : 65
   io_input        : 129
    inpad          : 129
  clb              : 18
   clb_lr          : 18
    fle            : 132
     ble5          : 4
      lut5         : 4
       lut         : 4
     adder         : 130
      lut5         : 126
       lut         : 126
      adder_carry  : 130

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		194	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		18	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.17 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.34 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.34 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.34 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.34 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.50 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 62.6 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.48 seconds (max_rss 62.6 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 75920
  RR Graph Edges: 213214
# Create Device took 0.49 seconds (max_rss 62.6 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.60 seconds (max_rss 62.6 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.00 seconds (max_rss 62.6 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.60 seconds (max_rss 62.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 185: Unable to route between blocks at (1,1) and (1,9) to characterize delay (setting to inf)
Warning 186: Unable to route between blocks at (1,1) and (2,9) to characterize delay (setting to inf)
Warning 187: Unable to route between blocks at (1,1) and (3,9) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (4,9) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (5,9) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (6,9) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (7,9) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (8,9) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (9,9) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (10,9) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (11,1) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (11,2) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (11,3) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (11,4) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (11,5) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (11,6) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (11,7) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (11,8) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (11,9) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (4,4) and (4,9) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (4,4) and (5,9) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (4,4) and (6,9) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (4,4) and (7,9) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (4,4) and (8,9) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (4,4) and (9,9) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (4,4) and (10,9) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (4,4) and (11,4) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (4,4) and (11,5) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (4,4) and (11,6) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (4,4) and (11,7) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (4,4) and (11,8) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (4,4) and (11,9) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (8,6) and (0,0) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (8,6) and (0,1) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (8,6) and (0,2) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (8,6) and (0,3) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (8,6) and (0,4) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (8,6) and (0,5) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (8,6) and (0,6) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (8,6) and (1,0) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (8,6) and (2,0) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (8,6) and (3,0) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (8,6) and (4,0) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (8,6) and (5,0) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (8,6) and (6,0) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (8,6) and (7,0) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (8,6) and (8,0) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (8,4) and (0,4) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (8,4) and (0,5) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (8,4) and (0,6) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (8,4) and (0,7) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (8,4) and (0,8) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (8,4) and (0,9) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (8,4) and (1,9) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (8,4) and (2,9) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (8,4) and (3,9) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (8,4) and (4,9) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (8,4) and (5,9) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (8,4) and (6,9) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (8,4) and (7,9) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (8,4) and (8,9) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (4,6) and (4,0) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (4,6) and (5,0) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (4,6) and (6,0) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (4,6) and (7,0) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (4,6) and (8,0) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (4,6) and (9,0) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (4,6) and (10,0) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (4,6) and (11,0) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (4,6) and (11,1) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (4,6) and (11,2) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (4,6) and (11,3) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (4,6) and (11,4) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (4,6) and (11,5) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (4,6) and (11,6) to characterize delay (setting to inf)
## Computing delta delays took 0.37 seconds (max_rss 62.6 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.37 seconds (max_rss 62.6 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished with 18 unplaced blocks
Initial placement iteration 1 has finished with 18 unplaced blocks
Block _005_[56] (# 0) of type clb could not be placed during initial placement iteration 1
Block _003_[8] (# 1) of type clb could not be placed during initial placement iteration 1
Block _003_[16] (# 2) of type clb could not be placed during initial placement iteration 1
Block _003_[24] (# 3) of type clb could not be placed during initial placement iteration 1
Block _003_[40] (# 4) of type clb could not be placed during initial placement iteration 1
Block _003_[48] (# 5) of type clb could not be placed during initial placement iteration 1
Block _003_[56] (# 6) of type clb could not be placed during initial placement iteration 1
Block _005_[8] (# 7) of type clb could not be placed during initial placement iteration 1
Block _005_[16] (# 8) of type clb could not be placed during initial placement iteration 1
Block _005_[24] (# 9) of type clb could not be placed during initial placement iteration 1
Block _005_[32] (# 10) of type clb could not be placed during initial placement iteration 1
Block _005_[40] (# 11) of type clb could not be placed during initial placement iteration 1
Block _005_[48] (# 12) of type clb could not be placed during initial placement iteration 1
Block _003_[32] (# 13) of type clb could not be placed during initial placement iteration 1
Block _003_[0] (# 14) of type clb could not be placed during initial placement iteration 1
Block _005_[0] (# 15) of type clb could not be placed during initial placement iteration 1
Block _001_ (# 16) of type clb could not be placed during initial placement iteration 1
Block _000_ (# 17) of type clb could not be placed during initial placement iteration 1
## Initial Placement took 0.00 seconds (max_rss 62.6 MiB, delta_rss +0.0 MiB)
# Placement took 0.00 seconds (max_rss 62.6 MiB, delta_rss +0.0 MiB)
Error 1: 
Type: Placement
File: /nfs_eda_sw/softwares/Raptor/orgnl/Raptor/Backend/OpenFPGA/vtr-verilog-to-routing/vpr/src/place/initial_placement.cpp
Line: 255
Message: 18 blocks could not be placed during initial placement; no spaces were available for them on the grid.
If VPR was run with floorplan constraints, the constraints may be too tight.

The entire flow of VPR took 1.79 seconds (max_rss 62.6 MiB)
