-- inferred simple dual port RAM with read-first behaviour
process (Clock)
begin
	if rising_edge(Clock) then
		if (<<write_enable>> = '1') then
			<<ram>>(TO_INTEGER(<<write_addr>>)) <= <<write_data>>;
		end if;			
		<<read_data>> <= <<ram>>(TO_INTEGER(<<read_addr>>));
	end if;
end process;