{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 23:26:40 2012 " "Info: Processing started: Tue Dec 11 23:26:40 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1hz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clock1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock1Hz-a " "Info: Found design unit 1: Clock1Hz-a" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clock1Hz " "Info: Found entity 1: Clock1Hz" {  } { { "clock1hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/clock1hz.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extender-dataflow " "Info: Found design unit 1: sign_extender-dataflow" {  } { { "sign_extender.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/sign_extender.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Info: Found entity 1: sign_extender" {  } { { "sign_extender.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/sign_extender.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3_bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_3_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3bit-dataflow " "Info: Found design unit 1: mux_3bit-dataflow" {  } { { "mux_3_bit.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux_3_bit.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_3bit " "Info: Found entity 1: mux_3bit" {  } { { "mux_3_bit.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux_3_bit.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/Users/Paul/Documents/GitHub/Processor/mux.vhd " "Warning: Entity \"mux\" obtained from \"C:/Users/Paul/Documents/GitHub/Processor/mux.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-dataflow " "Info: Found design unit 1: mux-dataflow" {  } { { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/mux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit_register_file.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file eightbit_register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbit_register_file-dataflow " "Info: Found design unit 1: eightbit_register_file-dataflow" {  } { { "eightbit_register_file.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/eightbit_register_file.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 eightbit_register_file " "Info: Found entity 1: eightbit_register_file" {  } { { "eightbit_register_file.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/eightbit_register_file.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-dataflow " "Info: Found design unit 1: controller-dataflow" {  } { { "controller.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/controller.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/controller.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-dataflow " "Info: Found design unit 1: alu_control-dataflow" {  } { { "alu_control.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu_control.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Info: Found entity 1: alu_control" {  } { { "alu_control.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu_control.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-dataflow " "Info: Found design unit 1: alu-dataflow" {  } { { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-dataflow " "Info: Found design unit 1: adder-dataflow" {  } { { "adder.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/adder.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/adder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-dataflow " "Info: Found design unit 1: program_counter-dataflow" {  } { { "program_counter.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/program_counter.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Info: Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/program_counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info: Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ram_dq0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-SYN " "Info: Found design unit 1: lpm_ram_dq0-SYN" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_ram_dq0.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_ram_dq0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom1-SYN " "Info: Found design unit 1: lpm_rom1-SYN" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom1 " "Info: Found entity 1: lpm_rom1" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "q_splitter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file q_splitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 q_splitter-dataflow " "Info: Found design unit 1: q_splitter-dataflow" {  } { { "q_splitter.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/q_splitter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 q_splitter " "Info: Found entity 1: q_splitter" {  } { { "q_splitter.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/q_splitter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Info: Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:inst " "Info: Elaborating entity \"program_counter\" for hierarchy \"program_counter:inst\"" {  } { { "processor.bdf" "inst" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 832 408 560 928 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock1Hz Clock1Hz:inst21 " "Info: Elaborating entity \"Clock1Hz\" for hierarchy \"Clock1Hz:inst21\"" {  } { { "processor.bdf" "inst21" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 808 216 312 904 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:inst5 " "Info: Elaborating entity \"mux\" for hierarchy \"mux:inst5\"" {  } { { "processor.bdf" "inst5" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 368 1176 1368 464 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst12 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst12\"" {  } { { "processor.bdf" "inst12" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 784 2184 2376 880 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:inst1 " "Info: Elaborating entity \"alu_control\" for hierarchy \"alu_control:inst1\"" {  } { { "processor.bdf" "inst1" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1024 1976 2176 1120 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst3 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst3\"" {  } { { "processor.bdf" "inst3" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 576 864 1048 832 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "q_splitter q_splitter:inst19 " "Info: Elaborating entity \"q_splitter\" for hierarchy \"q_splitter:inst19\"" {  } { { "processor.bdf" "inst19" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 832 656 808 960 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst2 " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst2\"" {  } { { "processor.bdf" "inst2" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 976 576 728 1072 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom0:inst2\|lpm_rom:lpm_rom_component " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom0.vhd" "lpm_rom_component" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom0.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom0.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom0.vhd" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component " "Info: Instantiated megafunction \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file rom.MIF " "Info: Parameter \"lpm_file\" = \"rom.MIF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata REGISTERED " "Info: Parameter \"lpm_outdata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ROM " "Info: Parameter \"lpm_type\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom0.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom0.vhd" 80 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom lpm_rom0:inst2\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom0.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom0.vhd" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbit_register_file eightbit_register_file:inst9 " "Info: Elaborating entity \"eightbit_register_file\" for hierarchy \"eightbit_register_file:inst9\"" {  } { { "processor.bdf" "inst9" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 784 1512 1776 944 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 lpm_ram_dq0:inst13 " "Info: Elaborating entity \"lpm_ram_dq0\" for hierarchy \"lpm_ram_dq0:inst13\"" {  } { { "processor.bdf" "inst13" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 744 2552 2712 880 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq0.vhd" "lpm_ram_dq_component" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_ram_dq0.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_ram_dq0.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component " "Info: Instantiated megafunction \"lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata REGISTERED " "Info: Parameter \"lpm_outdata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_RAM_DQ " "Info: Parameter \"lpm_type\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_ram_dq0.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_dq0:inst13\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "lpm_ram_dq0.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_ram_dq0.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3bit mux_3bit:inst10 " "Info: Elaborating entity \"mux_3bit\" for hierarchy \"mux_3bit:inst10\"" {  } { { "processor.bdf" "inst10" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 864 1264 1456 960 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:inst15 " "Info: Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:inst15\"" {  } { { "processor.bdf" "inst15" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1128 1248 1464 1224 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:inst4 " "Info: Elaborating entity \"adder\" for hierarchy \"adder:inst4\"" {  } { { "processor.bdf" "inst4" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 448 656 848 544 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom1 lpm_rom1:inst18 " "Info: Elaborating entity \"lpm_rom1\" for hierarchy \"lpm_rom1:inst18\"" {  } { { "processor.bdf" "inst18" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1584 1576 1736 1680 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning (14320): Synthesized away node \"lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]\"" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 129 13 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom1.vhd" 80 0 0 } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1584 1576 1736 1680 "inst18" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Warning (14320): Synthesized away node \"lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]\"" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 129 13 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom1.vhd" 80 0 0 } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1584 1576 1736 1680 "inst18" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\] " "Warning (14320): Synthesized away node \"lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]\"" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 129 13 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom1.vhd" 80 0 0 } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1584 1576 1736 1680 "inst18" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\] " "Warning (14320): Synthesized away node \"lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]\"" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 129 13 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom1.vhd" 80 0 0 } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1584 1576 1736 1680 "inst18" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[11\] " "Warning (14320): Synthesized away node \"lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[11\]\"" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 129 13 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom1.vhd" 80 0 0 } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1584 1576 1736 1680 "inst18" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[10\] " "Warning (14320): Synthesized away node \"lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[10\]\"" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 129 13 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom1.vhd" 80 0 0 } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1584 1576 1736 1680 "inst18" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[9\] " "Warning (14320): Synthesized away node \"lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[9\]\"" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 129 13 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom1.vhd" 80 0 0 } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1584 1576 1736 1680 "inst18" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\] " "Warning (14320): Synthesized away node \"lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]\"" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 129 13 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom1.vhd" 80 0 0 } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1584 1576 1736 1680 "inst18" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\] " "Warning (14320): Synthesized away node \"lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[7\]\"" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 129 13 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom1.vhd" 80 0 0 } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1584 1576 1736 1680 "inst18" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\] " "Warning (14320): Synthesized away node \"lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]\"" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 129 13 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom1.vhd" 80 0 0 } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1584 1576 1736 1680 "inst18" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[5\] " "Warning (14320): Synthesized away node \"lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[5\]\"" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 129 13 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom1.vhd" 80 0 0 } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1584 1576 1736 1680 "inst18" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\] " "Warning (14320): Synthesized away node \"lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[4\]\"" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 129 13 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom1.vhd" 80 0 0 } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1584 1576 1736 1680 "inst18" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\] " "Warning (14320): Synthesized away node \"lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[3\]\"" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 129 13 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom1.vhd" 80 0 0 } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1584 1576 1736 1680 "inst18" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\] " "Warning (14320): Synthesized away node \"lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]\"" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 129 13 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom1.vhd" 80 0 0 } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1584 1576 1736 1680 "inst18" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\] " "Warning (14320): Synthesized away node \"lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]\"" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 129 13 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom1.vhd" 80 0 0 } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1584 1576 1736 1680 "inst18" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\] " "Warning (14320): Synthesized away node \"lpm_rom1:inst18\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]\"" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 129 13 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom1.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom1.vhd" 80 0 0 } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 1584 1576 1736 1680 "inst18" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[11\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[11\]\"" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 129 13 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom0.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom0.vhd" 80 0 0 } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 976 576 728 1072 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\] " "Warning (14320): Synthesized away node \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[8\]\"" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 129 13 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom0.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/lpm_rom0.vhd" 80 0 0 } } { "processor.bdf" "" { Schematic "C:/Users/Paul/Documents/GitHub/Processor/processor.bdf" { { 976 576 728 1072 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "eightbit_register_file:inst9\|regfile " "Info: RAM logic \"eightbit_register_file:inst9\|regfile\" is uninferred due to inappropriate RAM size" {  } { { "eightbit_register_file.vhd" "regfile" { Text "C:/Users/Paul/Documents/GitHub/Processor/eightbit_register_file.vhd" 24 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "program_counter:inst\|a_out\[0\]~0 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: \"program_counter:inst\|a_out\[0\]~0\"" {  } { { "program_counter.vhd" "a_out\[0\]~0" { Text "C:/Users/Paul/Documents/GitHub/Processor/program_counter.vhd" 17 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst12\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst12\|Add0\"" {  } { { "alu.vhd" "Add0" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 30 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst12\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst12\|Add1\"" {  } { { "alu.vhd" "Add1" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 32 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Clock1Hz:inst21\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Clock1Hz:inst21\|Add0\"" {  } { { "Clock1Hz.vhd" "Add0" { Text "C:/Users/Paul/Documents/GitHub/Processor/Clock1Hz.vhd" 23 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "program_counter:inst\|lpm_counter:a_out_rtl_0 " "Info: Elaborated megafunction instantiation \"program_counter:inst\|lpm_counter:a_out_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "program_counter:inst\|lpm_counter:a_out_rtl_0 " "Info: Instantiated megafunction \"program_counter:inst\|lpm_counter:a_out_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "program_counter:inst\|lpm_counter:a_out_rtl_0\|alt_counter_f10ke:wysi_counter program_counter:inst\|lpm_counter:a_out_rtl_0 " "Info: Elaborated megafunction instantiation \"program_counter:inst\|lpm_counter:a_out_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"program_counter:inst\|lpm_counter:a_out_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\"" {  } { { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst12\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"alu:inst12\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 30 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder alu:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node alu:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node alu:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs alu:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs alu:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst12\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"alu:inst12\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 32 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add1\|addcore:adder alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "alu.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/alu.vhd" 32 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock1Hz:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst21\|lpm_add_sub:Add0\"" {  } { { "Clock1Hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/Clock1Hz.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock1Hz:inst21\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"Clock1Hz:inst21\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Info: Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Clock1Hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/Clock1Hz.vhd" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Clock1Hz:inst21\|lpm_add_sub:Add0\|addcore:adder Clock1Hz:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst21\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"Clock1Hz:inst21\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "Clock1Hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/Clock1Hz.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Clock1Hz:inst21\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node Clock1Hz:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst21\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"Clock1Hz:inst21\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "Clock1Hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/Clock1Hz.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Clock1Hz:inst21\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node Clock1Hz:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst21\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"Clock1Hz:inst21\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "Clock1Hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/Clock1Hz.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Clock1Hz:inst21\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs Clock1Hz:inst21\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"Clock1Hz:inst21\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"Clock1Hz:inst21\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "Clock1Hz.vhd" "" { Text "C:/Users/Paul/Documents/GitHub/Processor/Clock1Hz.vhd" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[6\] eightbit_register_file:inst9\|regfile " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"eightbit_register_file:inst9\|regfile\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[7\] eightbit_register_file:inst9\|regfile " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"eightbit_register_file:inst9\|regfile\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[5\] mux:inst14\|mux1_out\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"mux:inst14\|mux1_out\[7\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[9\] mux_3bit:inst10\|mux2_out\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"mux_3bit:inst10\|mux2_out\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[3\] mux:inst14\|mux1_out\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"mux:inst14\|mux1_out\[3\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[10\] mux_3bit:inst10\|mux2_out\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"mux_3bit:inst10\|mux2_out\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[4\] mux:inst14\|mux1_out\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"mux:inst14\|mux1_out\[4\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[0\] mux:inst14\|mux1_out\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"mux:inst14\|mux1_out\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[1\] mux:inst14\|mux1_out\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"mux:inst14\|mux1_out\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[2\] mux:inst14\|mux1_out\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"mux:inst14\|mux1_out\[2\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[15\] controller:inst3\|Mux8 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"controller:inst3\|Mux8\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[14\] controller:inst3\|Mux8 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"controller:inst3\|Mux8\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[13\] controller:inst3\|Mux8 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"controller:inst3\|Mux8\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[12\] controller:inst3\|Mux8 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst2\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"controller:inst3\|Mux8\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "298 " "Info: Implemented 298 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "266 " "Info: Implemented 266 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "22 " "Info: Implemented 22 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 23:26:43 2012 " "Info: Processing ended: Tue Dec 11 23:26:43 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
