// Seed: 2407457263
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_10;
  wire id_11;
  id_12 :
  assert property (@(negedge id_10) id_2)
  else $display(1'b0, 1, id_3);
  module_0(
      id_11, id_4, id_8, id_5, id_10
  );
  assign id_5 = 1'b0;
endmodule
