{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619307161192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619307161192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 25 02:32:41 2021 " "Processing started: Sun Apr 25 02:32:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619307161192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1619307161192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kd_tree -c kd_tree --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off kd_tree -c kd_tree --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1619307161192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1619307161484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1619307161484 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "kd_tree.v(438) " "Verilog HDL information at kd_tree.v(438): always construct contains both blocking and non-blocking assignments" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 438 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1619307167306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kd_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file kd_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 kd_tree " "Found entity 1: kd_tree" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619307167307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619307167307 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "node.v(273) " "Verilog HDL information at node.v(273): always construct contains both blocking and non-blocking assignments" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 273 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1619307167308 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "node.v(298) " "Verilog HDL information at node.v(298): always construct contains both blocking and non-blocking assignments" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 298 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1619307167309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node.v 1 1 " "Found 1 design units, including 1 entities, in source file node.v" { { "Info" "ISGN_ENTITY_NAME" "1 node " "Found entity 1: node" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619307167309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619307167309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_pe.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_pe.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_PE " "Found entity 1: cluster_PE" {  } { { "cluster_PE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_PE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619307167310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619307167310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manhattan.v 1 1 " "Found 1 design units, including 1 entities, in source file manhattan.v" { { "Info" "ISGN_ENTITY_NAME" "1 manhattan " "Found entity 1: manhattan" {  } { { "manhattan.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619307167312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619307167312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_ce.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_ce.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_CE " "Found entity 1: cluster_CE" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619307167313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619307167313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_ce_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_ce_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_ce_tb " "Found entity 1: cluster_ce_tb" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619307167314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619307167314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_pe_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_pe_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_pe_tb " "Found entity 1: cluster_pe_tb" {  } { { "cluster_pe_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_pe_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619307167315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619307167315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619307167317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619307167317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "container.v 1 1 " "Found 1 design units, including 1 entities, in source file container.v" { { "Info" "ISGN_ENTITY_NAME" "1 container " "Found entity 1: container" {  } { { "container.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/container.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619307167318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619307167318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "distance_calc node.v(79) " "Verilog HDL Implicit Net warning at node.v(79): created implicit net for \"distance_calc\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "center_stableX node.v(91) " "Verilog HDL Implicit Net warning at node.v(91): created implicit net for \"center_stableX\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 91 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "center_stableY node.v(92) " "Verilog HDL Implicit Net warning at node.v(92): created implicit net for \"center_stableY\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "center_stableZ node.v(93) " "Verilog HDL Implicit Net warning at node.v(93): created implicit net for \"center_stableZ\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "center_stable node.v(94) " "Verilog HDL Implicit Net warning at node.v(94): created implicit net for \"center_stable\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "remaider node.v(95) " "Verilog HDL Implicit Net warning at node.v(95): created implicit net for \"remaider\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_dne node.v(172) " "Verilog HDL Implicit Net warning at node.v(172): created implicit net for \"left_dne\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_dne node.v(173) " "Verilog HDL Implicit Net warning at node.v(173): created implicit net for \"right_dne\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "both_dne node.v(174) " "Verilog HDL Implicit Net warning at node.v(174): created implicit net for \"both_dne\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_en node.v(175) " "Verilog HDL Implicit Net warning at node.v(175): created implicit net for \"left_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 175 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_en node.v(176) " "Verilog HDL Implicit Net warning at node.v(176): created implicit net for \"right_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ce_en node.v(177) " "Verilog HDL Implicit Net warning at node.v(177): created implicit net for \"ce_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 177 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pe_en node.v(178) " "Verilog HDL Implicit Net warning at node.v(178): created implicit net for \"pe_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "returned node.v(213) " "Verilog HDL Implicit Net warning at node.v(213): created implicit net for \"returned\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 213 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sort_stable node.v(258) " "Verilog HDL Implicit Net warning at node.v(258): created implicit net for \"sort_stable\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 258 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_switch node.v(259) " "Verilog HDL Implicit Net warning at node.v(259): created implicit net for \"left_switch\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 259 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "self_switch node.v(260) " "Verilog HDL Implicit Net warning at node.v(260): created implicit net for \"self_switch\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 260 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_switch node.v(261) " "Verilog HDL Implicit Net warning at node.v(261): created implicit net for \"right_switch\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "other_branch node.v(263) " "Verilog HDL Implicit Net warning at node.v(263): created implicit net for \"other_branch\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 263 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "distance_calc cluster_PE.v(35) " "Verilog HDL Implicit Net warning at cluster_PE.v(35): created implicit net for \"distance_calc\"" {  } { { "cluster_PE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_PE.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A cluster_CE.v(30) " "Verilog HDL Implicit Net warning at cluster_CE.v(30): created implicit net for \"A\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B cluster_CE.v(31) " "Verilog HDL Implicit Net warning at cluster_CE.v(31): created implicit net for \"B\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C cluster_CE.v(32) " "Verilog HDL Implicit Net warning at cluster_CE.v(32): created implicit net for \"C\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dst_done cluster_CE.v(65) " "Verilog HDL Implicit Net warning at cluster_CE.v(65): created implicit net for \"dst_done\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "change_best cluster_CE.v(73) " "Verilog HDL Implicit Net warning at cluster_CE.v(73): created implicit net for \"change_best\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "send_left cluster_ce_tb.v(18) " "Verilog HDL Implicit Net warning at cluster_ce_tb.v(18): created implicit net for \"send_left\"" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "send_right cluster_ce_tb.v(18) " "Verilog HDL Implicit Net warning at cluster_ce_tb.v(18): created implicit net for \"send_right\"" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "parent_switch cluster_ce_tb.v(18) " "Verilog HDL Implicit Net warning at cluster_ce_tb.v(18): created implicit net for \"parent_switch\"" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kd_tree " "Elaborating entity \"kd_tree\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1619307167373 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading image.\\n kd_tree.v(423) " "Verilog HDL Display System Task info at kd_tree.v(423): Loading image.\\n" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 423 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1619307167380 "|kd_tree"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "27 0 99 kd_tree.v(424) " "Verilog HDL warning at kd_tree.v(424): number of words (27) in memory file does not match the number of elements in the address range \[0:99\]" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 424 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1619307167380 "|kd_tree"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3800 0 99 kd_tree.v(425) " "Verilog HDL warning at kd_tree.v(425): number of words (3800) in memory file does not match the number of elements in the address range \[0:99\]" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 425 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1619307167380 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 kd_tree.v(439) " "Verilog HDL assignment warning at kd_tree.v(439): truncated value with size 32 to match size of target (27)" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167380 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 kd_tree.v(470) " "Verilog HDL assignment warning at kd_tree.v(470): truncated value with size 32 to match size of target (27)" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167380 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 kd_tree.v(498) " "Verilog HDL assignment warning at kd_tree.v(498): truncated value with size 32 to match size of target (27)" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167380 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 kd_tree.v(507) " "Verilog HDL assignment warning at kd_tree.v(507): truncated value with size 32 to match size of target (27)" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167380 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 kd_tree.v(523) " "Verilog HDL assignment warning at kd_tree.v(523): truncated value with size 32 to match size of target (27)" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167380 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 kd_tree.v(554) " "Verilog HDL assignment warning at kd_tree.v(554): truncated value with size 32 to match size of target (4)" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167380 "|kd_tree"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "kd_tree.v(558) " "Verilog HDL warning at kd_tree.v(558): ignoring unsupported system task" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 558 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1619307167380 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_im.data_a 0 kd_tree.v(77) " "Net \"in_im.data_a\" at kd_tree.v(77) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1619307167380 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_im.waddr_a 0 kd_tree.v(77) " "Net \"in_im.waddr_a\" at kd_tree.v(77) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1619307167380 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_point.data_a 0 kd_tree.v(78) " "Net \"in_point.data_a\" at kd_tree.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1619307167380 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_point.waddr_a 0 kd_tree.v(78) " "Net \"in_point.waddr_a\" at kd_tree.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1619307167380 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_im.we_a 0 kd_tree.v(77) " "Net \"in_im.we_a\" at kd_tree.v(77) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1619307167380 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_point.we_a 0 kd_tree.v(78) " "Net \"in_point.we_a\" at kd_tree.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1619307167380 "|kd_tree"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n0 " "Elaborating entity \"node\" for hierarchy \"node:n0\"" {  } { { "kd_tree.v" "n0" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307167381 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307167382 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(178) " "Verilog HDL or VHDL warning at node.v(178): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307167383 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(67) " "Verilog HDL or VHDL warning at node.v(67): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307167383 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(68) " "Verilog HDL or VHDL warning at node.v(68): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307167383 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(69) " "Verilog HDL or VHDL warning at node.v(69): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307167383 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(70) " "Verilog HDL or VHDL warning at node.v(70): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307167383 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(77) " "Verilog HDL or VHDL warning at node.v(77): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307167383 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(84) " "Verilog HDL or VHDL warning at node.v(84): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307167383 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(212) " "Verilog HDL assignment warning at node.v(212): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167385 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(235) " "Verilog HDL assignment warning at node.v(235): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167385 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(314) " "Verilog HDL assignment warning at node.v(314): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167387 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167387 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(339) " "Verilog HDL assignment warning at node.v(339): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167387 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(363) " "Verilog HDL assignment warning at node.v(363): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167387 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(366) " "Verilog HDL assignment warning at node.v(366): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167387 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(386) " "Verilog HDL assignment warning at node.v(386): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167388 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(396) " "Verilog HDL assignment warning at node.v(396): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167388 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(440) " "Verilog HDL assignment warning at node.v(440): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167389 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(473) " "Verilog HDL assignment warning at node.v(473): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167389 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(491) " "Verilog HDL assignment warning at node.v(491): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167389 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(651) " "Verilog HDL assignment warning at node.v(651): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167392 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(670) " "Verilog HDL assignment warning at node.v(670): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167392 "|kd_tree|node:n0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(929) " "Verilog HDL Case Statement information at node.v(929): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 929 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1619307167405 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1084) " "Verilog HDL assignment warning at node.v(1084): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167407 "|kd_tree|node:n0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1093) " "Verilog HDL assignment warning at node.v(1093): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167408 "|kd_tree|node:n0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider node:n0\|divider:divx " "Elaborating entity \"divider\" for hierarchy \"node:n0\|divider:divx\"" {  } { { "node.v" "divx" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307167631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307167645 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1619307167646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307167646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307167646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307167646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 10 " "Parameter \"lpm_pipeline\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307167646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307167646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 7 " "Parameter \"lpm_widthd\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307167646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 20 " "Parameter \"lpm_widthn\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307167646 ""}  } { { "divider.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1619307167646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65t " "Found entity 1: lpm_divide_65t" {  } { { "db/lpm_divide_65t.tdf" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/db/lpm_divide_65t.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619307167679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619307167679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_65t node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_65t:auto_generated " "Elaborating entity \"lpm_divide_65t\" for hierarchy \"node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_65t:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "e:/intel20.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307167679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_omi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_omi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_omi " "Found entity 1: sign_div_unsign_omi" {  } { { "db/sign_div_unsign_omi.tdf" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/db/sign_div_unsign_omi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619307167686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619307167686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_omi node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_65t:auto_generated\|sign_div_unsign_omi:divider " "Elaborating entity \"sign_div_unsign_omi\" for hierarchy \"node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_65t:auto_generated\|sign_div_unsign_omi:divider\"" {  } { { "db/lpm_divide_65t.tdf" "divider" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/db/lpm_divide_65t.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307167686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m0g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m0g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m0g " "Found entity 1: alt_u_div_m0g" {  } { { "db/alt_u_div_m0g.tdf" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/db/alt_u_div_m0g.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619307167706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619307167706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_m0g node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_65t:auto_generated\|sign_div_unsign_omi:divider\|alt_u_div_m0g:divider " "Elaborating entity \"alt_u_div_m0g\" for hierarchy \"node:n0\|divider:divx\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_65t:auto_generated\|sign_div_unsign_omi:divider\|alt_u_div_m0g:divider\"" {  } { { "db/sign_div_unsign_omi.tdf" "divider" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/db/sign_div_unsign_omi.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307167706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n0\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n0\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307167737 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167738 "|kd_tree|node:n0|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manhattan node:n0\|cluster_CE:c_ce\|manhattan:m_current " "Elaborating entity \"manhattan\" for hierarchy \"node:n0\|cluster_CE:c_ce\|manhattan:m_current\"" {  } { { "cluster_CE.v" "m_current" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307167739 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "abs_delta_x_d manhattan.v(20) " "Verilog HDL or VHDL warning at manhattan.v(20): object \"abs_delta_x_d\" assigned a value but never read" {  } { { "manhattan.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307167739 "|kd_tree|node:n0|cluster_CE:c_ce|manhattan:m_current"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "abs_delta_y_d manhattan.v(20) " "Verilog HDL or VHDL warning at manhattan.v(20): object \"abs_delta_y_d\" assigned a value but never read" {  } { { "manhattan.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307167739 "|kd_tree|node:n0|cluster_CE:c_ce|manhattan:m_current"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "abs_delta_z_d manhattan.v(20) " "Verilog HDL or VHDL warning at manhattan.v(20): object \"abs_delta_z_d\" assigned a value but never read" {  } { { "manhattan.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307167739 "|kd_tree|node:n0|cluster_CE:c_ce|manhattan:m_current"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 manhattan.v(45) " "Verilog HDL assignment warning at manhattan.v(45): truncated value with size 9 to match size of target (8)" {  } { { "manhattan.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167739 "|kd_tree|node:n0|cluster_CE:c_ce|manhattan:m_current"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 manhattan.v(46) " "Verilog HDL assignment warning at manhattan.v(46): truncated value with size 9 to match size of target (8)" {  } { { "manhattan.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167739 "|kd_tree|node:n0|cluster_CE:c_ce|manhattan:m_current"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 manhattan.v(47) " "Verilog HDL assignment warning at manhattan.v(47): truncated value with size 9 to match size of target (8)" {  } { { "manhattan.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167740 "|kd_tree|node:n0|cluster_CE:c_ce|manhattan:m_current"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n1 " "Elaborating entity \"node\" for hierarchy \"node:n1\"" {  } { { "kd_tree.v" "n1" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307167740 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307167741 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(178) " "Verilog HDL or VHDL warning at node.v(178): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307167742 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(67) " "Verilog HDL or VHDL warning at node.v(67): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307167742 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(68) " "Verilog HDL or VHDL warning at node.v(68): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307167742 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(69) " "Verilog HDL or VHDL warning at node.v(69): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307167742 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(70) " "Verilog HDL or VHDL warning at node.v(70): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307167742 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(77) " "Verilog HDL or VHDL warning at node.v(77): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307167742 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(84) " "Verilog HDL or VHDL warning at node.v(84): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307167742 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(212) " "Verilog HDL assignment warning at node.v(212): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167744 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(235) " "Verilog HDL assignment warning at node.v(235): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167744 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(314) " "Verilog HDL assignment warning at node.v(314): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167745 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167745 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(339) " "Verilog HDL assignment warning at node.v(339): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167746 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(363) " "Verilog HDL assignment warning at node.v(363): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167746 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(366) " "Verilog HDL assignment warning at node.v(366): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167746 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(386) " "Verilog HDL assignment warning at node.v(386): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167747 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(396) " "Verilog HDL assignment warning at node.v(396): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167747 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(440) " "Verilog HDL assignment warning at node.v(440): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167747 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(473) " "Verilog HDL assignment warning at node.v(473): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167748 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(491) " "Verilog HDL assignment warning at node.v(491): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167748 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(651) " "Verilog HDL assignment warning at node.v(651): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167750 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(670) " "Verilog HDL assignment warning at node.v(670): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167751 "|kd_tree|node:n1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(929) " "Verilog HDL Case Statement information at node.v(929): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 929 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1619307167764 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1084) " "Verilog HDL assignment warning at node.v(1084): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167766 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1093) " "Verilog HDL assignment warning at node.v(1093): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307167766 "|kd_tree|node:n1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n1\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n1\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307168017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168019 "|kd_tree|node:n1|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n2 " "Elaborating entity \"node\" for hierarchy \"node:n2\"" {  } { { "kd_tree.v" "n2" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307168020 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168021 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(178) " "Verilog HDL or VHDL warning at node.v(178): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168021 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(67) " "Verilog HDL or VHDL warning at node.v(67): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168021 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(68) " "Verilog HDL or VHDL warning at node.v(68): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168021 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(69) " "Verilog HDL or VHDL warning at node.v(69): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168021 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(70) " "Verilog HDL or VHDL warning at node.v(70): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168022 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(77) " "Verilog HDL or VHDL warning at node.v(77): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168022 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(84) " "Verilog HDL or VHDL warning at node.v(84): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168022 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(212) " "Verilog HDL assignment warning at node.v(212): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168023 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(235) " "Verilog HDL assignment warning at node.v(235): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168024 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(314) " "Verilog HDL assignment warning at node.v(314): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168025 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168025 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(339) " "Verilog HDL assignment warning at node.v(339): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168025 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(363) " "Verilog HDL assignment warning at node.v(363): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168026 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(366) " "Verilog HDL assignment warning at node.v(366): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168026 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(386) " "Verilog HDL assignment warning at node.v(386): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168026 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(396) " "Verilog HDL assignment warning at node.v(396): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168026 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(440) " "Verilog HDL assignment warning at node.v(440): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168027 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(473) " "Verilog HDL assignment warning at node.v(473): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168027 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(491) " "Verilog HDL assignment warning at node.v(491): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168028 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(651) " "Verilog HDL assignment warning at node.v(651): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168030 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(670) " "Verilog HDL assignment warning at node.v(670): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168030 "|kd_tree|node:n2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(929) " "Verilog HDL Case Statement information at node.v(929): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 929 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1619307168042 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1084) " "Verilog HDL assignment warning at node.v(1084): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168044 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1093) " "Verilog HDL assignment warning at node.v(1093): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168044 "|kd_tree|node:n2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n2\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n2\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307168289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168291 "|kd_tree|node:n2|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n3 " "Elaborating entity \"node\" for hierarchy \"node:n3\"" {  } { { "kd_tree.v" "n3" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307168292 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168293 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(178) " "Verilog HDL or VHDL warning at node.v(178): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168293 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(67) " "Verilog HDL or VHDL warning at node.v(67): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168293 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(68) " "Verilog HDL or VHDL warning at node.v(68): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168294 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(69) " "Verilog HDL or VHDL warning at node.v(69): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168294 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(70) " "Verilog HDL or VHDL warning at node.v(70): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168294 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(77) " "Verilog HDL or VHDL warning at node.v(77): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168294 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(84) " "Verilog HDL or VHDL warning at node.v(84): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168294 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(212) " "Verilog HDL assignment warning at node.v(212): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168295 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(235) " "Verilog HDL assignment warning at node.v(235): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168296 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(314) " "Verilog HDL assignment warning at node.v(314): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168297 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168297 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(339) " "Verilog HDL assignment warning at node.v(339): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168297 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(363) " "Verilog HDL assignment warning at node.v(363): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168298 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(366) " "Verilog HDL assignment warning at node.v(366): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168298 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(386) " "Verilog HDL assignment warning at node.v(386): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168298 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(396) " "Verilog HDL assignment warning at node.v(396): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168299 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(440) " "Verilog HDL assignment warning at node.v(440): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168299 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(473) " "Verilog HDL assignment warning at node.v(473): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168299 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(491) " "Verilog HDL assignment warning at node.v(491): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168300 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(651) " "Verilog HDL assignment warning at node.v(651): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168302 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(670) " "Verilog HDL assignment warning at node.v(670): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168302 "|kd_tree|node:n3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(929) " "Verilog HDL Case Statement information at node.v(929): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 929 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1619307168314 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1084) " "Verilog HDL assignment warning at node.v(1084): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168316 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1093) " "Verilog HDL assignment warning at node.v(1093): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168316 "|kd_tree|node:n3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n3\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n3\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307168564 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168566 "|kd_tree|node:n3|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n4 " "Elaborating entity \"node\" for hierarchy \"node:n4\"" {  } { { "kd_tree.v" "n4" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307168566 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168568 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(178) " "Verilog HDL or VHDL warning at node.v(178): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168568 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(67) " "Verilog HDL or VHDL warning at node.v(67): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168568 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(68) " "Verilog HDL or VHDL warning at node.v(68): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168568 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(69) " "Verilog HDL or VHDL warning at node.v(69): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168568 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(70) " "Verilog HDL or VHDL warning at node.v(70): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168568 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(77) " "Verilog HDL or VHDL warning at node.v(77): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168568 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(84) " "Verilog HDL or VHDL warning at node.v(84): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168568 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(212) " "Verilog HDL assignment warning at node.v(212): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168570 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(235) " "Verilog HDL assignment warning at node.v(235): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168570 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(314) " "Verilog HDL assignment warning at node.v(314): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168572 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168572 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(339) " "Verilog HDL assignment warning at node.v(339): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168572 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(363) " "Verilog HDL assignment warning at node.v(363): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168572 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(366) " "Verilog HDL assignment warning at node.v(366): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168572 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(386) " "Verilog HDL assignment warning at node.v(386): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168573 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(396) " "Verilog HDL assignment warning at node.v(396): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168573 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(440) " "Verilog HDL assignment warning at node.v(440): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168574 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(473) " "Verilog HDL assignment warning at node.v(473): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168574 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(491) " "Verilog HDL assignment warning at node.v(491): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168574 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(651) " "Verilog HDL assignment warning at node.v(651): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168576 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(670) " "Verilog HDL assignment warning at node.v(670): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168577 "|kd_tree|node:n4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(929) " "Verilog HDL Case Statement information at node.v(929): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 929 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1619307168589 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1084) " "Verilog HDL assignment warning at node.v(1084): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168591 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1093) " "Verilog HDL assignment warning at node.v(1093): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168591 "|kd_tree|node:n4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n4\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n4\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307168846 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168847 "|kd_tree|node:n4|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n5 " "Elaborating entity \"node\" for hierarchy \"node:n5\"" {  } { { "kd_tree.v" "n5" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307168848 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168850 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(178) " "Verilog HDL or VHDL warning at node.v(178): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168850 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(67) " "Verilog HDL or VHDL warning at node.v(67): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168850 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(68) " "Verilog HDL or VHDL warning at node.v(68): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168850 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(69) " "Verilog HDL or VHDL warning at node.v(69): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168850 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(70) " "Verilog HDL or VHDL warning at node.v(70): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168850 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(77) " "Verilog HDL or VHDL warning at node.v(77): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168850 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(84) " "Verilog HDL or VHDL warning at node.v(84): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307168850 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(212) " "Verilog HDL assignment warning at node.v(212): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168852 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(235) " "Verilog HDL assignment warning at node.v(235): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168852 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(314) " "Verilog HDL assignment warning at node.v(314): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168853 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168854 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(339) " "Verilog HDL assignment warning at node.v(339): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168854 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(363) " "Verilog HDL assignment warning at node.v(363): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168854 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(366) " "Verilog HDL assignment warning at node.v(366): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168854 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(386) " "Verilog HDL assignment warning at node.v(386): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168855 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(396) " "Verilog HDL assignment warning at node.v(396): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168855 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(440) " "Verilog HDL assignment warning at node.v(440): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168855 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(473) " "Verilog HDL assignment warning at node.v(473): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168856 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(491) " "Verilog HDL assignment warning at node.v(491): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168856 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(651) " "Verilog HDL assignment warning at node.v(651): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168858 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(670) " "Verilog HDL assignment warning at node.v(670): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168859 "|kd_tree|node:n5"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(929) " "Verilog HDL Case Statement information at node.v(929): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 929 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1619307168871 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1084) " "Verilog HDL assignment warning at node.v(1084): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168873 "|kd_tree|node:n5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1093) " "Verilog HDL assignment warning at node.v(1093): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307168873 "|kd_tree|node:n5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n5\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n5\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307169133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169134 "|kd_tree|node:n5|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n6 " "Elaborating entity \"node\" for hierarchy \"node:n6\"" {  } { { "kd_tree.v" "n6" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307169135 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169137 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(178) " "Verilog HDL or VHDL warning at node.v(178): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169137 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(67) " "Verilog HDL or VHDL warning at node.v(67): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169137 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(68) " "Verilog HDL or VHDL warning at node.v(68): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169137 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(69) " "Verilog HDL or VHDL warning at node.v(69): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169137 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(70) " "Verilog HDL or VHDL warning at node.v(70): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169137 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(77) " "Verilog HDL or VHDL warning at node.v(77): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169137 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(84) " "Verilog HDL or VHDL warning at node.v(84): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169137 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(212) " "Verilog HDL assignment warning at node.v(212): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169139 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(235) " "Verilog HDL assignment warning at node.v(235): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169139 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(314) " "Verilog HDL assignment warning at node.v(314): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169141 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169141 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(339) " "Verilog HDL assignment warning at node.v(339): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169141 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(363) " "Verilog HDL assignment warning at node.v(363): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169141 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(366) " "Verilog HDL assignment warning at node.v(366): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169141 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(386) " "Verilog HDL assignment warning at node.v(386): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169142 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(396) " "Verilog HDL assignment warning at node.v(396): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169142 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(440) " "Verilog HDL assignment warning at node.v(440): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169143 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(473) " "Verilog HDL assignment warning at node.v(473): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169143 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(491) " "Verilog HDL assignment warning at node.v(491): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169143 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(651) " "Verilog HDL assignment warning at node.v(651): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169146 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(670) " "Verilog HDL assignment warning at node.v(670): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169146 "|kd_tree|node:n6"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(929) " "Verilog HDL Case Statement information at node.v(929): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 929 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1619307169158 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1084) " "Verilog HDL assignment warning at node.v(1084): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169160 "|kd_tree|node:n6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1093) " "Verilog HDL assignment warning at node.v(1093): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169160 "|kd_tree|node:n6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n6\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n6\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307169423 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169424 "|kd_tree|node:n6|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n7 " "Elaborating entity \"node\" for hierarchy \"node:n7\"" {  } { { "kd_tree.v" "n7" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307169425 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169426 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(178) " "Verilog HDL or VHDL warning at node.v(178): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169426 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(67) " "Verilog HDL or VHDL warning at node.v(67): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169427 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(68) " "Verilog HDL or VHDL warning at node.v(68): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169427 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(69) " "Verilog HDL or VHDL warning at node.v(69): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169427 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(70) " "Verilog HDL or VHDL warning at node.v(70): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169427 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(77) " "Verilog HDL or VHDL warning at node.v(77): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169427 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(84) " "Verilog HDL or VHDL warning at node.v(84): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169427 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(212) " "Verilog HDL assignment warning at node.v(212): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169429 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(235) " "Verilog HDL assignment warning at node.v(235): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169429 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(314) " "Verilog HDL assignment warning at node.v(314): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169430 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169430 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(339) " "Verilog HDL assignment warning at node.v(339): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169431 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(363) " "Verilog HDL assignment warning at node.v(363): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169431 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(366) " "Verilog HDL assignment warning at node.v(366): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169431 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(386) " "Verilog HDL assignment warning at node.v(386): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169432 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(396) " "Verilog HDL assignment warning at node.v(396): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169432 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(440) " "Verilog HDL assignment warning at node.v(440): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169432 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(473) " "Verilog HDL assignment warning at node.v(473): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169433 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(491) " "Verilog HDL assignment warning at node.v(491): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169433 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(651) " "Verilog HDL assignment warning at node.v(651): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169435 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(670) " "Verilog HDL assignment warning at node.v(670): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169435 "|kd_tree|node:n7"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(929) " "Verilog HDL Case Statement information at node.v(929): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 929 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1619307169448 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1084) " "Verilog HDL assignment warning at node.v(1084): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169450 "|kd_tree|node:n7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1093) " "Verilog HDL assignment warning at node.v(1093): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169450 "|kd_tree|node:n7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n7\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n7\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307169710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169712 "|kd_tree|node:n7|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n8 " "Elaborating entity \"node\" for hierarchy \"node:n8\"" {  } { { "kd_tree.v" "n8" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307169713 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169714 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(178) " "Verilog HDL or VHDL warning at node.v(178): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169714 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(67) " "Verilog HDL or VHDL warning at node.v(67): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169714 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(68) " "Verilog HDL or VHDL warning at node.v(68): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169714 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(69) " "Verilog HDL or VHDL warning at node.v(69): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169715 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(70) " "Verilog HDL or VHDL warning at node.v(70): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169715 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(77) " "Verilog HDL or VHDL warning at node.v(77): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169715 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(84) " "Verilog HDL or VHDL warning at node.v(84): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169715 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(212) " "Verilog HDL assignment warning at node.v(212): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169716 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(235) " "Verilog HDL assignment warning at node.v(235): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169717 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(314) " "Verilog HDL assignment warning at node.v(314): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169718 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169718 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(339) " "Verilog HDL assignment warning at node.v(339): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169718 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(363) " "Verilog HDL assignment warning at node.v(363): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169719 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(366) " "Verilog HDL assignment warning at node.v(366): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169719 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(386) " "Verilog HDL assignment warning at node.v(386): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169719 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(396) " "Verilog HDL assignment warning at node.v(396): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169720 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(440) " "Verilog HDL assignment warning at node.v(440): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169720 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(473) " "Verilog HDL assignment warning at node.v(473): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169720 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(491) " "Verilog HDL assignment warning at node.v(491): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169721 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(651) " "Verilog HDL assignment warning at node.v(651): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169723 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(670) " "Verilog HDL assignment warning at node.v(670): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169723 "|kd_tree|node:n8"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(929) " "Verilog HDL Case Statement information at node.v(929): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 929 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1619307169735 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1084) " "Verilog HDL assignment warning at node.v(1084): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169737 "|kd_tree|node:n8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1093) " "Verilog HDL assignment warning at node.v(1093): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169738 "|kd_tree|node:n8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n8\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n8\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307169993 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169995 "|kd_tree|node:n8|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n9 " "Elaborating entity \"node\" for hierarchy \"node:n9\"" {  } { { "kd_tree.v" "n9" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307169996 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169997 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(178) " "Verilog HDL or VHDL warning at node.v(178): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169997 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(67) " "Verilog HDL or VHDL warning at node.v(67): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169997 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(68) " "Verilog HDL or VHDL warning at node.v(68): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169998 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(69) " "Verilog HDL or VHDL warning at node.v(69): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169998 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(70) " "Verilog HDL or VHDL warning at node.v(70): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169998 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(77) " "Verilog HDL or VHDL warning at node.v(77): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169998 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(84) " "Verilog HDL or VHDL warning at node.v(84): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307169998 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(212) " "Verilog HDL assignment warning at node.v(212): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307169999 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(235) " "Verilog HDL assignment warning at node.v(235): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170000 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(314) " "Verilog HDL assignment warning at node.v(314): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170001 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170001 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(339) " "Verilog HDL assignment warning at node.v(339): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170001 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(363) " "Verilog HDL assignment warning at node.v(363): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170002 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(366) " "Verilog HDL assignment warning at node.v(366): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170002 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(386) " "Verilog HDL assignment warning at node.v(386): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170002 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(396) " "Verilog HDL assignment warning at node.v(396): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170003 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(440) " "Verilog HDL assignment warning at node.v(440): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170003 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(473) " "Verilog HDL assignment warning at node.v(473): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170003 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(491) " "Verilog HDL assignment warning at node.v(491): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170004 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(651) " "Verilog HDL assignment warning at node.v(651): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170006 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(670) " "Verilog HDL assignment warning at node.v(670): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170006 "|kd_tree|node:n9"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(929) " "Verilog HDL Case Statement information at node.v(929): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 929 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1619307170018 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1084) " "Verilog HDL assignment warning at node.v(1084): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170020 "|kd_tree|node:n9"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1093) " "Verilog HDL assignment warning at node.v(1093): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170020 "|kd_tree|node:n9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n9\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n9\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307170267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170269 "|kd_tree|node:n9|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n10 " "Elaborating entity \"node\" for hierarchy \"node:n10\"" {  } { { "kd_tree.v" "n10" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307170270 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170271 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(178) " "Verilog HDL or VHDL warning at node.v(178): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170271 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(67) " "Verilog HDL or VHDL warning at node.v(67): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170271 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(68) " "Verilog HDL or VHDL warning at node.v(68): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170271 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(69) " "Verilog HDL or VHDL warning at node.v(69): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170271 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(70) " "Verilog HDL or VHDL warning at node.v(70): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170271 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(77) " "Verilog HDL or VHDL warning at node.v(77): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170272 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(84) " "Verilog HDL or VHDL warning at node.v(84): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170272 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(212) " "Verilog HDL assignment warning at node.v(212): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170273 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(235) " "Verilog HDL assignment warning at node.v(235): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170274 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(314) " "Verilog HDL assignment warning at node.v(314): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170275 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170275 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(339) " "Verilog HDL assignment warning at node.v(339): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170275 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(363) " "Verilog HDL assignment warning at node.v(363): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170276 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(366) " "Verilog HDL assignment warning at node.v(366): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170276 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(386) " "Verilog HDL assignment warning at node.v(386): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170276 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(396) " "Verilog HDL assignment warning at node.v(396): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170276 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(440) " "Verilog HDL assignment warning at node.v(440): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170277 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(473) " "Verilog HDL assignment warning at node.v(473): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170277 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(491) " "Verilog HDL assignment warning at node.v(491): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170278 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(651) " "Verilog HDL assignment warning at node.v(651): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170280 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(670) " "Verilog HDL assignment warning at node.v(670): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170280 "|kd_tree|node:n10"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(929) " "Verilog HDL Case Statement information at node.v(929): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 929 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1619307170292 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1084) " "Verilog HDL assignment warning at node.v(1084): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170294 "|kd_tree|node:n10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1093) " "Verilog HDL assignment warning at node.v(1093): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170295 "|kd_tree|node:n10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n10\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n10\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307170555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170556 "|kd_tree|node:n10|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n11 " "Elaborating entity \"node\" for hierarchy \"node:n11\"" {  } { { "kd_tree.v" "n11" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307170557 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170558 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(178) " "Verilog HDL or VHDL warning at node.v(178): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170558 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(67) " "Verilog HDL or VHDL warning at node.v(67): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170559 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(68) " "Verilog HDL or VHDL warning at node.v(68): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170559 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(69) " "Verilog HDL or VHDL warning at node.v(69): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170559 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(70) " "Verilog HDL or VHDL warning at node.v(70): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170559 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(77) " "Verilog HDL or VHDL warning at node.v(77): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170559 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(84) " "Verilog HDL or VHDL warning at node.v(84): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170559 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(212) " "Verilog HDL assignment warning at node.v(212): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170561 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(235) " "Verilog HDL assignment warning at node.v(235): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170561 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(314) " "Verilog HDL assignment warning at node.v(314): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170562 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170563 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(339) " "Verilog HDL assignment warning at node.v(339): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170563 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(363) " "Verilog HDL assignment warning at node.v(363): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170563 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(366) " "Verilog HDL assignment warning at node.v(366): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170563 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(386) " "Verilog HDL assignment warning at node.v(386): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170564 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(396) " "Verilog HDL assignment warning at node.v(396): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170564 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(440) " "Verilog HDL assignment warning at node.v(440): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170564 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(473) " "Verilog HDL assignment warning at node.v(473): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170565 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(491) " "Verilog HDL assignment warning at node.v(491): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170565 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(651) " "Verilog HDL assignment warning at node.v(651): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170567 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(670) " "Verilog HDL assignment warning at node.v(670): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170567 "|kd_tree|node:n11"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(929) " "Verilog HDL Case Statement information at node.v(929): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 929 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1619307170579 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1084) " "Verilog HDL assignment warning at node.v(1084): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170581 "|kd_tree|node:n11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1093) " "Verilog HDL assignment warning at node.v(1093): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170581 "|kd_tree|node:n11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n11\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n11\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307170831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170832 "|kd_tree|node:n11|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n12 " "Elaborating entity \"node\" for hierarchy \"node:n12\"" {  } { { "kd_tree.v" "n12" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307170833 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170834 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(178) " "Verilog HDL or VHDL warning at node.v(178): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170834 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(67) " "Verilog HDL or VHDL warning at node.v(67): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170835 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(68) " "Verilog HDL or VHDL warning at node.v(68): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170835 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(69) " "Verilog HDL or VHDL warning at node.v(69): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170835 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(70) " "Verilog HDL or VHDL warning at node.v(70): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170835 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(77) " "Verilog HDL or VHDL warning at node.v(77): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170835 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(84) " "Verilog HDL or VHDL warning at node.v(84): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307170835 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(212) " "Verilog HDL assignment warning at node.v(212): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170837 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(235) " "Verilog HDL assignment warning at node.v(235): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170837 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(314) " "Verilog HDL assignment warning at node.v(314): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170838 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170839 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(339) " "Verilog HDL assignment warning at node.v(339): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170839 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(363) " "Verilog HDL assignment warning at node.v(363): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170839 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(366) " "Verilog HDL assignment warning at node.v(366): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170839 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(386) " "Verilog HDL assignment warning at node.v(386): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170840 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(396) " "Verilog HDL assignment warning at node.v(396): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170840 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(440) " "Verilog HDL assignment warning at node.v(440): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170840 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(473) " "Verilog HDL assignment warning at node.v(473): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170841 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(491) " "Verilog HDL assignment warning at node.v(491): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170841 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(651) " "Verilog HDL assignment warning at node.v(651): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170843 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(670) " "Verilog HDL assignment warning at node.v(670): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170844 "|kd_tree|node:n12"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(929) " "Verilog HDL Case Statement information at node.v(929): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 929 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1619307170856 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1084) " "Verilog HDL assignment warning at node.v(1084): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170858 "|kd_tree|node:n12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1093) " "Verilog HDL assignment warning at node.v(1093): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307170858 "|kd_tree|node:n12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n12\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n12\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307171118 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171120 "|kd_tree|node:n12|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n13 " "Elaborating entity \"node\" for hierarchy \"node:n13\"" {  } { { "kd_tree.v" "n13" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307171121 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307171122 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(178) " "Verilog HDL or VHDL warning at node.v(178): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307171122 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(67) " "Verilog HDL or VHDL warning at node.v(67): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307171122 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(68) " "Verilog HDL or VHDL warning at node.v(68): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307171122 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(69) " "Verilog HDL or VHDL warning at node.v(69): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307171123 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(70) " "Verilog HDL or VHDL warning at node.v(70): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307171123 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(77) " "Verilog HDL or VHDL warning at node.v(77): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307171123 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(84) " "Verilog HDL or VHDL warning at node.v(84): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307171123 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(212) " "Verilog HDL assignment warning at node.v(212): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171124 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(235) " "Verilog HDL assignment warning at node.v(235): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171125 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(314) " "Verilog HDL assignment warning at node.v(314): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171126 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171126 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(339) " "Verilog HDL assignment warning at node.v(339): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171126 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(363) " "Verilog HDL assignment warning at node.v(363): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171127 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(366) " "Verilog HDL assignment warning at node.v(366): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171127 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(386) " "Verilog HDL assignment warning at node.v(386): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171127 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(396) " "Verilog HDL assignment warning at node.v(396): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171128 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(440) " "Verilog HDL assignment warning at node.v(440): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171128 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(473) " "Verilog HDL assignment warning at node.v(473): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171128 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(491) " "Verilog HDL assignment warning at node.v(491): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171129 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(651) " "Verilog HDL assignment warning at node.v(651): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171131 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(670) " "Verilog HDL assignment warning at node.v(670): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171131 "|kd_tree|node:n13"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(929) " "Verilog HDL Case Statement information at node.v(929): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 929 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1619307171143 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1084) " "Verilog HDL assignment warning at node.v(1084): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171145 "|kd_tree|node:n13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1093) " "Verilog HDL assignment warning at node.v(1093): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171145 "|kd_tree|node:n13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n13\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n13\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307171399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171401 "|kd_tree|node:n13|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n14 " "Elaborating entity \"node\" for hierarchy \"node:n14\"" {  } { { "kd_tree.v" "n14" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307171402 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(79) " "Verilog HDL or VHDL warning at node.v(79): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307171403 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(178) " "Verilog HDL or VHDL warning at node.v(178): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307171403 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(67) " "Verilog HDL or VHDL warning at node.v(67): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307171403 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(68) " "Verilog HDL or VHDL warning at node.v(68): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307171404 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(69) " "Verilog HDL or VHDL warning at node.v(69): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307171404 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(70) " "Verilog HDL or VHDL warning at node.v(70): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307171404 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(77) " "Verilog HDL or VHDL warning at node.v(77): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307171404 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "virtual_root node.v(84) " "Verilog HDL or VHDL warning at node.v(84): object \"virtual_root\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1619307171404 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(212) " "Verilog HDL assignment warning at node.v(212): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171405 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(235) " "Verilog HDL assignment warning at node.v(235): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171406 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(314) " "Verilog HDL assignment warning at node.v(314): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171407 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(338) " "Verilog HDL assignment warning at node.v(338): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171407 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(339) " "Verilog HDL assignment warning at node.v(339): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171407 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(363) " "Verilog HDL assignment warning at node.v(363): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171408 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(366) " "Verilog HDL assignment warning at node.v(366): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171408 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(386) " "Verilog HDL assignment warning at node.v(386): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171409 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(396) " "Verilog HDL assignment warning at node.v(396): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171409 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(440) " "Verilog HDL assignment warning at node.v(440): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171409 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(473) " "Verilog HDL assignment warning at node.v(473): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171410 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(491) " "Verilog HDL assignment warning at node.v(491): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 491 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171410 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(651) " "Verilog HDL assignment warning at node.v(651): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171412 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(670) " "Verilog HDL assignment warning at node.v(670): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171412 "|kd_tree|node:n14"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(929) " "Verilog HDL Case Statement information at node.v(929): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 929 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1619307171426 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1084) " "Verilog HDL assignment warning at node.v(1084): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171428 "|kd_tree|node:n14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(1093) " "Verilog HDL assignment warning at node.v(1093): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171428 "|kd_tree|node:n14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n14\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n14\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1619307171686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1619307171688 "|kd_tree|node:n14|cluster_CE:c_ce"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173456 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173457 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173458 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173462 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173463 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173464 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173469 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173470 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173471 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173477 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173478 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173479 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173485 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173486 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173487 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173494 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173495 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173496 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173502 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173503 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173504 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173511 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173512 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173514 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173521 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173522 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173523 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173531 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173532 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173533 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173540 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173542 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173543 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173550 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173552 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173553 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173561 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173562 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173563 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173572 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173573 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173574 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173583 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173584 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "remain LPM_DIVIDE_component 20 7 " "Port \"remain\" on the entity instantiation of \"LPM_DIVIDE_component\" is connected to a signal of width 20. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "divider.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/divider.v" 74 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1619307173585 "|kd_tree|node:n0|divider:divx|lpm_divide:LPM_DIVIDE_component"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "kd_tree.v" "clk" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 84 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619307173591 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1619307173591 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "45 " "45 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1619307175738 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/output_files/kd_tree.map.smsg " "Generated suppressed messages file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/output_files/kd_tree.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1619307176040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 473 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 473 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5017 " "Peak virtual memory: 5017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619307176173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 25 02:32:56 2021 " "Processing ended: Sun Apr 25 02:32:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619307176173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619307176173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619307176173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1619307176173 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 473 s " "Quartus Prime Flow was successful. 0 errors, 473 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1619307176836 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619307177150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619307177150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 25 02:32:57 2021 " "Processing started: Sun Apr 25 02:32:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619307177150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1619307177150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim kd_tree kd_tree " "Command: quartus_sh -t e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim kd_tree kd_tree" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1619307177150 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim kd_tree kd_tree " "Quartus(args): --rtl_sim kd_tree kd_tree" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1619307177150 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1619307177245 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1619307177478 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1619307177479 ""}
{ "Warning" "0" "" "Warning: File kd_tree_run_msim_rtl_verilog.do already exists - backing up current file as kd_tree_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File kd_tree_run_msim_rtl_verilog.do already exists - backing up current file as kd_tree_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1619307177530 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" {  } { { "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" "0" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1619307177571 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1619307177571 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1619307177573 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1619307177573 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" {  } { { "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" "0" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1619307177573 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1619307177573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619307177574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 25 02:32:57 2021 " "Processing ended: Sun Apr 25 02:32:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619307177574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619307177574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619307177574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1619307177574 ""}
