<Results/membwl/dimm4/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 51d5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    77.79 --||-- Mem Ch  0: Reads (MB/s):  9018.09 --|
|--            Writes(MB/s):    30.17 --||--            Writes(MB/s):  5956.86 --|
|-- Mem Ch  1: Reads (MB/s):    69.07 --||-- Mem Ch  1: Reads (MB/s):  9019.29 --|
|--            Writes(MB/s):    26.12 --||--            Writes(MB/s):  5951.13 --|
|-- Mem Ch  2: Reads (MB/s):    73.26 --||-- Mem Ch  2: Reads (MB/s):  9028.51 --|
|--            Writes(MB/s):    29.99 --||--            Writes(MB/s):  5954.95 --|
|-- Mem Ch  3: Reads (MB/s):    70.18 --||-- Mem Ch  3: Reads (MB/s):  9036.26 --|
|--            Writes(MB/s):    26.20 --||--            Writes(MB/s):  5952.17 --|
|-- NODE 0 Mem Read (MB/s) :   290.31 --||-- NODE 1 Mem Read (MB/s) : 36102.15 --|
|-- NODE 0 Mem Write(MB/s) :   112.48 --||-- NODE 1 Mem Write(MB/s) : 23815.12 --|
|-- NODE 0 P. Write (T/s):     124390 --||-- NODE 1 P. Write (T/s):     427651 --|
|-- NODE 0 Memory (MB/s):      402.79 --||-- NODE 1 Memory (MB/s):    59917.27 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      36392.46                --|
            |--                System Write Throughput(MB/s):      23927.60                --|
            |--               System Memory Throughput(MB/s):      60320.06                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 52a7
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     128 M       613 K  2468 K   456 K    150 M     0     192  
 1     167 M       163 K    49 M   603 M    100 M     0    1931 K
-----------------------------------------------------------------------
 *     295 M       776 K    52 M   603 M    251 M     0    1931 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.67        Core1: 46.18        
Core2: 24.85        Core3: 44.43        
Core4: 22.98        Core5: 41.96        
Core6: 23.75        Core7: 37.42        
Core8: 23.56        Core9: 35.91        
Core10: 23.05        Core11: 52.46        
Core12: 25.87        Core13: 51.03        
Core14: 23.13        Core15: 51.25        
Core16: 24.59        Core17: 23.81        
Core18: 26.30        Core19: 32.86        
Core20: 25.91        Core21: 33.62        
Core22: 25.49        Core23: 33.19        
Core24: 23.42        Core25: 29.89        
Core26: 23.87        Core27: 52.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.82
Socket1: 41.09
DDR read Latency(ns)
Socket0: 40117.13
Socket1: 159.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.05        Core1: 44.43        
Core2: 23.21        Core3: 43.47        
Core4: 22.59        Core5: 42.43        
Core6: 23.09        Core7: 38.29        
Core8: 22.94        Core9: 34.27        
Core10: 25.16        Core11: 51.57        
Core12: 23.51        Core13: 48.57        
Core14: 25.12        Core15: 50.47        
Core16: 25.74        Core17: 25.13        
Core18: 25.03        Core19: 32.53        
Core20: 26.23        Core21: 33.04        
Core22: 26.56        Core23: 31.77        
Core24: 23.51        Core25: 28.16        
Core26: 24.58        Core27: 52.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.49
Socket1: 40.31
DDR read Latency(ns)
Socket0: 40668.07
Socket1: 165.97
irq_total: 414397.251821473
cpu_total: 43.63
cpu_0: 0.86
cpu_1: 100.00
cpu_2: 0.20
cpu_3: 100.00
cpu_4: 0.13
cpu_5: 100.00
cpu_6: 0.13
cpu_7: 68.42
cpu_8: 0.13
cpu_9: 9.18
cpu_10: 0.20
cpu_11: 80.25
cpu_12: 0.13
cpu_13: 93.95
cpu_14: 0.07
cpu_15: 97.81
cpu_16: 0.13
cpu_17: 93.02
cpu_18: 0.13
cpu_19: 98.47
cpu_20: 0.13
cpu_21: 98.20
cpu_22: 0.13
cpu_23: 99.67
cpu_24: 0.13
cpu_25: 95.61
cpu_26: 0.13
cpu_27: 84.57
enp130s0f0_rx_bytes_phy: 4
enp130s0f1_rx_bytes_phy: 6163636761
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 9684021480
Total_rx_bytes_phy: 15847658245
enp130s0f0_tx_bytes_phy: 4
enp130s0f1_tx_bytes_phy: 10052077512
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 7848642384
Total_tx_bytes_phy: 17900719900
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1139686
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 896842
Total_tx_packets: 2036528
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 811593
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1136890
Total_rx_packets: 1948483
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 811748
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1136951
Total_rx_packets_phy: 1948699
enp130s0f0_rx_bytes: 4
enp130s0f1_rx_bytes: 6121456395
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 9619390678
Total_rx_bytes: 15740847077
enp130s0f0_tx_bytes: 3
enp130s0f1_tx_bytes: 10047742483
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 7844941259
Total_tx_bytes: 17892683745
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1139671
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 897092
Total_tx_packets_phy: 2036763


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.31        Core1: 44.83        
Core2: 23.89        Core3: 42.94        
Core4: 22.45        Core5: 40.84        
Core6: 21.95        Core7: 37.00        
Core8: 24.02        Core9: 34.30        
Core10: 14.78        Core11: 51.17        
Core12: 20.77        Core13: 47.96        
Core14: 20.48        Core15: 49.68        
Core16: 23.83        Core17: 21.08        
Core18: 20.79        Core19: 32.78        
Core20: 27.49        Core21: 31.62        
Core22: 26.31        Core23: 32.98        
Core24: 24.12        Core25: 28.68        
Core26: 24.70        Core27: 50.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.55
Socket1: 39.35
DDR read Latency(ns)
Socket0: 39926.29
Socket1: 165.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.28        Core1: 44.06        
Core2: 24.32        Core3: 43.24        
Core4: 23.08        Core5: 42.90        
Core6: 23.18        Core7: 37.26        
Core8: 24.14        Core9: 32.95        
Core10: 24.07        Core11: 51.41        
Core12: 24.05        Core13: 48.74        
Core14: 23.39        Core15: 49.57        
Core16: 25.94        Core17: 23.30        
Core18: 26.25        Core19: 32.16        
Core20: 27.67        Core21: 32.66        
Core22: 26.17        Core23: 31.69        
Core24: 25.25        Core25: 28.53        
Core26: 24.98        Core27: 51.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.82
Socket1: 39.87
DDR read Latency(ns)
Socket0: 40218.28
Socket1: 165.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.95        Core1: 44.70        
Core2: 24.10        Core3: 43.78        
Core4: 22.87        Core5: 42.11        
Core6: 24.31        Core7: 37.09        
Core8: 24.22        Core9: 33.89        
Core10: 24.98        Core11: 51.60        
Core12: 22.26        Core13: 48.73        
Core14: 23.64        Core15: 50.20        
Core16: 23.88        Core17: 22.59        
Core18: 25.77        Core19: 30.97        
Core20: 26.02        Core21: 32.61        
Core22: 27.34        Core23: 31.88        
Core24: 26.17        Core25: 28.83        
Core26: 26.39        Core27: 51.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.71
Socket1: 39.79
DDR read Latency(ns)
Socket0: 40878.51
Socket1: 165.45


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.88        Core1: 44.82        
Core2: 23.86        Core3: 42.72        
Core4: 23.01        Core5: 40.84        
Core6: 23.08        Core7: 37.50        
Core8: 24.90        Core9: 34.46        
Core10: 23.28        Core11: 51.10        
Core12: 23.38        Core13: 49.78        
Core14: 23.94        Core15: 48.91        
Core16: 23.84        Core17: 22.71        
Core18: 23.33        Core19: 32.92        
Core20: 24.36        Core21: 31.60        
Core22: 23.60        Core23: 32.65        
Core24: 24.59        Core25: 27.64        
Core26: 24.40        Core27: 51.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.09
Socket1: 39.63
DDR read Latency(ns)
Socket0: 40568.32
Socket1: 165.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21574
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410807574; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410808530; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205489325; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205489325; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205488288; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205488288; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205486985; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205486985; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205487040; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205487040; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004600787; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4517733; Consumed Joules: 275.74; Watts: 45.93; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2357310; Consumed DRAM Joules: 36.07; DRAM Watts: 6.01
S1P0; QPIClocks: 14410891586; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410896450; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205530976; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205530976; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205530984; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205530984; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205530791; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205530791; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205530385; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205530385; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004642125; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9407099; Consumed Joules: 574.16; Watts: 95.63; Thermal headroom below TjMax: 45
S1; Consumed DRAM energy units: 6610560; Consumed DRAM Joules: 101.14; DRAM Watts: 16.85
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5517
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     170 K    796 K    0.79    0.09    0.00    0.02    11200        1        1     69
   1    1     0.18   0.15   1.20    1.20     131 M    162 M    0.19    0.26    0.07    0.09     2576    13432      142     50
   2    0     0.00   0.48   0.00    0.60      30 K    205 K    0.85    0.10    0.00    0.02      728        0        0     68
   3    1     0.17   0.14   1.20    1.20     137 M    169 M    0.19    0.25    0.08    0.10     3864    15539       70     50
   4    0     0.00   0.50   0.00    0.60    4563       63 K    0.93    0.10    0.00    0.02      336        0        0     68
   5    1     0.17   0.14   1.20    1.20     129 M    160 M    0.20    0.27    0.08    0.09     2408    16640       40     50
   6    0     0.00   0.53   0.00    0.60    7545       82 K    0.91    0.10    0.00    0.02        0        0        0     68
   7    1     0.10   0.12   0.84    1.20      81 M    102 M    0.21    0.26    0.08    0.10     1624    10220      304     50
   8    0     0.00   0.49   0.00    0.60    7505       88 K    0.91    0.11    0.00    0.02      168        0        0     67
   9    1     0.06   0.56   0.11    0.61    2588 K   5456 K    0.53    0.12    0.00    0.01      168      206       64     52
  10    0     0.00   0.46   0.00    0.60    6463       86 K    0.93    0.12    0.00    0.02     1008        0        0     67
  11    1     0.13   0.13   1.00    1.20     136 M    160 M    0.15    0.18    0.11    0.12     1120    12753      161     48
  12    0     0.00   0.48   0.00    0.60    5305       71 K    0.93    0.14    0.00    0.02      224        0        0     68
  13    1     0.16   0.14   1.15    1.20     157 M    184 M    0.15    0.18    0.10    0.12     1904    13534      317     48
  14    0     0.00   0.44   0.00    0.60    5557       67 K    0.92    0.13    0.00    0.02      896        0        0     68
  15    1     0.18   0.15   1.18    1.20     157 M    184 M    0.14    0.20    0.09    0.10     2408    13546      290     48
  16    0     0.00   0.46   0.00    0.60    8718       76 K    0.89    0.14    0.00    0.02      280        0        0     68
  17    1     0.19   0.17   1.13    1.20      80 M    110 M    0.27    0.40    0.04    0.06     3864    12673       76     47
  18    0     0.00   0.44   0.00    0.60    8551       91 K    0.91    0.10    0.00    0.02      336        0        0     69
  19    1     0.29   0.24   1.18    1.20      98 M    129 M    0.24    0.31    0.03    0.04     2520    11830       79     49
  20    0     0.00   0.46   0.00    0.60    6381       76 K    0.92    0.10    0.00    0.02      112        0        1     69
  21    1     0.26   0.22   1.18    1.20      97 M    127 M    0.24    0.29    0.04    0.05     2912    12032       79     49
  22    0     0.00   0.44   0.00    0.60    8641       77 K    0.89    0.09    0.00    0.02      168        0        0     70
  23    1     0.28   0.23   1.20    1.20      98 M    130 M    0.24    0.31    0.04    0.05     3864    12567      324     49
  24    0     0.00   0.43   0.00    0.60    5022       74 K    0.93    0.09    0.00    0.02      280        0        0     70
  25    1     0.20   0.17   1.15    1.20      91 M    123 M    0.26    0.35    0.05    0.06     2968    11380        6     50
  26    0     0.00   0.39   0.00    0.60    4934       54 K    0.91    0.08    0.00    0.02      448        0        0     69
  27    1     0.13   0.12   1.05    1.20     142 M    167 M    0.15    0.18    0.11    0.13     1904    13434       37     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.47   0.00    0.60     279 K   1913 K    0.85    0.10    0.00    0.02    16184        1        2     60
 SKT    1     0.18   0.17   1.05    1.19    1543 M   1918 M    0.20    0.26    0.06    0.08    34104   169786     1989     45
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.17   0.53    1.19    1543 M   1919 M    0.20    0.26    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   25 G ; Active cycles:  148 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 44.36 %

 C1 core residency: 7.10 %; C3 core residency: 0.14 %; C6 core residency: 48.39 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.17 => corresponds to 4.26 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.25 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       49 G     49 G   |   51%    51%   
 SKT    1       43 G     43 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  186 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.42     0.55     231.61      30.09         165.39
 SKT   1    180.06    118.31     483.34      84.51         183.27
---------------------------------------------------------------------------------------------------------------
       *    181.48    118.86     714.95     114.61         183.26
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 55fd
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    76.02 --||-- Mem Ch  0: Reads (MB/s):  9294.66 --|
|--            Writes(MB/s):    26.24 --||--            Writes(MB/s):  5984.88 --|
|-- Mem Ch  1: Reads (MB/s):    65.06 --||-- Mem Ch  1: Reads (MB/s):  9297.42 --|
|--            Writes(MB/s):    22.32 --||--            Writes(MB/s):  5981.07 --|
|-- Mem Ch  2: Reads (MB/s):    69.39 --||-- Mem Ch  2: Reads (MB/s):  9300.36 --|
|--            Writes(MB/s):    26.00 --||--            Writes(MB/s):  5984.01 --|
|-- Mem Ch  3: Reads (MB/s):    66.14 --||-- Mem Ch  3: Reads (MB/s):  9307.33 --|
|--            Writes(MB/s):    22.31 --||--            Writes(MB/s):  5980.62 --|
|-- NODE 0 Mem Read (MB/s) :   276.61 --||-- NODE 1 Mem Read (MB/s) : 37199.76 --|
|-- NODE 0 Mem Write(MB/s) :    96.86 --||-- NODE 1 Mem Write(MB/s) : 23930.58 --|
|-- NODE 0 P. Write (T/s):     124357 --||-- NODE 1 P. Write (T/s):     455165 --|
|-- NODE 0 Memory (MB/s):      373.47 --||-- NODE 1 Memory (MB/s):    61130.34 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      37476.37                --|
            |--                System Write Throughput(MB/s):      24027.44                --|
            |--               System Memory Throughput(MB/s):      61503.80                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 56cf
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     125 M       541 K  1505 K   681 K    155 M     0      72  
 1     151 M       119 K    55 M   591 M     94 M     0    2009 K
-----------------------------------------------------------------------
 *     276 M       660 K    57 M   591 M    249 M     0    2009 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.03        Core1: 50.70        
Core2: 25.47        Core3: 48.14        
Core4: 23.59        Core5: 48.28        
Core6: 24.82        Core7: 38.64        
Core8: 24.47        Core9: 38.47        
Core10: 25.04        Core11: 57.19        
Core12: 24.64        Core13: 57.85        
Core14: 24.67        Core15: 57.26        
Core16: 23.62        Core17: 28.19        
Core18: 25.05        Core19: 33.62        
Core20: 25.12        Core21: 38.65        
Core22: 24.91        Core23: 40.51        
Core24: 25.94        Core25: 36.29        
Core26: 28.32        Core27: 56.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.10
Socket1: 46.22
DDR read Latency(ns)
Socket0: 41971.50
Socket1: 146.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.39        Core1: 51.69        
Core2: 25.51        Core3: 48.48        
Core4: 23.85        Core5: 45.94        
Core6: 25.71        Core7: 38.66        
Core8: 24.68        Core9: 39.25        
Core10: 23.84        Core11: 56.89        
Core12: 24.42        Core13: 57.87        
Core14: 24.29        Core15: 57.17        
Core16: 25.51        Core17: 28.30        
Core18: 24.55        Core19: 35.06        
Core20: 24.99        Core21: 39.71        
Core22: 25.28        Core23: 40.54        
Core24: 24.69        Core25: 37.36        
Core26: 25.79        Core27: 56.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.13
Socket1: 46.41
DDR read Latency(ns)
Socket0: 42506.89
Socket1: 148.73
irq_total: 429829.184377623
cpu_total: 45.93
cpu_0: 0.73
cpu_1: 100.00
cpu_2: 0.13
cpu_3: 99.93
cpu_4: 0.00
cpu_5: 100.00
cpu_6: 0.07
cpu_7: 92.61
cpu_8: 0.20
cpu_9: 18.83
cpu_10: 0.13
cpu_11: 97.94
cpu_12: 0.07
cpu_13: 100.00
cpu_14: 0.07
cpu_15: 95.94
cpu_16: 0.07
cpu_17: 95.94
cpu_18: 0.07
cpu_19: 99.27
cpu_20: 0.07
cpu_21: 97.94
cpu_22: 0.13
cpu_23: 90.82
cpu_24: 0.07
cpu_25: 95.68
cpu_26: 0.13
cpu_27: 99.33
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 769790
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1150644
Total_rx_packets: 1920434
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6011521326
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 9722458735
Total_rx_bytes_phy: 15733980061
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1062750
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 888589
Total_tx_packets: 1951339
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9354390704
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 7728178131
Total_tx_bytes: 17082568835
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 5970888688
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 9656990117
Total_rx_bytes: 15627878805
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 769950
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1150692
Total_rx_packets_phy: 1920642
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9358577132
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 7731823278
Total_tx_bytes_phy: 17090400410
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1062759
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 889042
Total_tx_packets_phy: 1951801


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.42        Core1: 50.83        
Core2: 25.67        Core3: 48.75        
Core4: 25.82        Core5: 46.98        
Core6: 24.29        Core7: 36.89        
Core8: 15.96        Core9: 39.67        
Core10: 19.25        Core11: 57.00        
Core12: 21.76        Core13: 58.00        
Core14: 21.43        Core15: 56.96        
Core16: 23.70        Core17: 28.85        
Core18: 24.79        Core19: 34.46        
Core20: 26.50        Core21: 39.05        
Core22: 25.82        Core23: 41.10        
Core24: 25.87        Core25: 36.21        
Core26: 26.48        Core27: 56.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.92
Socket1: 46.19
DDR read Latency(ns)
Socket0: 42340.98
Socket1: 146.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.89        Core1: 49.91        
Core2: 24.66        Core3: 48.70        
Core4: 24.50        Core5: 45.69        
Core6: 24.50        Core7: 36.65        
Core8: 24.53        Core9: 38.58        
Core10: 24.22        Core11: 56.81        
Core12: 24.76        Core13: 57.82        
Core14: 24.87        Core15: 56.90        
Core16: 25.01        Core17: 28.84        
Core18: 25.93        Core19: 35.25        
Core20: 26.06        Core21: 39.12        
Core22: 26.23        Core23: 40.29        
Core24: 25.64        Core25: 36.30        
Core26: 25.97        Core27: 56.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.97
Socket1: 46.00
DDR read Latency(ns)
Socket0: 43473.99
Socket1: 148.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.91        Core1: 51.32        
Core2: 24.62        Core3: 49.19        
Core4: 23.68        Core5: 46.45        
Core6: 24.54        Core7: 38.37        
Core8: 24.89        Core9: 40.09        
Core10: 23.67        Core11: 57.23        
Core12: 24.37        Core13: 57.94        
Core14: 24.65        Core15: 56.43        
Core16: 25.46        Core17: 29.28        
Core18: 25.63        Core19: 34.48        
Core20: 26.61        Core21: 38.97        
Core22: 25.78        Core23: 39.30        
Core24: 25.43        Core25: 35.89        
Core26: 26.36        Core27: 57.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.96
Socket1: 46.26
DDR read Latency(ns)
Socket0: 43637.51
Socket1: 148.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.18        Core1: 51.74        
Core2: 24.14        Core3: 50.03        
Core4: 24.00        Core5: 46.75        
Core6: 24.81        Core7: 39.19        
Core8: 24.95        Core9: 39.46        
Core10: 24.03        Core11: 57.71        
Core12: 24.93        Core13: 58.43        
Core14: 24.04        Core15: 57.53        
Core16: 23.61        Core17: 29.76        
Core18: 25.19        Core19: 35.00        
Core20: 24.86        Core21: 40.09        
Core22: 25.90        Core23: 40.60        
Core24: 26.52        Core25: 36.43        
Core26: 25.49        Core27: 58.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.88
Socket1: 47.03
DDR read Latency(ns)
Socket0: 43694.52
Socket1: 148.79
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22643
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14435502838; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14435507994; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7217831002; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7217831002; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7217835500; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7217835500; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7217838539; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7217838539; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7217833878; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7217833878; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6014888291; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4577717; Consumed Joules: 279.40; Watts: 46.52; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2357230; Consumed DRAM Joules: 36.07; DRAM Watts: 6.00
S1P0; QPIClocks: 14435570674; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14435572446; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7217869052; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7217869052; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7217868576; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7217868576; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7217868428; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7217868428; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7217868176; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7217868176; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009949558; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9597272; Consumed Joules: 585.77; Watts: 97.53; Thermal headroom below TjMax: 44
S1; Consumed DRAM energy units: 6660643; Consumed DRAM Joules: 101.91; DRAM Watts: 16.97
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5944
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     164 K    813 K    0.80    0.08    0.00    0.02    10080        7        2     69
   1    1     0.18   0.15   1.20    1.20     124 M    151 M    0.18    0.23    0.07    0.08     1792    11299      238     50
   2    0     0.00   0.48   0.00    0.60      35 K    247 K    0.86    0.09    0.00    0.02      224        3        0     67
   3    1     0.14   0.12   1.20    1.20     135 M    164 M    0.18    0.24    0.10    0.12     1344    12203       23     49
   4    0     0.00   0.36   0.00    0.60    4934       68 K    0.93    0.10    0.00    0.02        0        1        0     69
   5    1     0.15   0.12   1.20    1.20     125 M    155 M    0.20    0.26    0.08    0.10     3472    16367       82     49
   6    0     0.00   0.38   0.00    0.60    5456       67 K    0.92    0.11    0.00    0.02     3640        0        0     68
   7    1     0.19   0.16   1.13    1.20      93 M    120 M    0.22    0.28    0.05    0.06     3080    11865      483     49
   8    0     0.00   0.39   0.00    0.60    5508       56 K    0.90    0.11    0.00    0.02     1848        1        0     67
   9    1     0.11   0.60   0.19    0.62    5059 K   8928 K    0.43    0.24    0.00    0.01      224      368      144     50
  10    0     0.00   0.43   0.00    0.60    6362       72 K    0.91    0.12    0.00    0.02      560        1        0     67
  11    1     0.17   0.15   1.17    1.20     145 M    170 M    0.15    0.20    0.08    0.10     1848    12471       56     47
  12    0     0.00   0.42   0.00    0.60    4695       63 K    0.93    0.13    0.00    0.02      672        1        0     68
  13    1     0.14   0.12   1.20    1.20     159 M    186 M    0.14    0.17    0.11    0.13     1736    12843       20     47
  14    0     0.00   0.44   0.00    0.60    6647       64 K    0.90    0.13    0.00    0.02      448        1        0     68
  15    1     0.12   0.10   1.15    1.20     150 M    175 M    0.14    0.19    0.13    0.15     3360    20130       78     47
  16    0     0.00   0.35   0.00    0.60    7450       65 K    0.89    0.12    0.00    0.02      224        0        0     68
  17    1     0.19   0.17   1.15    1.20      84 M    114 M    0.26    0.38    0.04    0.06     3920    13218       57     48
  18    0     0.00   0.37   0.00    0.60    6371       82 K    0.92    0.09    0.00    0.02      168        1        0     69
  19    1     0.22   0.19   1.19    1.20      94 M    125 M    0.25    0.33    0.04    0.06     3136    12882       21     49
  20    0     0.00   0.37   0.00    0.60    6823       62 K    0.89    0.10    0.00    0.02       56        1        0     69
  21    1     0.21   0.18   1.17    1.20      95 M    123 M    0.22    0.30    0.04    0.06     2632    12822       59     49
  22    0     0.00   0.35   0.00    0.60    7309       75 K    0.90    0.09    0.00    0.02      896        0        0     69
  23    1     0.18   0.16   1.08    1.20      92 M    119 M    0.22    0.27    0.05    0.07     3248    12182       25     49
  24    0     0.00   0.36   0.00    0.60    5486       71 K    0.92    0.09    0.00    0.02      280        0        0     70
  25    1     0.19   0.16   1.15    1.20      92 M    122 M    0.24    0.32    0.05    0.06     3920    10993        6     49
  26    0     0.00   0.38   0.00    0.62    8272       73 K    0.89    0.11    0.00    0.02      504        0        0     69
  27    1     0.24   0.20   1.19    1.20     133 M    159 M    0.16    0.21    0.06    0.07      896    10932       46     50
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     274 K   1883 K    0.85    0.09    0.00    0.02    19600       17        0     60
 SKT    1     0.17   0.16   1.10    1.19    1534 M   1897 M    0.19    0.26    0.06    0.08    34608   170575     1338     44
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.16   0.55    1.19    1534 M   1899 M    0.19    0.26    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.42 %

 C1 core residency: 4.57 %; C3 core residency: 0.06 %; C6 core residency: 48.94 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.16 => corresponds to 3.94 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.17 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       50 G     49 G   |   51%    51%   
 SKT    1       43 G     43 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  187 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.39     0.49     232.64      30.11         167.67
 SKT   1    186.48    119.74     492.68      85.40         195.22
---------------------------------------------------------------------------------------------------------------
       *    187.87    120.24     725.31     115.52         195.31
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5a2c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    75.84 --||-- Mem Ch  0: Reads (MB/s):  9074.32 --|
|--            Writes(MB/s):    25.93 --||--            Writes(MB/s):  5806.88 --|
|-- Mem Ch  1: Reads (MB/s):    64.45 --||-- Mem Ch  1: Reads (MB/s):  9085.79 --|
|--            Writes(MB/s):    21.95 --||--            Writes(MB/s):  5802.76 --|
|-- Mem Ch  2: Reads (MB/s):    70.36 --||-- Mem Ch  2: Reads (MB/s):  9096.78 --|
|--            Writes(MB/s):    25.99 --||--            Writes(MB/s):  5806.91 --|
|-- Mem Ch  3: Reads (MB/s):    67.88 --||-- Mem Ch  3: Reads (MB/s):  9108.00 --|
|--            Writes(MB/s):    22.13 --||--            Writes(MB/s):  5802.90 --|
|-- NODE 0 Mem Read (MB/s) :   278.53 --||-- NODE 1 Mem Read (MB/s) : 36364.89 --|
|-- NODE 0 Mem Write(MB/s) :    95.99 --||-- NODE 1 Mem Write(MB/s) : 23219.45 --|
|-- NODE 0 P. Write (T/s):     124350 --||-- NODE 1 P. Write (T/s):     433567 --|
|-- NODE 0 Memory (MB/s):      374.52 --||-- NODE 1 Memory (MB/s):    59584.34 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      36643.42                --|
            |--                System Write Throughput(MB/s):      23315.45                --|
            |--               System Memory Throughput(MB/s):      59958.87                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5afd
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     129 M       759 K  1947 K   582 K    153 M     0       0  
 1     134 M        91 K    59 M   610 M     99 M     0    2317 K
-----------------------------------------------------------------------
 *     264 M       851 K    61 M   610 M    253 M     0    2317 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.32        Core1: 45.97        
Core2: 24.92        Core3: 44.33        
Core4: 24.80        Core5: 44.41        
Core6: 24.44        Core7: 35.90        
Core8: 24.02        Core9: 35.12        
Core10: 21.71        Core11: 52.30        
Core12: 23.66        Core13: 53.37        
Core14: 23.35        Core15: 48.78        
Core16: 25.55        Core17: 25.22        
Core18: 24.07        Core19: 31.36        
Core20: 24.88        Core21: 27.77        
Core22: 25.74        Core23: 43.46        
Core24: 23.58        Core25: 29.55        
Core26: 23.81        Core27: 50.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.66
Socket1: 41.38
DDR read Latency(ns)
Socket0: 41976.93
Socket1: 155.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.85        Core1: 45.63        
Core2: 24.65        Core3: 44.36        
Core4: 24.69        Core5: 43.89        
Core6: 23.94        Core7: 35.53        
Core8: 25.92        Core9: 35.21        
Core10: 23.19        Core11: 52.22        
Core12: 23.29        Core13: 52.35        
Core14: 24.70        Core15: 48.20        
Core16: 24.52        Core17: 24.78        
Core18: 23.24        Core19: 31.25        
Core20: 24.33        Core21: 27.75        
Core22: 25.78        Core23: 43.72        
Core24: 25.20        Core25: 31.40        
Core26: 24.43        Core27: 52.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.61
Socket1: 41.43
DDR read Latency(ns)
Socket0: 42596.37
Socket1: 158.32
irq_total: 436440.609245373
cpu_total: 43.38
cpu_0: 0.93
cpu_1: 100.00
cpu_2: 0.20
cpu_3: 100.00
cpu_4: 0.27
cpu_5: 100.00
cpu_6: 0.13
cpu_7: 99.07
cpu_8: 0.13
cpu_9: 9.58
cpu_10: 0.13
cpu_11: 84.23
cpu_12: 0.13
cpu_13: 99.80
cpu_14: 0.07
cpu_15: 94.41
cpu_16: 0.13
cpu_17: 92.88
cpu_18: 0.07
cpu_19: 100.00
cpu_20: 0.07
cpu_21: 90.88
cpu_22: 0.07
cpu_23: 64.27
cpu_24: 0.07
cpu_25: 94.41
cpu_26: 0.13
cpu_27: 82.63
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 5920401894
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 9785067365
Total_rx_bytes: 15705469259
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 767399
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1161766
Total_rx_packets_phy: 1929165
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 767141
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1161668
Total_rx_packets: 1928809
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1004577
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 953666
Total_tx_packets: 1958243
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 8760217868
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 8155528904
Total_tx_bytes_phy: 16915746772
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 5955727480
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 9850769796
Total_rx_bytes_phy: 15806497276
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1004624
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 953748
Total_tx_packets_phy: 1958372
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 8756266630
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 8151793548
Total_tx_bytes: 16908060178


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.79        Core1: 45.76        
Core2: 24.96        Core3: 45.38        
Core4: 15.52        Core5: 43.80        
Core6: 19.55        Core7: 35.67        
Core8: 19.48        Core9: 35.53        
Core10: 19.90        Core11: 52.78        
Core12: 24.09        Core13: 53.19        
Core14: 22.30        Core15: 47.37        
Core16: 23.78        Core17: 25.43        
Core18: 22.97        Core19: 31.22        
Core20: 23.20        Core21: 26.35        
Core22: 23.49        Core23: 43.32        
Core24: 25.00        Core25: 31.39        
Core26: 23.77        Core27: 51.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.54
Socket1: 41.42
DDR read Latency(ns)
Socket0: 43132.57
Socket1: 158.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.07        Core1: 45.36        
Core2: 24.39        Core3: 43.71        
Core4: 24.20        Core5: 43.83        
Core6: 24.01        Core7: 35.33        
Core8: 23.79        Core9: 35.13        
Core10: 23.08        Core11: 51.77        
Core12: 23.75        Core13: 53.01        
Core14: 22.82        Core15: 46.54        
Core16: 24.99        Core17: 25.56        
Core18: 22.99        Core19: 31.06        
Core20: 24.77        Core21: 27.62        
Core22: 24.44        Core23: 43.73        
Core24: 23.66        Core25: 30.51        
Core26: 24.69        Core27: 51.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.21
Socket1: 41.14
DDR read Latency(ns)
Socket0: 43712.71
Socket1: 159.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.71        Core1: 44.75        
Core2: 25.36        Core3: 42.65        
Core4: 24.62        Core5: 43.35        
Core6: 24.68        Core7: 34.74        
Core8: 24.67        Core9: 34.70        
Core10: 23.88        Core11: 50.21        
Core12: 23.30        Core13: 52.06        
Core14: 24.34        Core15: 43.20        
Core16: 25.57        Core17: 24.64        
Core18: 24.13        Core19: 29.84        
Core20: 24.93        Core21: 27.44        
Core22: 25.61        Core23: 42.81        
Core24: 24.39        Core25: 28.89        
Core26: 24.63        Core27: 50.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.11
Socket1: 39.91
DDR read Latency(ns)
Socket0: 43332.52
Socket1: 161.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.60        Core1: 44.14        
Core2: 25.01        Core3: 41.76        
Core4: 23.73        Core5: 41.30        
Core6: 25.21        Core7: 33.97        
Core8: 23.50        Core9: 34.08        
Core10: 23.08        Core11: 49.90        
Core12: 23.01        Core13: 51.31        
Core14: 22.43        Core15: 40.59        
Core16: 23.44        Core17: 24.36        
Core18: 22.74        Core19: 30.00        
Core20: 23.17        Core21: 26.01        
Core22: 23.83        Core23: 42.36        
Core24: 23.32        Core25: 29.57        
Core26: 23.94        Core27: 50.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.36
Socket1: 39.09
DDR read Latency(ns)
Socket0: 43372.46
Socket1: 164.01
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23713
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418738994; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418742954; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209440151; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209440151; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7209444846; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7209444846; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209449109; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209449109; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7209452825; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7209452825; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007913174; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4498149; Consumed Joules: 274.55; Watts: 45.70; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2355980; Consumed DRAM Joules: 36.05; DRAM Watts: 6.00
S1P0; QPIClocks: 14418840910; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14418842778; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209506011; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209506011; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7209505825; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7209505825; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209505989; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209505989; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7209506409; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7209506409; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007932291; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9363744; Consumed Joules: 571.52; Watts: 95.14; Thermal headroom below TjMax: 44
S1; Consumed DRAM energy units: 6625269; Consumed DRAM Joules: 101.37; DRAM Watts: 16.87
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5d72
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     185 K    840 K    0.78    0.09    0.00    0.02     9688        2        3     69
   1    1     0.25   0.21   1.20    1.20     127 M    158 M    0.20    0.26    0.05    0.06     2912    11649       42     49
   2    0     0.00   0.49   0.00    0.60      45 K    263 K    0.83    0.09    0.00    0.02      336        0        0     68
   3    1     0.17   0.14   1.20    1.20     150 M    185 M    0.19    0.23    0.09    0.10     2856    19023       24     49
   4    0     0.00   0.43   0.00    0.60    5883       75 K    0.92    0.10    0.00    0.02     1456        0        0     68
   5    1     0.19   0.16   1.20    1.20     131 M    162 M    0.19    0.28    0.07    0.09     2464    17049      192     49
   6    0     0.00   0.41   0.00    0.60    5555       73 K    0.92    0.09    0.00    0.02      784        0        0     68
   7    1     0.38   0.32   1.19    1.20      97 M    130 M    0.25    0.29    0.03    0.03     2520    12171      534     48
   8    0     0.00   0.42   0.00    0.60    6773       73 K    0.91    0.11    0.00    0.02      448        0        0     67
   9    1     0.07   0.57   0.12    0.60    2650 K   5820 K    0.54    0.14    0.00    0.01       56      153      104     50
  10    0     0.00   0.41   0.00    0.60    5018       62 K    0.92    0.13    0.00    0.02      336        0        0     67
  11    1     0.16   0.16   1.00    1.20     142 M    166 M    0.15    0.19    0.09    0.10     1960    13295       35     48
  12    0     0.00   0.40   0.00    0.60    5367       76 K    0.93    0.14    0.00    0.02      672        0        0     68
  13    1     0.13   0.11   1.20    1.20     186 M    215 M    0.13    0.16    0.15    0.17     2464    15037       10     47
  14    0     0.00   0.45   0.00    0.60    6719       73 K    0.91    0.14    0.00    0.02      728        0        0     68
  15    1     0.24   0.24   1.00    1.20     138 M    166 M    0.17    0.22    0.06    0.07     1568    22372      251     47
  16    0     0.00   0.42   0.00    0.60    7934       76 K    0.90    0.14    0.00    0.02      448        0        0     68
  17    1     0.18   0.17   1.11    1.20      78 M    111 M    0.30    0.39    0.04    0.06     3808    14193      111     47
  18    0     0.00   0.44   0.00    0.60    8006       91 K    0.91    0.11    0.00    0.02      224        0        0     69
  19    1     0.30   0.25   1.20    1.20      91 M    124 M    0.26    0.37    0.03    0.04     3024    12606       87     49
  20    0     0.00   0.45   0.00    0.61    9071       82 K    0.89    0.10    0.00    0.02      168        0        1     69
  21    1     0.19   0.17   1.11    1.20      79 M    110 M    0.28    0.37    0.04    0.06     2576    12702        8     49
  22    0     0.00   0.43   0.00    0.60    7523       86 K    0.91    0.10    0.00    0.02       56        0        0     69
  23    1     0.16   0.21   0.75    1.18      67 M     84 M    0.20    0.23    0.04    0.05     2688     9993      224     50
  24    0     0.00   0.40   0.00    0.60    5166       73 K    0.93    0.09    0.00    0.02     1064        0        0     70
  25    1     0.21   0.19   1.14    1.20      88 M    118 M    0.26    0.35    0.04    0.05     3528    11610       19     49
  26    0     0.00   0.43   0.00    0.60    6174       86 K    0.93    0.09    0.00    0.02      336        0        0     69
  27    1     0.10   0.12   0.88    1.20     132 M    153 M    0.14    0.17    0.13    0.15     2184    13381       13     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.44   0.00    0.60     310 K   2035 K    0.85    0.10    0.00    0.02    16744        2        4     60
 SKT    1     0.20   0.19   1.02    1.19    1515 M   1894 M    0.20    0.27    0.05    0.07    34608   185234     1654     44
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.19   0.51    1.19    1515 M   1896 M    0.20    0.27    0.05    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   27 G ; Active cycles:  144 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 43.11 %

 C1 core residency: 7.97 %; C3 core residency: 0.09 %; C6 core residency: 48.82 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.80 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.45 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       46 G     46 G   |   47%    47%   
 SKT    1       44 G     44 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  180 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.34     0.47     228.34      30.02         162.20
 SKT   1    178.69    113.43     478.43      84.09         173.56
---------------------------------------------------------------------------------------------------------------
       *    180.03    113.90     706.77     114.11         173.24
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5e5b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    80.68 --||-- Mem Ch  0: Reads (MB/s):  9205.97 --|
|--            Writes(MB/s):    28.41 --||--            Writes(MB/s):  5884.47 --|
|-- Mem Ch  1: Reads (MB/s):    68.86 --||-- Mem Ch  1: Reads (MB/s):  9209.99 --|
|--            Writes(MB/s):    24.06 --||--            Writes(MB/s):  5880.31 --|
|-- Mem Ch  2: Reads (MB/s):    75.91 --||-- Mem Ch  2: Reads (MB/s):  9223.99 --|
|--            Writes(MB/s):    28.23 --||--            Writes(MB/s):  5883.23 --|
|-- Mem Ch  3: Reads (MB/s):    72.01 --||-- Mem Ch  3: Reads (MB/s):  9227.80 --|
|--            Writes(MB/s):    24.68 --||--            Writes(MB/s):  5881.10 --|
|-- NODE 0 Mem Read (MB/s) :   297.45 --||-- NODE 1 Mem Read (MB/s) : 36867.75 --|
|-- NODE 0 Mem Write(MB/s) :   105.37 --||-- NODE 1 Mem Write(MB/s) : 23529.12 --|
|-- NODE 0 P. Write (T/s):     124356 --||-- NODE 1 P. Write (T/s):     434954 --|
|-- NODE 0 Memory (MB/s):      402.83 --||-- NODE 1 Memory (MB/s):    60396.86 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      37165.20                --|
            |--                System Write Throughput(MB/s):      23634.49                --|
            |--               System Memory Throughput(MB/s):      60799.69                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5f2c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     128 M       758 K  1945 K   449 K    143 M     0      72  
 1     156 M       145 K    58 M   606 M     98 M     0    2174 K
-----------------------------------------------------------------------
 *     285 M       904 K    60 M   606 M    242 M     0    2174 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.32        Core1: 46.03        
Core2: 24.14        Core3: 43.43        
Core4: 21.57        Core5: 46.51        
Core6: 23.43        Core7: 36.08        
Core8: 24.46        Core9: 35.98        
Core10: 23.96        Core11: 52.40        
Core12: 23.36        Core13: 53.23        
Core14: 24.04        Core15: 52.45        
Core16: 25.25        Core17: 23.59        
Core18: 25.04        Core19: 29.79        
Core20: 25.20        Core21: 32.56        
Core22: 25.34        Core23: 31.96        
Core24: 26.98        Core25: 35.23        
Core26: 25.39        Core27: 50.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.75
Socket1: 41.17
DDR read Latency(ns)
Socket0: 39239.12
Socket1: 154.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.06        Core1: 46.42        
Core2: 25.76        Core3: 43.28        
Core4: 24.32        Core5: 45.95        
Core6: 23.88        Core7: 36.49        
Core8: 25.50        Core9: 35.97        
Core10: 23.46        Core11: 52.94        
Core12: 24.24        Core13: 53.51        
Core14: 22.73        Core15: 52.86        
Core16: 23.38        Core17: 23.76        
Core18: 24.18        Core19: 30.34        
Core20: 24.55        Core21: 33.50        
Core22: 24.53        Core23: 32.36        
Core24: 24.95        Core25: 35.56        
Core26: 24.57        Core27: 51.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.64
Socket1: 41.55
DDR read Latency(ns)
Socket0: 40462.95
Socket1: 155.92
irq_total: 439637.995266275
cpu_total: 44.44
cpu_0: 0.80
cpu_1: 100.00
cpu_2: 0.20
cpu_3: 99.93
cpu_4: 0.20
cpu_5: 100.00
cpu_6: 0.13
cpu_7: 99.73
cpu_8: 0.13
cpu_9: 10.18
cpu_10: 0.13
cpu_11: 85.36
cpu_12: 0.13
cpu_13: 98.47
cpu_14: 0.13
cpu_15: 81.44
cpu_16: 0.07
cpu_17: 95.74
cpu_18: 0.07
cpu_19: 95.81
cpu_20: 0.07
cpu_21: 92.42
cpu_22: 0.00
cpu_23: 98.14
cpu_24: 0.00
cpu_25: 98.27
cpu_26: 0.13
cpu_27: 86.96
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 801081
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1136332
Total_rx_packets: 1937413
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 801365
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1136393
Total_rx_packets_phy: 1937758
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1167990
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 928969
Total_tx_packets_phy: 2096959
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6116072599
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 9591735407
Total_rx_bytes: 15707808006
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1167986
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 928886
Total_tx_packets: 2096872
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6157879023
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 9656264580
Total_rx_bytes_phy: 15814143603
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10323687398
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 7997508457
Total_tx_bytes: 18321195855
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10328277492
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 8001176230
Total_tx_bytes_phy: 18329453722


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.26        Core1: 46.76        
Core2: 25.78        Core3: 43.30        
Core4: 15.90        Core5: 47.40        
Core6: 19.18        Core7: 37.02        
Core8: 19.23        Core9: 37.28        
Core10: 23.30        Core11: 53.37        
Core12: 19.47        Core13: 53.74        
Core14: 21.97        Core15: 53.23        
Core16: 25.18        Core17: 24.22        
Core18: 23.61        Core19: 31.22        
Core20: 24.71        Core21: 33.64        
Core22: 25.78        Core23: 32.73        
Core24: 25.01        Core25: 36.42        
Core26: 24.39        Core27: 50.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.47
Socket1: 42.07
DDR read Latency(ns)
Socket0: 40198.62
Socket1: 155.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.83        Core1: 47.20        
Core2: 24.78        Core3: 44.95        
Core4: 24.51        Core5: 47.39        
Core6: 24.61        Core7: 37.02        
Core8: 25.53        Core9: 37.27        
Core10: 24.81        Core11: 53.67        
Core12: 23.91        Core13: 54.17        
Core14: 23.04        Core15: 53.47        
Core16: 24.23        Core17: 25.58        
Core18: 24.40        Core19: 29.83        
Core20: 24.70        Core21: 34.37        
Core22: 24.71        Core23: 32.88        
Core24: 24.50        Core25: 35.92        
Core26: 25.02        Core27: 51.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.62
Socket1: 42.40
DDR read Latency(ns)
Socket0: 41579.84
Socket1: 153.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.92        Core1: 45.21        
Core2: 25.55        Core3: 41.53        
Core4: 24.12        Core5: 47.21        
Core6: 24.65        Core7: 36.30        
Core8: 24.75        Core9: 36.06        
Core10: 24.22        Core11: 53.00        
Core12: 23.64        Core13: 53.51        
Core14: 23.27        Core15: 52.91        
Core16: 23.80        Core17: 23.45        
Core18: 23.79        Core19: 31.58        
Core20: 24.20        Core21: 33.52        
Core22: 24.44        Core23: 31.54        
Core24: 25.43        Core25: 35.34        
Core26: 24.81        Core27: 50.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.57
Socket1: 41.34
DDR read Latency(ns)
Socket0: 40033.88
Socket1: 156.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.52        Core1: 46.33        
Core2: 25.14        Core3: 46.36        
Core4: 26.11        Core5: 47.84        
Core6: 25.51        Core7: 35.99        
Core8: 25.36        Core9: 37.49        
Core10: 25.19        Core11: 54.23        
Core12: 25.88        Core13: 54.50        
Core14: 24.72        Core15: 53.85        
Core16: 25.33        Core17: 25.19        
Core18: 24.83        Core19: 31.91        
Core20: 25.06        Core21: 34.39        
Core22: 24.72        Core23: 33.37        
Core24: 24.69        Core25: 36.55        
Core26: 25.11        Core27: 52.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.93
Socket1: 42.83
DDR read Latency(ns)
Socket0: 40862.93
Socket1: 151.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24779
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413203342; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413207922; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206677499; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206677499; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206678182; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206678182; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206682833; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206682833; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206686710; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206686710; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005572673; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4521975; Consumed Joules: 276.00; Watts: 45.96; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2364017; Consumed DRAM Joules: 36.17; DRAM Watts: 6.02
S1P0; QPIClocks: 14413219774; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413222258; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206693739; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206693739; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206693709; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206693709; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206693848; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206693848; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206693818; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206693818; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005598920; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9546062; Consumed Joules: 582.65; Watts: 97.03; Thermal headroom below TjMax: 44
S1; Consumed DRAM energy units: 6646387; Consumed DRAM Joules: 101.69; DRAM Watts: 16.93
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 619c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     143 K    767 K    0.81    0.08    0.00    0.02     8456        0        1     69
   1    1     0.18   0.15   1.20    1.20     130 M    160 M    0.18    0.26    0.07    0.09     1960    14949      139     49
   2    0     0.00   0.50   0.00    0.60      30 K    196 K    0.84    0.08    0.00    0.02     2408        0        1     68
   3    1     0.15   0.13   1.20    1.20     147 M    181 M    0.19    0.25    0.10    0.12     2912    19721       19     48
   4    0     0.00   0.44   0.00    0.60    4453       63 K    0.93    0.11    0.00    0.02      616        0        0     68
   5    1     0.19   0.16   1.20    1.20     134 M    164 M    0.18    0.26    0.07    0.09     2408    14867      174     49
   6    0     0.00   0.41   0.00    0.60    4835       48 K    0.90    0.09    0.00    0.02     1064        0        1     68
   7    1     0.27   0.23   1.20    1.20     102 M    130 M    0.21    0.30    0.04    0.05     3248    13728      523     48
   8    0     0.00   0.43   0.00    0.60    5984       53 K    0.89    0.08    0.00    0.02      392        0        1     68
   9    1     0.07   0.56   0.12    0.61    2871 K   5781 K    0.50    0.13    0.00    0.01      112       48       45     50
  10    0     0.00   0.43   0.00    0.60    5379       55 K    0.90    0.12    0.00    0.02      224        0        0     67
  11    1     0.14   0.13   1.03    1.20     141 M    165 M    0.14    0.18    0.10    0.12     2464    18874       48     47
  12    0     0.00   0.40   0.00    0.60    5625       62 K    0.91    0.13    0.00    0.02      672        0        0     68
  13    1     0.17   0.15   1.18    1.20     167 M    194 M    0.14    0.17    0.10    0.11     1176    13618      228     47
  14    0     0.00   0.40   0.00    0.60    6277       58 K    0.89    0.13    0.00    0.02      280        0        0     68
  15    1     0.10   0.10   0.94    1.20     135 M    157 M    0.13    0.17    0.14    0.16     1232    12237       54     47
  16    0     0.00   0.44   0.00    0.60    8701       73 K    0.88    0.14    0.00    0.02      840        0        0     68
  17    1     0.20   0.17   1.14    1.20      81 M    113 M    0.28    0.40    0.04    0.06     2632    15227      216     47
  18    0     0.00   0.42   0.00    0.60    7034       69 K    0.90    0.13    0.00    0.02      280        1        0     69
  19    1     0.22   0.19   1.15    1.20      93 M    126 M    0.26    0.35    0.04    0.06     2184    14148       58     49
  20    0     0.00   0.44   0.00    0.60    8477       77 K    0.89    0.13    0.00    0.02     1344        0        0     69
  21    1     0.21   0.19   1.12    1.20      92 M    124 M    0.26    0.31    0.04    0.06     2464    13600       18     48
  22    0     0.00   0.47   0.00    0.60      10 K     82 K    0.87    0.12    0.00    0.02       56        0        0     69
  23    1     0.26   0.22   1.17    1.20      95 M    127 M    0.25    0.32    0.04    0.05     3808    14165      230     48
  24    0     0.00   0.42   0.00    0.60    5336       72 K    0.93    0.10    0.00    0.02      112        0        0     70
  25    1     0.25   0.21   1.18    1.20      98 M    128 M    0.23    0.32    0.04    0.05     3192    12314      357     49
  26    0     0.00   0.42   0.00    0.60    6782       82 K    0.92    0.09    0.00    0.02     1008        0        0     69
  27    1     0.15   0.15   0.99    1.20     129 M    152 M    0.16    0.21    0.09    0.10     3472    16889      100     50
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.44   0.00    0.60     253 K   1764 K    0.86    0.10    0.00    0.02    17752        1        3     60
 SKT    1     0.18   0.17   1.06    1.19    1552 M   1930 M    0.20    0.26    0.06    0.08    33264   194385     2209     44
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.17   0.53    1.19    1552 M   1932 M    0.20    0.26    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   25 G ; Active cycles:  148 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 44.58 %

 C1 core residency: 7.49 %; C3 core residency: 0.08 %; C6 core residency: 47.85 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.17 => corresponds to 4.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.29 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       48 G     47 G   |   49%    49%   
 SKT    1       44 G     44 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  184 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.49     0.52     231.22      30.18         161.47
 SKT   1    183.84    116.52     489.32      84.89         183.31
---------------------------------------------------------------------------------------------------------------
       *    185.33    117.04     720.53     115.08         183.32
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6283
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    73.86 --||-- Mem Ch  0: Reads (MB/s):  8935.99 --|
|--            Writes(MB/s):    27.64 --||--            Writes(MB/s):  5875.93 --|
|-- Mem Ch  1: Reads (MB/s):    64.29 --||-- Mem Ch  1: Reads (MB/s):  8941.23 --|
|--            Writes(MB/s):    23.75 --||--            Writes(MB/s):  5870.45 --|
|-- Mem Ch  2: Reads (MB/s):    71.52 --||-- Mem Ch  2: Reads (MB/s):  8947.80 --|
|--            Writes(MB/s):    27.44 --||--            Writes(MB/s):  5875.07 --|
|-- Mem Ch  3: Reads (MB/s):    66.29 --||-- Mem Ch  3: Reads (MB/s):  8954.61 --|
|--            Writes(MB/s):    23.57 --||--            Writes(MB/s):  5871.05 --|
|-- NODE 0 Mem Read (MB/s) :   275.96 --||-- NODE 1 Mem Read (MB/s) : 35779.63 --|
|-- NODE 0 Mem Write(MB/s) :   102.41 --||-- NODE 1 Mem Write(MB/s) : 23492.51 --|
|-- NODE 0 P. Write (T/s):     124371 --||-- NODE 1 P. Write (T/s):     412021 --|
|-- NODE 0 Memory (MB/s):      378.37 --||-- NODE 1 Memory (MB/s):    59272.14 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      36055.59                --|
            |--                System Write Throughput(MB/s):      23594.92                --|
            |--               System Memory Throughput(MB/s):      59650.51                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6356
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     142 M       759 K  3117 K  1915 K    142 M     0    1344  
 1     164 M       218 K    56 M   616 M     85 M     0    2109 K
-----------------------------------------------------------------------
 *     307 M       977 K    59 M   618 M    228 M     0    2111 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.75        Core1: 42.79        
Core2: 24.95        Core3: 43.10        
Core4: 23.62        Core5: 43.73        
Core6: 25.18        Core7: 28.79        
Core8: 22.80        Core9: 34.09        
Core10: 21.89        Core11: 49.60        
Core12: 22.53        Core13: 45.19        
Core14: 23.55        Core15: 49.76        
Core16: 23.48        Core17: 27.66        
Core18: 23.47        Core19: 29.58        
Core20: 24.31        Core21: 29.79        
Core22: 25.67        Core23: 26.77        
Core24: 25.91        Core25: 29.75        
Core26: 26.11        Core27: 50.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.13
Socket1: 38.25
DDR read Latency(ns)
Socket0: 42456.77
Socket1: 166.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.51        Core1: 43.12        
Core2: 24.94        Core3: 43.33        
Core4: 25.84        Core5: 43.65        
Core6: 24.88        Core7: 29.74        
Core8: 23.75        Core9: 32.71        
Core10: 22.13        Core11: 50.20        
Core12: 22.21        Core13: 46.80        
Core14: 23.76        Core15: 50.63        
Core16: 24.53        Core17: 28.99        
Core18: 23.94        Core19: 30.90        
Core20: 24.71        Core21: 31.04        
Core22: 26.05        Core23: 28.52        
Core24: 25.30        Core25: 30.43        
Core26: 26.17        Core27: 50.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.09
Socket1: 39.15
DDR read Latency(ns)
Socket0: 42608.85
Socket1: 165.04
irq_total: 432155.22367728
cpu_total: 42.28
cpu_0: 1.13
cpu_1: 100.00
cpu_2: 0.33
cpu_3: 99.93
cpu_4: 0.20
cpu_5: 100.00
cpu_6: 0.60
cpu_7: 87.03
cpu_8: 0.60
cpu_9: 22.74
cpu_10: 0.60
cpu_11: 80.72
cpu_12: 0.27
cpu_13: 66.62
cpu_14: 0.13
cpu_15: 86.57
cpu_16: 0.13
cpu_17: 97.34
cpu_18: 0.13
cpu_19: 98.27
cpu_20: 0.13
cpu_21: 84.18
cpu_22: 0.07
cpu_23: 95.94
cpu_24: 0.13
cpu_25: 89.16
cpu_26: 0.20
cpu_27: 70.41
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1141104
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 979602
Total_tx_packets: 2120706
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 730106
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1120178
Total_rx_packets_phy: 1850284
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 5451153560
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 9485997877
Total_rx_bytes_phy: 14937151437
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 729735
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1119949
Total_rx_packets: 1849684
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1141084
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 979696
Total_tx_packets_phy: 2120780
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10053261012
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 8577475207
Total_tx_bytes: 18630736219
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 5414079199
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 9422360225
Total_rx_bytes: 14836439424
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10057587688
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 8581280523
Total_tx_bytes_phy: 18638868211


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.48        Core1: 41.82        
Core2: 18.48        Core3: 42.21        
Core4: 21.91        Core5: 42.67        
Core6: 24.86        Core7: 28.83        
Core8: 24.25        Core9: 32.86        
Core10: 22.04        Core11: 47.49        
Core12: 22.53        Core13: 45.38        
Core14: 22.45        Core15: 49.01        
Core16: 21.87        Core17: 27.73        
Core18: 22.46        Core19: 28.16        
Core20: 17.89        Core21: 29.18        
Core22: 26.52        Core23: 27.03        
Core24: 26.38        Core25: 30.42        
Core26: 25.45        Core27: 49.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.98
Socket1: 37.62
DDR read Latency(ns)
Socket0: 41459.21
Socket1: 170.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.32        Core1: 40.51        
Core2: 24.69        Core3: 42.66        
Core4: 24.36        Core5: 42.74        
Core6: 24.72        Core7: 28.63        
Core8: 24.76        Core9: 30.10        
Core10: 23.50        Core11: 48.95        
Core12: 23.03        Core13: 45.53        
Core14: 21.87        Core15: 49.66        
Core16: 22.03        Core17: 29.63        
Core18: 23.51        Core19: 28.55        
Core20: 23.48        Core21: 29.57        
Core22: 25.07        Core23: 28.51        
Core24: 26.97        Core25: 29.44        
Core26: 24.55        Core27: 48.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.93
Socket1: 37.96
DDR read Latency(ns)
Socket0: 42214.90
Socket1: 167.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.03        Core1: 41.73        
Core2: 24.88        Core3: 43.90        
Core4: 24.29        Core5: 42.85        
Core6: 23.70        Core7: 29.04        
Core8: 24.80        Core9: 34.27        
Core10: 23.83        Core11: 49.17        
Core12: 23.43        Core13: 46.29        
Core14: 22.11        Core15: 50.24        
Core16: 22.27        Core17: 30.31        
Core18: 23.47        Core19: 29.59        
Core20: 24.95        Core21: 29.66        
Core22: 24.90        Core23: 28.47        
Core24: 24.50        Core25: 30.64        
Core26: 25.85        Core27: 48.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.99
Socket1: 38.60
DDR read Latency(ns)
Socket0: 43152.97
Socket1: 166.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.51        Core1: 41.93        
Core2: 24.59        Core3: 42.90        
Core4: 24.92        Core5: 43.47        
Core6: 23.73        Core7: 29.82        
Core8: 25.65        Core9: 31.54        
Core10: 22.88        Core11: 49.56        
Core12: 24.50        Core13: 46.15        
Core14: 21.97        Core15: 49.84        
Core16: 22.08        Core17: 28.55        
Core18: 23.17        Core19: 29.29        
Core20: 25.32        Core21: 29.11        
Core22: 25.32        Core23: 27.57        
Core24: 23.67        Core25: 30.16        
Core26: 23.68        Core27: 50.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.09
Socket1: 38.37
DDR read Latency(ns)
Socket0: 42527.85
Socket1: 167.80
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25845
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420906686; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14420910138; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210520341; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210520341; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7210525155; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7210525155; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210529525; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210529525; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7210533863; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7210533863; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008804959; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4523781; Consumed Joules: 276.11; Watts: 45.96; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2361569; Consumed DRAM Joules: 36.13; DRAM Watts: 6.01
S1P0; QPIClocks: 14420988474; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14420990550; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210576799; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210576799; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7210576864; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7210576864; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210576923; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210576923; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7210576852; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7210576852; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008270349; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9366677; Consumed Joules: 571.70; Watts: 95.16; Thermal headroom below TjMax: 44
S1; Consumed DRAM energy units: 6600090; Consumed DRAM Joules: 100.98; DRAM Watts: 16.81
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 65c6
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.47   0.01    0.60     212 K   1298 K    0.84    0.08    0.00    0.02     8960        1        1     69
   1    1     0.22   0.19   1.20    1.20     132 M    163 M    0.19    0.26    0.06    0.07     2520    13296      288     49
   2    0     0.00   0.49   0.00    0.60      68 K    491 K    0.86    0.09    0.00    0.02      280        0        0     68
   3    1     0.22   0.18   1.20    1.20     139 M    172 M    0.19    0.26    0.06    0.08     2576    15912       41     48
   4    0     0.00   0.48   0.00    0.60      31 K    257 K    0.88    0.08    0.00    0.02      280        0        0     69
   5    1     0.25   0.21   1.20    1.20     131 M    161 M    0.19    0.26    0.05    0.06     2744    11760       61     49
   6    0     0.00   0.47   0.00    0.60      20 K    159 K    0.87    0.07    0.00    0.02      392        0        0     68
   7    1     0.17   0.16   1.06    1.20      91 M    122 M    0.25    0.33    0.05    0.07     2744    12655      543     49
   8    0     0.00   0.43   0.00    0.60    5881       53 K    0.89    0.10    0.00    0.02      168        0        0     67
   9    1     0.18   0.68   0.27    0.73    5528 K   9585 K    0.42    0.37    0.00    0.01      224      210      343     50
  10    0     0.00   0.41   0.00    0.60    5728       53 K    0.89    0.11    0.00    0.02      112        0        0     67
  11    1     0.13   0.13   0.96    1.20     145 M    168 M    0.14    0.18    0.11    0.13     2464    15357       75     48
  12    0     0.00   0.43   0.00    0.60      12 K    119 K    0.89    0.12    0.00    0.02      616        0        1     68
  13    1     0.10   0.12   0.83    1.20     112 M    134 M    0.16    0.21    0.12    0.14     1176     7944       17     47
  14    0     0.00   0.43   0.00    0.60    5495       52 K    0.89    0.12    0.00    0.02       56        0        0     69
  15    1     0.14   0.14   1.02    1.20     146 M    170 M    0.14    0.19    0.10    0.12     2016    13838      115     47
  16    0     0.00   0.41   0.00    0.60    5128       46 K    0.89    0.11    0.00    0.02      224        0        0     68
  17    1     0.28   0.24   1.17    1.20      96 M    127 M    0.24    0.34    0.03    0.05     3472    14434       33     47
  18    0     0.00   0.41   0.00    0.60    5469       55 K    0.90    0.12    0.00    0.02     1680        0        0     69
  19    1     0.25   0.21   1.18    1.20      98 M    132 M    0.26    0.34    0.04    0.05     3136    12568       52     49
  20    0     0.00   0.53   0.00    0.60    9471       63 K    0.85    0.16    0.00    0.02     1624        0        0     69
  21    1     0.15   0.15   1.02    1.20      88 M    118 M    0.25    0.32    0.06    0.08     3360    12319       88     49
  22    0     0.00   0.45   0.00    0.60    9329       63 K    0.85    0.18    0.00    0.01      112        0        0     70
  23    1     0.24   0.21   1.15    1.20      91 M    122 M    0.25    0.34    0.04    0.05     2464    11903      240     49
  24    0     0.00   0.49   0.01    0.60     141 K   1065 K    0.87    0.07    0.00    0.03      336        1        0     70
  25    1     0.19   0.17   1.09    1.20      91 M    120 M    0.24    0.33    0.05    0.06     3584    11342        7     49
  26    0     0.00   0.50   0.01    0.60     155 K   1228 K    0.87    0.07    0.00    0.03     1064        1        0     69
  27    1     0.10   0.12   0.83    1.20     121 M    141 M    0.14    0.17    0.12    0.14     2184    12142       14     51
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.48   0.00    0.60     689 K   5009 K    0.86    0.08    0.00    0.02    15904        3        2     60
 SKT    1     0.19   0.18   1.01    1.19    1492 M   1865 M    0.20    0.27    0.06    0.07    34664   165680     1917     44
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.19   0.51    1.18    1493 M   1870 M    0.20    0.27    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   26 G ; Active cycles:  142 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 42.90 %

 C1 core residency: 9.85 %; C3 core residency: 0.36 %; C6 core residency: 46.89 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.64 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.35 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       47 G     47 G   |   48%    48%   
 SKT    1       45 G     45 G   |   46%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  184 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.41     0.51     232.41      30.25         167.20
 SKT   1    178.12    116.24     481.20      84.64         176.03
---------------------------------------------------------------------------------------------------------------
       *    179.53    116.75     713.61     114.89         176.14
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 66ae
Program exited with status 0
Cleaning up|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    70.94 --||-- Mem Ch  0: Reads (MB/s):  9040.61 --|
|--            Writes(MB/s):    24.36 --||--            Writes(MB/s):  6028.07 --|
|-- Mem Ch  1: Reads (MB/s):    59.18 --||-- Mem Ch  1: Reads (MB/s):  9045.10 --|
|--            Writes(MB/s):    20.30 --||--            Writes(MB/s):  6024.29 --|
|-- Mem Ch  2: Reads (MB/s):    66.36 --||-- Mem Ch  2: Reads (MB/s):  9061.74 --|
|--            Writes(MB/s):    24.34 --||--            Writes(MB/s):  6028.48 --|
|-- Mem Ch  3: Reads (MB/s):    61.10 --||-- Mem Ch  3: Reads (MB/s):  9067.06 --|
|--            Writes(MB/s):    20.31 --||--            Writes(MB/s):  6025.53 --|
|-- NODE 0 Mem Read (MB/s) :   257.59 --||-- NODE 1 Mem Read (MB/s) : 36214.51 --|
|-- NODE 0 Mem Write(MB/s) :    89.31 --||-- NODE 1 Mem Write(MB/s) : 24106.37 --|
|-- NODE 0 P. Write (T/s):     124386 --||-- NODE 1 P. Write (T/s):     422921 --|
|-- NODE 0 Memory (MB/s):      346.89 --||-- NODE 1 Memory (MB/s):    60320.88 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      36472.10                --|
            |--                System Write Throughput(MB/s):      24195.68                --|
            |--               System Memory Throughput(MB/s):      60667.77                --|
            |---------------------------------------||---------------------------------------|

 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 677f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     127 M       724 K  3161 K  1957 K    155 M     0     948  
 1     146 M       203 K    61 M   636 M    100 M     0    2295 K
-----------------------------------------------------------------------
 *     274 M       928 K    64 M   638 M    255 M     0    2296 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.18        Core1: 46.03        
Core2: 23.91        Core3: 47.47        
Core4: 24.72        Core5: 41.14        
Core6: 23.35        Core7: 37.72        
Core8: 22.59        Core9: 38.16        
Core10: 24.36        Core11: 50.74        
Core12: 21.82        Core13: 54.95        
Core14: 21.74        Core15: 53.92        
Core16: 22.75        Core17: 33.31        
Core18: 24.59        Core19: 31.43        
Core20: 26.15        Core21: 33.15        
Core22: 25.65        Core23: 37.52        
Core24: 25.11        Core25: 28.13        
Core26: 22.79        Core27: 41.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.75
Socket1: 42.05
DDR read Latency(ns)
Socket0: 45750.26
Socket1: 151.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.05        Core1: 43.86        
Core2: 24.58        Core3: 47.26        
Core4: 24.72        Core5: 34.07        
Core6: 23.03        Core7: 36.33        
Core8: 22.85        Core9: 33.52        
Core10: 25.34        Core11: 49.98        
Core12: 22.24        Core13: 54.43        
Core14: 21.72        Core15: 53.15        
Core16: 24.49        Core17: 31.95        
Core18: 23.89        Core19: 31.34        
Core20: 25.10        Core21: 31.16        
Core22: 22.95        Core23: 37.27        
Core24: 24.09        Core25: 30.03        
Core26: 23.70        Core27: 41.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.92
Socket1: 40.82
DDR read Latency(ns)
Socket0: 46740.35
Socket1: 159.61
irq_total: 442388.797028958
cpu_total: 45.44
cpu_0: 0.80
cpu_1: 100.00
cpu_2: 0.20
cpu_3: 100.00
cpu_4: 0.80
cpu_5: 100.00
cpu_6: 0.86
cpu_7: 98.54
cpu_8: 0.67
cpu_9: 14.24
cpu_10: 0.13
cpu_11: 91.95
cpu_12: 0.60
cpu_13: 100.00
cpu_14: 0.40
cpu_15: 98.07
cpu_16: 0.13
cpu_17: 95.21
cpu_18: 0.13
cpu_19: 96.27
cpu_20: 0.07
cpu_21: 93.01
cpu_22: 0.07
cpu_23: 98.34
cpu_24: 0.07
cpu_25: 96.94
cpu_26: 0.13
cpu_27: 84.70
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6177160787
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 9906890878
Total_rx_bytes: 16084051665
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9327625052
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 8029367594
Total_tx_bytes_phy: 17356992646
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1065611
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 944258
Total_tx_packets: 2009869
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6219461384
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 9973771134
Total_rx_bytes_phy: 16193232518
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9323596655
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 8025553390
Total_tx_bytes: 17349150045
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1065593
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 944428
Total_tx_packets_phy: 2010021
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 804588
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1173327
Total_rx_packets_phy: 1977915
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 804299
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1173323
Total_rx_packets: 1977622


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.78        Core1: 45.07        
Core2: 24.38        Core3: 46.46        
Core4: 24.95        Core5: 35.93        
Core6: 23.25        Core7: 35.14        
Core8: 22.87        Core9: 35.42        
Core10: 23.00        Core11: 48.23        
Core12: 22.22        Core13: 53.64        
Core14: 16.84        Core15: 51.86        
Core16: 17.63        Core17: 31.83        
Core18: 20.72        Core19: 30.11        
Core20: 24.49        Core21: 32.71        
Core22: 24.27        Core23: 36.49        
Core24: 24.28        Core25: 29.11        
Core26: 23.08        Core27: 39.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.47
Socket1: 40.33
DDR read Latency(ns)
Socket0: 46052.68
Socket1: 160.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.16        Core1: 43.69        
Core2: 23.19        Core3: 46.25        
Core4: 22.91        Core5: 35.38        
Core6: 22.96        Core7: 33.65        
Core8: 23.13        Core9: 34.78        
Core10: 25.57        Core11: 48.70        
Core12: 22.05        Core13: 53.45        
Core14: 21.89        Core15: 51.70        
Core16: 24.13        Core17: 31.47        
Core18: 24.59        Core19: 31.11        
Core20: 24.40        Core21: 31.17        
Core22: 24.91        Core23: 36.65        
Core24: 26.80        Core25: 29.19        
Core26: 23.86        Core27: 39.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.97
Socket1: 39.95
DDR read Latency(ns)
Socket0: 45541.53
Socket1: 159.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.27        Core1: 45.13        
Core2: 23.86        Core3: 46.37        
Core4: 25.66        Core5: 35.81        
Core6: 23.32        Core7: 33.84        
Core8: 25.62        Core9: 35.08        
Core10: 25.86        Core11: 46.84        
Core12: 22.70        Core13: 53.33        
Core14: 21.92        Core15: 49.28        
Core16: 22.80        Core17: 32.01        
Core18: 24.31        Core19: 31.46        
Core20: 25.48        Core21: 32.18        
Core22: 25.01        Core23: 36.96        
Core24: 23.29        Core25: 30.91        
Core26: 23.59        Core27: 39.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.38
Socket1: 40.10
DDR read Latency(ns)
Socket0: 46577.69
Socket1: 162.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.89        Core1: 43.98        
Core2: 23.52        Core3: 46.80        
Core4: 24.63        Core5: 35.86        
Core6: 23.03        Core7: 35.00        
Core8: 22.86        Core9: 34.54        
Core10: 24.08        Core11: 48.40        
Core12: 22.45        Core13: 53.81        
Core14: 22.03        Core15: 51.56        
Core16: 25.18        Core17: 31.33        
Core18: 24.79        Core19: 30.93        
Core20: 24.53        Core21: 32.28        
Core22: 24.99        Core23: 38.29        
Core24: 25.45        Core25: 29.80        
Core26: 23.46        Core27: 39.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.12
Socket1: 40.37
DDR read Latency(ns)
Socket0: 46154.47
Socket1: 160.46
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26910
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning up
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412206262; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412210194; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206177791; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206177791; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206179300; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206179300; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206184338; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206184338; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206185141; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206185141; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005179061; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4494639; Consumed Joules: 274.33; Watts: 45.69; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2351761; Consumed DRAM Joules: 35.98; DRAM Watts: 5.99
S1P0; QPIClocks: 14412284826; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412286950; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206226644; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206226644; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206226841; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206226841; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206226970; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206226970; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206226961; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206226961; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004913143; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9557165; Consumed Joules: 583.32; Watts: 97.16; Thermal headroom below TjMax: 43
S1; Consumed DRAM energy units: 6662553; Consumed DRAM Joules: 101.94; DRAM Watts: 16.98
----------------------------------------------------------------------------------------------
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 69f0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     129 K    793 K    0.84    0.08    0.00    0.02    10472        1        1     69
   1    1     0.20   0.17   1.20    1.20     125 M    155 M    0.19    0.26    0.06    0.08     2464    13159      253     49
   2    0     0.00   0.48   0.00    0.60      36 K    258 K    0.86    0.09    0.00    0.02      112        0        0     68
   3    1     0.22   0.18   1.20    1.20     130 M    160 M    0.19    0.27    0.06    0.07     2632    18374      163     48
   4    0     0.00   0.42   0.00    0.60    4125       67 K    0.94    0.09    0.00    0.02      224        0        0     69
   5    1     0.19   0.16   1.20    1.20     112 M    151 M    0.25    0.32    0.06    0.08     2632    14007       49     48
   6    0     0.00   0.39   0.00    0.60    5583       68 K    0.92    0.09    0.00    0.02     1008        0        0     68
   7    1     0.24   0.20   1.18    1.20      99 M    131 M    0.24    0.31    0.04    0.06     2856    14778      523     48
   8    0     0.01   0.51   0.02    0.60     308 K   2443 K    0.87    0.08    0.00    0.03      728        0        3     67
   9    1     0.11   0.65   0.17    0.62    3151 K   6060 K    0.48    0.34    0.00    0.01       56       74       12     50
  10    0     0.01   0.52   0.01    0.60     161 K   1333 K    0.88    0.10    0.00    0.03      224        0        1     66
  11    1     0.10   0.11   0.94    1.20     151 M    175 M    0.13    0.17    0.15    0.17      224    15144       38     47
  12    0     0.00   0.51   0.00    0.60      48 K    427 K    0.89    0.11    0.00    0.02      336        0        0     69
  13    1     0.10   0.08   1.20    1.20     181 M    209 M    0.13    0.17    0.18    0.21     2744    17715        6     47
  14    0     0.00   0.41   0.00    0.60    5897       69 K    0.91    0.14    0.00    0.02      840        0        0     68
  15    1     0.16   0.15   1.07    1.20     143 M    170 M    0.16    0.20    0.09    0.11     2240    14388       44     46
  16    0     0.00   0.38   0.00    0.60    6248       70 K    0.91    0.13    0.00    0.02     1008        0        0     68
  17    1     0.20   0.17   1.13    1.20      95 M    124 M    0.23    0.32    0.05    0.06     4032    16035       57     47
  18    0     0.00   0.55   0.00    0.60      43 K    198 K    0.78    0.13    0.00    0.02     2576        1        1     69
  19    1     0.20   0.18   1.13    1.20      92 M    123 M    0.25    0.34    0.05    0.06     4032    14322       45     49
  20    0     0.00   0.45   0.00    0.61    6928       72 K    0.90    0.10    0.00    0.02      224        0        0     69
  21    1     0.19   0.17   1.12    1.20      92 M    123 M    0.25    0.32    0.05    0.06     3080    14725       95     49
  22    0     0.00   0.35   0.00    0.60    5711       64 K    0.91    0.09    0.00    0.02      112        0        0     69
  23    1     0.31   0.27   1.17    1.20      99 M    128 M    0.23    0.28    0.03    0.04     3976    14029       45     48
  24    0     0.00   0.38   0.00    0.60    4098       67 K    0.94    0.09    0.00    0.02      112        0        0     70
  25    1     0.20   0.17   1.15    1.20      91 M    122 M    0.25    0.34    0.05    0.06     2912    12481        5     49
  26    0     0.00   0.39   0.00    0.60    6007       92 K    0.94    0.09    0.00    0.02      672        0        0     69
  27    1     0.19   0.21   0.90    1.20     121 M    146 M    0.17    0.24    0.06    0.08      952    15418       37     50
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.48   0.00    0.60     772 K   6028 K    0.87    0.09    0.00    0.02    18648        2        6     60
 SKT    1     0.19   0.18   1.05    1.19    1542 M   1930 M    0.20    0.27    0.06    0.07    34832   194649     1372     43
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.18   0.53    1.18    1543 M   1936 M    0.20    0.27    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   26 G ; Active cycles:  148 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 44.72 %

 C1 core residency: 7.94 %; C3 core residency: 0.27 %; C6 core residency: 47.07 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.18 => corresponds to 4.45 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.35 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       46 G     46 G   |   47%    47%   
 SKT    1       43 G     43 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  180 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.28     0.45     230.99      30.15         167.67
 SKT   1    178.21    119.85     490.26      85.28         176.58
---------------------------------------------------------------------------------------------------------------
       *    179.49    120.29     721.25     115.43         176.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6ad6
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    74.44 --||-- Mem Ch  0: Reads (MB/s):  8970.85 --|
|--            Writes(MB/s):    25.56 --||--            Writes(MB/s):  6014.01 --|
|-- Mem Ch  1: Reads (MB/s):    61.64 --||-- Mem Ch  1: Reads (MB/s):  8976.09 --|
|--            Writes(MB/s):    21.51 --||--            Writes(MB/s):  6008.90 --|
|-- Mem Ch  2: Reads (MB/s):    67.98 --||-- Mem Ch  2: Reads (MB/s):  8992.97 --|
|--            Writes(MB/s):    25.47 --||--            Writes(MB/s):  6013.43 --|
|-- Mem Ch  3: Reads (MB/s):    62.87 --||-- Mem Ch  3: Reads (MB/s):  8996.66 --|
|--            Writes(MB/s):    21.54 --||--            Writes(MB/s):  6008.74 --|
|-- NODE 0 Mem Read (MB/s) :   266.92 --||-- NODE 1 Mem Read (MB/s) : 35936.57 --|
|-- NODE 0 Mem Write(MB/s) :    94.08 --||-- NODE 1 Mem Write(MB/s) : 24045.08 --|
|-- NODE 0 P. Write (T/s):     124373 --||-- NODE 1 P. Write (T/s):     412311 --|
|-- NODE 0 Memory (MB/s):      361.00 --||-- NODE 1 Memory (MB/s):    59981.66 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      36203.49                --|
            |--                System Write Throughput(MB/s):      24139.17                --|
            |--               System Memory Throughput(MB/s):      60342.66                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6baa
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     131 M       678 K  3174 K  1952 K    149 M     0     888  
 1     144 M       202 K    58 M   605 M    100 M     0    1988 K
-----------------------------------------------------------------------
 *     276 M       880 K    61 M   607 M    249 M     0    1989 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.34        Core1: 42.26        
Core2: 24.55        Core3: 45.15        
Core4: 23.92        Core5: 46.43        
Core6: 23.87        Core7: 29.65        
Core8: 23.33        Core9: 36.00        
Core10: 23.11        Core11: 44.29        
Core12: 24.65        Core13: 54.58        
Core14: 23.12        Core15: 51.92        
Core16: 24.37        Core17: 32.06        
Core18: 23.14        Core19: 31.97        
Core20: 22.31        Core21: 35.35        
Core22: 22.46        Core23: 31.18        
Core24: 22.19        Core25: 32.65        
Core26: 23.89        Core27: 53.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.89
Socket1: 41.55
DDR read Latency(ns)
Socket0: 43272.47
Socket1: 154.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.15        Core1: 41.99        
Core2: 24.23        Core3: 45.28        
Core4: 26.17        Core5: 46.41        
Core6: 24.30        Core7: 31.48        
Core8: 25.04        Core9: 37.03        
Core10: 24.90        Core11: 43.52        
Core12: 24.95        Core13: 54.91        
Core14: 24.36        Core15: 52.81        
Core16: 24.42        Core17: 33.94        
Core18: 23.99        Core19: 32.62        
Core20: 22.45        Core21: 34.49        
Core22: 22.36        Core23: 31.76        
Core24: 22.61        Core25: 32.52        
Core26: 22.45        Core27: 53.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.94
Socket1: 41.99
DDR read Latency(ns)
Socket0: 44652.60
Socket1: 156.51
irq_total: 437803.40045049
cpu_total: 44.45
cpu_0: 0.80
cpu_1: 99.33
cpu_2: 0.33
cpu_3: 100.00
cpu_4: 0.13
cpu_5: 100.00
cpu_6: 0.13
cpu_7: 99.93
cpu_8: 0.20
cpu_9: 12.31
cpu_10: 0.07
cpu_11: 70.19
cpu_12: 0.27
cpu_13: 99.80
cpu_14: 0.53
cpu_15: 95.01
cpu_16: 0.53
cpu_17: 91.82
cpu_18: 0.80
cpu_19: 86.23
cpu_20: 0.86
cpu_21: 93.88
cpu_22: 0.60
cpu_23: 98.87
cpu_24: 0.20
cpu_25: 93.55
cpu_26: 0.33
cpu_27: 97.94
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1040201
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 969392
Total_tx_packets_phy: 2009593
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9106158009
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 8327381480
Total_tx_bytes: 17433539489
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 849774
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1134795
Total_rx_packets_phy: 1984569
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9110673706
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 8331404490
Total_tx_bytes_phy: 17442078196
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1040156
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 969286
Total_tx_packets: 2009442
enp130s0f0_rx_bytes_phy: 4
enp130s0f1_rx_bytes_phy: 6509411814
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 9375674003
Total_rx_bytes_phy: 15885085821
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 849344
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1134771
Total_rx_packets: 1984115
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6465476543
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 9312987641
Total_rx_bytes: 15778464184


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.52        Core1: 44.39        
Core2: 24.42        Core3: 46.40        
Core4: 25.52        Core5: 46.02        
Core6: 24.28        Core7: 32.50        
Core8: 14.25        Core9: 38.63        
Core10: 21.62        Core11: 46.42        
Core12: 21.60        Core13: 55.53        
Core14: 20.99        Core15: 53.29        
Core16: 20.89        Core17: 32.89        
Core18: 23.49        Core19: 37.27        
Core20: 22.39        Core21: 35.32        
Core22: 22.75        Core23: 31.92        
Core24: 22.96        Core25: 32.71        
Core26: 22.54        Core27: 55.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.89
Socket1: 43.15
DDR read Latency(ns)
Socket0: 45367.08
Socket1: 156.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.12        Core1: 44.09        
Core2: 23.80        Core3: 46.04        
Core4: 24.29        Core5: 48.12        
Core6: 25.56        Core7: 32.47        
Core8: 24.93        Core9: 38.03        
Core10: 25.06        Core11: 45.80        
Core12: 24.79        Core13: 55.82        
Core14: 23.80        Core15: 54.42        
Core16: 25.05        Core17: 33.44        
Core18: 24.33        Core19: 35.15        
Core20: 22.57        Core21: 36.98        
Core22: 22.48        Core23: 33.75        
Core24: 22.48        Core25: 33.09        
Core26: 22.64        Core27: 55.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.04
Socket1: 43.49
DDR read Latency(ns)
Socket0: 47203.40
Socket1: 155.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.69        Core1: 43.30        
Core2: 22.75        Core3: 44.32        
Core4: 22.82        Core5: 46.71        
Core6: 22.67        Core7: 30.52        
Core8: 25.61        Core9: 36.31        
Core10: 25.00        Core11: 42.62        
Core12: 25.43        Core13: 54.64        
Core14: 25.19        Core15: 52.69        
Core16: 23.91        Core17: 30.23        
Core18: 23.54        Core19: 33.66        
Core20: 23.88        Core21: 35.25        
Core22: 22.23        Core23: 33.03        
Core24: 22.35        Core25: 31.57        
Core26: 21.76        Core27: 54.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.66
Socket1: 41.70
DDR read Latency(ns)
Socket0: 45452.66
Socket1: 156.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.19        Core1: 42.29        
Core2: 23.43        Core3: 45.60        
Core4: 25.20        Core5: 47.35        
Core6: 24.27        Core7: 30.73        
Core8: 22.45        Core9: 36.92        
Core10: 24.92        Core11: 43.36        
Core12: 24.17        Core13: 54.81        
Core14: 24.55        Core15: 53.22        
Core16: 24.75        Core17: 33.02        
Core18: 25.19        Core19: 33.45        
Core20: 25.36        Core21: 36.03        
Core22: 22.51        Core23: 33.61        
Core24: 22.26        Core25: 32.71        
Core26: 22.19        Core27: 54.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.80
Socket1: 42.33
DDR read Latency(ns)
Socket0: 45628.97
Socket1: 158.31
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27977
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412430974; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412435150; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206282754; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206282754; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206287963; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206287963; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206292340; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206292340; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206297260; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206297260; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005250142; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4539954; Consumed Joules: 277.10; Watts: 46.15; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2355833; Consumed DRAM Joules: 36.04; DRAM Watts: 6.00
S1P0; QPIClocks: 14412431890; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412434126; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206300734; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206300734; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206301048; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206301048; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206301252; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206301252; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206301438; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206301438; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004882204; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9596501; Consumed Joules: 585.72; Watts: 97.56; Thermal headroom below TjMax: 44
S1; Consumed DRAM energy units: 6664963; Consumed DRAM Joules: 101.97; DRAM Watts: 16.98
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6e1a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.50   0.02    0.60     270 K   2172 K    0.88    0.07    0.00    0.03     7280        1        3     69
   1    1     0.15   0.13   1.20    1.20     128 M    159 M    0.20    0.27    0.08    0.11     2352    13283       95     49
   2    0     0.00   0.50   0.01    0.60     113 K    954 K    0.88    0.08    0.00    0.02      672        1        2     67
   3    1     0.19   0.15   1.20    1.20     138 M    168 M    0.18    0.25    0.07    0.09     3472    17579       32     48
   4    0     0.00   0.50   0.00    0.60      23 K    237 K    0.90    0.08    0.00    0.02      784        0        1     69
   5    1     0.28   0.23   1.20    1.20     118 M    147 M    0.19    0.28    0.04    0.05     2016    15519       48     49
   6    0     0.00   0.47   0.00    0.60      20 K    202 K    0.90    0.08    0.00    0.02      896        0        0     68
   7    1     0.23   0.20   1.20    1.20      93 M    125 M    0.25    0.35    0.04    0.05     3472    14232      588     48
   8    0     0.00   0.39   0.00    0.60    5215       63 K    0.92    0.10    0.00    0.02     2352        0        0     67
   9    1     0.09   0.59   0.15    0.61    2879 K   4900 K    0.41    0.23    0.00    0.01      168      122       16     50
  10    0     0.00   0.42   0.00    0.60    6981       80 K    0.91    0.11    0.00    0.02      280        0        0     67
  11    1     0.18   0.21   0.87    1.20     122 M    141 M    0.14    0.25    0.07    0.08     2408    16947       79     47
  12    0     0.00   0.39   0.00    0.60    4707       62 K    0.93    0.12    0.00    0.02      560        0        1     68
  13    1     0.09   0.07   1.20    1.20     183 M    212 M    0.13    0.16    0.21    0.24     3360    24624        6     46
  14    0     0.00   0.41   0.00    0.60    4888       63 K    0.92    0.13    0.00    0.02       56        0        0     68
  15    1     0.16   0.14   1.15    1.20     155 M    181 M    0.14    0.20    0.10    0.12     1736    14646       51     46
  16    0     0.00   0.42   0.00    0.60    7494       72 K    0.90    0.14    0.00    0.02      560        1        0     68
  17    1     0.23   0.20   1.12    1.20      92 M    121 M    0.24    0.33    0.04    0.05     2856    14906       53     47
  18    0     0.00   0.40   0.00    0.60    5444       70 K    0.92    0.10    0.00    0.02      784        0        1     69
  19    1     0.18   0.17   1.06    1.20      90 M    119 M    0.25    0.32    0.05    0.07     2632    13244       27     49
  20    0     0.00   0.36   0.00    0.60    4957       61 K    0.92    0.10    0.00    0.02      112        0        0     69
  21    1     0.21   0.19   1.12    1.20      93 M    121 M    0.23    0.32    0.04    0.06     1904    13182       48     48
  22    0     0.00   0.37   0.00    0.60    5663       73 K    0.92    0.09    0.00    0.02      224        0        1     69
  23    1     0.25   0.21   1.19    1.20      97 M    132 M    0.27    0.35    0.04    0.05     4200    13845      160     48
  24    0     0.00   0.39   0.00    0.60    4996       64 K    0.92    0.09    0.00    0.02      392        0        0     70
  25    1     0.19   0.17   1.13    1.20      90 M    120 M    0.25    0.33    0.05    0.06     1736    11995       36     48
  26    0     0.01   0.52   0.02    0.60     256 K   2247 K    0.89    0.06    0.00    0.03     1848        0        2     69
  27    1     0.22   0.19   1.18    1.20     150 M    176 M    0.14    0.18    0.07    0.08     1176     7353       31     50
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.49   0.00    0.60     734 K   6427 K    0.89    0.07    0.00    0.03    16800        3       10     60
 SKT    1     0.19   0.18   1.07    1.19    1557 M   1931 M    0.19    0.27    0.06    0.07    33488   191477     1270     43
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.10   0.18   0.54    1.18    1558 M   1938 M    0.20    0.27    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   26 G ; Active cycles:  150 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.30 %

 C1 core residency: 6.66 %; C3 core residency: 0.33 %; C6 core residency: 47.71 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.18 => corresponds to 4.43 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.10 => corresponds to 2.38 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       48 G     48 G   |   50%    50%   
 SKT    1       44 G     44 G   |   46%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  186 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.33     0.47     231.80      30.07         167.62
 SKT   1    180.21    120.03     492.00      85.09         183.08
---------------------------------------------------------------------------------------------------------------
       *    181.54    120.50     723.80     115.16         183.06
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6f02
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    79.59 --||-- Mem Ch  0: Reads (MB/s):  9106.19 --|
|--            Writes(MB/s):    25.47 --||--            Writes(MB/s):  5760.00 --|
|-- Mem Ch  1: Reads (MB/s):    67.61 --||-- Mem Ch  1: Reads (MB/s):  9104.21 --|
|--            Writes(MB/s):    21.41 --||--            Writes(MB/s):  5753.94 --|
|-- Mem Ch  2: Reads (MB/s):    73.99 --||-- Mem Ch  2: Reads (MB/s):  9118.96 --|
|--            Writes(MB/s):    25.40 --||--            Writes(MB/s):  5759.36 --|
|-- Mem Ch  3: Reads (MB/s):    68.16 --||-- Mem Ch  3: Reads (MB/s):  9119.31 --|
|--            Writes(MB/s):    21.37 --||--            Writes(MB/s):  5755.32 --|
|-- NODE 0 Mem Read (MB/s) :   289.35 --||-- NODE 1 Mem Read (MB/s) : 36448.66 --|
|-- NODE 0 Mem Write(MB/s) :    93.65 --||-- NODE 1 Mem Write(MB/s) : 23028.63 --|
|-- NODE 0 P. Write (T/s):     124399 --||-- NODE 1 P. Write (T/s):     453964 --|
|-- NODE 0 Memory (MB/s):      383.00 --||-- NODE 1 Memory (MB/s):    59477.29 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      36738.02                --|
            |--                System Write Throughput(MB/s):      23122.28                --|
            |--               System Memory Throughput(MB/s):      59860.30                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6fd4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     135 M       374 K  2269 K  2638 K    151 M     0    1068  
 1     161 M       160 K    60 M   657 M     86 M   372    1993 K
-----------------------------------------------------------------------
 *     297 M       535 K    62 M   660 M    237 M   372    1995 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.31        Core1: 44.31        
Core2: 24.28        Core3: 41.52        
Core4: 23.79        Core5: 45.16        
Core6: 25.70        Core7: 32.86        
Core8: 24.79        Core9: 20.55        
Core10: 24.69        Core11: 48.85        
Core12: 22.29        Core13: 48.72        
Core14: 21.25        Core15: 52.71        
Core16: 21.09        Core17: 29.82        
Core18: 23.56        Core19: 28.08        
Core20: 25.11        Core21: 31.79        
Core22: 25.94        Core23: 30.28        
Core24: 24.85        Core25: 33.29        
Core26: 24.85        Core27: 51.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.15
Socket1: 39.92
DDR read Latency(ns)
Socket0: 41008.86
Socket1: 155.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.88        Core1: 44.36        
Core2: 23.67        Core3: 41.26        
Core4: 22.80        Core5: 44.98        
Core6: 25.65        Core7: 32.18        
Core8: 25.27        Core9: 20.46        
Core10: 24.34        Core11: 50.08        
Core12: 24.21        Core13: 48.13        
Core14: 21.11        Core15: 52.47        
Core16: 22.01        Core17: 29.56        
Core18: 22.05        Core19: 24.58        
Core20: 22.53        Core21: 32.60        
Core22: 22.44        Core23: 30.50        
Core24: 23.72        Core25: 32.45        
Core26: 24.22        Core27: 52.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.35
Socket1: 39.50
DDR read Latency(ns)
Socket0: 40713.87
Socket1: 155.91
irq_total: 467710.157795226
cpu_total: 46.16
cpu_0: 0.80
cpu_1: 100.00
cpu_2: 0.27
cpu_3: 100.00
cpu_4: 0.07
cpu_5: 100.00
cpu_6: 0.07
cpu_7: 93.02
cpu_8: 0.13
cpu_9: 50.53
cpu_10: 0.93
cpu_11: 89.03
cpu_12: 0.80
cpu_13: 77.99
cpu_14: 0.93
cpu_15: 100.00
cpu_16: 0.47
cpu_17: 97.74
cpu_18: 0.20
cpu_19: 98.67
cpu_20: 0.07
cpu_21: 88.16
cpu_22: 0.13
cpu_23: 99.67
cpu_24: 0.07
cpu_25: 94.81
cpu_26: 0.13
cpu_27: 97.67
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 5576640220
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 9519748610
Total_rx_bytes_phy: 15096388830
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 5539288828
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 9472300862
Total_rx_bytes: 15011589690
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1155742
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1001657
Total_tx_packets_phy: 2157399
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 737866
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1152886
Total_rx_packets: 1890752
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10222397859
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 8574305900
Total_tx_bytes: 18796703759
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 738170
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1152949
Total_rx_packets_phy: 1891119
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10226700214
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 8578633417
Total_tx_bytes_phy: 18805333631
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1155775
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1000730
Total_tx_packets: 2156505


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.70        Core1: 43.15        
Core2: 22.69        Core3: 41.52        
Core4: 23.92        Core5: 44.47        
Core6: 25.40        Core7: 33.03        
Core8: 19.47        Core9: 20.44        
Core10: 19.96        Core11: 49.20        
Core12: 19.83        Core13: 47.33        
Core14: 23.75        Core15: 51.95        
Core16: 21.80        Core17: 29.30        
Core18: 21.84        Core19: 27.35        
Core20: 22.83        Core21: 29.71        
Core22: 22.93        Core23: 29.65        
Core24: 21.42        Core25: 32.70        
Core26: 15.06        Core27: 50.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.75
Socket1: 39.19
DDR read Latency(ns)
Socket0: 39247.03
Socket1: 155.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.66        Core1: 44.49        
Core2: 22.82        Core3: 43.38        
Core4: 19.84        Core5: 46.01        
Core6: 20.69        Core7: 31.69        
Core8: 20.87        Core9: 20.70        
Core10: 20.72        Core11: 50.58        
Core12: 24.66        Core13: 48.65        
Core14: 24.35        Core15: 52.45        
Core16: 21.89        Core17: 29.53        
Core18: 21.99        Core19: 28.99        
Core20: 22.05        Core21: 32.62        
Core22: 22.09        Core23: 30.67        
Core24: 23.75        Core25: 32.11        
Core26: 24.11        Core27: 52.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.34
Socket1: 40.28
DDR read Latency(ns)
Socket0: 40698.68
Socket1: 154.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.17        Core1: 43.11        
Core2: 23.67        Core3: 42.06        
Core4: 24.24        Core5: 44.88        
Core6: 26.60        Core7: 32.09        
Core8: 25.45        Core9: 20.51        
Core10: 24.22        Core11: 49.77        
Core12: 24.38        Core13: 48.14        
Core14: 24.77        Core15: 51.93        
Core16: 24.99        Core17: 29.74        
Core18: 21.84        Core19: 27.20        
Core20: 21.92        Core21: 32.01        
Core22: 22.05        Core23: 29.84        
Core24: 22.68        Core25: 32.13        
Core26: 24.58        Core27: 51.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.60
Socket1: 39.53
DDR read Latency(ns)
Socket0: 39953.67
Socket1: 155.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.22        Core1: 44.53        
Core2: 23.64        Core3: 41.59        
Core4: 24.62        Core5: 45.13        
Core6: 25.40        Core7: 33.15        
Core8: 25.82        Core9: 20.48        
Core10: 25.30        Core11: 50.26        
Core12: 24.86        Core13: 48.14        
Core14: 25.10        Core15: 52.44        
Core16: 25.99        Core17: 29.14        
Core18: 22.02        Core19: 27.07        
Core20: 22.36        Core21: 32.47        
Core22: 22.03        Core23: 30.07        
Core24: 22.04        Core25: 32.56        
Core26: 25.03        Core27: 51.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.87
Socket1: 39.83
DDR read Latency(ns)
Socket0: 41555.96
Socket1: 156.54
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29054
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14432707862; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14432713074; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7216423929; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7216423929; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7216429208; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7216429208; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7216431005; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7216431005; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7216435019; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7216435019; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6013706691; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4555939; Consumed Joules: 278.07; Watts: 46.30; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2362962; Consumed DRAM Joules: 36.15; DRAM Watts: 6.02
S1P0; QPIClocks: 14432749846; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14432754050; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7216462048; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7216462048; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7216462208; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7216462208; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7216462182; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7216462182; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7216462136; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7216462136; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006425968; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9734994; Consumed Joules: 594.18; Watts: 98.93; Thermal headroom below TjMax: 43
S1; Consumed DRAM energy units: 6611009; Consumed DRAM Joules: 101.15; DRAM Watts: 16.84
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 724f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.49   0.01    0.60     199 K   1492 K    0.87    0.08    0.00    0.02     8064        1        1     69
   1    1     0.19   0.16   1.20    1.20     132 M    161 M    0.18    0.26    0.07    0.08     2072    10333       43     48
   2    0     0.00   0.51   0.01    0.60      80 K    658 K    0.88    0.08    0.00    0.02      448        0        0     68
   3    1     0.16   0.13   1.20    1.20     150 M    183 M    0.18    0.24    0.10    0.12     3808    19938       10     48
   4    0     0.00   0.61   0.00    0.60      24 K    124 K    0.81    0.13    0.00    0.02     1120        0        0     69
   5    1     0.26   0.21   1.20    1.20     124 M    152 M    0.19    0.28    0.05    0.06     2576    12592      211     48
   6    0     0.00   0.38   0.00    0.60    4794       47 K    0.90    0.08    0.00    0.02      448        0        0     68
   7    1     0.19   0.17   1.12    1.20      93 M    126 M    0.26    0.32    0.05    0.07     2464    10364      609     48
   8    0     0.00   0.42   0.00    0.60    5277       45 K    0.88    0.08    0.00    0.02     1904        0        0     67
   9    1     0.45   0.70   0.64    1.19      18 M     34 M    0.47    0.19    0.00    0.01      168      826       19     48
  10    0     0.00   0.37   0.00    0.60    6405       49 K    0.87    0.10    0.00    0.02      392        1        0     66
  11    1     0.17   0.16   1.06    1.20     146 M    171 M    0.15    0.19    0.09    0.10     1960    15362       75     47
  12    0     0.00   0.42   0.00    0.60    4024       43 K    0.91    0.11    0.00    0.02      280        0        0     68
  13    1     0.12   0.12   0.97    1.20     131 M    157 M    0.16    0.19    0.11    0.13     1624    16611       14     47
  14    0     0.00   0.41   0.00    0.60    3948       48 K    0.92    0.14    0.00    0.02      168        0        0     68
  15    1     0.20   0.17   1.20    1.20     153 M    180 M    0.15    0.19    0.08    0.09     1680     5377      298     45
  16    0     0.00   0.42   0.00    0.60    7939       66 K    0.88    0.16    0.00    0.02      392        0        0     68
  17    1     0.25   0.21   1.17    1.20      92 M    123 M    0.26    0.35    0.04    0.05     2856    11239       50     46
  18    0     0.00   0.46   0.00    0.60    6002       68 K    0.91    0.18    0.00    0.02      448        0        0     69
  19    1     0.25   0.21   1.18    1.20      86 M    122 M    0.30    0.38    0.03    0.05     3024    10360       77     49
  20    0     0.00   0.46   0.00    0.60    9432       71 K    0.87    0.18    0.00    0.02        0        0        0     69
  21    1     0.18   0.16   1.08    1.20      87 M    120 M    0.27    0.33    0.05    0.07     3696    10213       41     48
  22    0     0.00   0.46   0.00    0.60    7101       76 K    0.91    0.11    0.00    0.02      280        0        0     70
  23    1     0.26   0.21   1.20    1.20      96 M    132 M    0.28    0.35    0.04    0.05     4032    11449       21     48
  24    0     0.01   0.54   0.01    0.60     170 K   1327 K    0.87    0.07    0.00    0.03     2072        2        1     70
  25    1     0.23   0.20   1.15    1.20      91 M    122 M    0.25    0.34    0.04    0.05     2184     8403      116     48
  26    0     0.01   0.53   0.01    0.60     235 K   2064 K    0.89    0.06    0.00    0.03     1568        1        1     69
  27    1     0.16   0.14   1.13    1.20     157 M    185 M    0.15    0.16    0.10    0.11     1456     6851        6     50
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.51   0.00    0.60     765 K   6185 K    0.88    0.08    0.00    0.02    17584        5        2     60
 SKT    1     0.22   0.20   1.11    1.20    1560 M   1975 M    0.21    0.27    0.05    0.06    33600   149918     1590     43
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.11   0.20   0.56    1.20    1561 M   1981 M    0.21    0.27    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   30 G ; Active cycles:  155 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.45 %

 C1 core residency: 5.92 %; C3 core residency: 0.34 %; C6 core residency: 47.28 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.11 => corresponds to 2.75 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       48 G     48 G   |   50%    50%   
 SKT    1       45 G     45 G   |   47%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  186 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.45     0.47     231.72      30.13         164.96
 SKT   1    182.55    114.19     497.43      84.27         180.82
---------------------------------------------------------------------------------------------------------------
       *    184.00    114.67     729.15     114.40         180.89
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7339
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    70.72 --||-- Mem Ch  0: Reads (MB/s):  8935.63 --|
|--            Writes(MB/s):    25.09 --||--            Writes(MB/s):  5913.10 --|
|-- Mem Ch  1: Reads (MB/s):    62.15 --||-- Mem Ch  1: Reads (MB/s):  8936.91 --|
|--            Writes(MB/s):    21.05 --||--            Writes(MB/s):  5908.60 --|
|-- Mem Ch  2: Reads (MB/s):    66.35 --||-- Mem Ch  2: Reads (MB/s):  8952.23 --|
|--            Writes(MB/s):    24.90 --||--            Writes(MB/s):  5914.29 --|
|-- Mem Ch  3: Reads (MB/s):    61.69 --||-- Mem Ch  3: Reads (MB/s):  8951.47 --|
|--            Writes(MB/s):    21.11 --||--            Writes(MB/s):  5910.24 --|
|-- NODE 0 Mem Read (MB/s) :   260.91 --||-- NODE 1 Mem Read (MB/s) : 35776.24 --|
|-- NODE 0 Mem Write(MB/s) :    92.15 --||-- NODE 1 Mem Write(MB/s) : 23646.23 --|
|-- NODE 0 P. Write (T/s):     124378 --||-- NODE 1 P. Write (T/s):     413459 --|
|-- NODE 0 Memory (MB/s):      353.06 --||-- NODE 1 Memory (MB/s):    59422.47 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      36037.15                --|
            |--                System Write Throughput(MB/s):      23738.37                --|
            |--               System Memory Throughput(MB/s):      59775.52                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7411
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     126 M       632 K  3133 K  1831 K    149 M     0    1548  
 1     152 M       186 K    56 M   611 M     91 M     0    2220 K
-----------------------------------------------------------------------
 *     278 M       818 K    59 M   613 M    241 M     0    2222 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.18        Core1: 44.04        
Core2: 24.76        Core3: 41.90        
Core4: 23.75        Core5: 45.53        
Core6: 26.21        Core7: 28.51        
Core8: 25.13        Core9: 38.17        
Core10: 21.62        Core11: 52.81        
Core12: 21.71        Core13: 52.18        
Core14: 21.73        Core15: 49.97        
Core16: 22.08        Core17: 27.63        
Core18: 24.07        Core19: 35.01        
Core20: 25.07        Core21: 33.92        
Core22: 25.02        Core23: 28.00        
Core24: 24.23        Core25: 36.40        
Core26: 24.35        Core27: 51.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.38
Socket1: 40.96
DDR read Latency(ns)
Socket0: 44507.29
Socket1: 161.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.69        Core1: 45.44        
Core2: 23.79        Core3: 41.80        
Core4: 23.36        Core5: 44.63        
Core6: 26.23        Core7: 29.45        
Core8: 25.73        Core9: 39.42        
Core10: 21.51        Core11: 52.11        
Core12: 21.99        Core13: 52.01        
Core14: 21.58        Core15: 49.53        
Core16: 22.19        Core17: 28.31        
Core18: 22.66        Core19: 35.80        
Core20: 24.05        Core21: 34.22        
Core22: 24.20        Core23: 27.29        
Core24: 24.52        Core25: 35.99        
Core26: 25.76        Core27: 52.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.32
Socket1: 41.07
DDR read Latency(ns)
Socket0: 45380.13
Socket1: 162.03
irq_total: 429676.58941386
cpu_total: 42.83
cpu_0: 0.80
cpu_1: 100.00
cpu_2: 0.13
cpu_3: 100.00
cpu_4: 0.07
cpu_5: 100.00
cpu_6: 0.40
cpu_7: 87.62
cpu_8: 0.73
cpu_9: 6.52
cpu_10: 1.00
cpu_11: 69.59
cpu_12: 0.86
cpu_13: 99.93
cpu_14: 0.40
cpu_15: 86.49
cpu_16: 0.13
cpu_17: 94.48
cpu_18: 0.13
cpu_19: 100.00
cpu_20: 0.13
cpu_21: 95.34
cpu_22: 0.13
cpu_23: 95.94
cpu_24: 0.07
cpu_25: 76.71
cpu_26: 0.13
cpu_27: 81.37
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9846230634
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 8051260833
Total_tx_bytes: 17897491467
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1116534
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 926605
Total_tx_packets: 2043139
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1116517
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 926740
Total_tx_packets_phy: 2043257
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 5945583938
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 9458810432
Total_rx_bytes: 15404394370
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 781162
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1121375
Total_rx_packets: 1902537
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9850463318
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 8054899044
Total_tx_bytes_phy: 17905362362
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 781436
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1121551
Total_rx_packets_phy: 1902987
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 5986513949
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 9522582016
Total_rx_bytes_phy: 15509095965


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.71        Core1: 44.66        
Core2: 24.16        Core3: 42.46        
Core4: 22.57        Core5: 45.39        
Core6: 13.91        Core7: 29.80        
Core8: 20.66        Core9: 38.20        
Core10: 21.26        Core11: 53.18        
Core12: 21.84        Core13: 52.85        
Core14: 21.41        Core15: 51.08        
Core16: 19.40        Core17: 27.17        
Core18: 19.80        Core19: 35.48        
Core20: 23.55        Core21: 34.66        
Core22: 24.89        Core23: 27.08        
Core24: 23.12        Core25: 37.22        
Core26: 24.71        Core27: 52.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.14
Socket1: 41.42
DDR read Latency(ns)
Socket0: 45494.91
Socket1: 161.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.77        Core1: 44.71        
Core2: 25.07        Core3: 42.23        
Core4: 22.80        Core5: 45.54        
Core6: 25.39        Core7: 28.96        
Core8: 24.45        Core9: 38.16        
Core10: 21.61        Core11: 53.05        
Core12: 21.74        Core13: 52.40        
Core14: 21.33        Core15: 50.62        
Core16: 21.74        Core17: 28.56        
Core18: 22.91        Core19: 35.63        
Core20: 23.42        Core21: 34.43        
Core22: 24.58        Core23: 27.27        
Core24: 24.50        Core25: 36.81        
Core26: 24.53        Core27: 52.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.21
Socket1: 41.34
DDR read Latency(ns)
Socket0: 45589.51
Socket1: 160.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.78        Core1: 43.56        
Core2: 24.21        Core3: 40.25        
Core4: 24.32        Core5: 43.87        
Core6: 25.31        Core7: 27.87        
Core8: 25.42        Core9: 37.36        
Core10: 24.55        Core11: 51.78        
Core12: 21.62        Core13: 50.87        
Core14: 21.56        Core15: 47.61        
Core16: 21.62        Core17: 28.82        
Core18: 22.46        Core19: 34.10        
Core20: 22.80        Core21: 32.42        
Core22: 26.26        Core23: 24.49        
Core24: 24.17        Core25: 36.56        
Core26: 24.72        Core27: 51.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.54
Socket1: 39.67
DDR read Latency(ns)
Socket0: 43449.44
Socket1: 163.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.50        Core1: 43.67        
Core2: 24.44        Core3: 40.38        
Core4: 23.06        Core5: 44.78        
Core6: 24.67        Core7: 28.58        
Core8: 24.75        Core9: 37.92        
Core10: 24.93        Core11: 52.33        
Core12: 23.46        Core13: 51.90        
Core14: 21.38        Core15: 49.39        
Core16: 21.49        Core17: 27.41        
Core18: 22.35        Core19: 35.05        
Core20: 22.91        Core21: 33.05        
Core22: 23.26        Core23: 25.11        
Core24: 25.01        Core25: 36.12        
Core26: 24.49        Core27: 51.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.51
Socket1: 40.13
DDR read Latency(ns)
Socket0: 45445.08
Socket1: 162.71
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30128
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411801390; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411804990; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205972277; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205972277; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205977509; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205977509; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205982997; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205982997; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205980803; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205980803; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005005857; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4534898; Consumed Joules: 276.79; Watts: 46.09; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2355423; Consumed DRAM Joules: 36.04; DRAM Watts: 6.00
S1P0; QPIClocks: 14411863554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14411865362; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206014855; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206014855; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206014940; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206014940; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206014888; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206014888; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206014765; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206014765; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004908972; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9454743; Consumed Joules: 577.07; Watts: 96.10; Thermal headroom below TjMax: 43
S1; Consumed DRAM energy units: 6613899; Consumed DRAM Joules: 101.19; DRAM Watts: 16.85
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7681
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60     129 K    845 K    0.85    0.08    0.00    0.02     7504        0        0     69
   1    1     0.19   0.16   1.20    1.20     134 M    163 M    0.18    0.26    0.07    0.09      784    11121       48     48
   2    0     0.00   0.48   0.00    0.60      26 K    214 K    0.87    0.09    0.00    0.02      504        0        0     68
   3    1     0.16   0.13   1.20    1.20     148 M    180 M    0.18    0.25    0.09    0.11     3752    17317       21     49
   4    0     0.00   0.44   0.00    0.60    4138       62 K    0.93    0.10    0.00    0.02      280        0        0     69
   5    1     0.23   0.20   1.20    1.20     130 M    159 M    0.19    0.27    0.06    0.07     4312    12630       58     49
   6    0     0.00   0.44   0.00    0.60    4940       62 K    0.92    0.08    0.00    0.02     1288        1        0     68
   7    1     0.15   0.15   1.04    1.20      86 M    115 M    0.25    0.33    0.06    0.07     2912    11681      504     48
   8    0     0.00   0.44   0.00    0.60    6149       67 K    0.91    0.09    0.00    0.02      560        1        0     67
   9    1     0.05   0.54   0.10    0.60    1607 K   2833 K    0.43    0.13    0.00    0.01      168       29       12     50
  10    0     0.00   0.42   0.00    0.60    5303       65 K    0.92    0.10    0.00    0.02      448        0        0     67
  11    1     0.09   0.11   0.86    1.20     126 M    145 M    0.14    0.17    0.14    0.16     1288    12006       47     47
  12    0     0.00   0.41   0.00    0.60    3751       66 K    0.94    0.12    0.00    0.02      280        0        0     68
  13    1     0.18   0.15   1.20    1.20     168 M    197 M    0.15    0.18    0.09    0.11     1344     7136       37     47
  14    0     0.00   0.42   0.00    0.60    4674       68 K    0.93    0.11    0.00    0.02      504        0        0     68
  15    1     0.14   0.13   1.05    1.20     152 M    177 M    0.14    0.18    0.11    0.13     1848    13927      106     46
  16    0     0.00   0.46   0.00    0.60      14 K    144 K    0.90    0.11    0.00    0.02      504        0        0     69
  17    1     0.23   0.20   1.14    1.20      90 M    121 M    0.26    0.37    0.04    0.05     4144    12606       48     47
  18    0     0.00   0.52   0.01    0.60      98 K    898 K    0.89    0.07    0.00    0.03      840        0        0     69
  19    1     0.35   0.29   1.20    1.20      99 M    130 M    0.23    0.30    0.03    0.04     2968    12301       85     49
  20    0     0.01   0.53   0.02    0.60     307 K   2641 K    0.88    0.08    0.00    0.03      392        0        2     69
  21    1     0.24   0.21   1.15    1.20      95 M    126 M    0.24    0.33    0.04    0.05     2968    11489      103     48
  22    0     0.00   0.50   0.01    0.60      90 K    823 K    0.89    0.07    0.00    0.03        0        0        0     69
  23    1     0.21   0.19   1.15    1.20      89 M    123 M    0.27    0.37    0.04    0.06     4536    12460       26     49
  24    0     0.00   0.56   0.00    0.60      58 K    378 K    0.85    0.08    0.00    0.02     2016        0        2     70
  25    1     0.15   0.16   0.95    1.20      86 M    110 M    0.22    0.29    0.06    0.07     1456     8194       10     49
  26    0     0.00   0.49   0.00    0.60      14 K    164 K    0.91    0.07    0.00    0.02      616        1        0     69
  27    1     0.13   0.13   0.99    1.20     135 M    158 M    0.15    0.18    0.11    0.12     1456    21441       18     50
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.50   0.00    0.60     770 K   6505 K    0.88    0.08    0.00    0.03    15736        3        1     60
 SKT    1     0.18   0.17   1.03    1.19    1547 M   1915 M    0.19    0.26    0.06    0.08    33936   164338     1123     44
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.17   0.52    1.19    1548 M   1922 M    0.19    0.26    0.06    0.08     N/A     N/A     N/A      N/A

 Instructions retired:   25 G ; Active cycles:  145 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 43.55 %

 C1 core residency: 8.31 %; C3 core residency: 0.34 %; C6 core residency: 47.80 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.17 => corresponds to 4.37 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.26 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       48 G     48 G   |   50%    50%   
 SKT    1       43 G     43 G   |   45%    45%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  183 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.32     0.46     231.98      30.13         165.40
 SKT   1    179.04    117.74     485.24      84.63         178.78
---------------------------------------------------------------------------------------------------------------
       *    180.36    118.20     717.21     114.76         178.79
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_bi_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 776f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    77.92 --||-- Mem Ch  0: Reads (MB/s):  9368.48 --|
|--            Writes(MB/s):    28.92 --||--            Writes(MB/s):  5818.40 --|
|-- Mem Ch  1: Reads (MB/s):    67.59 --||-- Mem Ch  1: Reads (MB/s):  9370.94 --|
|--            Writes(MB/s):    24.78 --||--            Writes(MB/s):  5813.19 --|
|-- Mem Ch  2: Reads (MB/s):    71.56 --||-- Mem Ch  2: Reads (MB/s):  9385.69 --|
|--            Writes(MB/s):    28.69 --||--            Writes(MB/s):  5818.68 --|
|-- Mem Ch  3: Reads (MB/s):    68.22 --||-- Mem Ch  3: Reads (MB/s):  9386.05 --|
|--            Writes(MB/s):    24.86 --||--            Writes(MB/s):  5814.33 --|
|-- NODE 0 Mem Read (MB/s) :   285.30 --||-- NODE 1 Mem Read (MB/s) : 37511.15 --|
|-- NODE 0 Mem Write(MB/s) :   107.26 --||-- NODE 1 Mem Write(MB/s) : 23264.60 --|
|-- NODE 0 P. Write (T/s):     124361 --||-- NODE 1 P. Write (T/s):     459280 --|
|-- NODE 0 Memory (MB/s):      392.55 --||-- NODE 1 Memory (MB/s):    60775.75 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      37796.45                --|
            |--                System Write Throughput(MB/s):      23371.86                --|
            |--               System Memory Throughput(MB/s):      61168.31                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7840
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     122 M       633 K  3098 K  1909 K    156 M    36    1572  
 1     144 M       119 K    56 M   602 M     94 M     0    2269 K
-----------------------------------------------------------------------
 *     267 M       753 K    59 M   604 M    251 M    36    2270 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.80        Core1: 49.94        
Core2: 23.70        Core3: 46.37        
Core4: 22.02        Core5: 47.52        
Core6: 22.11        Core7: 34.25        
Core8: 21.86        Core9: 29.89        
Core10: 21.06        Core11: 55.58        
Core12: 21.14        Core13: 56.19        
Core14: 23.76        Core15: 56.00        
Core16: 23.45        Core17: 30.73        
Core18: 23.73        Core19: 34.60        
Core20: 24.84        Core21: 38.89        
Core22: 24.32        Core23: 32.64        
Core24: 24.30        Core25: 34.83        
Core26: 23.58        Core27: 56.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.16
Socket1: 44.75
DDR read Latency(ns)
Socket0: 41475.10
Socket1: 146.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.15        Core1: 49.21        
Core2: 24.54        Core3: 45.43        
Core4: 22.36        Core5: 47.64        
Core6: 23.50        Core7: 34.16        
Core8: 24.12        Core9: 29.86        
Core10: 21.09        Core11: 55.25        
Core12: 21.02        Core13: 55.49        
Core14: 22.01        Core15: 55.39        
Core16: 23.83        Core17: 30.14        
Core18: 25.36        Core19: 33.87        
Core20: 24.34        Core21: 38.09        
Core22: 25.60        Core23: 30.85        
Core24: 26.03        Core25: 35.51        
Core26: 24.37        Core27: 55.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.15
Socket1: 44.13
DDR read Latency(ns)
Socket0: 41524.95
Socket1: 149.27
irq_total: 445405.014881443
cpu_total: 46.20
cpu_0: 1.13
cpu_1: 100.00
cpu_2: 0.93
cpu_3: 100.00
cpu_4: 0.93
cpu_5: 100.00
cpu_6: 0.53
cpu_7: 97.80
cpu_8: 0.27
cpu_9: 28.01
cpu_10: 0.40
cpu_11: 89.42
cpu_12: 0.20
cpu_13: 99.47
cpu_14: 0.07
cpu_15: 96.47
cpu_16: 0.07
cpu_17: 92.61
cpu_18: 0.07
cpu_19: 96.81
cpu_20: 0.07
cpu_21: 97.01
cpu_22: 0.27
cpu_23: 96.47
cpu_24: 0.33
cpu_25: 95.68
cpu_26: 0.47
cpu_27: 97.87
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 6035464072
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 9844856347
Total_rx_bytes: 15880320419
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9945451899
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 8102837462
Total_tx_bytes_phy: 18048289361
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9940470391
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 8099144731
Total_tx_bytes: 18039615122
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1128461
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 931522
Total_tx_packets_phy: 2059983
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1128357
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 931301
Total_tx_packets: 2059658
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 6074030742
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 9911338143
Total_rx_bytes_phy: 15985368885
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 786991
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 1174149
Total_rx_packets_phy: 1961140
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 786883
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 1174130
Total_rx_packets: 1961013


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.43        Core1: 49.31        
Core2: 24.02        Core3: 46.95        
Core4: 15.59        Core5: 47.00        
Core6: 19.83        Core7: 32.81        
Core8: 18.88        Core9: 30.04        
Core10: 20.85        Core11: 54.79        
Core12: 21.20        Core13: 55.63        
Core14: 21.04        Core15: 55.13        
Core16: 22.66        Core17: 30.71        
Core18: 23.26        Core19: 33.98        
Core20: 24.37        Core21: 38.25        
Core22: 25.18        Core23: 29.62        
Core24: 24.71        Core25: 33.42        
Core26: 23.10        Core27: 55.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.97
Socket1: 43.85
DDR read Latency(ns)
Socket0: 40808.50
Socket1: 147.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.16        Core1: 48.87        
Core2: 24.23        Core3: 45.73        
Core4: 24.78        Core5: 47.26        
Core6: 25.39        Core7: 33.68        
Core8: 25.22        Core9: 28.68        
Core10: 20.81        Core11: 54.18        
Core12: 21.11        Core13: 55.23        
Core14: 20.89        Core15: 54.91        
Core16: 21.91        Core17: 27.76        
Core18: 24.11        Core19: 33.14        
Core20: 25.38        Core21: 38.14        
Core22: 24.79        Core23: 30.99        
Core24: 24.67        Core25: 34.29        
Core26: 23.24        Core27: 55.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.78
Socket1: 43.51
DDR read Latency(ns)
Socket0: 40680.37
Socket1: 148.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.32        Core1: 49.50        
Core2: 25.64        Core3: 46.34        
Core4: 25.53        Core5: 47.96        
Core6: 27.20        Core7: 34.67        
Core8: 25.06        Core9: 30.35        
Core10: 21.00        Core11: 55.63        
Core12: 21.08        Core13: 55.98        
Core14: 20.95        Core15: 55.95        
Core16: 21.22        Core17: 28.58        
Core18: 22.16        Core19: 34.03        
Core20: 23.78        Core21: 39.54        
Core22: 24.27        Core23: 29.73        
Core24: 23.94        Core25: 35.15        
Core26: 22.92        Core27: 56.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.09
Socket1: 44.27
DDR read Latency(ns)
Socket0: 42352.49
Socket1: 146.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.12        Core1: 49.49        
Core2: 24.61        Core3: 45.62        
Core4: 24.77        Core5: 46.37        
Core6: 25.26        Core7: 33.52        
Core8: 26.14        Core9: 28.63        
Core10: 21.07        Core11: 54.41        
Core12: 22.43        Core13: 55.10        
Core14: 21.20        Core15: 54.95        
Core16: 21.44        Core17: 30.64        
Core18: 21.90        Core19: 33.68        
Core20: 24.40        Core21: 38.36        
Core22: 24.48        Core23: 31.93        
Core24: 24.08        Core25: 35.98        
Core26: 21.90        Core27: 55.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.15
Socket1: 44.07
DDR read Latency(ns)
Socket0: 41937.78
Socket1: 148.67
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31199
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14434645590; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14434648970; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7217391641; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7217391641; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7217395270; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7217395270; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7217399099; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7217399099; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7217403772; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7217403772; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6014497337; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4578418; Consumed Joules: 279.44; Watts: 46.52; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2362783; Consumed DRAM Joules: 36.15; DRAM Watts: 6.02
S1P0; QPIClocks: 14434635082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14434637118; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7217399825; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7217399825; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7217400002; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7217400002; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7217400008; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7217400008; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7217400075; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7217400075; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007039027; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 9702513; Consumed Joules: 592.19; Watts: 98.58; Thermal headroom below TjMax: 43
S1; Consumed DRAM energy units: 6636129; Consumed DRAM Joules: 101.53; DRAM Watts: 16.90
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7ab0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.40   0.01    0.60     114 K    733 K    0.84    0.08    0.00    0.02     6664        2        0     69
   1    1     0.21   0.18   1.20    1.20     119 M    146 M    0.19    0.26    0.06    0.07     1680    11188       64     49
   2    0     0.00   0.50   0.00    0.60      40 K    313 K    0.87    0.09    0.00    0.02      392        0        1     67
   3    1     0.15   0.12   1.20    1.20     137 M    167 M    0.18    0.24    0.09    0.11     3528    15799       95     48
   4    0     0.00   0.43   0.00    0.60    4939       51 K    0.90    0.10    0.00    0.02     2688        0        1     69
   5    1     0.16   0.13   1.20    1.20     129 M    157 M    0.17    0.24    0.08    0.10     3920    12271       39     48
   6    0     0.00   0.47   0.00    0.60    6672       66 K    0.90    0.14    0.00    0.02      448        0        0     68
   7    1     0.22   0.19   1.17    1.20      92 M    121 M    0.24    0.31    0.04    0.05     2800    11270      533     48
   8    0     0.00   0.50   0.00    0.60    8175       74 K    0.89    0.19    0.00    0.02      896        0        0     67
   9    1     0.21   0.70   0.30    0.79    8376 K     13 M    0.39    0.25    0.00    0.01       56      435      280     50
  10    0     0.00   0.47   0.00    0.60    6422       67 K    0.90    0.14    0.00    0.02     2352        0        0     66
  11    1     0.11   0.10   1.09    1.20     152 M    177 M    0.14    0.18    0.14    0.16     1792    13444       39     47
  12    0     0.00   0.56   0.00    0.60      26 K     94 K    0.72    0.18    0.00    0.01     2072        1        2     68
  13    1     0.09   0.08   1.19    1.20     175 M    203 M    0.14    0.17    0.19    0.22     2016    13610        8     46
  14    0     0.00   0.43   0.00    0.60    5522       61 K    0.91    0.14    0.00    0.02       56        0        0     68
  15    1     0.18   0.15   1.17    1.20     145 M    170 M    0.15    0.20    0.08    0.09     2352    13552      290     46
  16    0     0.00   0.40   0.00    0.61    6344       65 K    0.90    0.13    0.00    0.02      168        0        0     68
  17    1     0.17   0.16   1.11    1.20      85 M    114 M    0.25    0.35    0.05    0.07     2016    11667       83     47
  18    0     0.00   0.51   0.01    0.60     107 K   1012 K    0.89    0.06    0.00    0.03      168        1        0     69
  19    1     0.22   0.19   1.16    1.20      91 M    124 M    0.26    0.33    0.04    0.06     3080    11364       45     48
  20    0     0.01   0.52   0.01    0.60     195 K   1759 K    0.89    0.07    0.00    0.03      280        0        0     69
  21    1     0.25   0.21   1.17    1.20      95 M    125 M    0.24    0.29    0.04    0.05     2968    11253      103     48
  22    0     0.01   0.53   0.01    0.60     181 K   1523 K    0.88    0.09    0.00    0.03     3024        4        0     69
  23    1     0.20   0.18   1.16    1.20      86 M    121 M    0.28    0.35    0.04    0.06     2688    10634       33     48
  24    0     0.00   0.51   0.01    0.60      74 K    735 K    0.90    0.06    0.00    0.03      224        0        0     70
  25    1     0.21   0.18   1.16    1.20      92 M    122 M    0.25    0.34    0.04    0.06     3080     9183       11     48
  26    0     0.00   0.44   0.00    0.60    7922       89 K    0.91    0.07    0.00    0.02      728        0        0     69
  27    1     0.19   0.16   1.18    1.20     145 M    172 M    0.16    0.20    0.08    0.09     1680    12348       33     50
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.50   0.00    0.60     785 K   6646 K    0.88    0.08    0.00    0.02    20160        8        3     60
 SKT    1     0.18   0.17   1.11    1.19    1558 M   1938 M    0.20    0.26    0.06    0.07    33656   158018     1656     43
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.17   0.55    1.18    1559 M   1944 M    0.20    0.26    0.06    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   26 G ; Active cycles:  155 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.82 %

 C1 core residency: 5.49 %; C3 core residency: 0.30 %; C6 core residency: 47.40 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.17 => corresponds to 4.19 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.32 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       50 G     50 G   |   52%    52%   
 SKT    1       45 G     45 G   |   46%    46%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  191 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.42     0.54     233.99      30.18         171.62
 SKT   1    188.02    116.06     497.27      84.94         189.88
---------------------------------------------------------------------------------------------------------------
       *    189.44    116.60     731.26     115.11         189.93
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
