Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jun 07 14:48:59 2017
| Host         : DESKTOP-EEMGN0L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file task_design_1_wrapper_control_sets_placed.rpt
| Design       : task_design_1_wrapper
| Device       : xc7a100t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   188 |
| Unused register locations in slices containing registers |   882 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1269 |          510 |
| No           | No                    | Yes                    |              82 |           23 |
| No           | Yes                   | No                     |            1321 |          512 |
| Yes          | No                    | No                     |             273 |           81 |
| Yes          | No                    | Yes                    |              41 |           19 |
| Yes          | Yes                   | No                     |             748 |          241 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                               Clock Signal                               |                                                                                                 Enable Signal                                                                                                |                                                                      Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
| ~task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31         | task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CE                                                                                                                                                 | task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0                                                                                             |                1 |              1 |
|  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0 |                1 |              1 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/w_enable_reg_i_1_n_0        |                                                                                                                                                                                                              |                                                                                                                                                           |                1 |              1 |
| ~task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                |                                                                                                                                                                                                              | task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                 |                1 |              1 |
| ~task_design_1_i/clk_wiz_1/inst/clk_out1                                 |                                                                                                                                                                                                              |                                                                                                                                                           |                1 |              1 |
|  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                       |                1 |              1 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 |                                                                                                                                                                                                              | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                       |                1 |              1 |
|  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0       |                1 |              1 |
|  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                |                                                                                                                                                                                                              | task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                                              |                1 |              1 |
|  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0       |                1 |              1 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    |                                                                                                                                                           |                1 |              1 |
|  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                               |                1 |              2 |
|  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                | task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_Rst_i0                                                                                                                                       |                                                                                                                                                           |                1 |              2 |
|  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                |                                                                                                                                                                                                              |                                                                                                                                                           |                2 |              2 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 |                                                                                                                                                                                                              | task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                         |                1 |              3 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 |                                                                                                                                                                                                              | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                    |                2 |              4 |
|  task_design_1_i/VGA_for_block_0/Clock50In                               | task_design_1_i/VGA_for_block_0/U0/VGA_Synchronization/E[0]                                                                                                                                                  | btnC_IBUF                                                                                                                                                 |                2 |              4 |
| ~task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                |                                                                                                                                                                                                              | task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                             |                1 |              4 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 |                                                                                                                                                                                                              | task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                    |                2 |              4 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 |                                                                                                                                                                                                              | task_design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                 |                1 |              4 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                              | task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                2 |              4 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                     | task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                       |                1 |              4 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                     | task_design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                       |                1 |              4 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | task_design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                              |                1 |              4 |
|  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31         | task_design_1_i/mdm_1/U0/MDM_Core_I1/p_2_out_1                                                                                                                                                               | task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                             |                1 |              4 |
|  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                | task_design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                 | task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                             |                1 |              4 |
|  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                           |                1 |              4 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                3 |              5 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 |                                                                                                                                                                                                              | task_design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                     |                3 |              5 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | task_design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                               |                1 |              6 |
|  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31         | task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[0]__0[0]                                                                                                                     |                                                                                                                                                           |                2 |              6 |
|  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31         | task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[15]_0[0]                                                                                                         |                                                                                                                                                           |                2 |              6 |
|  task_design_1_i/VGA_for_block_0/Clock50In                               | task_design_1_i/VGA_for_block_0/U0/VGA_Tile_Matrix/MatrixRow                                                                                                                                                 | btnC_IBUF                                                                                                                                                 |                2 |              6 |
|  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31         | task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sample_1                                                                                                                                           |                                                                                                                                                           |                1 |              6 |
| ~task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/unroll_0/U0/addr_in[6]_i_1_n_0                                                                                                                                                               | btnC_IBUF                                                                                                                                                 |                3 |              7 |
|  task_design_1_i/VGA_for_block_0/Clock50In                               | task_design_1_i/VGA_for_block_0/U0/VGA_Tile_Matrix/MatrixCol                                                                                                                                                 | btnC_IBUF                                                                                                                                                 |                4 |              7 |
| ~task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                | task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                       |                                                                                                                                                           |                3 |              8 |
|  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31         | task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/E[0]                                                                                                                                               |                                                                                                                                                           |                1 |              8 |
|  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31         | task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                           |                2 |              8 |
|  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31         | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                           |                7 |              8 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                       | task_design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                2 |              8 |
|  task_design_1_i/mdm_1/U0/Ext_JTAG_UPDATE                                | task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/command_1_reg[7][0]                                                                                                                                |                                                                                                                                                           |                1 |              8 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                           |                2 |              8 |
|  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31         | task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                           |                                                                                                                                                           |                2 |              8 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                           |                3 |              8 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 |                                                                                                                                                                                                              | task_design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                              |                3 |              8 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[48][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[49][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[50][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[51][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[52][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[53][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[54][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[55][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[56][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[57][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[58][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[59][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[5][9]_i_1_n_0  |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[60][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[61][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                6 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[62][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[63][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                6 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[64][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[65][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[66][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[67][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                6 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[68][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[69][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[6][9]_i_1_n_0  |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[70][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[71][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                6 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[73][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[74][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[75][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[76][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[77][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[78][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[79][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                7 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[7][9]_i_1_n_0  |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[80][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[81][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[82][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[83][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[84][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[85][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[86][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[87][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[88][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[89][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[8][9]_i_1_n_0  |                                                                                                                                                                                                              |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[90][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[91][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[92][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[4][9]_i_1_n_0  |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[94][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[95][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                8 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[96][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[97][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[98][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[99][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[9][9]_i_1_n_0  |                                                                                                                                                                                                              |                                                                                                                                                           |                8 |             10 |
|  task_design_1_i/VGA_for_block_0/Clock50In                               | task_design_1_i/VGA_for_block_0/U0/VGA_Synchronization/VCount_1                                                                                                                                              | btnC_IBUF                                                                                                                                                 |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[29][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[0][9]_i_1_n_0  |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[10][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[11][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[12][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[13][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[93][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                6 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[14][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[15][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/FSM_max_common_divisor_0/U0/FSM_A[4]_i_1_n_0                                                                                                                                                 |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/FSM_max_common_divisor_0/U0/FSM_A[4]_i_1_n_0                                                                                                                                                 | task_design_1_i/FSM_max_common_divisor_0/U0/FSM_A[9]_i_1_n_0                                                                                              |                7 |             10 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/FSM_max_common_divisor_0/U0/Res[9]_i_2_n_0                                                                                                                                                   | task_design_1_i/FSM_max_common_divisor_0/U0/Res[9]_i_1_n_0                                                                                                |                4 |             10 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/FSM_max_common_divisor_0/U0/count[0]_i_1_n_0                                                                                                                                                 | btnC_IBUF                                                                                                                                                 |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[16][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[17][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[18][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[19][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[1][9]_i_1_n_0  |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[20][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[21][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[22][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[23][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[24][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[25][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                6 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[26][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[27][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[28][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[72][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[2][9]_i_1_n_0  |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[30][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[31][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                7 |             10 |
|  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31         | task_design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status_reg[0][0]                                                                                          |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[32][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[33][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[34][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[35][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[36][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[37][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[38][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[39][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[3][9]_i_1_n_0  |                                                                                                                                                                                                              |                                                                                                                                                           |                4 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[40][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[41][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                3 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[42][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[43][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[44][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[45][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                7 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[46][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                5 |             10 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/arrayOut_reg[47][9]_i_1_n_0 |                                                                                                                                                                                                              |                                                                                                                                                           |                7 |             10 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 |                                                                                                                                                                                                              | task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                4 |             11 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/FSM_max_common_divisor_0/U0/addrW[9]_i_1_n_0                                                                                                                                                 |                                                                                                                                                           |                4 |             12 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                                                                     | task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                3 |             13 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                             | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                5 |             16 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/addr_reg[6]_i_1_n_0         |                                                                                                                                                                                                              |                                                                                                                                                           |                9 |             17 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                3 |             18 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                9 |             20 |
|  task_design_1_i/FSM_max_common_divisor_0/U0/B_reg[4]_i_1_n_0            |                                                                                                                                                                                                              |                                                                                                                                                           |                9 |             20 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                      | task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                        |                6 |             23 |
|  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31         |                                                                                                                                                                                                              | task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                     |                3 |             23 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                 | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                9 |             32 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                             |                                                                                                                                                           |               10 |             32 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                           | task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |               10 |             32 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                            | task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                9 |             32 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                               | task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |                7 |             32 |
|  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31         | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                  |                                                                                                                                                           |                8 |             32 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               13 |             32 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             |                                                                                                                                                           |                8 |             32 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                         |                8 |             32 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 |                                                                                                                                                                                                              | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                |               10 |             32 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                  | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                8 |             32 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                             |               11 |             32 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |                5 |             32 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                            |                                                                                                                                                           |               12 |             33 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 |                                                                                                                                                                                                              | task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                       |               16 |             43 |
|  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31         | task_design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Serial_Dbg_Intf.capture_1_reg                                                                                                                                        |                                                                                                                                                           |               14 |             47 |
|  task_design_1_i/VGA_for_block_0/Clock50In                               |                                                                                                                                                                                                              | btnC_IBUF                                                                                                                                                 |               16 |             52 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 |                                                                                                                                                                                                              | task_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                   |               18 |             64 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                           |                                                                                                                                                           |               11 |             75 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               35 |             79 |
|  task_design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31         |                                                                                                                                                                                                              |                                                                                                                                                           |               27 |             88 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[26]                                                                                                              |                                                                                                                                                           |               16 |            128 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 |                                                                                                                                                                                                              | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               62 |            140 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 |                                                                                                                                                                                                              |                                                                                                                                                           |               59 |            162 |
|  task_design_1_i/clk_wiz_1/inst/clk_out1                                 | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    | task_design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                              |               70 |            218 |
| ~task_design_1_i/clk_wiz_1/inst/clk_out1                                 |                                                                                                                                                                                                              | btnC_IBUF                                                                                                                                                 |              390 |           1003 |
+--------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    11 |
| 2      |                     3 |
| 3      |                     1 |
| 4      |                    12 |
| 5      |                     2 |
| 6      |                     5 |
| 7      |                     2 |
| 8      |                    10 |
| 10     |                   106 |
| 11     |                     1 |
| 12     |                     1 |
| 13     |                     1 |
| 16+    |                    33 |
+--------+-----------------------+


