m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time25/sim
vfull_adder_dataflow
Z0 !s110 1693472579
!i10b 1
!s100 Z`fC=QZUTd:4EmTAFi7>>1
!s11b 2:022Sz8@Ck[@3l:K;1zG0
I526V6^87Oh^;EFYak?MJ=0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time26/sim
Z3 w1693472384
Z4 8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time26/full_adder_dataflow.v
Z5 F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time26/full_adder_dataflow.v
L0 1
Z6 OP;L;2019.2;69
r1
!s85 0
31
Z7 !s108 1693472579.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time26/full_adder_dataflow.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time26/full_adder_dataflow.v|
!i113 1
Z9 o-work work
Z10 tCvgOpt 0
vtestbench
R0
!i10b 1
!s100 MB2b7Hj@]GN@N9K3oz;nb2
!s11b 2T9J29=58AN;<UMOXLTe^1
Inci4:YGGQUBZIl;jkh?C_1
R1
R2
R3
R4
R5
L0 25
R6
r1
!s85 0
31
R7
Z11 !s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time26/full_adder_dataflow.v|
R8
!i113 1
R9
R10
