GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\sscpll.v'
Analyzing included file 'define.vh'("C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\sscpll.v":1298)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\sscpll.v'("C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\sscpll.v":1298)
Analyzing included file 'C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\sscpll.v":1298)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\sscpll.v'("C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\sscpll.v":1298)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\sscpll_wrap.v'
Analyzing included file 'define.vh'("C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\sscpll_wrap.v":1)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\sscpll_wrap.v'("C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\sscpll_wrap.v":1)
Analyzing included file 'C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\static_macro_define.v'("C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\sscpll_wrap.v":2)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\sscpll_wrap.v'("C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\sscpll_wrap.v":2)
Analyzing included file 'parameter.vh'("C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\sscpll_wrap.v":12)
Back to file 'C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\sscpll_wrap.v'("C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\sscpll_wrap.v":12)
Compiling module 'SSCPLL_Top'("C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\sscpll_wrap.v":4)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.02_SP1_x64\IDE\ipcore\SSCPLL\data\sscpll.v":1298)
NOTE  (EX0101) : Current top module is "SSCPLL_Top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\github\HRA_product\TangCartMSX\RTL\tangconsole_step3\src\sscpll\temp\SSCPLL\sscpll.vg" completed
Generate template file "D:\github\HRA_product\TangCartMSX\RTL\tangconsole_step3\src\sscpll\temp\SSCPLL\sscpll_tmp.v" completed
[100%] Generate report file "D:\github\HRA_product\TangCartMSX\RTL\tangconsole_step3\src\sscpll\temp\SSCPLL\sscpll_syn.rpt.html" completed
GowinSynthesis finish
