$date
	Sat Oct 22 20:21:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#748134
b1011 &
b1011 %
1$
b1011 !
1"
#748135
0"
#748138
b100010 &
b100010 %
#748142
b10001 &
b10001 %
#748146
b110100 &
b110100 %
#748150
b11010 &
b11010 %
#748154
b1101 &
b1101 %
#748158
b101000 &
b101000 %
#748162
b10100 &
b10100 %
#748166
b1010 &
b1010 %
#748170
b101 &
b101 %
#748174
b10000 &
b10000 %
#748178
b1000 &
b1000 %
#748182
b100 &
b100 %
#748186
b10 &
b10 %
#748190
b1 &
1#
b1 %
#748194
b0 &
b0 %
0#
0$
#1825826
b1000 &
b1000 %
1$
b1000 !
1"
#1825827
0"
#1825830
b100 &
b100 %
#1825834
b10 &
b10 %
#1825838
b1 &
1#
b1 %
#1825842
b0 &
b0 %
0#
0$
#2740527
b10 !
1"
#2740530
b10 &
b10 %
1$
#2740531
0"
#2740534
b1 &
1#
b1 %
#2740538
b0 &
b0 %
0#
0$
#4500012
