Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jul 26 23:34:54 2025
| Host         : BEN-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    8           
TIMING-8   Critical Warning  No common period between related clocks                           8           
SYNTH-16   Warning           Address collision                                                 16          
TIMING-16  Warning           Large setup violation                                             1000        
TIMING-18  Warning           Missing input or output delay                                     6           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (409)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (409)
--------------------------------
 There are 409 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.329    -6204.652                   1346                 1346        0.016        0.000                      0                 1346       16.667        0.000                       0                   417  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 83.333}       166.666         6.000           
  clk_out2_clk_wiz_0    {0.000 41.666}       83.333          12.000          
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
clk_pin                 {0.000 41.660}       83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 83.330}       166.660         6.000           
  clk_out2_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        154.331        0.000                      0                 1244        0.428        0.000                      0                 1244       46.694        0.000                       0                   335  
  clk_out2_clk_wiz_0         78.551        0.000                      0                   86        0.354        0.000                      0                   86       40.686        0.000                       0                    78  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
clk_pin                                                                                                                                                                  16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      154.373        0.000                      0                 1244        0.428        0.000                      0                 1244       46.700        0.000                       0                   335  
  clk_out2_clk_wiz_0_1       78.588        0.000                      0                   86        0.354        0.000                      0                   86       40.685        0.000                       0                    78  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0         77.479        0.000                      0                    8        0.186        0.000                      0                    8  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        -12.329    -5877.432                   1244                 1244        0.051        0.000                      0                 1244  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0         -5.848      -43.545                      8                    8        0.186        0.000                      0                    8  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0         78.615        0.000                      0                   27        0.152        0.000                      0                   27  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0         -4.673      -99.458                     27                   27        0.191        0.000                      0                   27  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         -4.778     -252.731                     86                   86        0.016        0.000                      0                   86  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      148.333        0.000                      0                 1244        0.051        0.000                      0                 1244  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1       74.526        0.000                      0                    8        0.225        0.000                      0                    8  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1       77.524        0.000                      0                    8        0.234        0.000                      0                    8  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1       75.616        0.000                      0                   27        0.152        0.000                      0                   27  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       75.552        0.000                      0                   86        0.016        0.000                      0                   86  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1       78.660        0.000                      0                   27        0.200        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clk_out2_clk_wiz_0                          
(none)                clk_out2_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  
(none)                                      clk_out2_clk_wiz_0    
(none)                                      clk_out2_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      154.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             154.331ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.665ns  (logic 6.247ns (53.552%)  route 5.418ns (46.448%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 165.132 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772    -0.721    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.151 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.216    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.641 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107     3.748    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124     3.872 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261     5.133    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     5.257 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000     5.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.658 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.658    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.880 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344     6.224    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.523 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627     7.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.670 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114     8.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.908 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.908    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.421 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.421    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.736 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[3]
                         net (fo=1, routed)           0.901    10.637    processor/stage_IFID/operation_result_reg[7][6]
    SLICE_X11Y99         LUT6 (Prop_lut6_I5_O)        0.307    10.944 r  processor/stage_IFID/operation_result[7]_i_1_comp/O
                         net (fo=1, routed)           0.000    10.944    processor/stage_EX/operation_result_reg[7]_1[7]
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.442   165.132    processor/stage_EX/clk_out1
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
                         clock pessimism              0.490   165.621    
                         clock uncertainty           -0.377   165.244    
    SLICE_X11Y99         FDRE (Setup_fdre_C_D)        0.031   165.275    processor/stage_EX/operation_result_reg[7]
  -------------------------------------------------------------------
                         required time                        165.275    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                154.331    

Slack (MET) :             154.445ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/operation_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.552ns  (logic 6.254ns (54.137%)  route 5.298ns (45.863%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 165.132 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772    -0.721    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.151 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.216    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.641 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107     3.748    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124     3.872 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261     5.133    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     5.257 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000     5.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.658 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.658    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.880 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344     6.224    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.523 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627     7.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.670 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114     8.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.908 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.908    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.421 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.421    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.744 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[1]
                         net (fo=1, routed)           0.781    10.525    processor/stage_IFID/operation_result_reg[7][4]
    SLICE_X11Y99         LUT6 (Prop_lut6_I3_O)        0.306    10.831 r  processor/stage_IFID/operation_result[5]_i_1_comp/O
                         net (fo=1, routed)           0.000    10.831    processor/stage_EX/operation_result_reg[7]_1[5]
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.442   165.132    processor/stage_EX/clk_out1
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C
                         clock pessimism              0.490   165.621    
                         clock uncertainty           -0.377   165.244    
    SLICE_X11Y99         FDRE (Setup_fdre_C_D)        0.032   165.276    processor/stage_EX/operation_result_reg[5]
  -------------------------------------------------------------------
                         required time                        165.276    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                154.445    

Slack (MET) :             154.460ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/operation_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.535ns  (logic 6.289ns (54.519%)  route 5.246ns (45.481%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT5=2 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 165.131 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772    -0.721    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.151 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.216    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.641 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107     3.748    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124     3.872 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261     5.133    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     5.257 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000     5.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.658 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.658    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.880 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344     6.224    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.523 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627     7.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.670 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114     8.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.908 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.908    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.421 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.421    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.660 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[2]
                         net (fo=1, routed)           0.578    10.238    processor/stage_IFID/operation_result_reg[7][5]
    SLICE_X11Y96         LUT6 (Prop_lut6_I4_O)        0.301    10.539 r  processor/stage_IFID/operation_result[6]_i_5/O
                         net (fo=1, routed)           0.151    10.690    processor/stage_IFID/operation_result[6]_i_5_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.814 r  processor/stage_IFID/operation_result[6]_i_1/O
                         net (fo=1, routed)           0.000    10.814    processor/stage_EX/operation_result_reg[7]_1[6]
    SLICE_X11Y96         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441   165.131    processor/stage_EX/clk_out1
    SLICE_X11Y96         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C
                         clock pessimism              0.490   165.620    
                         clock uncertainty           -0.377   165.243    
    SLICE_X11Y96         FDRE (Setup_fdre_C_D)        0.031   165.274    processor/stage_EX/operation_result_reg[6]
  -------------------------------------------------------------------
                         required time                        165.274    
                         arrival time                         -10.814    
  -------------------------------------------------------------------
                         slack                                154.460    

Slack (MET) :             154.487ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/operation_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 6.027ns (52.363%)  route 5.483ns (47.637%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 165.132 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772    -0.721    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.151 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.216    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.641 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107     3.748    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124     3.872 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261     5.133    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     5.257 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000     5.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.658 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.658    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.880 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344     6.224    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.523 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627     7.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.670 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114     8.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.908 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.908    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.516 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/O[3]
                         net (fo=1, routed)           0.966    10.482    processor/stage_IFID/operation_result_reg[7][2]
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.307    10.789 r  processor/stage_IFID/operation_result[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    10.789    processor/stage_EX/operation_result_reg[7]_1[3]
    SLICE_X11Y97         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.442   165.132    processor/stage_EX/clk_out1
    SLICE_X11Y97         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C
                         clock pessimism              0.490   165.621    
                         clock uncertainty           -0.377   165.244    
    SLICE_X11Y97         FDRE (Setup_fdre_C_D)        0.032   165.276    processor/stage_EX/operation_result_reg[3]
  -------------------------------------------------------------------
                         required time                        165.276    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                154.487    

Slack (MET) :             154.689ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/operation_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.307ns  (logic 6.139ns (54.295%)  route 5.168ns (45.705%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 165.131 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772    -0.721    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.151 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.216    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.641 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107     3.748    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124     3.872 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261     5.133    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     5.257 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000     5.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.658 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.658    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.880 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344     6.224    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.523 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627     7.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.670 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114     8.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.908 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.908    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.421 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.421    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.640 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[0]
                         net (fo=1, routed)           0.650    10.290    processor/stage_IFID/operation_result_reg[7][3]
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.295    10.585 r  processor/stage_IFID/operation_result[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    10.585    processor/stage_EX/operation_result_reg[7]_1[4]
    SLICE_X11Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441   165.131    processor/stage_EX/clk_out1
    SLICE_X11Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C
                         clock pessimism              0.490   165.620    
                         clock uncertainty           -0.377   165.243    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.031   165.274    processor/stage_EX/operation_result_reg[4]
  -------------------------------------------------------------------
                         required time                        165.274    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                154.689    

Slack (MET) :             154.699ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/operation_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.347ns  (logic 6.081ns (53.592%)  route 5.266ns (46.408%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT5=3 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 165.131 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772    -0.721    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.151 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.216    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.641 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107     3.748    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124     3.872 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261     5.133    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     5.257 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000     5.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.658 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.658    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.880 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344     6.224    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.523 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627     7.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.670 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114     8.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.908 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.908    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.452 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/O[2]
                         net (fo=1, routed)           0.587    10.039    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0[2]
    SLICE_X10Y94         LUT5 (Prop_lut5_I3_O)        0.301    10.340 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[2]_i_5/O
                         net (fo=1, routed)           0.162    10.502    processor/stage_IFID/operation_result_reg[2]
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.626 r  processor/stage_IFID/operation_result[2]_i_1/O
                         net (fo=1, routed)           0.000    10.626    processor/stage_EX/operation_result_reg[7]_1[2]
    SLICE_X10Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441   165.131    processor/stage_EX/clk_out1
    SLICE_X10Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C
                         clock pessimism              0.490   165.620    
                         clock uncertainty           -0.377   165.243    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)        0.081   165.324    processor/stage_EX/operation_result_reg[2]
  -------------------------------------------------------------------
                         required time                        165.324    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                154.699    

Slack (MET) :             154.860ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.183ns  (logic 5.484ns (49.038%)  route 5.699ns (50.962%))
  Logic Levels:           12  (CARRY4=4 LUT5=2 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 165.131 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772    -0.721    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.151 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.216    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.641 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107     3.748    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124     3.872 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261     5.133    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     5.257 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000     5.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.658 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.658    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.880 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344     6.224    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.523 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627     7.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.670 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.055     8.726    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.850 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_32/O
                         net (fo=2, routed)           0.416     9.266    processor/stage_IFID/operation_result[2]_i_5
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  processor/stage_IFID/operation_result[7]_i_22/O
                         net (fo=8, routed)           0.663    10.053    processor/stage_IFID/IFID_reg_reg[33]_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.124    10.177 r  processor/stage_IFID/operation_result[1]_i_5/O
                         net (fo=1, routed)           0.161    10.338    processor/stage_IFID/operation_result[1]_i_5_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I5_O)        0.124    10.462 r  processor/stage_IFID/operation_result[1]_i_1/O
                         net (fo=1, routed)           0.000    10.462    processor/stage_EX/operation_result_reg[7]_1[1]
    SLICE_X10Y95         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441   165.131    processor/stage_EX/clk_out1
    SLICE_X10Y95         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C
                         clock pessimism              0.490   165.620    
                         clock uncertainty           -0.377   165.243    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.079   165.322    processor/stage_EX/operation_result_reg[1]
  -------------------------------------------------------------------
                         required time                        165.322    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                154.860    

Slack (MET) :             154.900ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/operation_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.145ns  (logic 5.484ns (49.206%)  route 5.661ns (50.794%))
  Logic Levels:           12  (CARRY4=4 LUT5=3 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 165.131 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772    -0.721    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.151 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.216    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.641 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107     3.748    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124     3.872 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261     5.133    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     5.257 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000     5.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.658 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.658    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.880 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344     6.224    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.523 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627     7.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.670 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.055     8.726    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.850 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_32/O
                         net (fo=2, routed)           0.416     9.266    processor/stage_IFID/operation_result[2]_i_5
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  processor/stage_IFID/operation_result[7]_i_22/O
                         net (fo=8, routed)           0.624    10.014    processor/stage_IFID/IFID_reg_reg[33]_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.138 r  processor/stage_IFID/operation_result[0]_i_7/O
                         net (fo=1, routed)           0.162    10.300    processor/stage_IFID/operation_result[0]_i_7_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.424 r  processor/stage_IFID/operation_result[0]_i_1/O
                         net (fo=1, routed)           0.000    10.424    processor/stage_EX/operation_result_reg[7]_1[0]
    SLICE_X10Y93         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441   165.131    processor/stage_EX/clk_out1
    SLICE_X10Y93         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C
                         clock pessimism              0.490   165.620    
                         clock uncertainty           -0.377   165.243    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.081   165.324    processor/stage_EX/operation_result_reg[0]
  -------------------------------------------------------------------
                         required time                        165.324    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                154.900    

Slack (MET) :             156.682ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/branch_conds_EX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.733ns  (logic 5.086ns (52.253%)  route 4.647ns (47.747%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 165.374 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.596    -0.897    processor/data_mem/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.975 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.041    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.466 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=18, routed)          1.477     3.943    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[1]
    SLICE_X11Y89         LUT5 (Prop_lut5_I1_O)        0.124     4.067 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_2_replica_2/O
                         net (fo=5, routed)           0.603     4.669    processor/stage_IFID/EX_reg_reg[4]_repN_7_alias
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124     4.793 r  processor/stage_IFID/operation_result[1]_i_9/O
                         net (fo=3, routed)           1.019     5.812    processor/stage_EX/ALU/add_inst/branch_conds_EX_reg[2]_i_3[1]
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.124     5.936 r  processor/stage_EX/ALU/add_inst/branch_conds_EX[2]_i_6/O
                         net (fo=1, routed)           0.000     5.936    processor/stage_IFID/branch_conds_EX_reg[2][1]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.486 r  processor/stage_IFID/branch_conds_EX_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.486    processor/stage_IFID/branch_conds_EX_reg[2]_i_3_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.799 r  processor/stage_IFID/branch_conds_EX_reg[0]_i_4/O[3]
                         net (fo=3, routed)           0.691     7.490    processor/stage_IFID/stage_EX/ALU/adder_result[7]
    SLICE_X6Y102         LUT4 (Prop_lut4_I1_O)        0.306     7.796 r  processor/stage_IFID/branch_conds_EX[0]_i_5/O
                         net (fo=1, routed)           0.285     8.081    processor/stage_IFID/branch_conds_EX[0]_i_5_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.205 r  processor/stage_IFID/branch_conds_EX[0]_i_3/O
                         net (fo=2, routed)           0.507     8.713    processor/stage_IFID/stage_EX/ALU/COMP_gt1__6
    SLICE_X1Y102         LUT3 (Prop_lut3_I2_O)        0.124     8.837 r  processor/stage_IFID/branch_conds_EX[1]_i_1/O
                         net (fo=1, routed)           0.000     8.837    processor/stage_EX/branch_conds_EX_reg[0]_0[2]
    SLICE_X1Y102         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.684   165.374    processor/stage_EX/clk_out1
    SLICE_X1Y102         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[1]/C
                         clock pessimism              0.490   165.864    
                         clock uncertainty           -0.377   165.486    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)        0.032   165.518    processor/stage_EX/branch_conds_EX_reg[1]
  -------------------------------------------------------------------
                         required time                        165.518    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                156.682    

Slack (MET) :             156.708ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/branch_conds_EX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.666ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.703ns  (logic 5.086ns (52.416%)  route 4.617ns (47.584%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.596    -0.897    processor/data_mem/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.975 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.041    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.466 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=18, routed)          1.477     3.943    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[1]
    SLICE_X11Y89         LUT5 (Prop_lut5_I1_O)        0.124     4.067 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_2_replica_2/O
                         net (fo=5, routed)           0.603     4.669    processor/stage_IFID/EX_reg_reg[4]_repN_7_alias
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124     4.793 r  processor/stage_IFID/operation_result[1]_i_9/O
                         net (fo=3, routed)           1.019     5.812    processor/stage_EX/ALU/add_inst/branch_conds_EX_reg[2]_i_3[1]
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.124     5.936 r  processor/stage_EX/ALU/add_inst/branch_conds_EX[2]_i_6/O
                         net (fo=1, routed)           0.000     5.936    processor/stage_IFID/branch_conds_EX_reg[2][1]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.486 r  processor/stage_IFID/branch_conds_EX_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.486    processor/stage_IFID/branch_conds_EX_reg[2]_i_3_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.799 r  processor/stage_IFID/branch_conds_EX_reg[0]_i_4/O[3]
                         net (fo=3, routed)           0.691     7.490    processor/stage_IFID/stage_EX/ALU/adder_result[7]
    SLICE_X6Y102         LUT4 (Prop_lut4_I1_O)        0.306     7.796 r  processor/stage_IFID/branch_conds_EX[0]_i_5/O
                         net (fo=1, routed)           0.285     8.081    processor/stage_IFID/branch_conds_EX[0]_i_5_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.205 r  processor/stage_IFID/branch_conds_EX[0]_i_3/O
                         net (fo=2, routed)           0.477     8.682    processor/stage_IFID/stage_EX/ALU/COMP_gt1__6
    SLICE_X4Y102         LUT3 (Prop_lut3_I2_O)        0.124     8.806 r  processor/stage_IFID/branch_conds_EX[0]_i_1/O
                         net (fo=1, routed)           0.000     8.806    processor/stage_EX/branch_conds_EX_reg[0]_0[3]
    SLICE_X4Y102         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.373    processor/stage_EX/clk_out1
    SLICE_X4Y102         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[0]/C
                         clock pessimism              0.490   165.863    
                         clock uncertainty           -0.377   165.485    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)        0.029   165.514    processor/stage_EX/branch_conds_EX_reg[0]
  -------------------------------------------------------------------
                         required time                        165.514    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                156.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 processor/stage_EX/branch_conds_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.004%)  route 0.345ns (64.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.673    -0.490    processor/stage_EX/clk_out1
    SLICE_X4Y109         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  processor/stage_EX/branch_conds_EX_reg[4]/Q
                         net (fo=4, routed)           0.229    -0.120    processor/stage_EX/branch_conds_EX[4]
    SLICE_X2Y111         LUT4 (Prop_lut4_I2_O)        0.045    -0.075 r  processor/stage_EX/branch_conds_MEMWB[2]_i_1/O
                         net (fo=1, routed)           0.116     0.041    processor/stage_MEMWB/D[1]
    SLICE_X3Y111         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_MEMWB/clk_out1
    SLICE_X3Y111         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/C
                         clock pessimism              0.269    -0.453    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.066    -0.387    processor/stage_MEMWB/branch_conds_MEMWB_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/data_mem/memory_file_reg_0_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.766%)  route 0.538ns (79.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.564    -0.600    processor/stage_EX/clk_out1
    SLICE_X9Y94          FDRE                                         r  processor/stage_EX/data_wr_addr_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  processor/stage_EX/data_wr_addr_reg[8]_replica/Q
                         net (fo=9, routed)           0.538     0.079    processor/data_mem/data_wr_addr_reg[15]_0[8]_repN_alias
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.861    -0.810    processor/data_mem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKARDCLK
                         clock pessimism              0.273    -0.536    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.353    processor/data_mem/memory_file_reg_0_2
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 processor/stage_IFID/IFID_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/EX_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.788%)  route 0.385ns (73.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_IFID/clk_out1
    SLICE_X5Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_IFID/IFID_reg_reg[17]/Q
                         net (fo=1, routed)           0.385     0.035    processor/stage_EX/Q[9]
    SLICE_X6Y110         FDRE                                         r  processor/stage_EX/EX_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.946    -0.725    processor/stage_EX/clk_out1
    SLICE_X6Y110         FDRE                                         r  processor/stage_EX/EX_reg_reg[1]/C
                         clock pessimism              0.249    -0.475    
    SLICE_X6Y110         FDRE (Hold_fdre_C_D)         0.076    -0.399    processor/stage_EX/EX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA/CLK
                         clock pessimism              0.269    -0.480    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.171    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.269    -0.480    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.171    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB/CLK
                         clock pessimism              0.269    -0.480    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.171    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.269    -0.480    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.171    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC/CLK
                         clock pessimism              0.269    -0.480    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.171    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.269    -0.480    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.171    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMS32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMS32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMD/CLK
                         clock pessimism              0.269    -0.480    
    SLICE_X10Y106        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.171    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.439    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 83.333 }
Period(ns):         166.666
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.666     163.303    RAMB36_X0Y16     processor/data_mem/memory_file_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.666     163.303    RAMB36_X0Y12     processor/data_mem/memory_file_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.666     163.303    RAMB36_X0Y14     processor/data_mem/memory_file_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.666     163.303    RAMB36_X0Y18     processor/data_mem/memory_file_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.666     163.303    RAMB36_X0Y20     processor/data_mem/memory_file_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.666     163.303    RAMB36_X0Y22     processor/data_mem/memory_file_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.666     163.303    RAMB36_X0Y24     processor/data_mem/memory_file_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.666     163.303    RAMB36_X0Y26     processor/data_mem/memory_file_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.666     163.303    RAMB36_X0Y17     processor/data_mem/memory_file_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.666     163.303    RAMB36_X0Y13     processor/data_mem/memory_file_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       166.666     46.694     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         83.333      82.083     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       78.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.551ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/receiver/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 1.057ns (25.556%)  route 3.079ns (74.444%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.040 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    -0.684    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          0.859     0.631    UART/receiver/full_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.124     0.755 f  UART/receiver/full_lut/LUT6/O
                         net (fo=2, routed)           0.801     1.556    UART/receiver/data_present_lut/I0
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.152     1.708 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711     2.420    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT5 (Prop_lut5_I2_O)        0.325     2.745 r  UART/receiver/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.708     3.452    UART/receiver/pointer_value[0]
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.040    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
                         clock pessimism              0.584    82.624    
                         clock uncertainty           -0.338    82.286    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)       -0.282    82.004    UART/receiver/pointer0_flop
  -------------------------------------------------------------------
                         required time                         82.004    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                 78.551    

Slack (MET) :             78.883ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/receiver/pointer1_flop_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.064ns (26.179%)  route 3.000ns (73.821%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.040 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    -0.684    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          0.859     0.631    UART/receiver/full_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.124     0.755 f  UART/receiver/full_lut/LUT6/O
                         net (fo=2, routed)           0.801     1.556    UART/receiver/data_present_lut/I0
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.152     1.708 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711     2.420    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.332     2.752 r  UART/receiver/pointer01_lut/LUT6/O
                         net (fo=2, routed)           0.629     3.380    UART/receiver/pointer_value[1]
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.040    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/C
                         clock pessimism              0.609    82.649    
                         clock uncertainty           -0.338    82.311    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)       -0.047    82.264    UART/receiver/pointer1_flop_replica
  -------------------------------------------------------------------
                         required time                         82.264    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                 78.883    

Slack (MET) :             79.253ns  (required time - arrival time)
  Source:                 UART/transmitter/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.398ns (37.075%)  route 2.373ns (62.925%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.808    -0.685    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.419    -0.266 f  UART/transmitter/pointer0_flop/Q
                         net (fo=14, routed)          0.829     0.563    UART/transmitter/full_lut/I0
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.327     0.890 f  UART/transmitter/full_lut/LUT5/O
                         net (fo=3, routed)           0.621     1.511    UART/transmitter/data_present_lut/I4
    SLICE_X0Y106         LUT5 (Prop_lut5_I4_O)        0.326     1.837 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.923     2.760    UART/transmitter/pointer01_lut/I2
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.326     3.086 r  UART/transmitter/pointer01_lut/LUT6/O
                         net (fo=1, routed)           0.000     3.086    UART/transmitter/pointer_value[1]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.682    82.039    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/C
                         clock pessimism              0.609    82.648    
                         clock uncertainty           -0.338    82.310    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.029    82.339    UART/transmitter/pointer1_flop
  -------------------------------------------------------------------
                         required time                         82.339    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                 79.253    

Slack (MET) :             79.273ns  (required time - arrival time)
  Source:                 UART/transmitter/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.424ns (37.506%)  route 2.373ns (62.494%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.808    -0.685    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.419    -0.266 f  UART/transmitter/pointer0_flop/Q
                         net (fo=14, routed)          0.829     0.563    UART/transmitter/full_lut/I0
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.327     0.890 f  UART/transmitter/full_lut/LUT5/O
                         net (fo=3, routed)           0.621     1.511    UART/transmitter/data_present_lut/I4
    SLICE_X0Y106         LUT5 (Prop_lut5_I4_O)        0.326     1.837 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.923     2.760    UART/transmitter/pointer01_lut/I2
    SLICE_X3Y107         LUT5 (Prop_lut5_I2_O)        0.352     3.112 r  UART/transmitter/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.000     3.112    UART/transmitter/pointer_value[0]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.682    82.039    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
                         clock pessimism              0.609    82.648    
                         clock uncertainty           -0.338    82.310    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.075    82.385    UART/transmitter/pointer0_flop
  -------------------------------------------------------------------
                         required time                         82.385    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                 79.273    

Slack (MET) :             79.526ns  (required time - arrival time)
  Source:                 UART/transmitter/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/data_present_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.842ns (25.036%)  route 2.521ns (74.964%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.040 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.808    -0.685    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  UART/transmitter/pointer0_flop/Q
                         net (fo=14, routed)          0.829     0.563    UART/transmitter/full_lut/I0
    SLICE_X1Y106         LUT6 (Prop_lut6_I0_O)        0.299     0.862 f  UART/transmitter/full_lut/LUT6/O
                         net (fo=2, routed)           0.814     1.677    UART/transmitter/data_present_lut/I0
    SLICE_X0Y106         LUT6 (Prop_lut6_I0_O)        0.124     1.801 r  UART/transmitter/data_present_lut/LUT6/O
                         net (fo=1, routed)           0.878     2.678    UART/transmitter/data_present_value
    SLICE_X0Y106         FDRE                                         r  UART/transmitter/data_present_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.040    UART/transmitter/CLK
    SLICE_X0Y106         FDRE                                         r  UART/transmitter/data_present_flop/C
                         clock pessimism              0.584    82.624    
                         clock uncertainty           -0.338    82.286    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)       -0.081    82.205    UART/transmitter/data_present_flop
  -------------------------------------------------------------------
                         required time                         82.205    
                         arrival time                          -2.678    
  -------------------------------------------------------------------
                         slack                                 79.526    

Slack (MET) :             79.615ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/receiver/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 1.064ns (30.972%)  route 2.371ns (69.028%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.040 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    -0.684    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          0.859     0.631    UART/receiver/full_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.124     0.755 f  UART/receiver/full_lut/LUT6/O
                         net (fo=2, routed)           0.801     1.556    UART/receiver/data_present_lut/I0
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.152     1.708 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711     2.420    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.332     2.752 r  UART/receiver/pointer01_lut/LUT6/O
                         net (fo=2, routed)           0.000     2.752    UART/receiver/pointer_value[1]
    SLICE_X2Y104         FDRE                                         r  UART/receiver/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.040    UART/receiver/CLK
    SLICE_X2Y104         FDRE                                         r  UART/receiver/pointer1_flop/C
                         clock pessimism              0.584    82.624    
                         clock uncertainty           -0.338    82.286    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)        0.081    82.367    UART/receiver/pointer1_flop
  -------------------------------------------------------------------
                         required time                         82.367    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                 79.615    

Slack (MET) :             79.752ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/receiver/data_present_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.704ns (22.445%)  route 2.433ns (77.555%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.040 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    -0.684    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          0.859     0.631    UART/receiver/full_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.124     0.755 f  UART/receiver/full_lut/LUT6/O
                         net (fo=2, routed)           0.801     1.556    UART/receiver/data_present_lut/I0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124     1.680 r  UART/receiver/data_present_lut/LUT6/O
                         net (fo=1, routed)           0.772     2.453    UART/receiver/data_present_value
    SLICE_X3Y103         FDRE                                         r  UART/receiver/data_present_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.040    UART/receiver/CLK
    SLICE_X3Y103         FDRE                                         r  UART/receiver/data_present_flop/C
                         clock pessimism              0.584    82.624    
                         clock uncertainty           -0.338    82.286    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)       -0.081    82.205    UART/receiver/data_present_flop
  -------------------------------------------------------------------
                         required time                         82.205    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                 79.752    

Slack (MET) :             79.761ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/baud_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.842ns (30.290%)  route 1.938ns (69.710%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.810    -0.683    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.264 f  UART/baud_count_reg[4]/Q
                         net (fo=4, routed)           1.290     1.026    UART/baud_count_reg[4]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.299     1.325 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.164     1.489    UART/en_16_x_baud_i_2_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     1.613 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484     2.097    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684    82.041    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[0]/C
                         clock pessimism              0.584    82.625    
                         clock uncertainty           -0.338    82.287    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.429    81.858    UART/baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                         81.858    
                         arrival time                          -2.097    
  -------------------------------------------------------------------
                         slack                                 79.761    

Slack (MET) :             79.761ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/baud_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.842ns (30.290%)  route 1.938ns (69.710%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.810    -0.683    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.264 f  UART/baud_count_reg[4]/Q
                         net (fo=4, routed)           1.290     1.026    UART/baud_count_reg[4]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.299     1.325 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.164     1.489    UART/en_16_x_baud_i_2_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     1.613 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484     2.097    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684    82.041    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[2]/C
                         clock pessimism              0.584    82.625    
                         clock uncertainty           -0.338    82.287    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.429    81.858    UART/baud_count_reg[2]
  -------------------------------------------------------------------
                         required time                         81.858    
                         arrival time                          -2.097    
  -------------------------------------------------------------------
                         slack                                 79.761    

Slack (MET) :             79.761ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/baud_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.842ns (30.290%)  route 1.938ns (69.710%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.810    -0.683    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.264 f  UART/baud_count_reg[4]/Q
                         net (fo=4, routed)           1.290     1.026    UART/baud_count_reg[4]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.299     1.325 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.164     1.489    UART/en_16_x_baud_i_2_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     1.613 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484     2.097    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684    82.041    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[5]/C
                         clock pessimism              0.584    82.625    
                         clock uncertainty           -0.338    82.287    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.429    81.858    UART/baud_count_reg[5]
  -------------------------------------------------------------------
                         required time                         81.858    
                         arrival time                          -2.097    
  -------------------------------------------------------------------
                         slack                                 79.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[5].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/data_width_loop[5].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[5].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.003 r  UART/transmitter/data_width_loop[5].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.003    UART/transmitter/store_data[5]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[5].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[5].storage_flop/C
                         clock pessimism              0.232    -0.488    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.131    -0.357    UART/transmitter/data_width_loop[5].storage_flop
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[7].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/data_width_loop[7].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.487ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[7].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.487    -0.001 r  UART/transmitter/data_width_loop[7].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.001    UART/transmitter/store_data[7]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[7].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[7].storage_flop/C
                         clock pessimism              0.232    -0.488    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.131    -0.357    UART/transmitter/data_width_loop[7].storage_flop
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[4].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/data_width_loop[4].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[4].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.000 r  UART/transmitter/data_width_loop[4].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.000    UART/transmitter/store_data[4]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[4].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[4].storage_flop/C
                         clock pessimism              0.232    -0.488    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.131    -0.357    UART/transmitter/data_width_loop[4].storage_flop
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[6].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/data_width_loop[6].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[6].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.000 r  UART/transmitter/data_width_loop[6].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.000    UART/transmitter/store_data[6]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[6].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[6].storage_flop/C
                         clock pessimism              0.232    -0.488    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.131    -0.357    UART/transmitter/data_width_loop[6].storage_flop
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[2].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/data_width_loop[2].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.482ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482    -0.006 r  UART/transmitter/data_width_loop[2].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.006    UART/transmitter/store_data[2]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[2].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[2].storage_flop/C
                         clock pessimism              0.232    -0.488    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.367    UART/transmitter/data_width_loop[2].storage_flop
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[1].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/data_width_loop[1].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.004 r  UART/transmitter/data_width_loop[1].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.004    UART/transmitter/store_data[1]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[1].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[1].storage_flop/C
                         clock pessimism              0.232    -0.488    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.367    UART/transmitter/data_width_loop[1].storage_flop
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[3].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/data_width_loop[3].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.004 r  UART/transmitter/data_width_loop[3].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.004    UART/transmitter/store_data[3]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[3].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[3].storage_flop/C
                         clock pessimism              0.232    -0.488    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.367    UART/transmitter/data_width_loop[3].storage_flop
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[0].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/data_width_loop[0].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     0.002 r  UART/transmitter/data_width_loop[0].storage_srl/Q
                         net (fo=1, routed)           0.000     0.002    UART/transmitter/store_data[0]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[0].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[0].storage_flop/C
                         clock pessimism              0.232    -0.488    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.120    -0.368    UART/transmitter/data_width_loop[0].storage_flop
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 UART/receiver/sample_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/receiver/stop_bit_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.246ns (49.316%)  route 0.253ns (50.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.676    -0.487    UART/receiver/CLK
    SLICE_X2Y102         FDRE                                         r  UART/receiver/sample_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.148    -0.339 r  UART/receiver/sample_flop/Q
                         net (fo=6, routed)           0.253    -0.087    UART/receiver/stop_bit_lut/I1
    SLICE_X3Y102         LUT6 (Prop_lut6_I1_O)        0.098     0.011 r  UART/receiver/stop_bit_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.011    UART/receiver/stop_bit_value
    SLICE_X3Y102         FDRE                                         r  UART/receiver/stop_bit_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.951    -0.720    UART/receiver/CLK
    SLICE_X3Y102         FDRE                                         r  UART/receiver/stop_bit_flop/C
                         clock pessimism              0.245    -0.474    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.092    -0.382    UART/receiver/stop_bit_flop
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 UART/receiver/data6_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/receiver/data5_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.247ns (46.705%)  route 0.282ns (53.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/receiver/CLK
    SLICE_X2Y103         FDRE                                         r  UART/receiver/data6_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.148    -0.340 r  UART/receiver/data6_flop/Q
                         net (fo=5, routed)           0.282    -0.059    UART/receiver/data45_lut/I2
    SLICE_X1Y103         LUT6 (Prop_lut6_I2_O)        0.099     0.040 r  UART/receiver/data45_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.040    UART/receiver/data_value[5]
    SLICE_X1Y103         FDRE                                         r  UART/receiver/data5_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/receiver/CLK
    SLICE_X1Y103         FDRE                                         r  UART/receiver/data5_flop/C
                         clock pessimism              0.248    -0.472    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.092    -0.380    UART/receiver/data5_flop
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.421    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clock_wizard/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X3Y101     UART/baud_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X0Y102     UART/baud_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X3Y101     UART/baud_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X0Y102     UART/baud_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X0Y102     UART/baud_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X3Y101     UART/baud_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X0Y102     UART/baud_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X0Y102     UART/baud_count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.666      40.686     SLICE_X2Y96      UART/receiver/data_width_loop[0].storage_srl/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         41.666      40.686     SLICE_X2Y96      UART/receiver/data_width_loop[0].storage_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.666      40.686     SLICE_X6Y103     UART/receiver/data_width_loop[1].storage_srl/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         41.666      40.687     SLICE_X6Y103     UART/receiver/data_width_loop[1].storage_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.666      40.686     SLICE_X6Y103     UART/receiver/data_width_loop[2].storage_srl/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         41.666      40.687     SLICE_X6Y103     UART/receiver/data_width_loop[2].storage_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.666      40.686     SLICE_X6Y103     UART/receiver/data_width_loop[3].storage_srl/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         41.666      40.687     SLICE_X6Y103     UART/receiver/data_width_loop[3].storage_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.666      40.686     SLICE_X6Y103     UART/receiver/data_width_loop[4].storage_srl/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         41.666      40.687     SLICE_X6Y103     UART/receiver/data_width_loop[4].storage_srl/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         41.666      40.687     SLICE_X2Y96      UART/receiver/data_width_loop[0].storage_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.666      40.687     SLICE_X2Y96      UART/receiver/data_width_loop[0].storage_srl/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         41.666      40.687     SLICE_X6Y103     UART/receiver/data_width_loop[1].storage_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.666      40.686     SLICE_X6Y103     UART/receiver/data_width_loop[1].storage_srl/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         41.666      40.687     SLICE_X6Y103     UART/receiver/data_width_loop[2].storage_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.666      40.686     SLICE_X6Y103     UART/receiver/data_width_loop[2].storage_srl/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         41.666      40.687     SLICE_X6Y103     UART/receiver/data_width_loop[3].storage_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.666      40.686     SLICE_X6Y103     UART/receiver/data_width_loop[3].storage_srl/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         41.666      40.687     SLICE_X6Y103     UART/receiver/data_width_loop[4].storage_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.666      40.686     SLICE_X6Y103     UART/receiver/data_width_loop[4].storage_srl/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    clock_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      154.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             154.373ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.660ns  (clk_out1_clk_wiz_0_1 rise@166.660ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.665ns  (logic 6.247ns (53.552%)  route 5.418ns (46.448%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 165.126 - 166.660 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772    -0.721    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.151 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.216    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.641 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107     3.748    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124     3.872 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261     5.133    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     5.257 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000     5.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.658 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.658    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.880 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344     6.224    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.523 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627     7.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.670 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114     8.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.908 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.908    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.421 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.421    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.736 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[3]
                         net (fo=1, routed)           0.901    10.637    processor/stage_IFID/operation_result_reg[7][6]
    SLICE_X11Y99         LUT6 (Prop_lut6_I5_O)        0.307    10.944 r  processor/stage_IFID/operation_result[7]_i_1_comp/O
                         net (fo=1, routed)           0.000    10.944    processor/stage_EX/operation_result_reg[7]_1[7]
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.066 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.227    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.006 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.593    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.684 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.442   165.126    processor/stage_EX/clk_out1
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
                         clock pessimism              0.490   165.615    
                         clock uncertainty           -0.329   165.286    
    SLICE_X11Y99         FDRE (Setup_fdre_C_D)        0.031   165.317    processor/stage_EX/operation_result_reg[7]
  -------------------------------------------------------------------
                         required time                        165.317    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                154.373    

Slack (MET) :             154.487ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/operation_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.660ns  (clk_out1_clk_wiz_0_1 rise@166.660ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.552ns  (logic 6.254ns (54.137%)  route 5.298ns (45.863%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 165.126 - 166.660 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772    -0.721    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.151 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.216    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.641 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107     3.748    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124     3.872 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261     5.133    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     5.257 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000     5.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.658 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.658    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.880 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344     6.224    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.523 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627     7.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.670 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114     8.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.908 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.908    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.421 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.421    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.744 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[1]
                         net (fo=1, routed)           0.781    10.525    processor/stage_IFID/operation_result_reg[7][4]
    SLICE_X11Y99         LUT6 (Prop_lut6_I3_O)        0.306    10.831 r  processor/stage_IFID/operation_result[5]_i_1_comp/O
                         net (fo=1, routed)           0.000    10.831    processor/stage_EX/operation_result_reg[7]_1[5]
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.066 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.227    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.006 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.593    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.684 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.442   165.126    processor/stage_EX/clk_out1
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C
                         clock pessimism              0.490   165.615    
                         clock uncertainty           -0.329   165.286    
    SLICE_X11Y99         FDRE (Setup_fdre_C_D)        0.032   165.318    processor/stage_EX/operation_result_reg[5]
  -------------------------------------------------------------------
                         required time                        165.318    
                         arrival time                         -10.831    
  -------------------------------------------------------------------
                         slack                                154.487    

Slack (MET) :             154.502ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/operation_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.660ns  (clk_out1_clk_wiz_0_1 rise@166.660ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.535ns  (logic 6.289ns (54.519%)  route 5.246ns (45.481%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT5=2 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 165.125 - 166.660 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772    -0.721    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.151 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.216    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.641 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107     3.748    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124     3.872 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261     5.133    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     5.257 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000     5.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.658 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.658    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.880 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344     6.224    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.523 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627     7.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.670 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114     8.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.908 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.908    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.421 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.421    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.660 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[2]
                         net (fo=1, routed)           0.578    10.238    processor/stage_IFID/operation_result_reg[7][5]
    SLICE_X11Y96         LUT6 (Prop_lut6_I4_O)        0.301    10.539 r  processor/stage_IFID/operation_result[6]_i_5/O
                         net (fo=1, routed)           0.151    10.690    processor/stage_IFID/operation_result[6]_i_5_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I5_O)        0.124    10.814 r  processor/stage_IFID/operation_result[6]_i_1/O
                         net (fo=1, routed)           0.000    10.814    processor/stage_EX/operation_result_reg[7]_1[6]
    SLICE_X11Y96         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.066 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.227    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.006 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.593    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.684 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441   165.125    processor/stage_EX/clk_out1
    SLICE_X11Y96         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C
                         clock pessimism              0.490   165.614    
                         clock uncertainty           -0.329   165.285    
    SLICE_X11Y96         FDRE (Setup_fdre_C_D)        0.031   165.316    processor/stage_EX/operation_result_reg[6]
  -------------------------------------------------------------------
                         required time                        165.316    
                         arrival time                         -10.814    
  -------------------------------------------------------------------
                         slack                                154.502    

Slack (MET) :             154.529ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/operation_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.660ns  (clk_out1_clk_wiz_0_1 rise@166.660ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 6.027ns (52.363%)  route 5.483ns (47.637%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 165.126 - 166.660 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772    -0.721    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.151 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.216    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.641 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107     3.748    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124     3.872 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261     5.133    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     5.257 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000     5.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.658 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.658    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.880 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344     6.224    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.523 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627     7.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.670 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114     8.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.908 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.908    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.516 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/O[3]
                         net (fo=1, routed)           0.966    10.482    processor/stage_IFID/operation_result_reg[7][2]
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.307    10.789 r  processor/stage_IFID/operation_result[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    10.789    processor/stage_EX/operation_result_reg[7]_1[3]
    SLICE_X11Y97         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.066 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.227    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.006 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.593    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.684 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.442   165.126    processor/stage_EX/clk_out1
    SLICE_X11Y97         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C
                         clock pessimism              0.490   165.615    
                         clock uncertainty           -0.329   165.286    
    SLICE_X11Y97         FDRE (Setup_fdre_C_D)        0.032   165.318    processor/stage_EX/operation_result_reg[3]
  -------------------------------------------------------------------
                         required time                        165.318    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                154.529    

Slack (MET) :             154.731ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/operation_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.660ns  (clk_out1_clk_wiz_0_1 rise@166.660ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.307ns  (logic 6.139ns (54.295%)  route 5.168ns (45.705%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 165.125 - 166.660 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772    -0.721    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.151 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.216    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.641 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107     3.748    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124     3.872 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261     5.133    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     5.257 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000     5.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.658 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.658    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.880 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344     6.224    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.523 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627     7.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.670 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114     8.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.908 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.908    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.421 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.421    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.640 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[0]
                         net (fo=1, routed)           0.650    10.290    processor/stage_IFID/operation_result_reg[7][3]
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.295    10.585 r  processor/stage_IFID/operation_result[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    10.585    processor/stage_EX/operation_result_reg[7]_1[4]
    SLICE_X11Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.066 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.227    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.006 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.593    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.684 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441   165.125    processor/stage_EX/clk_out1
    SLICE_X11Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C
                         clock pessimism              0.490   165.614    
                         clock uncertainty           -0.329   165.285    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.031   165.316    processor/stage_EX/operation_result_reg[4]
  -------------------------------------------------------------------
                         required time                        165.316    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                154.731    

Slack (MET) :             154.740ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/operation_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.660ns  (clk_out1_clk_wiz_0_1 rise@166.660ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.347ns  (logic 6.081ns (53.592%)  route 5.266ns (46.408%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT5=3 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 165.125 - 166.660 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772    -0.721    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.151 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.216    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.641 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107     3.748    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124     3.872 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261     5.133    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     5.257 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000     5.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.658 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.658    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.880 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344     6.224    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.523 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627     7.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.670 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114     8.784    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124     8.908 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     8.908    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.452 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/O[2]
                         net (fo=1, routed)           0.587    10.039    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0[2]
    SLICE_X10Y94         LUT5 (Prop_lut5_I3_O)        0.301    10.340 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[2]_i_5/O
                         net (fo=1, routed)           0.162    10.502    processor/stage_IFID/operation_result_reg[2]
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.124    10.626 r  processor/stage_IFID/operation_result[2]_i_1/O
                         net (fo=1, routed)           0.000    10.626    processor/stage_EX/operation_result_reg[7]_1[2]
    SLICE_X10Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.066 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.227    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.006 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.593    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.684 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441   165.125    processor/stage_EX/clk_out1
    SLICE_X10Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C
                         clock pessimism              0.490   165.614    
                         clock uncertainty           -0.329   165.285    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)        0.081   165.366    processor/stage_EX/operation_result_reg[2]
  -------------------------------------------------------------------
                         required time                        165.366    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                154.740    

Slack (MET) :             154.902ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.660ns  (clk_out1_clk_wiz_0_1 rise@166.660ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.183ns  (logic 5.484ns (49.038%)  route 5.699ns (50.962%))
  Logic Levels:           12  (CARRY4=4 LUT5=2 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 165.125 - 166.660 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772    -0.721    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.151 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.216    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.641 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107     3.748    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124     3.872 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261     5.133    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     5.257 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000     5.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.658 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.658    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.880 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344     6.224    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.523 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627     7.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.670 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.055     8.726    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.850 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_32/O
                         net (fo=2, routed)           0.416     9.266    processor/stage_IFID/operation_result[2]_i_5
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  processor/stage_IFID/operation_result[7]_i_22/O
                         net (fo=8, routed)           0.663    10.053    processor/stage_IFID/IFID_reg_reg[33]_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.124    10.177 r  processor/stage_IFID/operation_result[1]_i_5/O
                         net (fo=1, routed)           0.161    10.338    processor/stage_IFID/operation_result[1]_i_5_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I5_O)        0.124    10.462 r  processor/stage_IFID/operation_result[1]_i_1/O
                         net (fo=1, routed)           0.000    10.462    processor/stage_EX/operation_result_reg[7]_1[1]
    SLICE_X10Y95         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.066 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.227    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.006 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.593    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.684 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441   165.125    processor/stage_EX/clk_out1
    SLICE_X10Y95         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C
                         clock pessimism              0.490   165.614    
                         clock uncertainty           -0.329   165.285    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.079   165.364    processor/stage_EX/operation_result_reg[1]
  -------------------------------------------------------------------
                         required time                        165.364    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                154.902    

Slack (MET) :             154.942ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/operation_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.660ns  (clk_out1_clk_wiz_0_1 rise@166.660ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.145ns  (logic 5.484ns (49.206%)  route 5.661ns (50.794%))
  Logic Levels:           12  (CARRY4=4 LUT5=3 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 165.125 - 166.660 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772    -0.721    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.151 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.216    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.641 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107     3.748    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124     3.872 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261     5.133    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124     5.257 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000     5.257    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.658 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.658    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.880 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344     6.224    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299     6.523 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627     7.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.553 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.553    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.670 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.055     8.726    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.850 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_32/O
                         net (fo=2, routed)           0.416     9.266    processor/stage_IFID/operation_result[2]_i_5
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124     9.390 r  processor/stage_IFID/operation_result[7]_i_22/O
                         net (fo=8, routed)           0.624    10.014    processor/stage_IFID/IFID_reg_reg[33]_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.138 r  processor/stage_IFID/operation_result[0]_i_7/O
                         net (fo=1, routed)           0.162    10.300    processor/stage_IFID/operation_result[0]_i_7_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124    10.424 r  processor/stage_IFID/operation_result[0]_i_1/O
                         net (fo=1, routed)           0.000    10.424    processor/stage_EX/operation_result_reg[7]_1[0]
    SLICE_X10Y93         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.066 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.227    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.006 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.593    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.684 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441   165.125    processor/stage_EX/clk_out1
    SLICE_X10Y93         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C
                         clock pessimism              0.490   165.614    
                         clock uncertainty           -0.329   165.285    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.081   165.366    processor/stage_EX/operation_result_reg[0]
  -------------------------------------------------------------------
                         required time                        165.366    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                154.942    

Slack (MET) :             156.724ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/branch_conds_EX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.660ns  (clk_out1_clk_wiz_0_1 rise@166.660ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.733ns  (logic 5.086ns (52.253%)  route 4.647ns (47.747%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 165.368 - 166.660 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.596    -0.897    processor/data_mem/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.975 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.041    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.466 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=18, routed)          1.477     3.943    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[1]
    SLICE_X11Y89         LUT5 (Prop_lut5_I1_O)        0.124     4.067 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_2_replica_2/O
                         net (fo=5, routed)           0.603     4.669    processor/stage_IFID/EX_reg_reg[4]_repN_7_alias
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124     4.793 r  processor/stage_IFID/operation_result[1]_i_9/O
                         net (fo=3, routed)           1.019     5.812    processor/stage_EX/ALU/add_inst/branch_conds_EX_reg[2]_i_3[1]
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.124     5.936 r  processor/stage_EX/ALU/add_inst/branch_conds_EX[2]_i_6/O
                         net (fo=1, routed)           0.000     5.936    processor/stage_IFID/branch_conds_EX_reg[2][1]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.486 r  processor/stage_IFID/branch_conds_EX_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.486    processor/stage_IFID/branch_conds_EX_reg[2]_i_3_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.799 r  processor/stage_IFID/branch_conds_EX_reg[0]_i_4/O[3]
                         net (fo=3, routed)           0.691     7.490    processor/stage_IFID/stage_EX/ALU/adder_result[7]
    SLICE_X6Y102         LUT4 (Prop_lut4_I1_O)        0.306     7.796 r  processor/stage_IFID/branch_conds_EX[0]_i_5/O
                         net (fo=1, routed)           0.285     8.081    processor/stage_IFID/branch_conds_EX[0]_i_5_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.205 r  processor/stage_IFID/branch_conds_EX[0]_i_3/O
                         net (fo=2, routed)           0.507     8.713    processor/stage_IFID/stage_EX/ALU/COMP_gt1__6
    SLICE_X1Y102         LUT3 (Prop_lut3_I2_O)        0.124     8.837 r  processor/stage_IFID/branch_conds_EX[1]_i_1/O
                         net (fo=1, routed)           0.000     8.837    processor/stage_EX/branch_conds_EX_reg[0]_0[2]
    SLICE_X1Y102         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.066 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.227    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.006 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.593    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.684 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.684   165.368    processor/stage_EX/clk_out1
    SLICE_X1Y102         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[1]/C
                         clock pessimism              0.490   165.858    
                         clock uncertainty           -0.329   165.528    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)        0.032   165.560    processor/stage_EX/branch_conds_EX_reg[1]
  -------------------------------------------------------------------
                         required time                        165.560    
                         arrival time                          -8.837    
  -------------------------------------------------------------------
                         slack                                156.724    

Slack (MET) :             156.750ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/branch_conds_EX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.660ns  (clk_out1_clk_wiz_0_1 rise@166.660ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.703ns  (logic 5.086ns (52.416%)  route 4.617ns (47.584%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.367 - 166.660 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.596    -0.897    processor/data_mem/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     1.975 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.041    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     2.466 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=18, routed)          1.477     3.943    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[1]
    SLICE_X11Y89         LUT5 (Prop_lut5_I1_O)        0.124     4.067 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_2_replica_2/O
                         net (fo=5, routed)           0.603     4.669    processor/stage_IFID/EX_reg_reg[4]_repN_7_alias
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124     4.793 r  processor/stage_IFID/operation_result[1]_i_9/O
                         net (fo=3, routed)           1.019     5.812    processor/stage_EX/ALU/add_inst/branch_conds_EX_reg[2]_i_3[1]
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.124     5.936 r  processor/stage_EX/ALU/add_inst/branch_conds_EX[2]_i_6/O
                         net (fo=1, routed)           0.000     5.936    processor/stage_IFID/branch_conds_EX_reg[2][1]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.486 r  processor/stage_IFID/branch_conds_EX_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.486    processor/stage_IFID/branch_conds_EX_reg[2]_i_3_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.799 r  processor/stage_IFID/branch_conds_EX_reg[0]_i_4/O[3]
                         net (fo=3, routed)           0.691     7.490    processor/stage_IFID/stage_EX/ALU/adder_result[7]
    SLICE_X6Y102         LUT4 (Prop_lut4_I1_O)        0.306     7.796 r  processor/stage_IFID/branch_conds_EX[0]_i_5/O
                         net (fo=1, routed)           0.285     8.081    processor/stage_IFID/branch_conds_EX[0]_i_5_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I4_O)        0.124     8.205 r  processor/stage_IFID/branch_conds_EX[0]_i_3/O
                         net (fo=2, routed)           0.477     8.682    processor/stage_IFID/stage_EX/ALU/COMP_gt1__6
    SLICE_X4Y102         LUT3 (Prop_lut3_I2_O)        0.124     8.806 r  processor/stage_IFID/branch_conds_EX[0]_i_1/O
                         net (fo=1, routed)           0.000     8.806    processor/stage_EX/branch_conds_EX_reg[0]_0[3]
    SLICE_X4Y102         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.066 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.227    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.006 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.593    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.684 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.367    processor/stage_EX/clk_out1
    SLICE_X4Y102         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[0]/C
                         clock pessimism              0.490   165.857    
                         clock uncertainty           -0.329   165.527    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)        0.029   165.556    processor/stage_EX/branch_conds_EX_reg[0]
  -------------------------------------------------------------------
                         required time                        165.556    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                156.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 processor/stage_EX/branch_conds_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.004%)  route 0.345ns (64.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.673    -0.490    processor/stage_EX/clk_out1
    SLICE_X4Y109         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  processor/stage_EX/branch_conds_EX_reg[4]/Q
                         net (fo=4, routed)           0.229    -0.120    processor/stage_EX/branch_conds_EX[4]
    SLICE_X2Y111         LUT4 (Prop_lut4_I2_O)        0.045    -0.075 r  processor/stage_EX/branch_conds_MEMWB[2]_i_1/O
                         net (fo=1, routed)           0.116     0.041    processor/stage_MEMWB/D[1]
    SLICE_X3Y111         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_MEMWB/clk_out1
    SLICE_X3Y111         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/C
                         clock pessimism              0.269    -0.453    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.066    -0.387    processor/stage_MEMWB/branch_conds_MEMWB_reg[2]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/data_mem/memory_file_reg_0_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.766%)  route 0.538ns (79.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.564    -0.600    processor/stage_EX/clk_out1
    SLICE_X9Y94          FDRE                                         r  processor/stage_EX/data_wr_addr_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  processor/stage_EX/data_wr_addr_reg[8]_replica/Q
                         net (fo=9, routed)           0.538     0.079    processor/data_mem/data_wr_addr_reg[15]_0[8]_repN_alias
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.861    -0.810    processor/data_mem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKARDCLK
                         clock pessimism              0.273    -0.536    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.353    processor/data_mem/memory_file_reg_0_2
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 processor/stage_IFID/IFID_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/EX_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.788%)  route 0.385ns (73.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_IFID/clk_out1
    SLICE_X5Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_IFID/IFID_reg_reg[17]/Q
                         net (fo=1, routed)           0.385     0.035    processor/stage_EX/Q[9]
    SLICE_X6Y110         FDRE                                         r  processor/stage_EX/EX_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.946    -0.725    processor/stage_EX/clk_out1
    SLICE_X6Y110         FDRE                                         r  processor/stage_EX/EX_reg_reg[1]/C
                         clock pessimism              0.249    -0.475    
    SLICE_X6Y110         FDRE (Hold_fdre_C_D)         0.076    -0.399    processor/stage_EX/EX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA/CLK
                         clock pessimism              0.269    -0.480    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.171    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.269    -0.480    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.171    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB/CLK
                         clock pessimism              0.269    -0.480    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.171    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.269    -0.480    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.171    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC/CLK
                         clock pessimism              0.269    -0.480    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.171    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.269    -0.480    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.171    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMS32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMS32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMD/CLK
                         clock pessimism              0.269    -0.480    
    SLICE_X10Y106        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.171    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.439    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 83.330 }
Period(ns):         166.660
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.660     163.297    RAMB36_X0Y16     processor/data_mem/memory_file_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.660     163.297    RAMB36_X0Y12     processor/data_mem/memory_file_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.660     163.297    RAMB36_X0Y14     processor/data_mem/memory_file_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.660     163.297    RAMB36_X0Y18     processor/data_mem/memory_file_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.660     163.297    RAMB36_X0Y20     processor/data_mem/memory_file_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.660     163.297    RAMB36_X0Y22     processor/data_mem/memory_file_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.660     163.297    RAMB36_X0Y24     processor/data_mem/memory_file_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.660     163.297    RAMB36_X0Y26     processor/data_mem/memory_file_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.660     163.297    RAMB36_X0Y17     processor/data_mem/memory_file_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         166.660     163.297    RAMB36_X0Y13     processor/data_mem/memory_file_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       166.660     46.700     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         83.330      82.080     SLICE_X10Y107    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       78.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.685ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.588ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/receiver/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 1.057ns (25.556%)  route 3.079ns (74.444%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.037 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    -0.684    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          0.859     0.631    UART/receiver/full_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.124     0.755 f  UART/receiver/full_lut/LUT6/O
                         net (fo=2, routed)           0.801     1.556    UART/receiver/data_present_lut/I0
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.152     1.708 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711     2.420    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT5 (Prop_lut5_I2_O)        0.325     2.745 r  UART/receiver/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.708     3.452    UART/receiver/pointer_value[0]
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.037    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
                         clock pessimism              0.584    82.621    
                         clock uncertainty           -0.299    82.322    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)       -0.282    82.040    UART/receiver/pointer0_flop
  -------------------------------------------------------------------
                         required time                         82.040    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                 78.588    

Slack (MET) :             78.919ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/receiver/pointer1_flop_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 1.064ns (26.179%)  route 3.000ns (73.821%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.037 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    -0.684    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          0.859     0.631    UART/receiver/full_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.124     0.755 f  UART/receiver/full_lut/LUT6/O
                         net (fo=2, routed)           0.801     1.556    UART/receiver/data_present_lut/I0
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.152     1.708 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711     2.420    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.332     2.752 r  UART/receiver/pointer01_lut/LUT6/O
                         net (fo=2, routed)           0.629     3.380    UART/receiver/pointer_value[1]
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.037    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/C
                         clock pessimism              0.609    82.646    
                         clock uncertainty           -0.299    82.347    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)       -0.047    82.300    UART/receiver/pointer1_flop_replica
  -------------------------------------------------------------------
                         required time                         82.300    
                         arrival time                          -3.380    
  -------------------------------------------------------------------
                         slack                                 78.919    

Slack (MET) :             79.289ns  (required time - arrival time)
  Source:                 UART/transmitter/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 1.398ns (37.075%)  route 2.373ns (62.925%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.036 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.808    -0.685    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.419    -0.266 f  UART/transmitter/pointer0_flop/Q
                         net (fo=14, routed)          0.829     0.563    UART/transmitter/full_lut/I0
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.327     0.890 f  UART/transmitter/full_lut/LUT5/O
                         net (fo=3, routed)           0.621     1.511    UART/transmitter/data_present_lut/I4
    SLICE_X0Y106         LUT5 (Prop_lut5_I4_O)        0.326     1.837 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.923     2.760    UART/transmitter/pointer01_lut/I2
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.326     3.086 r  UART/transmitter/pointer01_lut/LUT6/O
                         net (fo=1, routed)           0.000     3.086    UART/transmitter/pointer_value[1]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.682    82.036    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/C
                         clock pessimism              0.609    82.645    
                         clock uncertainty           -0.299    82.346    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.029    82.375    UART/transmitter/pointer1_flop
  -------------------------------------------------------------------
                         required time                         82.375    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                 79.289    

Slack (MET) :             79.309ns  (required time - arrival time)
  Source:                 UART/transmitter/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 1.424ns (37.506%)  route 2.373ns (62.494%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.036 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.808    -0.685    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.419    -0.266 f  UART/transmitter/pointer0_flop/Q
                         net (fo=14, routed)          0.829     0.563    UART/transmitter/full_lut/I0
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.327     0.890 f  UART/transmitter/full_lut/LUT5/O
                         net (fo=3, routed)           0.621     1.511    UART/transmitter/data_present_lut/I4
    SLICE_X0Y106         LUT5 (Prop_lut5_I4_O)        0.326     1.837 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.923     2.760    UART/transmitter/pointer01_lut/I2
    SLICE_X3Y107         LUT5 (Prop_lut5_I2_O)        0.352     3.112 r  UART/transmitter/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.000     3.112    UART/transmitter/pointer_value[0]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.682    82.036    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
                         clock pessimism              0.609    82.645    
                         clock uncertainty           -0.299    82.346    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.075    82.421    UART/transmitter/pointer0_flop
  -------------------------------------------------------------------
                         required time                         82.421    
                         arrival time                          -3.112    
  -------------------------------------------------------------------
                         slack                                 79.309    

Slack (MET) :             79.563ns  (required time - arrival time)
  Source:                 UART/transmitter/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/data_present_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 0.842ns (25.036%)  route 2.521ns (74.964%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.037 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.808    -0.685    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.419    -0.266 r  UART/transmitter/pointer0_flop/Q
                         net (fo=14, routed)          0.829     0.563    UART/transmitter/full_lut/I0
    SLICE_X1Y106         LUT6 (Prop_lut6_I0_O)        0.299     0.862 f  UART/transmitter/full_lut/LUT6/O
                         net (fo=2, routed)           0.814     1.677    UART/transmitter/data_present_lut/I0
    SLICE_X0Y106         LUT6 (Prop_lut6_I0_O)        0.124     1.801 r  UART/transmitter/data_present_lut/LUT6/O
                         net (fo=1, routed)           0.878     2.678    UART/transmitter/data_present_value
    SLICE_X0Y106         FDRE                                         r  UART/transmitter/data_present_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.037    UART/transmitter/CLK
    SLICE_X0Y106         FDRE                                         r  UART/transmitter/data_present_flop/C
                         clock pessimism              0.584    82.621    
                         clock uncertainty           -0.299    82.322    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)       -0.081    82.241    UART/transmitter/data_present_flop
  -------------------------------------------------------------------
                         required time                         82.241    
                         arrival time                          -2.678    
  -------------------------------------------------------------------
                         slack                                 79.563    

Slack (MET) :             79.651ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/receiver/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 1.064ns (30.972%)  route 2.371ns (69.028%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.037 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    -0.684    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          0.859     0.631    UART/receiver/full_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.124     0.755 f  UART/receiver/full_lut/LUT6/O
                         net (fo=2, routed)           0.801     1.556    UART/receiver/data_present_lut/I0
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.152     1.708 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711     2.420    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.332     2.752 r  UART/receiver/pointer01_lut/LUT6/O
                         net (fo=2, routed)           0.000     2.752    UART/receiver/pointer_value[1]
    SLICE_X2Y104         FDRE                                         r  UART/receiver/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.037    UART/receiver/CLK
    SLICE_X2Y104         FDRE                                         r  UART/receiver/pointer1_flop/C
                         clock pessimism              0.584    82.621    
                         clock uncertainty           -0.299    82.322    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)        0.081    82.403    UART/receiver/pointer1_flop
  -------------------------------------------------------------------
                         required time                         82.403    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                 79.651    

Slack (MET) :             79.788ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/receiver/data_present_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.704ns (22.445%)  route 2.433ns (77.555%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.037 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    -0.684    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          0.859     0.631    UART/receiver/full_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.124     0.755 f  UART/receiver/full_lut/LUT6/O
                         net (fo=2, routed)           0.801     1.556    UART/receiver/data_present_lut/I0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124     1.680 r  UART/receiver/data_present_lut/LUT6/O
                         net (fo=1, routed)           0.772     2.453    UART/receiver/data_present_value
    SLICE_X3Y103         FDRE                                         r  UART/receiver/data_present_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.037    UART/receiver/CLK
    SLICE_X3Y103         FDRE                                         r  UART/receiver/data_present_flop/C
                         clock pessimism              0.584    82.621    
                         clock uncertainty           -0.299    82.322    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)       -0.081    82.241    UART/receiver/data_present_flop
  -------------------------------------------------------------------
                         required time                         82.241    
                         arrival time                          -2.453    
  -------------------------------------------------------------------
                         slack                                 79.788    

Slack (MET) :             79.797ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/baud_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.842ns (30.290%)  route 1.938ns (69.710%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.038 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.810    -0.683    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.264 f  UART/baud_count_reg[4]/Q
                         net (fo=4, routed)           1.290     1.026    UART/baud_count_reg[4]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.299     1.325 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.164     1.489    UART/en_16_x_baud_i_2_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     1.613 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484     2.097    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684    82.038    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[0]/C
                         clock pessimism              0.584    82.622    
                         clock uncertainty           -0.299    82.323    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.429    81.894    UART/baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                         81.894    
                         arrival time                          -2.097    
  -------------------------------------------------------------------
                         slack                                 79.797    

Slack (MET) :             79.797ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/baud_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.842ns (30.290%)  route 1.938ns (69.710%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.038 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.810    -0.683    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.264 f  UART/baud_count_reg[4]/Q
                         net (fo=4, routed)           1.290     1.026    UART/baud_count_reg[4]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.299     1.325 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.164     1.489    UART/en_16_x_baud_i_2_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     1.613 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484     2.097    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684    82.038    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[2]/C
                         clock pessimism              0.584    82.622    
                         clock uncertainty           -0.299    82.323    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.429    81.894    UART/baud_count_reg[2]
  -------------------------------------------------------------------
                         required time                         81.894    
                         arrival time                          -2.097    
  -------------------------------------------------------------------
                         slack                                 79.797    

Slack (MET) :             79.797ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/baud_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.842ns (30.290%)  route 1.938ns (69.710%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.038 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.810    -0.683    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419    -0.264 f  UART/baud_count_reg[4]/Q
                         net (fo=4, routed)           1.290     1.026    UART/baud_count_reg[4]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.299     1.325 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.164     1.489    UART/en_16_x_baud_i_2_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124     1.613 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484     2.097    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684    82.038    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[5]/C
                         clock pessimism              0.584    82.622    
                         clock uncertainty           -0.299    82.323    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.429    81.894    UART/baud_count_reg[5]
  -------------------------------------------------------------------
                         required time                         81.894    
                         arrival time                          -2.097    
  -------------------------------------------------------------------
                         slack                                 79.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[5].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/data_width_loop[5].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[5].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.003 r  UART/transmitter/data_width_loop[5].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.003    UART/transmitter/store_data[5]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[5].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[5].storage_flop/C
                         clock pessimism              0.232    -0.488    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.131    -0.357    UART/transmitter/data_width_loop[5].storage_flop
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[7].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/data_width_loop[7].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.487ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[7].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.487    -0.001 r  UART/transmitter/data_width_loop[7].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.001    UART/transmitter/store_data[7]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[7].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[7].storage_flop/C
                         clock pessimism              0.232    -0.488    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.131    -0.357    UART/transmitter/data_width_loop[7].storage_flop
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[4].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/data_width_loop[4].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[4].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.000 r  UART/transmitter/data_width_loop[4].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.000    UART/transmitter/store_data[4]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[4].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[4].storage_flop/C
                         clock pessimism              0.232    -0.488    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.131    -0.357    UART/transmitter/data_width_loop[4].storage_flop
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[6].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/data_width_loop[6].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[6].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.000 r  UART/transmitter/data_width_loop[6].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.000    UART/transmitter/store_data[6]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[6].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[6].storage_flop/C
                         clock pessimism              0.232    -0.488    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.131    -0.357    UART/transmitter/data_width_loop[6].storage_flop
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[2].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/data_width_loop[2].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.482ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482    -0.006 r  UART/transmitter/data_width_loop[2].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.006    UART/transmitter/store_data[2]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[2].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[2].storage_flop/C
                         clock pessimism              0.232    -0.488    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.367    UART/transmitter/data_width_loop[2].storage_flop
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[1].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/data_width_loop[1].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.004 r  UART/transmitter/data_width_loop[1].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.004    UART/transmitter/store_data[1]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[1].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[1].storage_flop/C
                         clock pessimism              0.232    -0.488    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.367    UART/transmitter/data_width_loop[1].storage_flop
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[3].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/data_width_loop[3].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.004 r  UART/transmitter/data_width_loop[3].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.004    UART/transmitter/store_data[3]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[3].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[3].storage_flop/C
                         clock pessimism              0.232    -0.488    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.367    UART/transmitter/data_width_loop[3].storage_flop
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[0].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/data_width_loop[0].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     0.002 r  UART/transmitter/data_width_loop[0].storage_srl/Q
                         net (fo=1, routed)           0.000     0.002    UART/transmitter/store_data[0]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[0].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[0].storage_flop/C
                         clock pessimism              0.232    -0.488    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.120    -0.368    UART/transmitter/data_width_loop[0].storage_flop
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 UART/receiver/sample_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/receiver/stop_bit_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.246ns (49.316%)  route 0.253ns (50.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.676    -0.487    UART/receiver/CLK
    SLICE_X2Y102         FDRE                                         r  UART/receiver/sample_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.148    -0.339 r  UART/receiver/sample_flop/Q
                         net (fo=6, routed)           0.253    -0.087    UART/receiver/stop_bit_lut/I1
    SLICE_X3Y102         LUT6 (Prop_lut6_I1_O)        0.098     0.011 r  UART/receiver/stop_bit_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.011    UART/receiver/stop_bit_value
    SLICE_X3Y102         FDRE                                         r  UART/receiver/stop_bit_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.951    -0.720    UART/receiver/CLK
    SLICE_X3Y102         FDRE                                         r  UART/receiver/stop_bit_flop/C
                         clock pessimism              0.245    -0.474    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.092    -0.382    UART/receiver/stop_bit_flop
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 UART/receiver/data6_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/receiver/data5_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.247ns (46.705%)  route 0.282ns (53.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/receiver/CLK
    SLICE_X2Y103         FDRE                                         r  UART/receiver/data6_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.148    -0.340 r  UART/receiver/data6_flop/Q
                         net (fo=5, routed)           0.282    -0.059    UART/receiver/data45_lut/I2
    SLICE_X1Y103         LUT6 (Prop_lut6_I2_O)        0.099     0.040 r  UART/receiver/data45_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.040    UART/receiver/data_value[5]
    SLICE_X1Y103         FDRE                                         r  UART/receiver/data5_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/receiver/CLK
    SLICE_X1Y103         FDRE                                         r  UART/receiver/data5_flop/C
                         clock pessimism              0.248    -0.472    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.092    -0.380    UART/receiver/data5_flop
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.421    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    clock_wizard/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X3Y101     UART/baud_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X0Y102     UART/baud_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X3Y101     UART/baud_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X0Y102     UART/baud_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X0Y102     UART/baud_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X3Y101     UART/baud_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X0Y102     UART/baud_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X0Y102     UART/baud_count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X2Y96      UART/receiver/data_width_loop[0].storage_srl/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X2Y96      UART/receiver/data_width_loop[0].storage_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X6Y103     UART/receiver/data_width_loop[1].storage_srl/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X6Y103     UART/receiver/data_width_loop[1].storage_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X6Y103     UART/receiver/data_width_loop[2].storage_srl/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X6Y103     UART/receiver/data_width_loop[2].storage_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X6Y103     UART/receiver/data_width_loop[3].storage_srl/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X6Y103     UART/receiver/data_width_loop[3].storage_srl/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X6Y103     UART/receiver/data_width_loop[4].storage_srl/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X6Y103     UART/receiver/data_width_loop[4].storage_srl/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X2Y96      UART/receiver/data_width_loop[0].storage_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X2Y96      UART/receiver/data_width_loop[0].storage_srl/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X6Y103     UART/receiver/data_width_loop[1].storage_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X6Y103     UART/receiver/data_width_loop[1].storage_srl/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X6Y103     UART/receiver/data_width_loop[2].storage_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X6Y103     UART/receiver/data_width_loop[2].storage_srl/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X6Y103     UART/receiver/data_width_loop[3].storage_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X6Y103     UART/receiver/data_width_loop[3].storage_srl/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X6Y103     UART/receiver/data_width_loop[4].storage_srl/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.665      40.685     SLICE_X6Y103     UART/receiver/data_width_loop[4].storage_srl/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    clock_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       77.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.479ns  (required time - arrival time)
  Source:                 UART/receiver/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        5.001ns  (logic 0.704ns (14.078%)  route 4.297ns (85.922%))
  Logic Levels:           2  (LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 165.199 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.649 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.809 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.042    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.077 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.744    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.840 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.649    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456    83.105 r  UART/receiver/pointer0_flop/Q
                         net (fo=14, routed)          2.823    85.928    UART/receiver/pointer[0]
    SLICE_X2Y96          SRL16E (Prop_srl16e_A0_Q)    0.124    86.052 r  UART/receiver/data_width_loop[0].storage_srl/Q
                         net (fo=1, routed)           1.474    87.526    UART/receiver/UART_RX_data[0]
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124    87.650 r  UART/receiver/IO_read_data[0]_i_1/O
                         net (fo=1, routed)           0.000    87.650    UART_n_0
    SLICE_X1Y96          FDRE                                         r  IO_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.509   165.199    clk6
    SLICE_X1Y96          FDRE                                         r  IO_read_data_reg[0]/C
                         clock pessimism              0.398   165.597    
                         clock uncertainty           -0.497   165.100    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.029   165.129    IO_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                        165.129    
                         arrival time                         -87.650    
  -------------------------------------------------------------------
                         slack                                 77.479    

Slack (MET) :             77.514ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        5.143ns  (logic 0.940ns (18.277%)  route 4.203ns (81.723%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.649 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.809 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.042    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.077 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.744    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.840 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.649    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    83.105 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.530    85.635    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.153    85.788 r  UART/receiver/data_width_loop[7].storage_srl/Q
                         net (fo=1, routed)           1.673    87.461    processor/stage_EX/data_out[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.331    87.792 r  processor/stage_EX/IO_read_data[7]_i_2/O
                         net (fo=1, routed)           0.000    87.792    processor_n_15
    SLICE_X1Y106         FDRE                                         r  IO_read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.373    clk6
    SLICE_X1Y106         FDRE                                         r  IO_read_data_reg[7]/C
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.497   165.274    
    SLICE_X1Y106         FDRE (Setup_fdre_C_D)        0.032   165.306    IO_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                        165.306    
                         arrival time                         -87.792    
  -------------------------------------------------------------------
                         slack                                 77.514    

Slack (MET) :             77.872ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        4.782ns  (logic 0.704ns (14.721%)  route 4.078ns (85.279%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.649 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.809 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.042    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.077 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.744    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.840 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.649    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    83.105 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.530    85.635    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.124    85.759 r  UART/receiver/data_width_loop[3].storage_srl/Q
                         net (fo=1, routed)           1.548    87.307    processor/stage_EX/data_out[2]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.124    87.431 r  processor/stage_EX/IO_read_data[3]_i_1/O
                         net (fo=1, routed)           0.000    87.431    processor_n_19
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.373    clk6
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[3]/C
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.497   165.274    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.029   165.303    IO_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                        165.303    
                         arrival time                         -87.431    
  -------------------------------------------------------------------
                         slack                                 77.872    

Slack (MET) :             77.926ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        4.774ns  (logic 0.730ns (15.291%)  route 4.044ns (84.709%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.649 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.809 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.042    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.077 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.744    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.840 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.649    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    83.105 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.547    85.652    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.124    85.776 r  UART/receiver/data_width_loop[4].storage_srl/Q
                         net (fo=1, routed)           1.497    87.273    processor/stage_EX/data_out[3]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.150    87.423 r  processor/stage_EX/IO_read_data[4]_i_1/O
                         net (fo=1, routed)           0.000    87.423    processor_n_18
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.373    clk6
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[4]/C
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.497   165.274    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.075   165.349    IO_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                        165.349    
                         arrival time                         -87.423    
  -------------------------------------------------------------------
                         slack                                 77.926    

Slack (MET) :             77.948ns  (required time - arrival time)
  Source:                 UART/receiver/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        4.756ns  (logic 0.930ns (19.556%)  route 3.826ns (80.444%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.649 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.809 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.042    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.077 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.744    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.840 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.649    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456    83.105 r  UART/receiver/pointer0_flop/Q
                         net (fo=14, routed)          2.328    85.433    UART/receiver/pointer[0]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A0_Q)    0.146    85.579 r  UART/receiver/data_width_loop[5].storage_srl/Q
                         net (fo=1, routed)           1.497    87.077    processor/stage_EX/data_out[4]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.328    87.405 r  processor/stage_EX/IO_read_data[5]_i_1/O
                         net (fo=1, routed)           0.000    87.405    processor_n_17
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.373    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[5]/C
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.497   165.274    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.079   165.353    IO_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                        165.353    
                         arrival time                         -87.405    
  -------------------------------------------------------------------
                         slack                                 77.948    

Slack (MET) :             77.966ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        4.777ns  (logic 0.983ns (20.580%)  route 3.794ns (79.420%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.649 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.809 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.042    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.077 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.744    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.840 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.649    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    83.105 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.329    85.434    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.150    85.584 r  UART/receiver/data_width_loop[6].storage_srl/Q
                         net (fo=1, routed)           1.465    87.049    processor/stage_EX/data_out[5]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.377    87.426 r  processor/stage_EX/IO_read_data[6]_i_1/O
                         net (fo=1, routed)           0.000    87.426    processor_n_16
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.373    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[6]/C
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.497   165.274    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.118   165.392    IO_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                        165.392    
                         arrival time                         -87.426    
  -------------------------------------------------------------------
                         slack                                 77.966    

Slack (MET) :             78.021ns  (required time - arrival time)
  Source:                 UART/receiver/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        4.685ns  (logic 0.704ns (15.026%)  route 3.981ns (84.975%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.649 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.809 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.042    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.077 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.744    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.840 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.649    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456    83.105 r  UART/receiver/pointer0_flop/Q
                         net (fo=14, routed)          2.328    85.433    UART/receiver/pointer[0]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A0_Q)    0.124    85.557 r  UART/receiver/data_width_loop[1].storage_srl/Q
                         net (fo=1, routed)           1.653    87.211    processor/stage_EX/data_out[0]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.124    87.335 r  processor/stage_EX/IO_read_data[1]_i_1/O
                         net (fo=1, routed)           0.000    87.335    processor_n_21
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.373    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[1]/C
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.497   165.274    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.081   165.355    IO_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                        165.355    
                         arrival time                         -87.335    
  -------------------------------------------------------------------
                         slack                                 78.021    

Slack (MET) :             78.345ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        4.398ns  (logic 0.730ns (16.598%)  route 3.668ns (83.402%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.649 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.809 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.042    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.077 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.744    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.840 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.649    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    83.105 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.329    85.434    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.124    85.558 r  UART/receiver/data_width_loop[2].storage_srl/Q
                         net (fo=1, routed)           1.339    86.897    processor/stage_EX/data_out[1]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150    87.047 r  processor/stage_EX/IO_read_data[2]_i_1/O
                         net (fo=1, routed)           0.000    87.047    processor_n_20
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.373    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[2]/C
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.497   165.274    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.118   165.392    IO_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                        165.392    
                         arrival time                         -87.047    
  -------------------------------------------------------------------
                         slack                                 78.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[2].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.531ns (46.693%)  route 0.606ns (53.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[2].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.005 r  UART/receiver/data_width_loop[2].storage_srl/Q
                         net (fo=1, routed)           0.606     0.601    processor/stage_EX/data_out[1]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.047     0.648 r  processor/stage_EX/IO_read_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.648    processor_n_20
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[2]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.497     0.331    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.131     0.462    IO_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.462    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.186ns (18.269%)  route 0.832ns (81.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/receiver/CLK
    SLICE_X3Y103         FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  UART/receiver/data_present_flop/Q
                         net (fo=4, routed)           0.832     0.485    UART/receiver/buffer_data_present
    SLICE_X1Y96          LUT6 (Prop_lut6_I0_O)        0.045     0.530 r  UART/receiver/IO_read_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.530    UART_n_0
    SLICE_X1Y96          FDRE                                         r  IO_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.863    -0.807    clk6
    SLICE_X1Y96          FDRE                                         r  IO_read_data_reg[0]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.497     0.245    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.091     0.336    IO_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[4].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.526ns (46.258%)  route 0.611ns (53.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[4].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.005 r  UART/receiver/data_width_loop[4].storage_srl/Q
                         net (fo=1, routed)           0.611     0.606    processor/stage_EX/data_out[3]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.042     0.648 r  processor/stage_EX/IO_read_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.648    processor_n_18
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[4]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.497     0.331    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.107     0.438    IO_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.438    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[6].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.607ns (48.923%)  route 0.634ns (51.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[6].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.004 r  UART/receiver/data_width_loop[6].storage_srl/Q
                         net (fo=1, routed)           0.634     0.629    processor/stage_EX/data_out[5]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.122     0.751 r  processor/stage_EX/IO_read_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.751    processor_n_16
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[6]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.497     0.331    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.131     0.462    IO_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.462    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[1].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.535ns (43.383%)  route 0.698ns (56.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[1].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     0.001 r  UART/receiver/data_width_loop[1].storage_srl/Q
                         net (fo=1, routed)           0.698     0.699    processor/stage_EX/data_out[0]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.045     0.744 r  processor/stage_EX/IO_read_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.744    processor_n_21
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[1]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.497     0.331    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.121     0.452    IO_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[3].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.527ns (43.793%)  route 0.676ns (56.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[3].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482    -0.007 r  UART/receiver/data_width_loop[3].storage_srl/Q
                         net (fo=1, routed)           0.676     0.669    processor/stage_EX/data_out[2]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.045     0.714 r  processor/stage_EX/IO_read_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.714    processor_n_19
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[3]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.497     0.331    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.091     0.422    IO_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.422    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[5].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.599ns (48.210%)  route 0.643ns (51.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[5].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.001 r  UART/receiver/data_width_loop[5].storage_srl/Q
                         net (fo=1, routed)           0.643     0.642    processor/stage_EX/data_out[4]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.111     0.753 r  processor/stage_EX/IO_read_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.753    processor_n_17
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[5]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.497     0.331    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.121     0.452    IO_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[7].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.601ns (45.935%)  route 0.707ns (54.065%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[7].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.001 r  UART/receiver/data_width_loop[7].storage_srl/Q
                         net (fo=1, routed)           0.707     0.706    processor/stage_EX/data_out[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.113     0.819 r  processor/stage_EX/IO_read_data[7]_i_2/O
                         net (fo=1, routed)           0.000     0.819    processor_n_15
    SLICE_X1Y106         FDRE                                         r  IO_read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.950    -0.721    clk6
    SLICE_X1Y106         FDRE                                         r  IO_read_data_reg[7]/C
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.092     0.424    IO_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :         1244  Failing Endpoints,  Worst Slack      -12.329ns,  Total Violation    -5877.432ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.329ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        11.665ns  (logic 6.247ns (53.552%)  route 5.418ns (46.448%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 165.132 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 165.939 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772   165.939    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872   168.811 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065   168.876    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425   169.301 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107   170.408    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124   170.532 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261   171.793    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124   171.917 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000   171.917    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   172.318 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   172.318    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   172.540 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344   172.884    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299   173.183 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627   173.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   174.213 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000   174.213    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   174.330 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114   175.444    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124   175.568 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000   175.568    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   176.081 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000   176.081    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   176.396 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[3]
                         net (fo=1, routed)           0.901   177.297    processor/stage_IFID/operation_result_reg[7][6]
    SLICE_X11Y99         LUT6 (Prop_lut6_I5_O)        0.307   177.604 r  processor/stage_IFID/operation_result[7]_i_1_comp/O
                         net (fo=1, routed)           0.000   177.604    processor/stage_EX/operation_result_reg[7]_1[7]
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.442   165.132    processor/stage_EX/clk_out1
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
                         clock pessimism              0.490   165.621    
                         clock uncertainty           -0.377   165.244    
    SLICE_X11Y99         FDRE (Setup_fdre_C_D)        0.031   165.275    processor/stage_EX/operation_result_reg[7]
  -------------------------------------------------------------------
                         required time                        165.275    
                         arrival time                        -177.604    
  -------------------------------------------------------------------
                         slack                                -12.329    

Slack (VIOLATED) :        -12.215ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/operation_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        11.552ns  (logic 6.254ns (54.137%)  route 5.298ns (45.863%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 165.132 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 165.939 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772   165.939    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872   168.811 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065   168.876    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425   169.301 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107   170.408    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124   170.532 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261   171.793    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124   171.917 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000   171.917    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   172.318 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   172.318    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   172.540 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344   172.884    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299   173.183 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627   173.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   174.213 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000   174.213    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   174.330 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114   175.444    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124   175.568 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000   175.568    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   176.081 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000   176.081    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323   176.404 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[1]
                         net (fo=1, routed)           0.781   177.185    processor/stage_IFID/operation_result_reg[7][4]
    SLICE_X11Y99         LUT6 (Prop_lut6_I3_O)        0.306   177.491 r  processor/stage_IFID/operation_result[5]_i_1_comp/O
                         net (fo=1, routed)           0.000   177.491    processor/stage_EX/operation_result_reg[7]_1[5]
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.442   165.132    processor/stage_EX/clk_out1
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C
                         clock pessimism              0.490   165.621    
                         clock uncertainty           -0.377   165.244    
    SLICE_X11Y99         FDRE (Setup_fdre_C_D)        0.032   165.276    processor/stage_EX/operation_result_reg[5]
  -------------------------------------------------------------------
                         required time                        165.276    
                         arrival time                        -177.491    
  -------------------------------------------------------------------
                         slack                                -12.215    

Slack (VIOLATED) :        -12.200ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/operation_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        11.535ns  (logic 6.289ns (54.519%)  route 5.246ns (45.481%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT5=2 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 165.131 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 165.939 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772   165.939    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872   168.811 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065   168.876    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425   169.301 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107   170.408    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124   170.532 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261   171.793    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124   171.917 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000   171.917    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   172.318 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   172.318    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   172.540 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344   172.884    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299   173.183 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627   173.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   174.213 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000   174.213    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   174.330 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114   175.444    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124   175.568 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000   175.568    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   176.081 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000   176.081    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   176.320 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[2]
                         net (fo=1, routed)           0.578   176.898    processor/stage_IFID/operation_result_reg[7][5]
    SLICE_X11Y96         LUT6 (Prop_lut6_I4_O)        0.301   177.199 r  processor/stage_IFID/operation_result[6]_i_5/O
                         net (fo=1, routed)           0.151   177.350    processor/stage_IFID/operation_result[6]_i_5_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I5_O)        0.124   177.474 r  processor/stage_IFID/operation_result[6]_i_1/O
                         net (fo=1, routed)           0.000   177.474    processor/stage_EX/operation_result_reg[7]_1[6]
    SLICE_X11Y96         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441   165.131    processor/stage_EX/clk_out1
    SLICE_X11Y96         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C
                         clock pessimism              0.490   165.620    
                         clock uncertainty           -0.377   165.243    
    SLICE_X11Y96         FDRE (Setup_fdre_C_D)        0.031   165.274    processor/stage_EX/operation_result_reg[6]
  -------------------------------------------------------------------
                         required time                        165.274    
                         arrival time                        -177.474    
  -------------------------------------------------------------------
                         slack                                -12.200    

Slack (VIOLATED) :        -12.173ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/operation_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        11.510ns  (logic 6.027ns (52.363%)  route 5.483ns (47.637%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 165.132 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 165.939 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772   165.939    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872   168.811 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065   168.876    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425   169.301 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107   170.408    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124   170.532 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261   171.793    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124   171.917 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000   171.917    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   172.318 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   172.318    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   172.540 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344   172.884    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299   173.183 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627   173.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   174.213 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000   174.213    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   174.330 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114   175.444    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124   175.568 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000   175.568    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608   176.176 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/O[3]
                         net (fo=1, routed)           0.966   177.142    processor/stage_IFID/operation_result_reg[7][2]
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.307   177.449 r  processor/stage_IFID/operation_result[3]_i_1_comp/O
                         net (fo=1, routed)           0.000   177.449    processor/stage_EX/operation_result_reg[7]_1[3]
    SLICE_X11Y97         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.442   165.132    processor/stage_EX/clk_out1
    SLICE_X11Y97         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C
                         clock pessimism              0.490   165.621    
                         clock uncertainty           -0.377   165.244    
    SLICE_X11Y97         FDRE (Setup_fdre_C_D)        0.032   165.276    processor/stage_EX/operation_result_reg[3]
  -------------------------------------------------------------------
                         required time                        165.276    
                         arrival time                        -177.449    
  -------------------------------------------------------------------
                         slack                                -12.173    

Slack (VIOLATED) :        -11.971ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/operation_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        11.307ns  (logic 6.139ns (54.295%)  route 5.168ns (45.705%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 165.131 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 165.939 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772   165.939    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872   168.811 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065   168.876    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425   169.301 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107   170.408    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124   170.532 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261   171.793    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124   171.917 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000   171.917    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   172.318 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   172.318    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   172.540 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344   172.884    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299   173.183 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627   173.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   174.213 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000   174.213    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   174.330 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114   175.444    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124   175.568 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000   175.568    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   176.081 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000   176.081    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   176.300 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[0]
                         net (fo=1, routed)           0.650   176.950    processor/stage_IFID/operation_result_reg[7][3]
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.295   177.245 r  processor/stage_IFID/operation_result[4]_i_1_comp/O
                         net (fo=1, routed)           0.000   177.245    processor/stage_EX/operation_result_reg[7]_1[4]
    SLICE_X11Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441   165.131    processor/stage_EX/clk_out1
    SLICE_X11Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C
                         clock pessimism              0.490   165.620    
                         clock uncertainty           -0.377   165.243    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.031   165.274    processor/stage_EX/operation_result_reg[4]
  -------------------------------------------------------------------
                         required time                        165.274    
                         arrival time                        -177.245    
  -------------------------------------------------------------------
                         slack                                -11.971    

Slack (VIOLATED) :        -11.961ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/operation_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        11.347ns  (logic 6.081ns (53.592%)  route 5.266ns (46.408%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT5=3 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 165.131 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 165.939 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772   165.939    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872   168.811 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065   168.876    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425   169.301 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107   170.408    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124   170.532 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261   171.793    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124   171.917 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000   171.917    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   172.318 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   172.318    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   172.540 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344   172.884    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299   173.183 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627   173.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   174.213 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000   174.213    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   174.330 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114   175.444    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124   175.568 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000   175.568    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544   176.112 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/O[2]
                         net (fo=1, routed)           0.587   176.699    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0[2]
    SLICE_X10Y94         LUT5 (Prop_lut5_I3_O)        0.301   177.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[2]_i_5/O
                         net (fo=1, routed)           0.162   177.162    processor/stage_IFID/operation_result_reg[2]
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.124   177.286 r  processor/stage_IFID/operation_result[2]_i_1/O
                         net (fo=1, routed)           0.000   177.286    processor/stage_EX/operation_result_reg[7]_1[2]
    SLICE_X10Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441   165.131    processor/stage_EX/clk_out1
    SLICE_X10Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C
                         clock pessimism              0.490   165.620    
                         clock uncertainty           -0.377   165.243    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)        0.081   165.324    processor/stage_EX/operation_result_reg[2]
  -------------------------------------------------------------------
                         required time                        165.324    
                         arrival time                        -177.286    
  -------------------------------------------------------------------
                         slack                                -11.961    

Slack (VIOLATED) :        -11.800ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        11.183ns  (logic 5.484ns (49.038%)  route 5.699ns (50.962%))
  Logic Levels:           12  (CARRY4=4 LUT5=2 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 165.131 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 165.939 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772   165.939    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872   168.811 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065   168.876    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425   169.301 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107   170.408    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124   170.532 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261   171.793    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124   171.917 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000   171.917    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   172.318 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   172.318    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   172.540 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344   172.884    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299   173.183 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627   173.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   174.213 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000   174.213    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   174.330 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.055   175.386    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124   175.510 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_32/O
                         net (fo=2, routed)           0.416   175.925    processor/stage_IFID/operation_result[2]_i_5
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124   176.049 r  processor/stage_IFID/operation_result[7]_i_22/O
                         net (fo=8, routed)           0.663   176.713    processor/stage_IFID/IFID_reg_reg[33]_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.124   176.837 r  processor/stage_IFID/operation_result[1]_i_5/O
                         net (fo=1, routed)           0.161   176.998    processor/stage_IFID/operation_result[1]_i_5_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I5_O)        0.124   177.122 r  processor/stage_IFID/operation_result[1]_i_1/O
                         net (fo=1, routed)           0.000   177.122    processor/stage_EX/operation_result_reg[7]_1[1]
    SLICE_X10Y95         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441   165.131    processor/stage_EX/clk_out1
    SLICE_X10Y95         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C
                         clock pessimism              0.490   165.620    
                         clock uncertainty           -0.377   165.243    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.079   165.322    processor/stage_EX/operation_result_reg[1]
  -------------------------------------------------------------------
                         required time                        165.322    
                         arrival time                        -177.122    
  -------------------------------------------------------------------
                         slack                                -11.800    

Slack (VIOLATED) :        -11.760ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/operation_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        11.145ns  (logic 5.484ns (49.206%)  route 5.661ns (50.794%))
  Logic Levels:           12  (CARRY4=4 LUT5=3 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 165.131 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 165.939 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772   165.939    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872   168.811 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065   168.876    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425   169.301 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107   170.408    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124   170.532 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261   171.793    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124   171.917 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000   171.917    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   172.318 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000   172.318    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222   172.540 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344   172.884    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299   173.183 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627   173.809    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404   174.213 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000   174.213    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   174.330 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.055   175.386    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124   175.510 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_32/O
                         net (fo=2, routed)           0.416   175.925    processor/stage_IFID/operation_result[2]_i_5
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124   176.049 r  processor/stage_IFID/operation_result[7]_i_22/O
                         net (fo=8, routed)           0.624   176.674    processor/stage_IFID/IFID_reg_reg[33]_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I2_O)        0.124   176.798 r  processor/stage_IFID/operation_result[0]_i_7/O
                         net (fo=1, routed)           0.162   176.960    processor/stage_IFID/operation_result[0]_i_7_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124   177.084 r  processor/stage_IFID/operation_result[0]_i_1/O
                         net (fo=1, routed)           0.000   177.084    processor/stage_EX/operation_result_reg[7]_1[0]
    SLICE_X10Y93         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441   165.131    processor/stage_EX/clk_out1
    SLICE_X10Y93         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C
                         clock pessimism              0.490   165.620    
                         clock uncertainty           -0.377   165.243    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.081   165.324    processor/stage_EX/operation_result_reg[0]
  -------------------------------------------------------------------
                         required time                        165.324    
                         arrival time                        -177.084    
  -------------------------------------------------------------------
                         slack                                -11.760    

Slack (VIOLATED) :        -9.978ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/branch_conds_EX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        9.733ns  (logic 5.086ns (52.253%)  route 4.647ns (47.747%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 165.374 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.897ns = ( 165.763 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.596   165.763    processor/data_mem/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872   168.635 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065   168.701    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425   169.126 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=18, routed)          1.477   170.603    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[1]
    SLICE_X11Y89         LUT5 (Prop_lut5_I1_O)        0.124   170.727 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_2_replica_2/O
                         net (fo=5, routed)           0.603   171.329    processor/stage_IFID/EX_reg_reg[4]_repN_7_alias
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124   171.453 r  processor/stage_IFID/operation_result[1]_i_9/O
                         net (fo=3, routed)           1.019   172.472    processor/stage_EX/ALU/add_inst/branch_conds_EX_reg[2]_i_3[1]
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.124   172.596 r  processor/stage_EX/ALU/add_inst/branch_conds_EX[2]_i_6/O
                         net (fo=1, routed)           0.000   172.596    processor/stage_IFID/branch_conds_EX_reg[2][1]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   173.146 r  processor/stage_IFID/branch_conds_EX_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   173.146    processor/stage_IFID/branch_conds_EX_reg[2]_i_3_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   173.459 r  processor/stage_IFID/branch_conds_EX_reg[0]_i_4/O[3]
                         net (fo=3, routed)           0.691   174.150    processor/stage_IFID/stage_EX/ALU/adder_result[7]
    SLICE_X6Y102         LUT4 (Prop_lut4_I1_O)        0.306   174.456 r  processor/stage_IFID/branch_conds_EX[0]_i_5/O
                         net (fo=1, routed)           0.285   174.741    processor/stage_IFID/branch_conds_EX[0]_i_5_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I4_O)        0.124   174.865 r  processor/stage_IFID/branch_conds_EX[0]_i_3/O
                         net (fo=2, routed)           0.507   175.373    processor/stage_IFID/stage_EX/ALU/COMP_gt1__6
    SLICE_X1Y102         LUT3 (Prop_lut3_I2_O)        0.124   175.497 r  processor/stage_IFID/branch_conds_EX[1]_i_1/O
                         net (fo=1, routed)           0.000   175.497    processor/stage_EX/branch_conds_EX_reg[0]_0[2]
    SLICE_X1Y102         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.684   165.374    processor/stage_EX/clk_out1
    SLICE_X1Y102         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[1]/C
                         clock pessimism              0.490   165.864    
                         clock uncertainty           -0.377   165.486    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)        0.032   165.518    processor/stage_EX/branch_conds_EX_reg[1]
  -------------------------------------------------------------------
                         required time                        165.518    
                         arrival time                        -175.497    
  -------------------------------------------------------------------
                         slack                                 -9.978    

Slack (VIOLATED) :        -9.952ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/branch_conds_EX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        9.703ns  (logic 5.086ns (52.416%)  route 4.617ns (47.584%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.897ns = ( 165.763 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.596   165.763    processor/data_mem/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872   168.635 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065   168.701    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425   169.126 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=18, routed)          1.477   170.603    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[1]
    SLICE_X11Y89         LUT5 (Prop_lut5_I1_O)        0.124   170.727 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_2_replica_2/O
                         net (fo=5, routed)           0.603   171.329    processor/stage_IFID/EX_reg_reg[4]_repN_7_alias
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124   171.453 r  processor/stage_IFID/operation_result[1]_i_9/O
                         net (fo=3, routed)           1.019   172.472    processor/stage_EX/ALU/add_inst/branch_conds_EX_reg[2]_i_3[1]
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.124   172.596 r  processor/stage_EX/ALU/add_inst/branch_conds_EX[2]_i_6/O
                         net (fo=1, routed)           0.000   172.596    processor/stage_IFID/branch_conds_EX_reg[2][1]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   173.146 r  processor/stage_IFID/branch_conds_EX_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000   173.146    processor/stage_IFID/branch_conds_EX_reg[2]_i_3_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   173.459 r  processor/stage_IFID/branch_conds_EX_reg[0]_i_4/O[3]
                         net (fo=3, routed)           0.691   174.150    processor/stage_IFID/stage_EX/ALU/adder_result[7]
    SLICE_X6Y102         LUT4 (Prop_lut4_I1_O)        0.306   174.456 r  processor/stage_IFID/branch_conds_EX[0]_i_5/O
                         net (fo=1, routed)           0.285   174.741    processor/stage_IFID/branch_conds_EX[0]_i_5_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I4_O)        0.124   174.865 r  processor/stage_IFID/branch_conds_EX[0]_i_3/O
                         net (fo=2, routed)           0.477   175.342    processor/stage_IFID/stage_EX/ALU/COMP_gt1__6
    SLICE_X4Y102         LUT3 (Prop_lut3_I2_O)        0.124   175.466 r  processor/stage_IFID/branch_conds_EX[0]_i_1/O
                         net (fo=1, routed)           0.000   175.466    processor/stage_EX/branch_conds_EX_reg[0]_0[3]
    SLICE_X4Y102         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.373    processor/stage_EX/clk_out1
    SLICE_X4Y102         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[0]/C
                         clock pessimism              0.490   165.863    
                         clock uncertainty           -0.377   165.485    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)        0.029   165.514    processor/stage_EX/branch_conds_EX_reg[0]
  -------------------------------------------------------------------
                         required time                        165.514    
                         arrival time                        -175.466    
  -------------------------------------------------------------------
                         slack                                 -9.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 processor/stage_EX/branch_conds_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.004%)  route 0.345ns (64.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.673    -0.490    processor/stage_EX/clk_out1
    SLICE_X4Y109         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  processor/stage_EX/branch_conds_EX_reg[4]/Q
                         net (fo=4, routed)           0.229    -0.120    processor/stage_EX/branch_conds_EX[4]
    SLICE_X2Y111         LUT4 (Prop_lut4_I2_O)        0.045    -0.075 r  processor/stage_EX/branch_conds_MEMWB[2]_i_1/O
                         net (fo=1, routed)           0.116     0.041    processor/stage_MEMWB/D[1]
    SLICE_X3Y111         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_MEMWB/clk_out1
    SLICE_X3Y111         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/C
                         clock pessimism              0.269    -0.453    
                         clock uncertainty            0.377    -0.076    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.066    -0.010    processor/stage_MEMWB/branch_conds_MEMWB_reg[2]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/data_mem/memory_file_reg_0_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.766%)  route 0.538ns (79.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.564    -0.600    processor/stage_EX/clk_out1
    SLICE_X9Y94          FDRE                                         r  processor/stage_EX/data_wr_addr_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  processor/stage_EX/data_wr_addr_reg[8]_replica/Q
                         net (fo=9, routed)           0.538     0.079    processor/data_mem/data_wr_addr_reg[15]_0[8]_repN_alias
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.861    -0.810    processor/data_mem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKARDCLK
                         clock pessimism              0.273    -0.536    
                         clock uncertainty            0.377    -0.159    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.024    processor/data_mem/memory_file_reg_0_2
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 processor/stage_IFID/IFID_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/stage_EX/EX_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.788%)  route 0.385ns (73.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_IFID/clk_out1
    SLICE_X5Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_IFID/IFID_reg_reg[17]/Q
                         net (fo=1, routed)           0.385     0.035    processor/stage_EX/Q[9]
    SLICE_X6Y110         FDRE                                         r  processor/stage_EX/EX_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.946    -0.725    processor/stage_EX/clk_out1
    SLICE_X6Y110         FDRE                                         r  processor/stage_EX/EX_reg_reg[1]/C
                         clock pessimism              0.249    -0.475    
                         clock uncertainty            0.377    -0.098    
    SLICE_X6Y110         FDRE (Hold_fdre_C_D)         0.076    -0.022    processor/stage_EX/EX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA/CLK
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.377    -0.103    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.206    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.377    -0.103    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.206    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB/CLK
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.377    -0.103    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.206    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.377    -0.103    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.206    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC/CLK
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.377    -0.103    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.206    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.377    -0.103    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.206    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMS32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMS32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMD/CLK
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.377    -0.103    
    SLICE_X10Y106        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.206    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            8  Failing Endpoints,  Worst Slack       -5.848ns,  Total Violation      -43.545ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.848ns  (required time - arrival time)
  Source:                 UART/receiver/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out2_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        5.001ns  (logic 0.704ns (14.078%)  route 4.297ns (85.922%))
  Logic Levels:           2  (LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 165.199 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 165.976 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809   165.976    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456   166.432 r  UART/receiver/pointer0_flop/Q
                         net (fo=14, routed)          2.823   169.255    UART/receiver/pointer[0]
    SLICE_X2Y96          SRL16E (Prop_srl16e_A0_Q)    0.124   169.379 r  UART/receiver/data_width_loop[0].storage_srl/Q
                         net (fo=1, routed)           1.474   170.853    UART/receiver/UART_RX_data[0]
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124   170.977 r  UART/receiver/IO_read_data[0]_i_1/O
                         net (fo=1, routed)           0.000   170.977    UART_n_0
    SLICE_X1Y96          FDRE                                         r  IO_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.509   165.199    clk6
    SLICE_X1Y96          FDRE                                         r  IO_read_data_reg[0]/C
                         clock pessimism              0.398   165.597    
                         clock uncertainty           -0.497   165.100    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.029   165.129    IO_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                        165.129    
                         arrival time                        -170.977    
  -------------------------------------------------------------------
                         slack                                 -5.848    

Slack (VIOLATED) :        -5.813ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out2_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        5.143ns  (logic 0.940ns (18.277%)  route 4.203ns (81.723%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 165.976 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809   165.976    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456   166.432 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.530   168.962    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.153   169.115 r  UART/receiver/data_width_loop[7].storage_srl/Q
                         net (fo=1, routed)           1.673   170.788    processor/stage_EX/data_out[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.331   171.119 r  processor/stage_EX/IO_read_data[7]_i_2/O
                         net (fo=1, routed)           0.000   171.119    processor_n_15
    SLICE_X1Y106         FDRE                                         r  IO_read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.373    clk6
    SLICE_X1Y106         FDRE                                         r  IO_read_data_reg[7]/C
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.497   165.274    
    SLICE_X1Y106         FDRE (Setup_fdre_C_D)        0.032   165.306    IO_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                        165.306    
                         arrival time                        -171.119    
  -------------------------------------------------------------------
                         slack                                 -5.813    

Slack (VIOLATED) :        -5.455ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out2_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        4.782ns  (logic 0.704ns (14.721%)  route 4.078ns (85.279%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 165.976 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809   165.976    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456   166.432 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.530   168.962    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.124   169.086 r  UART/receiver/data_width_loop[3].storage_srl/Q
                         net (fo=1, routed)           1.548   170.634    processor/stage_EX/data_out[2]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.124   170.758 r  processor/stage_EX/IO_read_data[3]_i_1/O
                         net (fo=1, routed)           0.000   170.758    processor_n_19
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.373    clk6
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[3]/C
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.497   165.274    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.029   165.303    IO_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                        165.303    
                         arrival time                        -170.758    
  -------------------------------------------------------------------
                         slack                                 -5.455    

Slack (VIOLATED) :        -5.401ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out2_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        4.774ns  (logic 0.730ns (15.291%)  route 4.044ns (84.709%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 165.976 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809   165.976    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456   166.432 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.547   168.979    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.124   169.103 r  UART/receiver/data_width_loop[4].storage_srl/Q
                         net (fo=1, routed)           1.497   170.600    processor/stage_EX/data_out[3]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.150   170.750 r  processor/stage_EX/IO_read_data[4]_i_1/O
                         net (fo=1, routed)           0.000   170.750    processor_n_18
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.373    clk6
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[4]/C
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.497   165.274    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.075   165.349    IO_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                        165.349    
                         arrival time                        -170.750    
  -------------------------------------------------------------------
                         slack                                 -5.401    

Slack (VIOLATED) :        -5.379ns  (required time - arrival time)
  Source:                 UART/receiver/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out2_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        4.756ns  (logic 0.930ns (19.556%)  route 3.826ns (80.444%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 165.976 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809   165.976    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456   166.432 r  UART/receiver/pointer0_flop/Q
                         net (fo=14, routed)          2.328   168.760    UART/receiver/pointer[0]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A0_Q)    0.146   168.906 r  UART/receiver/data_width_loop[5].storage_srl/Q
                         net (fo=1, routed)           1.497   170.404    processor/stage_EX/data_out[4]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.328   170.732 r  processor/stage_EX/IO_read_data[5]_i_1/O
                         net (fo=1, routed)           0.000   170.732    processor_n_17
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.373    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[5]/C
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.497   165.274    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.079   165.353    IO_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                        165.353    
                         arrival time                        -170.732    
  -------------------------------------------------------------------
                         slack                                 -5.379    

Slack (VIOLATED) :        -5.361ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out2_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        4.777ns  (logic 0.983ns (20.580%)  route 3.794ns (79.420%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 165.976 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809   165.976    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456   166.432 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.329   168.761    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.150   168.911 r  UART/receiver/data_width_loop[6].storage_srl/Q
                         net (fo=1, routed)           1.465   170.376    processor/stage_EX/data_out[5]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.377   170.753 r  processor/stage_EX/IO_read_data[6]_i_1/O
                         net (fo=1, routed)           0.000   170.753    processor_n_16
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.373    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[6]/C
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.497   165.274    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.118   165.392    IO_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                        165.392    
                         arrival time                        -170.753    
  -------------------------------------------------------------------
                         slack                                 -5.361    

Slack (VIOLATED) :        -5.306ns  (required time - arrival time)
  Source:                 UART/receiver/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out2_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        4.685ns  (logic 0.704ns (15.026%)  route 3.981ns (84.975%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 165.976 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809   165.976    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456   166.432 r  UART/receiver/pointer0_flop/Q
                         net (fo=14, routed)          2.328   168.760    UART/receiver/pointer[0]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A0_Q)    0.124   168.884 r  UART/receiver/data_width_loop[1].storage_srl/Q
                         net (fo=1, routed)           1.653   170.538    processor/stage_EX/data_out[0]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.124   170.661 r  processor/stage_EX/IO_read_data[1]_i_1/O
                         net (fo=1, routed)           0.000   170.661    processor_n_21
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.373    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[1]/C
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.497   165.274    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.081   165.355    IO_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                        165.355    
                         arrival time                        -170.662    
  -------------------------------------------------------------------
                         slack                                 -5.306    

Slack (VIOLATED) :        -4.982ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out1_clk_wiz_0 rise@166.666ns - clk_out2_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        4.398ns  (logic 0.730ns (16.598%)  route 3.668ns (83.402%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 165.976 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809   165.976    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456   166.432 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.329   168.761    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.124   168.885 r  UART/receiver/data_width_loop[2].storage_srl/Q
                         net (fo=1, routed)           1.339   170.224    processor/stage_EX/data_out[1]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150   170.374 r  processor/stage_EX/IO_read_data[2]_i_1/O
                         net (fo=1, routed)           0.000   170.374    processor_n_20
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.373    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[2]/C
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.497   165.274    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.118   165.392    IO_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                        165.392    
                         arrival time                        -170.374    
  -------------------------------------------------------------------
                         slack                                 -4.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[2].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.531ns (46.693%)  route 0.606ns (53.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[2].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.005 r  UART/receiver/data_width_loop[2].storage_srl/Q
                         net (fo=1, routed)           0.606     0.601    processor/stage_EX/data_out[1]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.047     0.648 r  processor/stage_EX/IO_read_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.648    processor_n_20
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[2]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.497     0.331    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.131     0.462    IO_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.462    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.186ns (18.269%)  route 0.832ns (81.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/receiver/CLK
    SLICE_X3Y103         FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  UART/receiver/data_present_flop/Q
                         net (fo=4, routed)           0.832     0.485    UART/receiver/buffer_data_present
    SLICE_X1Y96          LUT6 (Prop_lut6_I0_O)        0.045     0.530 r  UART/receiver/IO_read_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.530    UART_n_0
    SLICE_X1Y96          FDRE                                         r  IO_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.863    -0.807    clk6
    SLICE_X1Y96          FDRE                                         r  IO_read_data_reg[0]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.497     0.245    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.091     0.336    IO_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.336    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[4].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.526ns (46.258%)  route 0.611ns (53.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[4].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.005 r  UART/receiver/data_width_loop[4].storage_srl/Q
                         net (fo=1, routed)           0.611     0.606    processor/stage_EX/data_out[3]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.042     0.648 r  processor/stage_EX/IO_read_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.648    processor_n_18
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[4]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.497     0.331    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.107     0.438    IO_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.438    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[6].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.607ns (48.923%)  route 0.634ns (51.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[6].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.004 r  UART/receiver/data_width_loop[6].storage_srl/Q
                         net (fo=1, routed)           0.634     0.629    processor/stage_EX/data_out[5]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.122     0.751 r  processor/stage_EX/IO_read_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.751    processor_n_16
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[6]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.497     0.331    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.131     0.462    IO_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.462    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[1].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.535ns (43.383%)  route 0.698ns (56.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[1].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     0.001 r  UART/receiver/data_width_loop[1].storage_srl/Q
                         net (fo=1, routed)           0.698     0.699    processor/stage_EX/data_out[0]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.045     0.744 r  processor/stage_EX/IO_read_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.744    processor_n_21
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[1]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.497     0.331    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.121     0.452    IO_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[3].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.527ns (43.793%)  route 0.676ns (56.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[3].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482    -0.007 r  UART/receiver/data_width_loop[3].storage_srl/Q
                         net (fo=1, routed)           0.676     0.669    processor/stage_EX/data_out[2]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.045     0.714 r  processor/stage_EX/IO_read_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.714    processor_n_19
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[3]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.497     0.331    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.091     0.422    IO_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.422    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[5].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.599ns (48.210%)  route 0.643ns (51.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[5].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.001 r  UART/receiver/data_width_loop[5].storage_srl/Q
                         net (fo=1, routed)           0.643     0.642    processor/stage_EX/data_out[4]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.111     0.753 r  processor/stage_EX/IO_read_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.753    processor_n_17
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[5]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.497     0.331    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.121     0.452    IO_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[7].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.601ns (45.935%)  route 0.707ns (54.065%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[7].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.001 r  UART/receiver/data_width_loop[7].storage_srl/Q
                         net (fo=1, routed)           0.707     0.706    processor/stage_EX/data_out[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.113     0.819 r  processor/stage_EX/IO_read_data[7]_i_2/O
                         net (fo=1, routed)           0.000     0.819    processor_n_15
    SLICE_X1Y106         FDRE                                         r  IO_read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.950    -0.721    clk6
    SLICE_X1Y106         FDRE                                         r  IO_read_data_reg[7]/C
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.092     0.424    IO_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       78.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.615ns  (required time - arrival time)
  Source:                 read_from_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/receiver/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.993ns (26.641%)  route 2.734ns (73.359%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.040 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.810    -0.683    clk6
    SLICE_X2Y101         FDRE                                         r  read_from_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  read_from_UART_reg/Q
                         net (fo=6, routed)           1.315     1.151    UART/receiver/data_present_lut/I3
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.150     1.301 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711     2.012    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT5 (Prop_lut5_I2_O)        0.325     2.337 r  UART/receiver/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.708     3.044    UART/receiver/pointer_value[0]
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.040    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
                         clock pessimism              0.398    82.439    
                         clock uncertainty           -0.497    81.941    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)       -0.282    81.659    UART/receiver/pointer0_flop
  -------------------------------------------------------------------
                         required time                         81.659    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                 78.615    

Slack (MET) :             78.921ns  (required time - arrival time)
  Source:                 read_from_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/receiver/pointer1_flop_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.000ns (27.356%)  route 2.656ns (72.644%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.040 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.810    -0.683    clk6
    SLICE_X2Y101         FDRE                                         r  read_from_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  read_from_UART_reg/Q
                         net (fo=6, routed)           1.315     1.151    UART/receiver/data_present_lut/I3
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.150     1.301 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711     2.012    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.332     2.344 r  UART/receiver/pointer01_lut/LUT6/O
                         net (fo=2, routed)           0.629     2.973    UART/receiver/pointer_value[1]
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.040    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/C
                         clock pessimism              0.398    82.439    
                         clock uncertainty           -0.497    81.941    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)       -0.047    81.894    UART/receiver/pointer1_flop_replica
  -------------------------------------------------------------------
                         required time                         81.894    
                         arrival time                          -2.973    
  -------------------------------------------------------------------
                         slack                                 78.921    

Slack (MET) :             79.211ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.932ns (27.075%)  route 2.510ns (72.925%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809    -0.684    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  write_to_UART_reg/Q
                         net (fo=14, routed)          1.588     1.360    UART/transmitter/data_present_lut/I2
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.150     1.510 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.923     2.432    UART/transmitter/pointer01_lut/I2
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.326     2.758 r  UART/transmitter/pointer01_lut/LUT6/O
                         net (fo=1, routed)           0.000     2.758    UART/transmitter/pointer_value[1]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.682    82.039    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/C
                         clock pessimism              0.398    82.438    
                         clock uncertainty           -0.497    81.940    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.029    81.969    UART/transmitter/pointer1_flop
  -------------------------------------------------------------------
                         required time                         81.969    
                         arrival time                          -2.758    
  -------------------------------------------------------------------
                         slack                                 79.211    

Slack (MET) :             79.231ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.958ns (27.622%)  route 2.510ns (72.378%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809    -0.684    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  write_to_UART_reg/Q
                         net (fo=14, routed)          1.588     1.360    UART/transmitter/data_present_lut/I2
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.150     1.510 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.923     2.432    UART/transmitter/pointer01_lut/I2
    SLICE_X3Y107         LUT5 (Prop_lut5_I2_O)        0.352     2.784 r  UART/transmitter/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.000     2.784    UART/transmitter/pointer_value[0]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.682    82.039    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
                         clock pessimism              0.398    82.438    
                         clock uncertainty           -0.497    81.940    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.075    82.015    UART/transmitter/pointer0_flop
  -------------------------------------------------------------------
                         required time                         82.015    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 79.231    

Slack (MET) :             79.434ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[0].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.040 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809    -0.684    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218     1.990    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.040    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CLK
                         clock pessimism              0.398    82.439    
                         clock uncertainty           -0.497    81.941    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    81.424    UART/transmitter/data_width_loop[0].storage_srl
  -------------------------------------------------------------------
                         required time                         81.424    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 79.434    

Slack (MET) :             79.434ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[1].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.040 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809    -0.684    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218     1.990    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.040    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CLK
                         clock pessimism              0.398    82.439    
                         clock uncertainty           -0.497    81.941    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    81.424    UART/transmitter/data_width_loop[1].storage_srl
  -------------------------------------------------------------------
                         required time                         81.424    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 79.434    

Slack (MET) :             79.434ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[2].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.040 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809    -0.684    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218     1.990    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.040    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/CLK
                         clock pessimism              0.398    82.439    
                         clock uncertainty           -0.497    81.941    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    81.424    UART/transmitter/data_width_loop[2].storage_srl
  -------------------------------------------------------------------
                         required time                         81.424    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 79.434    

Slack (MET) :             79.434ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[3].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.040 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809    -0.684    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218     1.990    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.040    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/CLK
                         clock pessimism              0.398    82.439    
                         clock uncertainty           -0.497    81.941    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    81.424    UART/transmitter/data_width_loop[3].storage_srl
  -------------------------------------------------------------------
                         required time                         81.424    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 79.434    

Slack (MET) :             79.434ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[4].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.040 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809    -0.684    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218     1.990    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[4].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.040    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[4].storage_srl/CLK
                         clock pessimism              0.398    82.439    
                         clock uncertainty           -0.497    81.941    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    81.424    UART/transmitter/data_width_loop[4].storage_srl
  -------------------------------------------------------------------
                         required time                         81.424    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 79.434    

Slack (MET) :             79.434ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[5].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.040 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809    -0.684    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218     1.990    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[5].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.040    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[5].storage_srl/CLK
                         clock pessimism              0.398    82.439    
                         clock uncertainty           -0.497    81.941    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    81.424    UART/transmitter/data_width_loop[5].storage_srl
  -------------------------------------------------------------------
                         required time                         81.424    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 79.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[6].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.128ns (12.448%)  route 0.900ns (87.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y106         FDRE                                         r  UART_TX_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.128    -0.360 r  UART_TX_data_reg[6]/Q
                         net (fo=1, routed)           0.900     0.540    UART/transmitter/data_in[6]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[6].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[6].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.388    UART/transmitter/data_width_loop[6].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.388    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[1].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.141ns (13.024%)  route 0.942ns (86.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y106         FDRE                                         r  UART_TX_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  UART_TX_data_reg[1]/Q
                         net (fo=1, routed)           0.942     0.594    UART/transmitter/data_in[1]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.441    UART/transmitter/data_width_loop[1].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.441    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[2].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.141ns (13.120%)  route 0.934ns (86.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y106         FDRE                                         r  UART_TX_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  UART_TX_data_reg[2]/Q
                         net (fo=1, routed)           0.934     0.586    UART/transmitter/data_in[2]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.426    UART/transmitter/data_width_loop[2].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 read_from_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/receiver/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.209ns (18.912%)  route 0.896ns (81.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.676    -0.487    clk6
    SLICE_X2Y101         FDRE                                         r  read_from_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  read_from_UART_reg/Q
                         net (fo=6, routed)           0.896     0.573    UART/receiver/pointer01_lut/I4
    SLICE_X2Y104         LUT6 (Prop_lut6_I4_O)        0.045     0.618 r  UART/receiver/pointer01_lut/LUT6/O
                         net (fo=2, routed)           0.000     0.618    UART/receiver/pointer_value[1]
    SLICE_X2Y104         FDRE                                         r  UART/receiver/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/receiver/CLK
    SLICE_X2Y104         FDRE                                         r  UART/receiver/pointer1_flop/C
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.121     0.453    UART/receiver/pointer1_flop
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[3].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.141ns (12.840%)  route 0.957ns (87.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y106         FDRE                                         r  UART_TX_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  UART_TX_data_reg[3]/Q
                         net (fo=1, routed)           0.957     0.610    UART/transmitter/data_in[3]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.440    UART/transmitter/data_width_loop[3].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.440    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/pointer2_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.191%)  route 0.896ns (82.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  write_to_UART_reg/Q
                         net (fo=14, routed)          0.896     0.549    UART/transmitter/buffer_write
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.045     0.594 r  UART/transmitter/pointer2_lut/O
                         net (fo=1, routed)           0.000     0.594    UART/transmitter/pointer_value[2]
    SLICE_X1Y107         FDRE                                         r  UART/transmitter/pointer2_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.949    -0.722    UART/transmitter/CLK
    SLICE_X1Y107         FDRE                                         r  UART/transmitter/pointer2_flop/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.497     0.331    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.091     0.422    UART/transmitter/pointer2_flop
  -------------------------------------------------------------------
                         required time                         -0.422    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[0].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.141ns (12.597%)  route 0.978ns (87.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.674    -0.489    clk6
    SLICE_X7Y106         FDRE                                         r  UART_TX_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  UART_TX_data_reg[0]/Q
                         net (fo=1, routed)           0.978     0.630    UART/transmitter/data_in[0]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.434    UART/transmitter/data_width_loop[0].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[7].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.141ns (11.570%)  route 1.078ns (88.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.674    -0.489    clk6
    SLICE_X7Y106         FDRE                                         r  UART_TX_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  UART_TX_data_reg[7]/Q
                         net (fo=1, routed)           1.078     0.729    UART/transmitter/data_in[7]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[7].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[7].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.515    UART/transmitter/data_width_loop[7].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[0].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.141ns (13.005%)  route 0.943ns (86.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  write_to_UART_reg/Q
                         net (fo=14, routed)          0.943     0.596    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     0.379    UART/transmitter/data_width_loop[0].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[1].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.141ns (13.005%)  route 0.943ns (86.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  write_to_UART_reg/Q
                         net (fo=14, routed)          0.943     0.596    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     0.379    UART/transmitter/data_width_loop[1].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :           27  Failing Endpoints,  Worst Slack       -4.673ns,  Total Violation      -99.458ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.673ns  (required time - arrival time)
  Source:                 read_from_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/receiver/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out2_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        3.727ns  (logic 0.993ns (26.641%)  route 2.734ns (73.359%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.683ns = ( 165.977 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.810   165.977    clk6
    SLICE_X2Y101         FDRE                                         r  read_from_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518   166.495 r  read_from_UART_reg/Q
                         net (fo=6, routed)           1.315   167.811    UART/receiver/data_present_lut/I3
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.150   167.961 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711   168.672    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT5 (Prop_lut5_I2_O)        0.325   168.997 r  UART/receiver/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.708   169.704    UART/receiver/pointer_value[0]
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683   165.373    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.458   165.313    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)       -0.282   165.031    UART/receiver/pointer0_flop
  -------------------------------------------------------------------
                         required time                        165.031    
                         arrival time                        -169.704    
  -------------------------------------------------------------------
                         slack                                 -4.673    

Slack (VIOLATED) :        -4.367ns  (required time - arrival time)
  Source:                 read_from_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/receiver/pointer1_flop_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out2_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        3.656ns  (logic 1.000ns (27.356%)  route 2.656ns (72.644%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.683ns = ( 165.977 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.810   165.977    clk6
    SLICE_X2Y101         FDRE                                         r  read_from_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518   166.495 r  read_from_UART_reg/Q
                         net (fo=6, routed)           1.315   167.811    UART/receiver/data_present_lut/I3
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.150   167.961 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711   168.672    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.332   169.004 r  UART/receiver/pointer01_lut/LUT6/O
                         net (fo=2, routed)           0.629   169.633    UART/receiver/pointer_value[1]
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683   165.373    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/C
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.458   165.313    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)       -0.047   165.266    UART/receiver/pointer1_flop_replica
  -------------------------------------------------------------------
                         required time                        165.266    
                         arrival time                        -169.633    
  -------------------------------------------------------------------
                         slack                                 -4.367    

Slack (VIOLATED) :        -4.077ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out2_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        3.442ns  (logic 0.932ns (27.075%)  route 2.510ns (72.925%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 165.372 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 165.976 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809   165.976    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456   166.432 r  write_to_UART_reg/Q
                         net (fo=14, routed)          1.588   168.020    UART/transmitter/data_present_lut/I2
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.150   168.170 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.923   169.092    UART/transmitter/pointer01_lut/I2
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.326   169.418 r  UART/transmitter/pointer01_lut/LUT6/O
                         net (fo=1, routed)           0.000   169.418    UART/transmitter/pointer_value[1]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.682   165.372    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/C
                         clock pessimism              0.398   165.771    
                         clock uncertainty           -0.458   165.312    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.029   165.341    UART/transmitter/pointer1_flop
  -------------------------------------------------------------------
                         required time                        165.341    
                         arrival time                        -169.418    
  -------------------------------------------------------------------
                         slack                                 -4.077    

Slack (VIOLATED) :        -4.057ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out2_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        3.468ns  (logic 0.958ns (27.622%)  route 2.510ns (72.378%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 165.372 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 165.976 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809   165.976    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456   166.432 r  write_to_UART_reg/Q
                         net (fo=14, routed)          1.588   168.020    UART/transmitter/data_present_lut/I2
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.150   168.170 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.923   169.092    UART/transmitter/pointer01_lut/I2
    SLICE_X3Y107         LUT5 (Prop_lut5_I2_O)        0.352   169.444 r  UART/transmitter/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.000   169.444    UART/transmitter/pointer_value[0]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.682   165.372    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
                         clock pessimism              0.398   165.771    
                         clock uncertainty           -0.458   165.312    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.075   165.387    UART/transmitter/pointer0_flop
  -------------------------------------------------------------------
                         required time                        165.387    
                         arrival time                        -169.444    
  -------------------------------------------------------------------
                         slack                                 -4.057    

Slack (VIOLATED) :        -3.854ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[0].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out2_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 165.976 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809   165.976    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456   166.432 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218   168.650    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683   165.373    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CLK
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.458   165.313    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517   164.796    UART/transmitter/data_width_loop[0].storage_srl
  -------------------------------------------------------------------
                         required time                        164.796    
                         arrival time                        -168.650    
  -------------------------------------------------------------------
                         slack                                 -3.854    

Slack (VIOLATED) :        -3.854ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[1].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out2_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 165.976 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809   165.976    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456   166.432 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218   168.650    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683   165.373    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CLK
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.458   165.313    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517   164.796    UART/transmitter/data_width_loop[1].storage_srl
  -------------------------------------------------------------------
                         required time                        164.796    
                         arrival time                        -168.650    
  -------------------------------------------------------------------
                         slack                                 -3.854    

Slack (VIOLATED) :        -3.854ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[2].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out2_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 165.976 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809   165.976    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456   166.432 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218   168.650    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683   165.373    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/CLK
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.458   165.313    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517   164.796    UART/transmitter/data_width_loop[2].storage_srl
  -------------------------------------------------------------------
                         required time                        164.796    
                         arrival time                        -168.650    
  -------------------------------------------------------------------
                         slack                                 -3.854    

Slack (VIOLATED) :        -3.854ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[3].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out2_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 165.976 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809   165.976    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456   166.432 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218   168.650    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683   165.373    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/CLK
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.458   165.313    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517   164.796    UART/transmitter/data_width_loop[3].storage_srl
  -------------------------------------------------------------------
                         required time                        164.796    
                         arrival time                        -168.650    
  -------------------------------------------------------------------
                         slack                                 -3.854    

Slack (VIOLATED) :        -3.854ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[4].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out2_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 165.976 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809   165.976    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456   166.432 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218   168.650    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[4].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683   165.373    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[4].storage_srl/CLK
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.458   165.313    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517   164.796    UART/transmitter/data_width_loop[4].storage_srl
  -------------------------------------------------------------------
                         required time                        164.796    
                         arrival time                        -168.650    
  -------------------------------------------------------------------
                         slack                                 -3.854    

Slack (VIOLATED) :        -3.854ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[5].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.006ns  (clk_out2_clk_wiz_0 rise@166.666ns - clk_out1_clk_wiz_0_1 rise@166.660ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.373 - 166.666 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 165.976 - 166.660 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476   168.136 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   169.369    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   162.404 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   164.071    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   164.167 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809   165.976    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456   166.432 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218   168.650    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[5].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    166.666   166.666 r  
    L17                                               0.000   166.666 r  clk (IN)
                         net (fo=0)                   0.000   166.666    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.072 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.233    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   162.012 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   163.599    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   163.690 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683   165.373    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[5].storage_srl/CLK
                         clock pessimism              0.398   165.772    
                         clock uncertainty           -0.458   165.313    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517   164.796    UART/transmitter/data_width_loop[5].storage_srl
  -------------------------------------------------------------------
                         required time                        164.796    
                         arrival time                        -168.650    
  -------------------------------------------------------------------
                         slack                                 -3.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[6].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.128ns (12.448%)  route 0.900ns (87.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y106         FDRE                                         r  UART_TX_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.128    -0.360 r  UART_TX_data_reg[6]/Q
                         net (fo=1, routed)           0.900     0.540    UART/transmitter/data_in[6]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[6].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[6].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.458     0.293    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.349    UART/transmitter/data_width_loop[6].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.349    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[1].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.141ns (13.024%)  route 0.942ns (86.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y106         FDRE                                         r  UART_TX_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  UART_TX_data_reg[1]/Q
                         net (fo=1, routed)           0.942     0.594    UART/transmitter/data_in[1]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.458     0.293    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.402    UART/transmitter/data_width_loop[1].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.402    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[2].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.141ns (13.120%)  route 0.934ns (86.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y106         FDRE                                         r  UART_TX_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  UART_TX_data_reg[2]/Q
                         net (fo=1, routed)           0.934     0.586    UART/transmitter/data_in[2]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.458     0.293    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.387    UART/transmitter/data_width_loop[2].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.387    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 read_from_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/receiver/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.209ns (18.912%)  route 0.896ns (81.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.676    -0.487    clk6
    SLICE_X2Y101         FDRE                                         r  read_from_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  read_from_UART_reg/Q
                         net (fo=6, routed)           0.896     0.573    UART/receiver/pointer01_lut/I4
    SLICE_X2Y104         LUT6 (Prop_lut6_I4_O)        0.045     0.618 r  UART/receiver/pointer01_lut/LUT6/O
                         net (fo=2, routed)           0.000     0.618    UART/receiver/pointer_value[1]
    SLICE_X2Y104         FDRE                                         r  UART/receiver/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/receiver/CLK
    SLICE_X2Y104         FDRE                                         r  UART/receiver/pointer1_flop/C
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.458     0.293    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.121     0.414    UART/receiver/pointer1_flop
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[3].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.141ns (12.840%)  route 0.957ns (87.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y106         FDRE                                         r  UART_TX_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  UART_TX_data_reg[3]/Q
                         net (fo=1, routed)           0.957     0.610    UART/transmitter/data_in[3]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.458     0.293    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.401    UART/transmitter/data_width_loop[3].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.401    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/pointer2_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.191%)  route 0.896ns (82.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  write_to_UART_reg/Q
                         net (fo=14, routed)          0.896     0.549    UART/transmitter/buffer_write
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.045     0.594 r  UART/transmitter/pointer2_lut/O
                         net (fo=1, routed)           0.000     0.594    UART/transmitter/pointer_value[2]
    SLICE_X1Y107         FDRE                                         r  UART/transmitter/pointer2_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.949    -0.722    UART/transmitter/CLK
    SLICE_X1Y107         FDRE                                         r  UART/transmitter/pointer2_flop/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.458     0.292    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.091     0.383    UART/transmitter/pointer2_flop
  -------------------------------------------------------------------
                         required time                         -0.383    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[0].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.141ns (12.597%)  route 0.978ns (87.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.674    -0.489    clk6
    SLICE_X7Y106         FDRE                                         r  UART_TX_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  UART_TX_data_reg[0]/Q
                         net (fo=1, routed)           0.978     0.630    UART/transmitter/data_in[0]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.458     0.293    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.395    UART/transmitter/data_width_loop[0].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[7].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.141ns (11.570%)  route 1.078ns (88.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.674    -0.489    clk6
    SLICE_X7Y106         FDRE                                         r  UART_TX_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  UART_TX_data_reg[7]/Q
                         net (fo=1, routed)           1.078     0.729    UART/transmitter/data_in[7]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[7].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[7].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.458     0.293    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.476    UART/transmitter/data_width_loop[7].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.476    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[0].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.141ns (13.005%)  route 0.943ns (86.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  write_to_UART_reg/Q
                         net (fo=14, routed)          0.943     0.596    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.458     0.293    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     0.340    UART/transmitter/data_width_loop[0].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[1].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.141ns (13.005%)  route 0.943ns (86.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  write_to_UART_reg/Q
                         net (fo=14, routed)          0.943     0.596    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.458     0.293    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     0.340    UART/transmitter/data_width_loop[1].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.256    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :           86  Failing Endpoints,  Worst Slack       -4.778ns,  Total Violation     -252.731ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.778ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/receiver/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@83.330ns)
  Data Path Delay:        4.136ns  (logic 1.057ns (25.556%)  route 3.079ns (74.444%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.040 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.646 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.039    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.074 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.741    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.837 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.646    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    83.102 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          0.859    83.961    UART/receiver/full_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.124    84.085 f  UART/receiver/full_lut/LUT6/O
                         net (fo=2, routed)           0.801    84.886    UART/receiver/data_present_lut/I0
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.152    85.038 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711    85.750    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT5 (Prop_lut5_I2_O)        0.325    86.075 r  UART/receiver/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.708    86.782    UART/receiver/pointer_value[0]
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.040    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
                         clock pessimism              0.584    82.624    
                         clock uncertainty           -0.338    82.286    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)       -0.282    82.004    UART/receiver/pointer0_flop
  -------------------------------------------------------------------
                         required time                         82.004    
                         arrival time                         -86.782    
  -------------------------------------------------------------------
                         slack                                 -4.778    

Slack (VIOLATED) :        -4.447ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/receiver/pointer1_flop_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@83.330ns)
  Data Path Delay:        4.064ns  (logic 1.064ns (26.179%)  route 3.000ns (73.821%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.040 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.646 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.039    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.074 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.741    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.837 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.646    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    83.102 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          0.859    83.961    UART/receiver/full_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.124    84.085 f  UART/receiver/full_lut/LUT6/O
                         net (fo=2, routed)           0.801    84.886    UART/receiver/data_present_lut/I0
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.152    85.038 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711    85.750    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.332    86.082 r  UART/receiver/pointer01_lut/LUT6/O
                         net (fo=2, routed)           0.629    86.710    UART/receiver/pointer_value[1]
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.040    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/C
                         clock pessimism              0.609    82.649    
                         clock uncertainty           -0.338    82.311    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)       -0.047    82.264    UART/receiver/pointer1_flop_replica
  -------------------------------------------------------------------
                         required time                         82.264    
                         arrival time                         -86.710    
  -------------------------------------------------------------------
                         slack                                 -4.447    

Slack (VIOLATED) :        -4.077ns  (required time - arrival time)
  Source:                 UART/transmitter/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@83.330ns)
  Data Path Delay:        3.771ns  (logic 1.398ns (37.075%)  route 2.373ns (62.925%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.685ns = ( 82.645 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.039    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.074 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.741    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.837 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.808    82.645    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.419    83.064 f  UART/transmitter/pointer0_flop/Q
                         net (fo=14, routed)          0.829    83.893    UART/transmitter/full_lut/I0
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.327    84.220 f  UART/transmitter/full_lut/LUT5/O
                         net (fo=3, routed)           0.621    84.841    UART/transmitter/data_present_lut/I4
    SLICE_X0Y106         LUT5 (Prop_lut5_I4_O)        0.326    85.167 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.923    86.090    UART/transmitter/pointer01_lut/I2
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.326    86.416 r  UART/transmitter/pointer01_lut/LUT6/O
                         net (fo=1, routed)           0.000    86.416    UART/transmitter/pointer_value[1]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.682    82.039    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/C
                         clock pessimism              0.609    82.648    
                         clock uncertainty           -0.338    82.310    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.029    82.339    UART/transmitter/pointer1_flop
  -------------------------------------------------------------------
                         required time                         82.339    
                         arrival time                         -86.416    
  -------------------------------------------------------------------
                         slack                                 -4.077    

Slack (VIOLATED) :        -4.057ns  (required time - arrival time)
  Source:                 UART/transmitter/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@83.330ns)
  Data Path Delay:        3.797ns  (logic 1.424ns (37.506%)  route 2.373ns (62.494%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.039 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.685ns = ( 82.645 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.039    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.074 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.741    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.837 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.808    82.645    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.419    83.064 f  UART/transmitter/pointer0_flop/Q
                         net (fo=14, routed)          0.829    83.893    UART/transmitter/full_lut/I0
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.327    84.220 f  UART/transmitter/full_lut/LUT5/O
                         net (fo=3, routed)           0.621    84.841    UART/transmitter/data_present_lut/I4
    SLICE_X0Y106         LUT5 (Prop_lut5_I4_O)        0.326    85.167 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.923    86.090    UART/transmitter/pointer01_lut/I2
    SLICE_X3Y107         LUT5 (Prop_lut5_I2_O)        0.352    86.442 r  UART/transmitter/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.000    86.442    UART/transmitter/pointer_value[0]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.682    82.039    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
                         clock pessimism              0.609    82.648    
                         clock uncertainty           -0.338    82.310    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.075    82.385    UART/transmitter/pointer0_flop
  -------------------------------------------------------------------
                         required time                         82.385    
                         arrival time                         -86.442    
  -------------------------------------------------------------------
                         slack                                 -4.057    

Slack (VIOLATED) :        -3.804ns  (required time - arrival time)
  Source:                 UART/transmitter/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/data_present_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@83.330ns)
  Data Path Delay:        3.363ns  (logic 0.842ns (25.036%)  route 2.521ns (74.964%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.040 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.685ns = ( 82.645 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.039    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.074 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.741    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.837 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.808    82.645    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.419    83.064 r  UART/transmitter/pointer0_flop/Q
                         net (fo=14, routed)          0.829    83.893    UART/transmitter/full_lut/I0
    SLICE_X1Y106         LUT6 (Prop_lut6_I0_O)        0.299    84.192 f  UART/transmitter/full_lut/LUT6/O
                         net (fo=2, routed)           0.814    85.007    UART/transmitter/data_present_lut/I0
    SLICE_X0Y106         LUT6 (Prop_lut6_I0_O)        0.124    85.131 r  UART/transmitter/data_present_lut/LUT6/O
                         net (fo=1, routed)           0.878    86.008    UART/transmitter/data_present_value
    SLICE_X0Y106         FDRE                                         r  UART/transmitter/data_present_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.040    UART/transmitter/CLK
    SLICE_X0Y106         FDRE                                         r  UART/transmitter/data_present_flop/C
                         clock pessimism              0.584    82.624    
                         clock uncertainty           -0.338    82.286    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)       -0.081    82.205    UART/transmitter/data_present_flop
  -------------------------------------------------------------------
                         required time                         82.205    
                         arrival time                         -86.008    
  -------------------------------------------------------------------
                         slack                                 -3.804    

Slack (VIOLATED) :        -3.715ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/receiver/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@83.330ns)
  Data Path Delay:        3.435ns  (logic 1.064ns (30.972%)  route 2.371ns (69.028%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.040 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.646 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.039    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.074 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.741    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.837 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.646    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    83.102 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          0.859    83.961    UART/receiver/full_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.124    84.085 f  UART/receiver/full_lut/LUT6/O
                         net (fo=2, routed)           0.801    84.886    UART/receiver/data_present_lut/I0
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.152    85.038 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711    85.750    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.332    86.082 r  UART/receiver/pointer01_lut/LUT6/O
                         net (fo=2, routed)           0.000    86.082    UART/receiver/pointer_value[1]
    SLICE_X2Y104         FDRE                                         r  UART/receiver/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.040    UART/receiver/CLK
    SLICE_X2Y104         FDRE                                         r  UART/receiver/pointer1_flop/C
                         clock pessimism              0.584    82.624    
                         clock uncertainty           -0.338    82.286    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)        0.081    82.367    UART/receiver/pointer1_flop
  -------------------------------------------------------------------
                         required time                         82.367    
                         arrival time                         -86.082    
  -------------------------------------------------------------------
                         slack                                 -3.715    

Slack (VIOLATED) :        -3.578ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/receiver/data_present_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@83.330ns)
  Data Path Delay:        3.137ns  (logic 0.704ns (22.445%)  route 2.433ns (77.555%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.040 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.646 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.039    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.074 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.741    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.837 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.646    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    83.102 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          0.859    83.961    UART/receiver/full_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.124    84.085 f  UART/receiver/full_lut/LUT6/O
                         net (fo=2, routed)           0.801    84.886    UART/receiver/data_present_lut/I0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124    85.010 r  UART/receiver/data_present_lut/LUT6/O
                         net (fo=1, routed)           0.772    85.783    UART/receiver/data_present_value
    SLICE_X3Y103         FDRE                                         r  UART/receiver/data_present_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.040    UART/receiver/CLK
    SLICE_X3Y103         FDRE                                         r  UART/receiver/data_present_flop/C
                         clock pessimism              0.584    82.624    
                         clock uncertainty           -0.338    82.286    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)       -0.081    82.205    UART/receiver/data_present_flop
  -------------------------------------------------------------------
                         required time                         82.205    
                         arrival time                         -85.783    
  -------------------------------------------------------------------
                         slack                                 -3.578    

Slack (VIOLATED) :        -3.569ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/baud_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@83.330ns)
  Data Path Delay:        2.780ns  (logic 0.842ns (30.290%)  route 1.938ns (69.710%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns = ( 82.647 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.039    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.074 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.741    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.837 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.810    82.647    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419    83.066 f  UART/baud_count_reg[4]/Q
                         net (fo=4, routed)           1.290    84.356    UART/baud_count_reg[4]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.299    84.655 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.164    84.819    UART/en_16_x_baud_i_2_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124    84.943 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484    85.427    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684    82.041    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[0]/C
                         clock pessimism              0.584    82.625    
                         clock uncertainty           -0.338    82.287    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.429    81.858    UART/baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                         81.858    
                         arrival time                         -85.427    
  -------------------------------------------------------------------
                         slack                                 -3.569    

Slack (VIOLATED) :        -3.569ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/baud_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@83.330ns)
  Data Path Delay:        2.780ns  (logic 0.842ns (30.290%)  route 1.938ns (69.710%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns = ( 82.647 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.039    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.074 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.741    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.837 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.810    82.647    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419    83.066 f  UART/baud_count_reg[4]/Q
                         net (fo=4, routed)           1.290    84.356    UART/baud_count_reg[4]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.299    84.655 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.164    84.819    UART/en_16_x_baud_i_2_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124    84.943 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484    85.427    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684    82.041    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[2]/C
                         clock pessimism              0.584    82.625    
                         clock uncertainty           -0.338    82.287    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.429    81.858    UART/baud_count_reg[2]
  -------------------------------------------------------------------
                         required time                         81.858    
                         arrival time                         -85.427    
  -------------------------------------------------------------------
                         slack                                 -3.569    

Slack (VIOLATED) :        -3.569ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/baud_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@83.330ns)
  Data Path Delay:        2.780ns  (logic 0.842ns (30.290%)  route 1.938ns (69.710%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 82.041 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.683ns = ( 82.647 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.039    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.074 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.741    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.837 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.810    82.647    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419    83.066 f  UART/baud_count_reg[4]/Q
                         net (fo=4, routed)           1.290    84.356    UART/baud_count_reg[4]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.299    84.655 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.164    84.819    UART/en_16_x_baud_i_2_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124    84.943 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484    85.427    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    L17                                               0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.900    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.679 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.266    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.357 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684    82.041    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[5]/C
                         clock pessimism              0.584    82.625    
                         clock uncertainty           -0.338    82.287    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.429    81.858    UART/baud_count_reg[5]
  -------------------------------------------------------------------
                         required time                         81.858    
                         arrival time                         -85.427    
  -------------------------------------------------------------------
                         slack                                 -3.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[5].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/data_width_loop[5].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[5].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.003 r  UART/transmitter/data_width_loop[5].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.003    UART/transmitter/store_data[5]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[5].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[5].storage_flop/C
                         clock pessimism              0.232    -0.488    
                         clock uncertainty            0.338    -0.150    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.131    -0.019    UART/transmitter/data_width_loop[5].storage_flop
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[7].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/data_width_loop[7].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.487ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[7].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.487    -0.001 r  UART/transmitter/data_width_loop[7].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.001    UART/transmitter/store_data[7]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[7].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[7].storage_flop/C
                         clock pessimism              0.232    -0.488    
                         clock uncertainty            0.338    -0.150    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.131    -0.019    UART/transmitter/data_width_loop[7].storage_flop
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[4].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/data_width_loop[4].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[4].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.000 r  UART/transmitter/data_width_loop[4].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.000    UART/transmitter/store_data[4]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[4].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[4].storage_flop/C
                         clock pessimism              0.232    -0.488    
                         clock uncertainty            0.338    -0.150    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.131    -0.019    UART/transmitter/data_width_loop[4].storage_flop
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[6].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/data_width_loop[6].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[6].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.000 r  UART/transmitter/data_width_loop[6].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.000    UART/transmitter/store_data[6]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[6].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[6].storage_flop/C
                         clock pessimism              0.232    -0.488    
                         clock uncertainty            0.338    -0.150    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.131    -0.019    UART/transmitter/data_width_loop[6].storage_flop
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[2].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/data_width_loop[2].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.482ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482    -0.006 r  UART/transmitter/data_width_loop[2].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.006    UART/transmitter/store_data[2]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[2].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[2].storage_flop/C
                         clock pessimism              0.232    -0.488    
                         clock uncertainty            0.338    -0.150    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.029    UART/transmitter/data_width_loop[2].storage_flop
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[1].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/data_width_loop[1].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.004 r  UART/transmitter/data_width_loop[1].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.004    UART/transmitter/store_data[1]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[1].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[1].storage_flop/C
                         clock pessimism              0.232    -0.488    
                         clock uncertainty            0.338    -0.150    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.029    UART/transmitter/data_width_loop[1].storage_flop
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[3].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/data_width_loop[3].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.004 r  UART/transmitter/data_width_loop[3].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.004    UART/transmitter/store_data[3]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[3].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[3].storage_flop/C
                         clock pessimism              0.232    -0.488    
                         clock uncertainty            0.338    -0.150    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.029    UART/transmitter/data_width_loop[3].storage_flop
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[0].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/transmitter/data_width_loop[0].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     0.002 r  UART/transmitter/data_width_loop[0].storage_srl/Q
                         net (fo=1, routed)           0.000     0.002    UART/transmitter/store_data[0]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[0].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[0].storage_flop/C
                         clock pessimism              0.232    -0.488    
                         clock uncertainty            0.338    -0.150    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.120    -0.030    UART/transmitter/data_width_loop[0].storage_flop
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UART/receiver/sample_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/receiver/stop_bit_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.246ns (49.316%)  route 0.253ns (50.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.676    -0.487    UART/receiver/CLK
    SLICE_X2Y102         FDRE                                         r  UART/receiver/sample_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.148    -0.339 r  UART/receiver/sample_flop/Q
                         net (fo=6, routed)           0.253    -0.087    UART/receiver/stop_bit_lut/I1
    SLICE_X3Y102         LUT6 (Prop_lut6_I1_O)        0.098     0.011 r  UART/receiver/stop_bit_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.011    UART/receiver/stop_bit_value
    SLICE_X3Y102         FDRE                                         r  UART/receiver/stop_bit_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.951    -0.720    UART/receiver/CLK
    SLICE_X3Y102         FDRE                                         r  UART/receiver/stop_bit_flop/C
                         clock pessimism              0.245    -0.474    
                         clock uncertainty            0.338    -0.136    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.092    -0.044    UART/receiver/stop_bit_flop
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 UART/receiver/data6_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART/receiver/data5_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.247ns (46.705%)  route 0.282ns (53.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/receiver/CLK
    SLICE_X2Y103         FDRE                                         r  UART/receiver/data6_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.148    -0.340 r  UART/receiver/data6_flop/Q
                         net (fo=5, routed)           0.282    -0.059    UART/receiver/data45_lut/I2
    SLICE_X1Y103         LUT6 (Prop_lut6_I2_O)        0.099     0.040 r  UART/receiver/data45_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.040    UART/receiver/data_value[5]
    SLICE_X1Y103         FDRE                                         r  UART/receiver/data5_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/receiver/CLK
    SLICE_X1Y103         FDRE                                         r  UART/receiver/data5_flop/C
                         clock pessimism              0.248    -0.472    
                         clock uncertainty            0.338    -0.134    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.092    -0.042    UART/receiver/data5_flop
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      148.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             148.333ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.668ns  (clk_out1_clk_wiz_0_1 rise@166493.344ns - clk_out1_clk_wiz_0 rise@166332.672ns)
  Data Path Delay:        11.665ns  (logic 6.247ns (53.552%)  route 5.418ns (46.448%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 166491.812 - 166493.344 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 166331.953 - 166332.672 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  166332.672 166332.672 r  
    L17                                               0.000 166332.672 r  clk (IN)
                         net (fo=0)                   0.000 166332.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 166334.141 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 166335.375    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 166328.406 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 166330.078    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 166330.172 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772 166331.938    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872 166334.812 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065 166334.875    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425 166335.297 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107 166336.406    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124 166336.531 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261 166337.797    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124 166337.922 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000 166337.922    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 166338.328 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000 166338.328    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222 166338.547 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344 166338.891    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299 166339.188 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627 166339.812    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404 166340.219 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000 166340.219    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 166340.328 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114 166341.438    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124 166341.562 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000 166341.562    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513 166342.078 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000 166342.078    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315 166342.391 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[3]
                         net (fo=1, routed)           0.901 166343.297    processor/stage_IFID/operation_result_reg[7][6]
    SLICE_X11Y99         LUT6 (Prop_lut6_I5_O)        0.307 166343.609 r  processor/stage_IFID/operation_result[7]_i_1_comp/O
                         net (fo=1, routed)           0.000 166343.609    processor/stage_EX/operation_result_reg[7]_1[7]
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  166493.344 166493.344 r  
    L17                                               0.000 166493.344 r  clk (IN)
                         net (fo=0)                   0.000 166493.344    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 166494.750 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 166495.906    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 166488.688 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 166490.281    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 166490.375 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.442 166491.812    processor/stage_EX/clk_out1
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
                         clock pessimism              0.490 166492.297    
                         clock uncertainty           -0.377 166491.922    
    SLICE_X11Y99         FDRE (Setup_fdre_C_D)        0.031 166491.953    processor/stage_EX/operation_result_reg[7]
  -------------------------------------------------------------------
                         required time                      166491.938    
                         arrival time                       -166343.609    
  -------------------------------------------------------------------
                         slack                                148.333    

Slack (MET) :             148.447ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/operation_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.668ns  (clk_out1_clk_wiz_0_1 rise@166493.344ns - clk_out1_clk_wiz_0 rise@166332.672ns)
  Data Path Delay:        11.552ns  (logic 6.254ns (54.137%)  route 5.298ns (45.863%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 166491.812 - 166493.344 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 166331.953 - 166332.672 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  166332.672 166332.672 r  
    L17                                               0.000 166332.672 r  clk (IN)
                         net (fo=0)                   0.000 166332.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 166334.141 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 166335.375    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 166328.406 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 166330.078    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 166330.172 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772 166331.938    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872 166334.812 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065 166334.875    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425 166335.297 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107 166336.406    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124 166336.531 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261 166337.797    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124 166337.922 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000 166337.922    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 166338.328 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000 166338.328    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222 166338.547 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344 166338.891    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299 166339.188 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627 166339.812    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404 166340.219 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000 166340.219    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 166340.328 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114 166341.438    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124 166341.562 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000 166341.562    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513 166342.078 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000 166342.078    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323 166342.406 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[1]
                         net (fo=1, routed)           0.781 166343.188    processor/stage_IFID/operation_result_reg[7][4]
    SLICE_X11Y99         LUT6 (Prop_lut6_I3_O)        0.306 166343.500 r  processor/stage_IFID/operation_result[5]_i_1_comp/O
                         net (fo=1, routed)           0.000 166343.500    processor/stage_EX/operation_result_reg[7]_1[5]
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  166493.344 166493.344 r  
    L17                                               0.000 166493.344 r  clk (IN)
                         net (fo=0)                   0.000 166493.344    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 166494.750 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 166495.906    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 166488.688 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 166490.281    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 166490.375 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.442 166491.812    processor/stage_EX/clk_out1
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C
                         clock pessimism              0.490 166492.297    
                         clock uncertainty           -0.377 166491.922    
    SLICE_X11Y99         FDRE (Setup_fdre_C_D)        0.032 166491.953    processor/stage_EX/operation_result_reg[5]
  -------------------------------------------------------------------
                         required time                      166491.938    
                         arrival time                       -166343.500    
  -------------------------------------------------------------------
                         slack                                148.447    

Slack (MET) :             148.462ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/operation_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.668ns  (clk_out1_clk_wiz_0_1 rise@166493.344ns - clk_out1_clk_wiz_0 rise@166332.672ns)
  Data Path Delay:        11.535ns  (logic 6.289ns (54.519%)  route 5.246ns (45.481%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT5=2 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 166491.812 - 166493.344 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 166331.953 - 166332.672 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  166332.672 166332.672 r  
    L17                                               0.000 166332.672 r  clk (IN)
                         net (fo=0)                   0.000 166332.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 166334.141 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 166335.375    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 166328.406 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 166330.078    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 166330.172 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772 166331.938    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872 166334.812 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065 166334.875    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425 166335.297 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107 166336.406    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124 166336.531 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261 166337.797    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124 166337.922 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000 166337.922    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 166338.328 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000 166338.328    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222 166338.547 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344 166338.891    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299 166339.188 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627 166339.812    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404 166340.219 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000 166340.219    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 166340.328 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114 166341.438    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124 166341.562 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000 166341.562    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513 166342.078 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000 166342.078    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239 166342.312 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[2]
                         net (fo=1, routed)           0.578 166342.891    processor/stage_IFID/operation_result_reg[7][5]
    SLICE_X11Y96         LUT6 (Prop_lut6_I4_O)        0.301 166343.188 r  processor/stage_IFID/operation_result[6]_i_5/O
                         net (fo=1, routed)           0.151 166343.344    processor/stage_IFID/operation_result[6]_i_5_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I5_O)        0.124 166343.469 r  processor/stage_IFID/operation_result[6]_i_1/O
                         net (fo=1, routed)           0.000 166343.469    processor/stage_EX/operation_result_reg[7]_1[6]
    SLICE_X11Y96         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  166493.344 166493.344 r  
    L17                                               0.000 166493.344 r  clk (IN)
                         net (fo=0)                   0.000 166493.344    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 166494.750 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 166495.906    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 166488.688 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 166490.281    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 166490.375 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441 166491.812    processor/stage_EX/clk_out1
    SLICE_X11Y96         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C
                         clock pessimism              0.490 166492.297    
                         clock uncertainty           -0.377 166491.922    
    SLICE_X11Y96         FDRE (Setup_fdre_C_D)        0.031 166491.953    processor/stage_EX/operation_result_reg[6]
  -------------------------------------------------------------------
                         required time                      166491.938    
                         arrival time                       -166343.484    
  -------------------------------------------------------------------
                         slack                                148.462    

Slack (MET) :             148.489ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/operation_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.668ns  (clk_out1_clk_wiz_0_1 rise@166493.344ns - clk_out1_clk_wiz_0 rise@166332.672ns)
  Data Path Delay:        11.510ns  (logic 6.027ns (52.363%)  route 5.483ns (47.637%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 166491.812 - 166493.344 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 166331.953 - 166332.672 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  166332.672 166332.672 r  
    L17                                               0.000 166332.672 r  clk (IN)
                         net (fo=0)                   0.000 166332.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 166334.141 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 166335.375    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 166328.406 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 166330.078    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 166330.172 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772 166331.938    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872 166334.812 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065 166334.875    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425 166335.297 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107 166336.406    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124 166336.531 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261 166337.797    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124 166337.922 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000 166337.922    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 166338.328 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000 166338.328    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222 166338.547 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344 166338.891    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299 166339.188 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627 166339.812    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404 166340.219 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000 166340.219    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 166340.328 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114 166341.438    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124 166341.562 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000 166341.562    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608 166342.172 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/O[3]
                         net (fo=1, routed)           0.966 166343.141    processor/stage_IFID/operation_result_reg[7][2]
    SLICE_X11Y97         LUT6 (Prop_lut6_I3_O)        0.307 166343.453 r  processor/stage_IFID/operation_result[3]_i_1_comp/O
                         net (fo=1, routed)           0.000 166343.453    processor/stage_EX/operation_result_reg[7]_1[3]
    SLICE_X11Y97         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  166493.344 166493.344 r  
    L17                                               0.000 166493.344 r  clk (IN)
                         net (fo=0)                   0.000 166493.344    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 166494.750 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 166495.906    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 166488.688 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 166490.281    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 166490.375 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.442 166491.812    processor/stage_EX/clk_out1
    SLICE_X11Y97         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C
                         clock pessimism              0.490 166492.297    
                         clock uncertainty           -0.377 166491.922    
    SLICE_X11Y97         FDRE (Setup_fdre_C_D)        0.032 166491.953    processor/stage_EX/operation_result_reg[3]
  -------------------------------------------------------------------
                         required time                      166491.938    
                         arrival time                       -166343.453    
  -------------------------------------------------------------------
                         slack                                148.489    

Slack (MET) :             148.690ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/operation_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.668ns  (clk_out1_clk_wiz_0_1 rise@166493.344ns - clk_out1_clk_wiz_0 rise@166332.672ns)
  Data Path Delay:        11.307ns  (logic 6.139ns (54.295%)  route 5.168ns (45.705%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 166491.812 - 166493.344 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 166331.953 - 166332.672 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  166332.672 166332.672 r  
    L17                                               0.000 166332.672 r  clk (IN)
                         net (fo=0)                   0.000 166332.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 166334.141 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 166335.375    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 166328.406 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 166330.078    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 166330.172 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772 166331.938    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872 166334.812 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065 166334.875    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425 166335.297 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107 166336.406    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124 166336.531 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261 166337.797    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124 166337.922 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000 166337.922    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 166338.328 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000 166338.328    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222 166338.547 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344 166338.891    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299 166339.188 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627 166339.812    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404 166340.219 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000 166340.219    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 166340.328 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114 166341.438    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124 166341.562 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000 166341.562    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513 166342.078 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/CO[3]
                         net (fo=1, routed)           0.000 166342.078    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_n_0
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219 166342.297 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__0/O[0]
                         net (fo=1, routed)           0.650 166342.953    processor/stage_IFID/operation_result_reg[7][3]
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.295 166343.250 r  processor/stage_IFID/operation_result[4]_i_1_comp/O
                         net (fo=1, routed)           0.000 166343.250    processor/stage_EX/operation_result_reg[7]_1[4]
    SLICE_X11Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  166493.344 166493.344 r  
    L17                                               0.000 166493.344 r  clk (IN)
                         net (fo=0)                   0.000 166493.344    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 166494.750 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 166495.906    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 166488.688 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 166490.281    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 166490.375 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441 166491.812    processor/stage_EX/clk_out1
    SLICE_X11Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C
                         clock pessimism              0.490 166492.297    
                         clock uncertainty           -0.377 166491.922    
    SLICE_X11Y94         FDRE (Setup_fdre_C_D)        0.031 166491.953    processor/stage_EX/operation_result_reg[4]
  -------------------------------------------------------------------
                         required time                      166491.938    
                         arrival time                       -166343.250    
  -------------------------------------------------------------------
                         slack                                148.690    

Slack (MET) :             148.700ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/operation_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.668ns  (clk_out1_clk_wiz_0_1 rise@166493.344ns - clk_out1_clk_wiz_0 rise@166332.672ns)
  Data Path Delay:        11.347ns  (logic 6.081ns (53.592%)  route 5.266ns (46.408%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT5=3 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 166491.812 - 166493.344 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 166331.953 - 166332.672 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  166332.672 166332.672 r  
    L17                                               0.000 166332.672 r  clk (IN)
                         net (fo=0)                   0.000 166332.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 166334.141 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 166335.375    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 166328.406 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 166330.078    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 166330.172 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772 166331.938    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872 166334.812 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065 166334.875    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425 166335.297 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107 166336.406    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124 166336.531 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261 166337.797    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124 166337.922 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000 166337.922    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 166338.328 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000 166338.328    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222 166338.547 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344 166338.891    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299 166339.188 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627 166339.812    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404 166340.219 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000 166340.219    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 166340.328 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.114 166341.438    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X8Y93          LUT2 (Prop_lut2_I1_O)        0.124 166341.562 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry_i_5/O
                         net (fo=1, routed)           0.000 166341.562    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_two[0]
    SLICE_X8Y93          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544 166342.109 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry/O[2]
                         net (fo=1, routed)           0.587 166342.703    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0[2]
    SLICE_X10Y94         LUT5 (Prop_lut5_I3_O)        0.301 166343.000 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[2]_i_5/O
                         net (fo=1, routed)           0.162 166343.156    processor/stage_IFID/operation_result_reg[2]
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.124 166343.281 r  processor/stage_IFID/operation_result[2]_i_1/O
                         net (fo=1, routed)           0.000 166343.281    processor/stage_EX/operation_result_reg[7]_1[2]
    SLICE_X10Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  166493.344 166493.344 r  
    L17                                               0.000 166493.344 r  clk (IN)
                         net (fo=0)                   0.000 166493.344    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 166494.750 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 166495.906    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 166488.688 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 166490.281    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 166490.375 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441 166491.812    processor/stage_EX/clk_out1
    SLICE_X10Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C
                         clock pessimism              0.490 166492.297    
                         clock uncertainty           -0.377 166491.922    
    SLICE_X10Y94         FDRE (Setup_fdre_C_D)        0.081 166492.000    processor/stage_EX/operation_result_reg[2]
  -------------------------------------------------------------------
                         required time                      166492.000    
                         arrival time                       -166343.297    
  -------------------------------------------------------------------
                         slack                                148.700    

Slack (MET) :             148.862ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.668ns  (clk_out1_clk_wiz_0_1 rise@166493.344ns - clk_out1_clk_wiz_0 rise@166332.672ns)
  Data Path Delay:        11.183ns  (logic 5.484ns (49.038%)  route 5.699ns (50.962%))
  Logic Levels:           12  (CARRY4=4 LUT5=2 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 166491.812 - 166493.344 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 166331.953 - 166332.672 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  166332.672 166332.672 r  
    L17                                               0.000 166332.672 r  clk (IN)
                         net (fo=0)                   0.000 166332.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 166334.141 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 166335.375    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 166328.406 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 166330.078    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 166330.172 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772 166331.938    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872 166334.812 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065 166334.875    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425 166335.297 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107 166336.406    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124 166336.531 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261 166337.797    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124 166337.922 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000 166337.922    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 166338.328 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000 166338.328    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222 166338.547 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344 166338.891    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299 166339.188 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627 166339.812    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404 166340.219 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000 166340.219    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 166340.328 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.055 166341.391    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124 166341.516 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_32/O
                         net (fo=2, routed)           0.416 166341.938    processor/stage_IFID/operation_result[2]_i_5
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124 166342.062 r  processor/stage_IFID/operation_result[7]_i_22/O
                         net (fo=8, routed)           0.663 166342.719    processor/stage_IFID/IFID_reg_reg[33]_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I0_O)        0.124 166342.844 r  processor/stage_IFID/operation_result[1]_i_5/O
                         net (fo=1, routed)           0.161 166343.000    processor/stage_IFID/operation_result[1]_i_5_n_0
    SLICE_X10Y95         LUT6 (Prop_lut6_I5_O)        0.124 166343.125 r  processor/stage_IFID/operation_result[1]_i_1/O
                         net (fo=1, routed)           0.000 166343.125    processor/stage_EX/operation_result_reg[7]_1[1]
    SLICE_X10Y95         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  166493.344 166493.344 r  
    L17                                               0.000 166493.344 r  clk (IN)
                         net (fo=0)                   0.000 166493.344    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 166494.750 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 166495.906    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 166488.688 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 166490.281    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 166490.375 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441 166491.812    processor/stage_EX/clk_out1
    SLICE_X10Y95         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C
                         clock pessimism              0.490 166492.297    
                         clock uncertainty           -0.377 166491.922    
    SLICE_X10Y95         FDRE (Setup_fdre_C_D)        0.079 166492.000    processor/stage_EX/operation_result_reg[1]
  -------------------------------------------------------------------
                         required time                      166492.000    
                         arrival time                       -166343.125    
  -------------------------------------------------------------------
                         slack                                148.862    

Slack (MET) :             148.902ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/operation_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.668ns  (clk_out1_clk_wiz_0_1 rise@166493.344ns - clk_out1_clk_wiz_0 rise@166332.672ns)
  Data Path Delay:        11.145ns  (logic 5.484ns (49.206%)  route 5.661ns (50.794%))
  Logic Levels:           12  (CARRY4=4 LUT5=3 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 166491.812 - 166493.344 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 166331.953 - 166332.672 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  166332.672 166332.672 r  
    L17                                               0.000 166332.672 r  clk (IN)
                         net (fo=0)                   0.000 166332.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 166334.141 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 166335.375    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 166328.406 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 166330.078    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 166330.172 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.772 166331.938    processor/data_mem/clk_out1
    RAMB36_X0Y26         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872 166334.812 r  processor/data_mem/memory_file_reg_0_7/CASCADEOUTB
                         net (fo=1, routed)           0.065 166334.875    processor/data_mem/memory_file_reg_0_7_n_1
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425 166335.297 r  processor/data_mem/memory_file_reg_1_7/DOBDO[0]
                         net (fo=8, routed)           1.107 166336.406    processor/stage_IFID/dmem_dout[7]_alias
    SLICE_X9Y121         LUT5 (Prop_lut5_I2_O)        0.124 166336.531 r  processor/stage_IFID/result0_carry__0_i_1_comp/O
                         net (fo=2, routed)           1.261 166337.797    processor/stage_IFID/op2_dout_IFID_reg[7]_1[3]
    SLICE_X9Y96          LUT6 (Prop_lut6_I2_O)        0.124 166337.922 r  processor/stage_IFID/result0_carry__0_i_5_comp/O
                         net (fo=1, routed)           0.000 166337.922    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/step_one__0_carry__0_i_3_0[3]
    SLICE_X9Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401 166338.328 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000 166338.328    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__0_n_0
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222 166338.547 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/result0_carry__1/O[0]
                         net (fo=2, routed)           0.344 166338.891    processor/stage_IFID/step_one__0_carry_1[0]
    SLICE_X10Y96         LUT5 (Prop_lut5_I1_O)        0.299 166339.188 r  processor/stage_IFID/step_one__0_carry_i_1/O
                         net (fo=2, routed)           0.627 166339.812    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/DI[1]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404 166340.219 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry/CO[3]
                         net (fo=1, routed)           0.000 166340.219    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry_n_0
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117 166340.328 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/step_one__0_carry__0/CO[3]
                         net (fo=10, routed)          1.055 166341.391    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/CO[0]
    SLICE_X11Y94         LUT6 (Prop_lut6_I2_O)        0.124 166341.516 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_32/O
                         net (fo=2, routed)           0.416 166341.938    processor/stage_IFID/operation_result[2]_i_5
    SLICE_X11Y95         LUT6 (Prop_lut6_I1_O)        0.124 166342.062 r  processor/stage_IFID/operation_result[7]_i_22/O
                         net (fo=8, routed)           0.624 166342.688    processor/stage_IFID/IFID_reg_reg[33]_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I2_O)        0.124 166342.812 r  processor/stage_IFID/operation_result[0]_i_7/O
                         net (fo=1, routed)           0.162 166342.969    processor/stage_IFID/operation_result[0]_i_7_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I5_O)        0.124 166343.094 r  processor/stage_IFID/operation_result[0]_i_1/O
                         net (fo=1, routed)           0.000 166343.094    processor/stage_EX/operation_result_reg[7]_1[0]
    SLICE_X10Y93         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  166493.344 166493.344 r  
    L17                                               0.000 166493.344 r  clk (IN)
                         net (fo=0)                   0.000 166493.344    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 166494.750 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 166495.906    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 166488.688 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 166490.281    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 166490.375 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441 166491.812    processor/stage_EX/clk_out1
    SLICE_X10Y93         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C
                         clock pessimism              0.490 166492.297    
                         clock uncertainty           -0.377 166491.922    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.081 166492.000    processor/stage_EX/operation_result_reg[0]
  -------------------------------------------------------------------
                         required time                      166492.000    
                         arrival time                       -166343.094    
  -------------------------------------------------------------------
                         slack                                148.902    

Slack (MET) :             150.684ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/branch_conds_EX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.668ns  (clk_out1_clk_wiz_0_1 rise@166493.344ns - clk_out1_clk_wiz_0 rise@166332.672ns)
  Data Path Delay:        9.733ns  (logic 5.086ns (52.253%)  route 4.647ns (47.747%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 166492.047 - 166493.344 ) 
    Source Clock Delay      (SCD):    -0.897ns = ( 166331.781 - 166332.672 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  166332.672 166332.672 r  
    L17                                               0.000 166332.672 r  clk (IN)
                         net (fo=0)                   0.000 166332.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 166334.141 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 166335.375    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 166328.406 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 166330.078    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 166330.172 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.596 166331.766    processor/data_mem/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872 166334.641 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065 166334.703    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425 166335.125 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=18, routed)          1.477 166336.609    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[1]
    SLICE_X11Y89         LUT5 (Prop_lut5_I1_O)        0.124 166336.734 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_2_replica_2/O
                         net (fo=5, routed)           0.603 166337.344    processor/stage_IFID/EX_reg_reg[4]_repN_7_alias
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124 166337.469 r  processor/stage_IFID/operation_result[1]_i_9/O
                         net (fo=3, routed)           1.019 166338.484    processor/stage_EX/ALU/add_inst/branch_conds_EX_reg[2]_i_3[1]
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.124 166338.609 r  processor/stage_EX/ALU/add_inst/branch_conds_EX[2]_i_6/O
                         net (fo=1, routed)           0.000 166338.609    processor/stage_IFID/branch_conds_EX_reg[2][1]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 166339.156 r  processor/stage_IFID/branch_conds_EX_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000 166339.156    processor/stage_IFID/branch_conds_EX_reg[2]_i_3_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 166339.469 r  processor/stage_IFID/branch_conds_EX_reg[0]_i_4/O[3]
                         net (fo=3, routed)           0.691 166340.156    processor/stage_IFID/stage_EX/ALU/adder_result[7]
    SLICE_X6Y102         LUT4 (Prop_lut4_I1_O)        0.306 166340.469 r  processor/stage_IFID/branch_conds_EX[0]_i_5/O
                         net (fo=1, routed)           0.285 166340.750    processor/stage_IFID/branch_conds_EX[0]_i_5_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I4_O)        0.124 166340.875 r  processor/stage_IFID/branch_conds_EX[0]_i_3/O
                         net (fo=2, routed)           0.507 166341.375    processor/stage_IFID/stage_EX/ALU/COMP_gt1__6
    SLICE_X1Y102         LUT3 (Prop_lut3_I2_O)        0.124 166341.500 r  processor/stage_IFID/branch_conds_EX[1]_i_1/O
                         net (fo=1, routed)           0.000 166341.500    processor/stage_EX/branch_conds_EX_reg[0]_0[2]
    SLICE_X1Y102         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  166493.344 166493.344 r  
    L17                                               0.000 166493.344 r  clk (IN)
                         net (fo=0)                   0.000 166493.344    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 166494.750 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 166495.906    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 166488.688 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 166490.281    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 166490.375 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.684 166492.062    processor/stage_EX/clk_out1
    SLICE_X1Y102         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[1]/C
                         clock pessimism              0.490 166492.547    
                         clock uncertainty           -0.377 166492.172    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)        0.032 166492.203    processor/stage_EX/branch_conds_EX_reg[1]
  -------------------------------------------------------------------
                         required time                      166492.188    
                         arrival time                       -166341.500    
  -------------------------------------------------------------------
                         slack                                150.684    

Slack (MET) :             150.710ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/branch_conds_EX_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.668ns  (clk_out1_clk_wiz_0_1 rise@166493.344ns - clk_out1_clk_wiz_0 rise@166332.672ns)
  Data Path Delay:        9.703ns  (logic 5.086ns (52.416%)  route 4.617ns (47.584%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 166492.047 - 166493.344 ) 
    Source Clock Delay      (SCD):    -0.897ns = ( 166331.781 - 166332.672 ) 
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  166332.672 166332.672 r  
    L17                                               0.000 166332.672 r  clk (IN)
                         net (fo=0)                   0.000 166332.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 166334.141 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 166335.375    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 166328.406 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 166330.078    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 166330.172 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.596 166331.766    processor/data_mem/clk_out1
    RAMB36_X0Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872 166334.641 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065 166334.703    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425 166335.125 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=18, routed)          1.477 166336.609    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/dmem_dout[1]
    SLICE_X11Y89         LUT5 (Prop_lut5_I1_O)        0.124 166336.734 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/sub_inst/reg_file_reg_r1_0_7_0_5_i_2_replica_2/O
                         net (fo=5, routed)           0.603 166337.344    processor/stage_IFID/EX_reg_reg[4]_repN_7_alias
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124 166337.469 r  processor/stage_IFID/operation_result[1]_i_9/O
                         net (fo=3, routed)           1.019 166338.484    processor/stage_EX/ALU/add_inst/branch_conds_EX_reg[2]_i_3[1]
    SLICE_X7Y101         LUT5 (Prop_lut5_I4_O)        0.124 166338.609 r  processor/stage_EX/ALU/add_inst/branch_conds_EX[2]_i_6/O
                         net (fo=1, routed)           0.000 166338.609    processor/stage_IFID/branch_conds_EX_reg[2][1]
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550 166339.156 r  processor/stage_IFID/branch_conds_EX_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000 166339.156    processor/stage_IFID/branch_conds_EX_reg[2]_i_3_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313 166339.469 r  processor/stage_IFID/branch_conds_EX_reg[0]_i_4/O[3]
                         net (fo=3, routed)           0.691 166340.156    processor/stage_IFID/stage_EX/ALU/adder_result[7]
    SLICE_X6Y102         LUT4 (Prop_lut4_I1_O)        0.306 166340.469 r  processor/stage_IFID/branch_conds_EX[0]_i_5/O
                         net (fo=1, routed)           0.285 166340.750    processor/stage_IFID/branch_conds_EX[0]_i_5_n_0
    SLICE_X5Y102         LUT5 (Prop_lut5_I4_O)        0.124 166340.875 r  processor/stage_IFID/branch_conds_EX[0]_i_3/O
                         net (fo=2, routed)           0.477 166341.359    processor/stage_IFID/stage_EX/ALU/COMP_gt1__6
    SLICE_X4Y102         LUT3 (Prop_lut3_I2_O)        0.124 166341.484 r  processor/stage_IFID/branch_conds_EX[0]_i_1/O
                         net (fo=1, routed)           0.000 166341.484    processor/stage_EX/branch_conds_EX_reg[0]_0[3]
    SLICE_X4Y102         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  166493.344 166493.344 r  
    L17                                               0.000 166493.344 r  clk (IN)
                         net (fo=0)                   0.000 166493.344    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 166494.750 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 166495.906    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 166488.688 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 166490.281    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 166490.375 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683 166492.062    processor/stage_EX/clk_out1
    SLICE_X4Y102         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[0]/C
                         clock pessimism              0.490 166492.547    
                         clock uncertainty           -0.377 166492.172    
    SLICE_X4Y102         FDRE (Setup_fdre_C_D)        0.029 166492.203    processor/stage_EX/branch_conds_EX_reg[0]
  -------------------------------------------------------------------
                         required time                      166492.188    
                         arrival time                       -166341.469    
  -------------------------------------------------------------------
                         slack                                150.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 processor/stage_EX/branch_conds_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.004%)  route 0.345ns (64.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.673    -0.490    processor/stage_EX/clk_out1
    SLICE_X4Y109         FDRE                                         r  processor/stage_EX/branch_conds_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  processor/stage_EX/branch_conds_EX_reg[4]/Q
                         net (fo=4, routed)           0.229    -0.120    processor/stage_EX/branch_conds_EX[4]
    SLICE_X2Y111         LUT4 (Prop_lut4_I2_O)        0.045    -0.075 r  processor/stage_EX/branch_conds_MEMWB[2]_i_1/O
                         net (fo=1, routed)           0.116     0.041    processor/stage_MEMWB/D[1]
    SLICE_X3Y111         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_MEMWB/clk_out1
    SLICE_X3Y111         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/C
                         clock pessimism              0.269    -0.453    
                         clock uncertainty            0.377    -0.076    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.066    -0.010    processor/stage_MEMWB/branch_conds_MEMWB_reg[2]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/data_mem/memory_file_reg_0_2/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.141ns (20.766%)  route 0.538ns (79.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.564    -0.600    processor/stage_EX/clk_out1
    SLICE_X9Y94          FDRE                                         r  processor/stage_EX/data_wr_addr_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  processor/stage_EX/data_wr_addr_reg[8]_replica/Q
                         net (fo=9, routed)           0.538     0.079    processor/data_mem/data_wr_addr_reg[15]_0[8]_repN_alias
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.861    -0.810    processor/data_mem/clk_out1
    RAMB36_X0Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_2/CLKARDCLK
                         clock pessimism              0.273    -0.536    
                         clock uncertainty            0.377    -0.159    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.024    processor/data_mem/memory_file_reg_0_2
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 processor/stage_IFID/IFID_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/stage_EX/EX_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.788%)  route 0.385ns (73.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_IFID/clk_out1
    SLICE_X5Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_IFID/IFID_reg_reg[17]/Q
                         net (fo=1, routed)           0.385     0.035    processor/stage_EX/Q[9]
    SLICE_X6Y110         FDRE                                         r  processor/stage_EX/EX_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.946    -0.725    processor/stage_EX/clk_out1
    SLICE_X6Y110         FDRE                                         r  processor/stage_EX/EX_reg_reg[1]/C
                         clock pessimism              0.249    -0.475    
                         clock uncertainty            0.377    -0.098    
    SLICE_X6Y110         FDRE (Hold_fdre_C_D)         0.076    -0.022    processor/stage_EX/EX_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.035    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA/CLK
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.377    -0.103    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.206    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA_D1/CLK
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.377    -0.103    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.206    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB/CLK
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.377    -0.103    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.206    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB_D1/CLK
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.377    -0.103    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.206    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC/CLK
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.377    -0.103    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.206    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMD32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC_D1/CLK
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.377    -0.103    
    SLICE_X10Y106        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.206    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 processor/stage_EX/destination_reg_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.583%)  route 0.618ns (81.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.672    -0.491    processor/stage_EX/clk_out1
    SLICE_X7Y110         FDRE                                         r  processor/stage_EX/destination_reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  processor/stage_EX/destination_reg_addr_reg[1]/Q
                         net (fo=89, routed)          0.618     0.267    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/ADDRD1
    SLICE_X10Y106        RAMS32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.921    -0.750    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X10Y106        RAMS32                                       r  processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMD/CLK
                         clock pessimism              0.269    -0.480    
                         clock uncertainty            0.377    -0.103    
    SLICE_X10Y106        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.206    processor/reg_file/RNS_reg_file_reg_r2_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.061    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       74.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.526ns  (required time - arrival time)
  Source:                 UART/receiver/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.341ns  (clk_out1_clk_wiz_0_1 rise@83163.344ns - clk_out2_clk_wiz_0 rise@83083.000ns)
  Data Path Delay:        5.001ns  (logic 0.704ns (14.078%)  route 4.297ns (85.922%))
  Logic Levels:           2  (LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 83161.875 - 83163.344 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83082.312 - 83083.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                  83083.000 83083.000 r  
    L17                                               0.000 83083.000 r  clk (IN)
                         net (fo=0)                   0.000 83083.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83084.477 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83085.711    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 83078.750 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666 83080.414    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 83080.508 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809 83082.320    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456 83082.773 r  UART/receiver/pointer0_flop/Q
                         net (fo=14, routed)          2.823 83085.594    UART/receiver/pointer[0]
    SLICE_X2Y96          SRL16E (Prop_srl16e_A0_Q)    0.124 83085.719 r  UART/receiver/data_width_loop[0].storage_srl/Q
                         net (fo=1, routed)           1.474 83087.195    UART/receiver/UART_RX_data[0]
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124 83087.320 r  UART/receiver/IO_read_data[0]_i_1/O
                         net (fo=1, routed)           0.000 83087.320    UART_n_0
    SLICE_X1Y96          FDRE                                         r  IO_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  83163.344 83163.344 r  
    L17                                               0.000 83163.344 r  clk (IN)
                         net (fo=0)                   0.000 83163.344    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83164.750 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83165.914    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 83158.695 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 83160.281    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83160.375 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.509 83161.883    clk6
    SLICE_X1Y96          FDRE                                         r  IO_read_data_reg[0]/C
                         clock pessimism              0.398 83162.281    
                         clock uncertainty           -0.458 83161.820    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.029 83161.852    IO_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                      83161.844    
                         arrival time                       -83087.320    
  -------------------------------------------------------------------
                         slack                                 74.526    

Slack (MET) :             74.561ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.341ns  (clk_out1_clk_wiz_0_1 rise@83163.344ns - clk_out2_clk_wiz_0 rise@83083.000ns)
  Data Path Delay:        5.143ns  (logic 0.940ns (18.277%)  route 4.203ns (81.723%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83162.055 - 83163.344 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83082.312 - 83083.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                  83083.000 83083.000 r  
    L17                                               0.000 83083.000 r  clk (IN)
                         net (fo=0)                   0.000 83083.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83084.477 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83085.711    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 83078.750 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666 83080.414    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 83080.508 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809 83082.320    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456 83082.773 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.530 83085.305    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.153 83085.461 r  UART/receiver/data_width_loop[7].storage_srl/Q
                         net (fo=1, routed)           1.673 83087.133    processor/stage_EX/data_out[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.331 83087.461 r  processor/stage_EX/IO_read_data[7]_i_2/O
                         net (fo=1, routed)           0.000 83087.461    processor_n_15
    SLICE_X1Y106         FDRE                                         r  IO_read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  83163.344 83163.344 r  
    L17                                               0.000 83163.344 r  clk (IN)
                         net (fo=0)                   0.000 83163.344    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83164.750 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83165.914    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 83158.695 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 83160.281    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83160.375 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683 83162.055    clk6
    SLICE_X1Y106         FDRE                                         r  IO_read_data_reg[7]/C
                         clock pessimism              0.398 83162.453    
                         clock uncertainty           -0.458 83161.992    
    SLICE_X1Y106         FDRE (Setup_fdre_C_D)        0.032 83162.023    IO_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                      83162.023    
                         arrival time                       -83087.461    
  -------------------------------------------------------------------
                         slack                                 74.561    

Slack (MET) :             74.919ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.341ns  (clk_out1_clk_wiz_0_1 rise@83163.344ns - clk_out2_clk_wiz_0 rise@83083.000ns)
  Data Path Delay:        4.782ns  (logic 0.704ns (14.721%)  route 4.078ns (85.279%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83162.055 - 83163.344 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83082.312 - 83083.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                  83083.000 83083.000 r  
    L17                                               0.000 83083.000 r  clk (IN)
                         net (fo=0)                   0.000 83083.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83084.477 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83085.711    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 83078.750 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666 83080.414    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 83080.508 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809 83082.320    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456 83082.773 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.530 83085.305    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.124 83085.430 r  UART/receiver/data_width_loop[3].storage_srl/Q
                         net (fo=1, routed)           1.548 83086.977    processor/stage_EX/data_out[2]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.124 83087.102 r  processor/stage_EX/IO_read_data[3]_i_1/O
                         net (fo=1, routed)           0.000 83087.102    processor_n_19
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  83163.344 83163.344 r  
    L17                                               0.000 83163.344 r  clk (IN)
                         net (fo=0)                   0.000 83163.344    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83164.750 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83165.914    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 83158.695 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 83160.281    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83160.375 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683 83162.055    clk6
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[3]/C
                         clock pessimism              0.398 83162.453    
                         clock uncertainty           -0.458 83161.992    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.029 83162.023    IO_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                      83162.023    
                         arrival time                       -83087.102    
  -------------------------------------------------------------------
                         slack                                 74.919    

Slack (MET) :             74.973ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.341ns  (clk_out1_clk_wiz_0_1 rise@83163.344ns - clk_out2_clk_wiz_0 rise@83083.000ns)
  Data Path Delay:        4.774ns  (logic 0.730ns (15.291%)  route 4.044ns (84.709%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83162.055 - 83163.344 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83082.312 - 83083.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                  83083.000 83083.000 r  
    L17                                               0.000 83083.000 r  clk (IN)
                         net (fo=0)                   0.000 83083.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83084.477 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83085.711    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 83078.750 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666 83080.414    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 83080.508 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809 83082.320    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456 83082.773 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.547 83085.320    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.124 83085.445 r  UART/receiver/data_width_loop[4].storage_srl/Q
                         net (fo=1, routed)           1.497 83086.945    processor/stage_EX/data_out[3]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.150 83087.094 r  processor/stage_EX/IO_read_data[4]_i_1/O
                         net (fo=1, routed)           0.000 83087.094    processor_n_18
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  83163.344 83163.344 r  
    L17                                               0.000 83163.344 r  clk (IN)
                         net (fo=0)                   0.000 83163.344    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83164.750 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83165.914    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 83158.695 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 83160.281    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83160.375 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683 83162.055    clk6
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[4]/C
                         clock pessimism              0.398 83162.453    
                         clock uncertainty           -0.458 83161.992    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.075 83162.070    IO_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                      83162.062    
                         arrival time                       -83087.094    
  -------------------------------------------------------------------
                         slack                                 74.973    

Slack (MET) :             74.995ns  (required time - arrival time)
  Source:                 UART/receiver/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.341ns  (clk_out1_clk_wiz_0_1 rise@83163.344ns - clk_out2_clk_wiz_0 rise@83083.000ns)
  Data Path Delay:        4.756ns  (logic 0.930ns (19.556%)  route 3.826ns (80.444%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83162.055 - 83163.344 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83082.312 - 83083.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                  83083.000 83083.000 r  
    L17                                               0.000 83083.000 r  clk (IN)
                         net (fo=0)                   0.000 83083.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83084.477 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83085.711    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 83078.750 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666 83080.414    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 83080.508 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809 83082.320    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456 83082.773 r  UART/receiver/pointer0_flop/Q
                         net (fo=14, routed)          2.328 83085.102    UART/receiver/pointer[0]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A0_Q)    0.146 83085.250 r  UART/receiver/data_width_loop[5].storage_srl/Q
                         net (fo=1, routed)           1.497 83086.750    processor/stage_EX/data_out[4]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.328 83087.078 r  processor/stage_EX/IO_read_data[5]_i_1/O
                         net (fo=1, routed)           0.000 83087.078    processor_n_17
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  83163.344 83163.344 r  
    L17                                               0.000 83163.344 r  clk (IN)
                         net (fo=0)                   0.000 83163.344    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83164.750 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83165.914    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 83158.695 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 83160.281    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83160.375 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683 83162.055    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[5]/C
                         clock pessimism              0.398 83162.453    
                         clock uncertainty           -0.458 83161.992    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.079 83162.070    IO_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                      83162.070    
                         arrival time                       -83087.078    
  -------------------------------------------------------------------
                         slack                                 74.995    

Slack (MET) :             75.014ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.341ns  (clk_out1_clk_wiz_0_1 rise@83163.344ns - clk_out2_clk_wiz_0 rise@83083.000ns)
  Data Path Delay:        4.777ns  (logic 0.983ns (20.580%)  route 3.794ns (79.420%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83162.055 - 83163.344 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83082.312 - 83083.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                  83083.000 83083.000 r  
    L17                                               0.000 83083.000 r  clk (IN)
                         net (fo=0)                   0.000 83083.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83084.477 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83085.711    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 83078.750 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666 83080.414    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 83080.508 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809 83082.320    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456 83082.773 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.329 83085.102    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.150 83085.250 r  UART/receiver/data_width_loop[6].storage_srl/Q
                         net (fo=1, routed)           1.465 83086.711    processor/stage_EX/data_out[5]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.377 83087.086 r  processor/stage_EX/IO_read_data[6]_i_1/O
                         net (fo=1, routed)           0.000 83087.086    processor_n_16
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  83163.344 83163.344 r  
    L17                                               0.000 83163.344 r  clk (IN)
                         net (fo=0)                   0.000 83163.344    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83164.750 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83165.914    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 83158.695 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 83160.281    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83160.375 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683 83162.055    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[6]/C
                         clock pessimism              0.398 83162.453    
                         clock uncertainty           -0.458 83161.992    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.118 83162.109    IO_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                      83162.109    
                         arrival time                       -83087.094    
  -------------------------------------------------------------------
                         slack                                 75.014    

Slack (MET) :             75.068ns  (required time - arrival time)
  Source:                 UART/receiver/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.341ns  (clk_out1_clk_wiz_0_1 rise@83163.344ns - clk_out2_clk_wiz_0 rise@83083.000ns)
  Data Path Delay:        4.685ns  (logic 0.704ns (15.026%)  route 3.981ns (84.975%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83162.055 - 83163.344 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83082.312 - 83083.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                  83083.000 83083.000 r  
    L17                                               0.000 83083.000 r  clk (IN)
                         net (fo=0)                   0.000 83083.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83084.477 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83085.711    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 83078.750 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666 83080.414    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 83080.508 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809 83082.320    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456 83082.773 r  UART/receiver/pointer0_flop/Q
                         net (fo=14, routed)          2.328 83085.102    UART/receiver/pointer[0]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A0_Q)    0.124 83085.227 r  UART/receiver/data_width_loop[1].storage_srl/Q
                         net (fo=1, routed)           1.653 83086.883    processor/stage_EX/data_out[0]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.124 83087.008 r  processor/stage_EX/IO_read_data[1]_i_1/O
                         net (fo=1, routed)           0.000 83087.008    processor_n_21
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  83163.344 83163.344 r  
    L17                                               0.000 83163.344 r  clk (IN)
                         net (fo=0)                   0.000 83163.344    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83164.750 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83165.914    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 83158.695 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 83160.281    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83160.375 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683 83162.055    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[1]/C
                         clock pessimism              0.398 83162.453    
                         clock uncertainty           -0.458 83161.992    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.081 83162.070    IO_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                      83162.070    
                         arrival time                       -83087.008    
  -------------------------------------------------------------------
                         slack                                 75.068    

Slack (MET) :             75.392ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.341ns  (clk_out1_clk_wiz_0_1 rise@83163.344ns - clk_out2_clk_wiz_0 rise@83083.000ns)
  Data Path Delay:        4.398ns  (logic 0.730ns (16.598%)  route 3.668ns (83.402%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83162.055 - 83163.344 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83082.312 - 83083.000 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                  83083.000 83083.000 r  
    L17                                               0.000 83083.000 r  clk (IN)
                         net (fo=0)                   0.000 83083.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83084.477 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83085.711    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 83078.750 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666 83080.414    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 83080.508 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809 83082.320    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456 83082.773 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.329 83085.102    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.124 83085.227 r  UART/receiver/data_width_loop[2].storage_srl/Q
                         net (fo=1, routed)           1.339 83086.562    processor/stage_EX/data_out[1]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150 83086.711 r  processor/stage_EX/IO_read_data[2]_i_1/O
                         net (fo=1, routed)           0.000 83086.711    processor_n_20
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                  83163.344 83163.344 r  
    L17                                               0.000 83163.344 r  clk (IN)
                         net (fo=0)                   0.000 83163.344    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83164.750 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83165.914    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221 83158.695 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587 83160.281    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 83160.375 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683 83162.055    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[2]/C
                         clock pessimism              0.398 83162.453    
                         clock uncertainty           -0.458 83161.992    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.118 83162.109    IO_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                      83162.109    
                         arrival time                       -83086.711    
  -------------------------------------------------------------------
                         slack                                 75.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[2].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.531ns (46.693%)  route 0.606ns (53.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[2].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.005 r  UART/receiver/data_width_loop[2].storage_srl/Q
                         net (fo=1, routed)           0.606     0.601    processor/stage_EX/data_out[1]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.047     0.648 r  processor/stage_EX/IO_read_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.648    processor_n_20
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[2]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.458     0.292    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.131     0.423    IO_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.186ns (18.269%)  route 0.832ns (81.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/receiver/CLK
    SLICE_X3Y103         FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  UART/receiver/data_present_flop/Q
                         net (fo=4, routed)           0.832     0.485    UART/receiver/buffer_data_present
    SLICE_X1Y96          LUT6 (Prop_lut6_I0_O)        0.045     0.530 r  UART/receiver/IO_read_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.530    UART_n_0
    SLICE_X1Y96          FDRE                                         r  IO_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.863    -0.807    clk6
    SLICE_X1Y96          FDRE                                         r  IO_read_data_reg[0]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.458     0.206    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.091     0.297    IO_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.297    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[4].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.526ns (46.258%)  route 0.611ns (53.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[4].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.005 r  UART/receiver/data_width_loop[4].storage_srl/Q
                         net (fo=1, routed)           0.611     0.606    processor/stage_EX/data_out[3]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.042     0.648 r  processor/stage_EX/IO_read_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.648    processor_n_18
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[4]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.458     0.292    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.107     0.399    IO_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[6].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.607ns (48.923%)  route 0.634ns (51.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[6].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.004 r  UART/receiver/data_width_loop[6].storage_srl/Q
                         net (fo=1, routed)           0.634     0.629    processor/stage_EX/data_out[5]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.122     0.751 r  processor/stage_EX/IO_read_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.751    processor_n_16
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[6]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.458     0.292    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.131     0.423    IO_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[1].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.535ns (43.383%)  route 0.698ns (56.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[1].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     0.001 r  UART/receiver/data_width_loop[1].storage_srl/Q
                         net (fo=1, routed)           0.698     0.699    processor/stage_EX/data_out[0]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.045     0.744 r  processor/stage_EX/IO_read_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.744    processor_n_21
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[1]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.458     0.292    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.121     0.413    IO_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.413    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[3].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.527ns (43.793%)  route 0.676ns (56.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[3].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482    -0.007 r  UART/receiver/data_width_loop[3].storage_srl/Q
                         net (fo=1, routed)           0.676     0.669    processor/stage_EX/data_out[2]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.045     0.714 r  processor/stage_EX/IO_read_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.714    processor_n_19
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[3]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.458     0.292    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.091     0.383    IO_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.383    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[5].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.599ns (48.210%)  route 0.643ns (51.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[5].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.001 r  UART/receiver/data_width_loop[5].storage_srl/Q
                         net (fo=1, routed)           0.643     0.642    processor/stage_EX/data_out[4]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.111     0.753 r  processor/stage_EX/IO_read_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.753    processor_n_17
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[5]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.458     0.292    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.121     0.413    IO_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.413    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[7].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            IO_read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.601ns (45.935%)  route 0.707ns (54.065%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.458ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[7].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.001 r  UART/receiver/data_width_loop[7].storage_srl/Q
                         net (fo=1, routed)           0.707     0.706    processor/stage_EX/data_out[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.113     0.819 r  processor/stage_EX/IO_read_data[7]_i_2/O
                         net (fo=1, routed)           0.000     0.819    processor_n_15
    SLICE_X1Y106         FDRE                                         r  IO_read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.950    -0.721    clk6
    SLICE_X1Y106         FDRE                                         r  IO_read_data_reg[7]/C
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.458     0.293    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.092     0.385    IO_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.434    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.524ns  (required time - arrival time)
  Source:                 UART/receiver/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out1_clk_wiz_0_1 rise@166.660ns - clk_out2_clk_wiz_0_1 rise@83.330ns)
  Data Path Delay:        5.001ns  (logic 0.704ns (14.078%)  route 4.297ns (85.922%))
  Logic Levels:           2  (LUT6=1 SRL16E=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 165.193 - 166.660 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.646 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.039    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.074 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.741    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.837 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.646    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456    83.102 r  UART/receiver/pointer0_flop/Q
                         net (fo=14, routed)          2.823    85.925    UART/receiver/pointer[0]
    SLICE_X2Y96          SRL16E (Prop_srl16e_A0_Q)    0.124    86.049 r  UART/receiver/data_width_loop[0].storage_srl/Q
                         net (fo=1, routed)           1.474    87.523    UART/receiver/UART_RX_data[0]
    SLICE_X1Y96          LUT6 (Prop_lut6_I5_O)        0.124    87.647 r  UART/receiver/IO_read_data[0]_i_1/O
                         net (fo=1, routed)           0.000    87.647    UART_n_0
    SLICE_X1Y96          FDRE                                         r  IO_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.066 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.227    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.006 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.593    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.684 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.509   165.193    clk6
    SLICE_X1Y96          FDRE                                         r  IO_read_data_reg[0]/C
                         clock pessimism              0.398   165.591    
                         clock uncertainty           -0.449   165.142    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.029   165.171    IO_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                        165.171    
                         arrival time                         -87.647    
  -------------------------------------------------------------------
                         slack                                 77.524    

Slack (MET) :             77.559ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out1_clk_wiz_0_1 rise@166.660ns - clk_out2_clk_wiz_0_1 rise@83.330ns)
  Data Path Delay:        5.143ns  (logic 0.940ns (18.277%)  route 4.203ns (81.723%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.367 - 166.660 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.646 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.039    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.074 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.741    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.837 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.646    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    83.102 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.530    85.632    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.153    85.785 r  UART/receiver/data_width_loop[7].storage_srl/Q
                         net (fo=1, routed)           1.673    87.458    processor/stage_EX/data_out[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.331    87.789 r  processor/stage_EX/IO_read_data[7]_i_2/O
                         net (fo=1, routed)           0.000    87.789    processor_n_15
    SLICE_X1Y106         FDRE                                         r  IO_read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.066 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.227    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.006 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.593    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.684 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.367    clk6
    SLICE_X1Y106         FDRE                                         r  IO_read_data_reg[7]/C
                         clock pessimism              0.398   165.766    
                         clock uncertainty           -0.449   165.316    
    SLICE_X1Y106         FDRE (Setup_fdre_C_D)        0.032   165.348    IO_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                        165.348    
                         arrival time                         -87.789    
  -------------------------------------------------------------------
                         slack                                 77.559    

Slack (MET) :             77.917ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out1_clk_wiz_0_1 rise@166.660ns - clk_out2_clk_wiz_0_1 rise@83.330ns)
  Data Path Delay:        4.782ns  (logic 0.704ns (14.721%)  route 4.078ns (85.279%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.367 - 166.660 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.646 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.039    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.074 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.741    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.837 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.646    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    83.102 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.530    85.632    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.124    85.756 r  UART/receiver/data_width_loop[3].storage_srl/Q
                         net (fo=1, routed)           1.548    87.304    processor/stage_EX/data_out[2]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.124    87.428 r  processor/stage_EX/IO_read_data[3]_i_1/O
                         net (fo=1, routed)           0.000    87.428    processor_n_19
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.066 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.227    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.006 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.593    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.684 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.367    clk6
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[3]/C
                         clock pessimism              0.398   165.766    
                         clock uncertainty           -0.449   165.316    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.029   165.345    IO_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                        165.345    
                         arrival time                         -87.428    
  -------------------------------------------------------------------
                         slack                                 77.917    

Slack (MET) :             77.971ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out1_clk_wiz_0_1 rise@166.660ns - clk_out2_clk_wiz_0_1 rise@83.330ns)
  Data Path Delay:        4.774ns  (logic 0.730ns (15.291%)  route 4.044ns (84.709%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.367 - 166.660 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.646 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.039    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.074 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.741    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.837 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.646    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    83.102 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.547    85.649    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.124    85.773 r  UART/receiver/data_width_loop[4].storage_srl/Q
                         net (fo=1, routed)           1.497    87.270    processor/stage_EX/data_out[3]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.150    87.420 r  processor/stage_EX/IO_read_data[4]_i_1/O
                         net (fo=1, routed)           0.000    87.420    processor_n_18
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.066 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.227    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.006 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.593    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.684 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.367    clk6
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[4]/C
                         clock pessimism              0.398   165.766    
                         clock uncertainty           -0.449   165.316    
    SLICE_X5Y102         FDRE (Setup_fdre_C_D)        0.075   165.391    IO_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                        165.391    
                         arrival time                         -87.420    
  -------------------------------------------------------------------
                         slack                                 77.971    

Slack (MET) :             77.993ns  (required time - arrival time)
  Source:                 UART/receiver/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out1_clk_wiz_0_1 rise@166.660ns - clk_out2_clk_wiz_0_1 rise@83.330ns)
  Data Path Delay:        4.756ns  (logic 0.930ns (19.556%)  route 3.826ns (80.444%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.367 - 166.660 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.646 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.039    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.074 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.741    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.837 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.646    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456    83.102 r  UART/receiver/pointer0_flop/Q
                         net (fo=14, routed)          2.328    85.430    UART/receiver/pointer[0]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A0_Q)    0.146    85.576 r  UART/receiver/data_width_loop[5].storage_srl/Q
                         net (fo=1, routed)           1.497    87.074    processor/stage_EX/data_out[4]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.328    87.402 r  processor/stage_EX/IO_read_data[5]_i_1/O
                         net (fo=1, routed)           0.000    87.402    processor_n_17
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.066 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.227    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.006 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.593    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.684 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.367    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[5]/C
                         clock pessimism              0.398   165.766    
                         clock uncertainty           -0.449   165.316    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.079   165.395    IO_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                        165.395    
                         arrival time                         -87.402    
  -------------------------------------------------------------------
                         slack                                 77.993    

Slack (MET) :             78.011ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out1_clk_wiz_0_1 rise@166.660ns - clk_out2_clk_wiz_0_1 rise@83.330ns)
  Data Path Delay:        4.777ns  (logic 0.983ns (20.580%)  route 3.794ns (79.420%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.367 - 166.660 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.646 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.039    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.074 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.741    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.837 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.646    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    83.102 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.329    85.431    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.150    85.581 r  UART/receiver/data_width_loop[6].storage_srl/Q
                         net (fo=1, routed)           1.465    87.046    processor/stage_EX/data_out[5]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.377    87.423 r  processor/stage_EX/IO_read_data[6]_i_1/O
                         net (fo=1, routed)           0.000    87.423    processor_n_16
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.066 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.227    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.006 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.593    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.684 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.367    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[6]/C
                         clock pessimism              0.398   165.766    
                         clock uncertainty           -0.449   165.316    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.118   165.434    IO_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                        165.434    
                         arrival time                         -87.423    
  -------------------------------------------------------------------
                         slack                                 78.011    

Slack (MET) :             78.066ns  (required time - arrival time)
  Source:                 UART/receiver/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out1_clk_wiz_0_1 rise@166.660ns - clk_out2_clk_wiz_0_1 rise@83.330ns)
  Data Path Delay:        4.685ns  (logic 0.704ns (15.026%)  route 3.981ns (84.975%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.367 - 166.660 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.646 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.039    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.074 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.741    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.837 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.646    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456    83.102 r  UART/receiver/pointer0_flop/Q
                         net (fo=14, routed)          2.328    85.430    UART/receiver/pointer[0]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A0_Q)    0.124    85.554 r  UART/receiver/data_width_loop[1].storage_srl/Q
                         net (fo=1, routed)           1.653    87.208    processor/stage_EX/data_out[0]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.124    87.332 r  processor/stage_EX/IO_read_data[1]_i_1/O
                         net (fo=1, routed)           0.000    87.332    processor_n_21
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.066 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.227    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.006 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.593    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.684 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.367    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[1]/C
                         clock pessimism              0.398   165.766    
                         clock uncertainty           -0.449   165.316    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.081   165.397    IO_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                        165.397    
                         arrival time                         -87.332    
  -------------------------------------------------------------------
                         slack                                 78.066    

Slack (MET) :             78.390ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out1_clk_wiz_0_1 rise@166.660ns - clk_out2_clk_wiz_0_1 rise@83.330ns)
  Data Path Delay:        4.398ns  (logic 0.730ns (16.598%)  route 3.668ns (83.402%))
  Logic Levels:           2  (LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 165.367 - 166.660 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 82.646 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476    84.806 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.039    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    79.074 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    80.741    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    80.837 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    82.646    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456    83.102 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          2.329    85.431    UART/receiver/pointer[2]
    SLICE_X6Y103         SRL16E (Prop_srl16e_A2_Q)    0.124    85.555 r  UART/receiver/data_width_loop[2].storage_srl/Q
                         net (fo=1, routed)           1.339    86.894    processor/stage_EX/data_out[1]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.150    87.044 r  processor/stage_EX/IO_read_data[2]_i_1/O
                         net (fo=1, routed)           0.000    87.044    processor_n_20
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    166.660   166.660 r  
    L17                                               0.000   166.660 r  clk (IN)
                         net (fo=0)                   0.000   166.660    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406   168.066 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   169.227    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   162.006 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   163.593    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   163.684 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.683   165.367    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[2]/C
                         clock pessimism              0.398   165.766    
                         clock uncertainty           -0.449   165.316    
    SLICE_X6Y102         FDRE (Setup_fdre_C_D)        0.118   165.434    IO_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                        165.434    
                         arrival time                         -87.044    
  -------------------------------------------------------------------
                         slack                                 78.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[2].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.531ns (46.693%)  route 0.606ns (53.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[2].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.005 r  UART/receiver/data_width_loop[2].storage_srl/Q
                         net (fo=1, routed)           0.606     0.601    processor/stage_EX/data_out[1]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.047     0.648 r  processor/stage_EX/IO_read_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.648    processor_n_20
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[2]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.449     0.283    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.131     0.414    IO_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.186ns (18.269%)  route 0.832ns (81.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/receiver/CLK
    SLICE_X3Y103         FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  UART/receiver/data_present_flop/Q
                         net (fo=4, routed)           0.832     0.485    UART/receiver/buffer_data_present
    SLICE_X1Y96          LUT6 (Prop_lut6_I0_O)        0.045     0.530 r  UART/receiver/IO_read_data[0]_i_1/O
                         net (fo=1, routed)           0.000     0.530    UART_n_0
    SLICE_X1Y96          FDRE                                         r  IO_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.863    -0.807    clk6
    SLICE_X1Y96          FDRE                                         r  IO_read_data_reg[0]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.449     0.197    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.091     0.288    IO_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.288    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[4].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.526ns (46.258%)  route 0.611ns (53.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[4].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.005 r  UART/receiver/data_width_loop[4].storage_srl/Q
                         net (fo=1, routed)           0.611     0.606    processor/stage_EX/data_out[3]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.042     0.648 r  processor/stage_EX/IO_read_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.648    processor_n_18
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[4]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.449     0.283    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.107     0.390    IO_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[6].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.607ns (48.923%)  route 0.634ns (51.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[6].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.004 r  UART/receiver/data_width_loop[6].storage_srl/Q
                         net (fo=1, routed)           0.634     0.629    processor/stage_EX/data_out[5]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.122     0.751 r  processor/stage_EX/IO_read_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.751    processor_n_16
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[6]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.449     0.283    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.131     0.414    IO_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[1].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.535ns (43.383%)  route 0.698ns (56.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[1].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     0.001 r  UART/receiver/data_width_loop[1].storage_srl/Q
                         net (fo=1, routed)           0.698     0.699    processor/stage_EX/data_out[0]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.045     0.744 r  processor/stage_EX/IO_read_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.744    processor_n_21
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[1]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.449     0.283    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.121     0.404    IO_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[3].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.527ns (43.793%)  route 0.676ns (56.207%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[3].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482    -0.007 r  UART/receiver/data_width_loop[3].storage_srl/Q
                         net (fo=1, routed)           0.676     0.669    processor/stage_EX/data_out[2]
    SLICE_X5Y102         LUT2 (Prop_lut2_I1_O)        0.045     0.714 r  processor/stage_EX/IO_read_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.714    processor_n_19
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X5Y102         FDRE                                         r  IO_read_data_reg[3]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.449     0.283    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.091     0.374    IO_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.374    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[5].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.599ns (48.210%)  route 0.643ns (51.790%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[5].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.001 r  UART/receiver/data_width_loop[5].storage_srl/Q
                         net (fo=1, routed)           0.643     0.642    processor/stage_EX/data_out[4]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.111     0.753 r  processor/stage_EX/IO_read_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.753    processor_n_17
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.949    -0.722    clk6
    SLICE_X6Y102         FDRE                                         r  IO_read_data_reg[5]/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.449     0.283    
    SLICE_X6Y102         FDRE (Hold_fdre_C_D)         0.121     0.404    IO_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 UART/receiver/data_width_loop[7].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            IO_read_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.601ns (45.935%)  route 0.707ns (54.065%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.674    -0.489    UART/receiver/CLK
    SLICE_X6Y103         SRL16E                                       r  UART/receiver/data_width_loop[7].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.001 r  UART/receiver/data_width_loop[7].storage_srl/Q
                         net (fo=1, routed)           0.707     0.706    processor/stage_EX/data_out[6]
    SLICE_X1Y106         LUT2 (Prop_lut2_I1_O)        0.113     0.819 r  processor/stage_EX/IO_read_data[7]_i_2/O
                         net (fo=1, routed)           0.000     0.819    processor_n_15
    SLICE_X1Y106         FDRE                                         r  IO_read_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.950    -0.721    clk6
    SLICE_X1Y106         FDRE                                         r  IO_read_data_reg[7]/C
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.449     0.284    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.092     0.376    IO_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.376    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.443    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       75.616ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.616ns  (required time - arrival time)
  Source:                 read_from_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/receiver/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out1_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        3.727ns  (logic 0.993ns (26.641%)  route 2.734ns (73.359%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83245.383 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.683ns = ( 83165.656 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.810 83165.656    clk6
    SLICE_X2Y101         FDRE                                         r  read_from_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518 83166.172 r  read_from_UART_reg/Q
                         net (fo=6, routed)           1.315 83167.484    UART/receiver/data_present_lut/I3
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.150 83167.633 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711 83168.344    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT5 (Prop_lut5_I2_O)        0.325 83168.672 r  UART/receiver/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.708 83169.383    UART/receiver/pointer_value[0]
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683 83245.383    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
                         clock pessimism              0.398 83245.781    
                         clock uncertainty           -0.497 83245.281    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)       -0.282 83245.000    UART/receiver/pointer0_flop
  -------------------------------------------------------------------
                         required time                      83244.992    
                         arrival time                       -83169.375    
  -------------------------------------------------------------------
                         slack                                 75.616    

Slack (MET) :             75.922ns  (required time - arrival time)
  Source:                 read_from_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/receiver/pointer1_flop_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out1_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        3.656ns  (logic 1.000ns (27.356%)  route 2.656ns (72.644%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83245.383 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.683ns = ( 83165.656 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.810 83165.656    clk6
    SLICE_X2Y101         FDRE                                         r  read_from_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518 83166.172 r  read_from_UART_reg/Q
                         net (fo=6, routed)           1.315 83167.484    UART/receiver/data_present_lut/I3
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.150 83167.633 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711 83168.344    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.332 83168.672 r  UART/receiver/pointer01_lut/LUT6/O
                         net (fo=2, routed)           0.629 83169.305    UART/receiver/pointer_value[1]
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683 83245.383    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/C
                         clock pessimism              0.398 83245.781    
                         clock uncertainty           -0.497 83245.281    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)       -0.047 83245.234    UART/receiver/pointer1_flop_replica
  -------------------------------------------------------------------
                         required time                      83245.227    
                         arrival time                       -83169.312    
  -------------------------------------------------------------------
                         slack                                 75.922    

Slack (MET) :             76.212ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out1_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        3.442ns  (logic 0.932ns (27.075%)  route 2.510ns (72.925%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 83245.375 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83165.648 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809 83165.656    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456 83166.109 r  write_to_UART_reg/Q
                         net (fo=14, routed)          1.588 83167.695    UART/transmitter/data_present_lut/I2
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.150 83167.844 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.923 83168.766    UART/transmitter/pointer01_lut/I2
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.326 83169.094 r  UART/transmitter/pointer01_lut/LUT6/O
                         net (fo=1, routed)           0.000 83169.094    UART/transmitter/pointer_value[1]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.682 83245.383    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/C
                         clock pessimism              0.398 83245.781    
                         clock uncertainty           -0.497 83245.281    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.029 83245.312    UART/transmitter/pointer1_flop
  -------------------------------------------------------------------
                         required time                      83245.305    
                         arrival time                       -83169.094    
  -------------------------------------------------------------------
                         slack                                 76.212    

Slack (MET) :             76.232ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out1_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        3.468ns  (logic 0.958ns (27.622%)  route 2.510ns (72.378%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 83245.375 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83165.648 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809 83165.656    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456 83166.109 r  write_to_UART_reg/Q
                         net (fo=14, routed)          1.588 83167.695    UART/transmitter/data_present_lut/I2
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.150 83167.844 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.923 83168.766    UART/transmitter/pointer01_lut/I2
    SLICE_X3Y107         LUT5 (Prop_lut5_I2_O)        0.352 83169.117 r  UART/transmitter/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.000 83169.117    UART/transmitter/pointer_value[0]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.682 83245.383    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
                         clock pessimism              0.398 83245.781    
                         clock uncertainty           -0.497 83245.281    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.075 83245.359    UART/transmitter/pointer0_flop
  -------------------------------------------------------------------
                         required time                      83245.352    
                         arrival time                       -83169.125    
  -------------------------------------------------------------------
                         slack                                 76.232    

Slack (MET) :             76.435ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[0].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out1_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83245.383 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83165.648 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809 83165.656    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456 83166.109 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218 83168.328    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683 83245.383    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CLK
                         clock pessimism              0.398 83245.781    
                         clock uncertainty           -0.497 83245.281    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517 83244.766    UART/transmitter/data_width_loop[0].storage_srl
  -------------------------------------------------------------------
                         required time                      83244.766    
                         arrival time                       -83168.328    
  -------------------------------------------------------------------
                         slack                                 76.435    

Slack (MET) :             76.435ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[1].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out1_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83245.383 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83165.648 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809 83165.656    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456 83166.109 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218 83168.328    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683 83245.383    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CLK
                         clock pessimism              0.398 83245.781    
                         clock uncertainty           -0.497 83245.281    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517 83244.766    UART/transmitter/data_width_loop[1].storage_srl
  -------------------------------------------------------------------
                         required time                      83244.766    
                         arrival time                       -83168.328    
  -------------------------------------------------------------------
                         slack                                 76.435    

Slack (MET) :             76.435ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[2].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out1_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83245.383 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83165.648 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809 83165.656    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456 83166.109 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218 83168.328    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683 83245.383    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/CLK
                         clock pessimism              0.398 83245.781    
                         clock uncertainty           -0.497 83245.281    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517 83244.766    UART/transmitter/data_width_loop[2].storage_srl
  -------------------------------------------------------------------
                         required time                      83244.766    
                         arrival time                       -83168.328    
  -------------------------------------------------------------------
                         slack                                 76.435    

Slack (MET) :             76.435ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[3].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out1_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83245.383 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83165.648 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809 83165.656    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456 83166.109 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218 83168.328    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683 83245.383    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/CLK
                         clock pessimism              0.398 83245.781    
                         clock uncertainty           -0.497 83245.281    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517 83244.766    UART/transmitter/data_width_loop[3].storage_srl
  -------------------------------------------------------------------
                         required time                      83244.766    
                         arrival time                       -83168.328    
  -------------------------------------------------------------------
                         slack                                 76.435    

Slack (MET) :             76.435ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[4].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out1_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83245.383 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83165.648 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809 83165.656    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456 83166.109 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218 83168.328    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[4].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683 83245.383    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[4].storage_srl/CLK
                         clock pessimism              0.398 83245.781    
                         clock uncertainty           -0.497 83245.281    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517 83244.766    UART/transmitter/data_width_loop[4].storage_srl
  -------------------------------------------------------------------
                         required time                      83244.766    
                         arrival time                       -83168.328    
  -------------------------------------------------------------------
                         slack                                 76.435    

Slack (MET) :             76.435ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[5].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out1_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83245.383 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83165.648 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809 83165.656    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456 83166.109 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218 83168.328    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[5].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683 83245.383    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[5].storage_srl/CLK
                         clock pessimism              0.398 83245.781    
                         clock uncertainty           -0.497 83245.281    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517 83244.766    UART/transmitter/data_width_loop[5].storage_srl
  -------------------------------------------------------------------
                         required time                      83244.766    
                         arrival time                       -83168.328    
  -------------------------------------------------------------------
                         slack                                 76.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[6].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.128ns (12.448%)  route 0.900ns (87.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y106         FDRE                                         r  UART_TX_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.128    -0.360 r  UART_TX_data_reg[6]/Q
                         net (fo=1, routed)           0.900     0.540    UART/transmitter/data_in[6]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[6].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[6].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.388    UART/transmitter/data_width_loop[6].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.388    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[1].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.141ns (13.024%)  route 0.942ns (86.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y106         FDRE                                         r  UART_TX_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  UART_TX_data_reg[1]/Q
                         net (fo=1, routed)           0.942     0.594    UART/transmitter/data_in[1]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.441    UART/transmitter/data_width_loop[1].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.441    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[2].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.141ns (13.120%)  route 0.934ns (86.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y106         FDRE                                         r  UART_TX_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  UART_TX_data_reg[2]/Q
                         net (fo=1, routed)           0.934     0.586    UART/transmitter/data_in[2]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.426    UART/transmitter/data_width_loop[2].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 read_from_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/receiver/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.209ns (18.912%)  route 0.896ns (81.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.676    -0.487    clk6
    SLICE_X2Y101         FDRE                                         r  read_from_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  read_from_UART_reg/Q
                         net (fo=6, routed)           0.896     0.573    UART/receiver/pointer01_lut/I4
    SLICE_X2Y104         LUT6 (Prop_lut6_I4_O)        0.045     0.618 r  UART/receiver/pointer01_lut/LUT6/O
                         net (fo=2, routed)           0.000     0.618    UART/receiver/pointer_value[1]
    SLICE_X2Y104         FDRE                                         r  UART/receiver/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/receiver/CLK
    SLICE_X2Y104         FDRE                                         r  UART/receiver/pointer1_flop/C
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.121     0.453    UART/receiver/pointer1_flop
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[3].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.141ns (12.840%)  route 0.957ns (87.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y106         FDRE                                         r  UART_TX_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  UART_TX_data_reg[3]/Q
                         net (fo=1, routed)           0.957     0.610    UART/transmitter/data_in[3]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.440    UART/transmitter/data_width_loop[3].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.440    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/pointer2_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.191%)  route 0.896ns (82.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  write_to_UART_reg/Q
                         net (fo=14, routed)          0.896     0.549    UART/transmitter/buffer_write
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.045     0.594 r  UART/transmitter/pointer2_lut/O
                         net (fo=1, routed)           0.000     0.594    UART/transmitter/pointer_value[2]
    SLICE_X1Y107         FDRE                                         r  UART/transmitter/pointer2_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.949    -0.722    UART/transmitter/CLK
    SLICE_X1Y107         FDRE                                         r  UART/transmitter/pointer2_flop/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.497     0.331    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.091     0.422    UART/transmitter/pointer2_flop
  -------------------------------------------------------------------
                         required time                         -0.422    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[0].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.141ns (12.597%)  route 0.978ns (87.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.674    -0.489    clk6
    SLICE_X7Y106         FDRE                                         r  UART_TX_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  UART_TX_data_reg[0]/Q
                         net (fo=1, routed)           0.978     0.630    UART/transmitter/data_in[0]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.434    UART/transmitter/data_width_loop[0].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.434    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[7].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.141ns (11.570%)  route 1.078ns (88.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.674    -0.489    clk6
    SLICE_X7Y106         FDRE                                         r  UART_TX_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  UART_TX_data_reg[7]/Q
                         net (fo=1, routed)           1.078     0.729    UART/transmitter/data_in[7]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[7].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[7].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.515    UART/transmitter/data_width_loop[7].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[0].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.141ns (13.005%)  route 0.943ns (86.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  write_to_UART_reg/Q
                         net (fo=14, routed)          0.943     0.596    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     0.379    UART/transmitter/data_width_loop[0].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            UART/transmitter/data_width_loop[1].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.141ns (13.005%)  route 0.943ns (86.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.497ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  write_to_UART_reg/Q
                         net (fo=14, routed)          0.943     0.596    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.497     0.332    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     0.379    UART/transmitter/data_width_loop[1].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       75.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.552ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/receiver/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out2_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        4.136ns  (logic 1.057ns (25.556%)  route 3.079ns (74.444%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83245.383 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83165.648 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809 83165.656    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456 83166.109 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          0.859 83166.969    UART/receiver/full_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.124 83167.094 f  UART/receiver/full_lut/LUT6/O
                         net (fo=2, routed)           0.801 83167.898    UART/receiver/data_present_lut/I0
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.152 83168.047 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711 83168.758    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT5 (Prop_lut5_I2_O)        0.325 83169.086 r  UART/receiver/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.708 83169.797    UART/receiver/pointer_value[0]
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683 83245.383    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
                         clock pessimism              0.584 83245.969    
                         clock uncertainty           -0.338 83245.633    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)       -0.282 83245.352    UART/receiver/pointer0_flop
  -------------------------------------------------------------------
                         required time                      83245.336    
                         arrival time                       -83169.781    
  -------------------------------------------------------------------
                         slack                                 75.552    

Slack (MET) :             75.884ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/receiver/pointer1_flop_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out2_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        4.064ns  (logic 1.064ns (26.179%)  route 3.000ns (73.821%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83245.383 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83165.648 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809 83165.656    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456 83166.109 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          0.859 83166.969    UART/receiver/full_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.124 83167.094 f  UART/receiver/full_lut/LUT6/O
                         net (fo=2, routed)           0.801 83167.898    UART/receiver/data_present_lut/I0
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.152 83168.047 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711 83168.758    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.332 83169.086 r  UART/receiver/pointer01_lut/LUT6/O
                         net (fo=2, routed)           0.629 83169.719    UART/receiver/pointer_value[1]
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683 83245.383    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/C
                         clock pessimism              0.609 83245.992    
                         clock uncertainty           -0.338 83245.656    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)       -0.047 83245.609    UART/receiver/pointer1_flop_replica
  -------------------------------------------------------------------
                         required time                      83245.602    
                         arrival time                       -83169.719    
  -------------------------------------------------------------------
                         slack                                 75.884    

Slack (MET) :             76.254ns  (required time - arrival time)
  Source:                 UART/transmitter/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out2_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        3.771ns  (logic 1.398ns (37.075%)  route 2.373ns (62.925%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 83245.375 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.685ns = ( 83165.648 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.808 83165.648    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.419 83166.070 f  UART/transmitter/pointer0_flop/Q
                         net (fo=14, routed)          0.829 83166.898    UART/transmitter/full_lut/I0
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.327 83167.227 f  UART/transmitter/full_lut/LUT5/O
                         net (fo=3, routed)           0.621 83167.844    UART/transmitter/data_present_lut/I4
    SLICE_X0Y106         LUT5 (Prop_lut5_I4_O)        0.326 83168.172 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.923 83169.094    UART/transmitter/pointer01_lut/I2
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.326 83169.422 r  UART/transmitter/pointer01_lut/LUT6/O
                         net (fo=1, routed)           0.000 83169.422    UART/transmitter/pointer_value[1]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.682 83245.383    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/C
                         clock pessimism              0.609 83245.992    
                         clock uncertainty           -0.338 83245.656    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.029 83245.688    UART/transmitter/pointer1_flop
  -------------------------------------------------------------------
                         required time                      83245.672    
                         arrival time                       -83169.422    
  -------------------------------------------------------------------
                         slack                                 76.254    

Slack (MET) :             76.274ns  (required time - arrival time)
  Source:                 UART/transmitter/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out2_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        3.797ns  (logic 1.424ns (37.506%)  route 2.373ns (62.494%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 83245.375 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.685ns = ( 83165.648 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.808 83165.648    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.419 83166.070 f  UART/transmitter/pointer0_flop/Q
                         net (fo=14, routed)          0.829 83166.898    UART/transmitter/full_lut/I0
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.327 83167.227 f  UART/transmitter/full_lut/LUT5/O
                         net (fo=3, routed)           0.621 83167.844    UART/transmitter/data_present_lut/I4
    SLICE_X0Y106         LUT5 (Prop_lut5_I4_O)        0.326 83168.172 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.923 83169.094    UART/transmitter/pointer01_lut/I2
    SLICE_X3Y107         LUT5 (Prop_lut5_I2_O)        0.352 83169.445 r  UART/transmitter/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.000 83169.445    UART/transmitter/pointer_value[0]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.682 83245.383    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
                         clock pessimism              0.609 83245.992    
                         clock uncertainty           -0.338 83245.656    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.075 83245.734    UART/transmitter/pointer0_flop
  -------------------------------------------------------------------
                         required time                      83245.719    
                         arrival time                       -83169.445    
  -------------------------------------------------------------------
                         slack                                 76.274    

Slack (MET) :             76.527ns  (required time - arrival time)
  Source:                 UART/transmitter/pointer0_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/data_present_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out2_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        3.363ns  (logic 0.842ns (25.036%)  route 2.521ns (74.964%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83245.383 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.685ns = ( 83165.648 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.808 83165.648    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.419 83166.070 r  UART/transmitter/pointer0_flop/Q
                         net (fo=14, routed)          0.829 83166.898    UART/transmitter/full_lut/I0
    SLICE_X1Y106         LUT6 (Prop_lut6_I0_O)        0.299 83167.195 f  UART/transmitter/full_lut/LUT6/O
                         net (fo=2, routed)           0.814 83168.008    UART/transmitter/data_present_lut/I0
    SLICE_X0Y106         LUT6 (Prop_lut6_I0_O)        0.124 83168.133 r  UART/transmitter/data_present_lut/LUT6/O
                         net (fo=1, routed)           0.878 83169.008    UART/transmitter/data_present_value
    SLICE_X0Y106         FDRE                                         r  UART/transmitter/data_present_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683 83245.383    UART/transmitter/CLK
    SLICE_X0Y106         FDRE                                         r  UART/transmitter/data_present_flop/C
                         clock pessimism              0.584 83245.969    
                         clock uncertainty           -0.338 83245.633    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)       -0.081 83245.555    UART/transmitter/data_present_flop
  -------------------------------------------------------------------
                         required time                      83245.539    
                         arrival time                       -83169.016    
  -------------------------------------------------------------------
                         slack                                 76.527    

Slack (MET) :             76.616ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/receiver/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out2_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        3.435ns  (logic 1.064ns (30.972%)  route 2.371ns (69.028%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83245.383 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83165.648 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809 83165.656    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456 83166.109 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          0.859 83166.969    UART/receiver/full_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.124 83167.094 f  UART/receiver/full_lut/LUT6/O
                         net (fo=2, routed)           0.801 83167.898    UART/receiver/data_present_lut/I0
    SLICE_X0Y103         LUT5 (Prop_lut5_I0_O)        0.152 83168.047 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711 83168.758    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.332 83169.086 r  UART/receiver/pointer01_lut/LUT6/O
                         net (fo=2, routed)           0.000 83169.086    UART/receiver/pointer_value[1]
    SLICE_X2Y104         FDRE                                         r  UART/receiver/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683 83245.383    UART/receiver/CLK
    SLICE_X2Y104         FDRE                                         r  UART/receiver/pointer1_flop/C
                         clock pessimism              0.584 83245.969    
                         clock uncertainty           -0.338 83245.633    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)        0.081 83245.711    UART/receiver/pointer1_flop
  -------------------------------------------------------------------
                         required time                      83245.703    
                         arrival time                       -83169.086    
  -------------------------------------------------------------------
                         slack                                 76.616    

Slack (MET) :             76.753ns  (required time - arrival time)
  Source:                 UART/receiver/pointer2_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/receiver/data_present_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out2_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        3.137ns  (logic 0.704ns (22.445%)  route 2.433ns (77.555%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 83245.383 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.684ns = ( 83165.648 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809 83165.656    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.456 83166.109 r  UART/receiver/pointer2_flop/Q
                         net (fo=12, routed)          0.859 83166.969    UART/receiver/full_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.124 83167.094 f  UART/receiver/full_lut/LUT6/O
                         net (fo=2, routed)           0.801 83167.898    UART/receiver/data_present_lut/I0
    SLICE_X0Y103         LUT6 (Prop_lut6_I0_O)        0.124 83168.023 r  UART/receiver/data_present_lut/LUT6/O
                         net (fo=1, routed)           0.772 83168.797    UART/receiver/data_present_value
    SLICE_X3Y103         FDRE                                         r  UART/receiver/data_present_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683 83245.383    UART/receiver/CLK
    SLICE_X3Y103         FDRE                                         r  UART/receiver/data_present_flop/C
                         clock pessimism              0.584 83245.969    
                         clock uncertainty           -0.338 83245.633    
    SLICE_X3Y103         FDRE (Setup_fdre_C_D)       -0.081 83245.555    UART/receiver/data_present_flop
  -------------------------------------------------------------------
                         required time                      83245.539    
                         arrival time                       -83168.789    
  -------------------------------------------------------------------
                         slack                                 76.753    

Slack (MET) :             76.762ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/baud_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out2_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        2.780ns  (logic 0.842ns (30.290%)  route 1.938ns (69.710%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 83245.383 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.683ns = ( 83165.656 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.810 83165.656    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419 83166.078 f  UART/baud_count_reg[4]/Q
                         net (fo=4, routed)           1.290 83167.367    UART/baud_count_reg[4]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.299 83167.664 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.164 83167.828    UART/en_16_x_baud_i_2_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124 83167.953 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484 83168.438    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684 83245.391    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[0]/C
                         clock pessimism              0.584 83245.977    
                         clock uncertainty           -0.338 83245.641    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.429 83245.211    UART/baud_count_reg[0]
  -------------------------------------------------------------------
                         required time                      83245.195    
                         arrival time                       -83168.430    
  -------------------------------------------------------------------
                         slack                                 76.762    

Slack (MET) :             76.762ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/baud_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out2_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        2.780ns  (logic 0.842ns (30.290%)  route 1.938ns (69.710%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 83245.383 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.683ns = ( 83165.656 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.810 83165.656    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419 83166.078 f  UART/baud_count_reg[4]/Q
                         net (fo=4, routed)           1.290 83167.367    UART/baud_count_reg[4]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.299 83167.664 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.164 83167.828    UART/en_16_x_baud_i_2_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124 83167.953 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484 83168.438    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684 83245.391    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[2]/C
                         clock pessimism              0.584 83245.977    
                         clock uncertainty           -0.338 83245.641    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.429 83245.211    UART/baud_count_reg[2]
  -------------------------------------------------------------------
                         required time                      83245.195    
                         arrival time                       -83168.430    
  -------------------------------------------------------------------
                         slack                                 76.762    

Slack (MET) :             76.762ns  (required time - arrival time)
  Source:                 UART/baud_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/baud_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.334ns  (clk_out2_clk_wiz_0_1 rise@83246.672ns - clk_out2_clk_wiz_0 rise@83166.336ns)
  Data Path Delay:        2.780ns  (logic 0.842ns (30.290%)  route 1.938ns (69.710%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 83245.383 - 83246.672 ) 
    Source Clock Delay      (SCD):    -0.683ns = ( 83165.656 - 83166.336 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                  83166.336 83166.336 r  
    L17                                               0.000 83166.336 r  clk (IN)
                         net (fo=0)                   0.000 83166.336    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476 83167.812 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233 83169.047    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965 83162.086 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666 83163.750    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096 83163.844 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.810 83165.656    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.419 83166.078 f  UART/baud_count_reg[4]/Q
                         net (fo=4, routed)           1.290 83167.367    UART/baud_count_reg[4]
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.299 83167.664 r  UART/en_16_x_baud_i_2/O
                         net (fo=2, routed)           0.164 83167.828    UART/en_16_x_baud_i_2_n_0
    SLICE_X3Y102         LUT6 (Prop_lut6_I4_O)        0.124 83167.953 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484 83168.438    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                  83246.672 83246.672 r  
    L17                                               0.000 83246.672 r  clk (IN)
                         net (fo=0)                   0.000 83246.672    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406 83248.078 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162 83249.242    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221 83242.023 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587 83243.609    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091 83243.703 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684 83245.391    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[5]/C
                         clock pessimism              0.584 83245.977    
                         clock uncertainty           -0.338 83245.641    
    SLICE_X3Y101         FDRE (Setup_fdre_C_R)       -0.429 83245.211    UART/baud_count_reg[5]
  -------------------------------------------------------------------
                         required time                      83245.195    
                         arrival time                       -83168.430    
  -------------------------------------------------------------------
                         slack                                 76.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[5].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/data_width_loop[5].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.485ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[5].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.485    -0.003 r  UART/transmitter/data_width_loop[5].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.003    UART/transmitter/store_data[5]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[5].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[5].storage_flop/C
                         clock pessimism              0.232    -0.488    
                         clock uncertainty            0.338    -0.150    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.131    -0.019    UART/transmitter/data_width_loop[5].storage_flop
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[7].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/data_width_loop[7].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.487ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[7].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.487    -0.001 r  UART/transmitter/data_width_loop[7].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.001    UART/transmitter/store_data[7]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[7].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[7].storage_flop/C
                         clock pessimism              0.232    -0.488    
                         clock uncertainty            0.338    -0.150    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.131    -0.019    UART/transmitter/data_width_loop[7].storage_flop
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[4].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/data_width_loop[4].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[4].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.000 r  UART/transmitter/data_width_loop[4].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.000    UART/transmitter/store_data[4]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[4].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[4].storage_flop/C
                         clock pessimism              0.232    -0.488    
                         clock uncertainty            0.338    -0.150    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.131    -0.019    UART/transmitter/data_width_loop[4].storage_flop
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[6].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/data_width_loop[6].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[6].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.000 r  UART/transmitter/data_width_loop[6].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.000    UART/transmitter/store_data[6]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[6].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[6].storage_flop/C
                         clock pessimism              0.232    -0.488    
                         clock uncertainty            0.338    -0.150    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.131    -0.019    UART/transmitter/data_width_loop[6].storage_flop
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[2].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/data_width_loop[2].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.482ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482    -0.006 r  UART/transmitter/data_width_loop[2].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.006    UART/transmitter/store_data[2]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[2].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[2].storage_flop/C
                         clock pessimism              0.232    -0.488    
                         clock uncertainty            0.338    -0.150    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.029    UART/transmitter/data_width_loop[2].storage_flop
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[1].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/data_width_loop[1].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.004 r  UART/transmitter/data_width_loop[1].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.004    UART/transmitter/store_data[1]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[1].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[1].storage_flop/C
                         clock pessimism              0.232    -0.488    
                         clock uncertainty            0.338    -0.150    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.029    UART/transmitter/data_width_loop[1].storage_flop
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[3].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/data_width_loop[3].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484    -0.004 r  UART/transmitter/data_width_loop[3].storage_srl/Q
                         net (fo=1, routed)           0.000    -0.004    UART/transmitter/store_data[3]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[3].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[3].storage_flop/C
                         clock pessimism              0.232    -0.488    
                         clock uncertainty            0.338    -0.150    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.121    -0.029    UART/transmitter/data_width_loop[3].storage_flop
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 UART/transmitter/data_width_loop[0].storage_srl/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/transmitter/data_width_loop[0].storage_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     0.002 r  UART/transmitter/data_width_loop[0].storage_srl/Q
                         net (fo=1, routed)           0.000     0.002    UART/transmitter/store_data[0]
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[0].storage_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         FDRE                                         r  UART/transmitter/data_width_loop[0].storage_flop/C
                         clock pessimism              0.232    -0.488    
                         clock uncertainty            0.338    -0.150    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.120    -0.030    UART/transmitter/data_width_loop[0].storage_flop
  -------------------------------------------------------------------
                         required time                          0.030    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 UART/receiver/sample_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/receiver/stop_bit_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.246ns (49.316%)  route 0.253ns (50.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.676    -0.487    UART/receiver/CLK
    SLICE_X2Y102         FDRE                                         r  UART/receiver/sample_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.148    -0.339 r  UART/receiver/sample_flop/Q
                         net (fo=6, routed)           0.253    -0.087    UART/receiver/stop_bit_lut/I1
    SLICE_X3Y102         LUT6 (Prop_lut6_I1_O)        0.098     0.011 r  UART/receiver/stop_bit_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.011    UART/receiver/stop_bit_value
    SLICE_X3Y102         FDRE                                         r  UART/receiver/stop_bit_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.951    -0.720    UART/receiver/CLK
    SLICE_X3Y102         FDRE                                         r  UART/receiver/stop_bit_flop/C
                         clock pessimism              0.245    -0.474    
                         clock uncertainty            0.338    -0.136    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.092    -0.044    UART/receiver/stop_bit_flop
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 UART/receiver/data6_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART/receiver/data5_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.247ns (46.705%)  route 0.282ns (53.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.338ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/receiver/CLK
    SLICE_X2Y103         FDRE                                         r  UART/receiver/data6_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.148    -0.340 r  UART/receiver/data6_flop/Q
                         net (fo=5, routed)           0.282    -0.059    UART/receiver/data45_lut/I2
    SLICE_X1Y103         LUT6 (Prop_lut6_I2_O)        0.099     0.040 r  UART/receiver/data45_lut/LUT6/O
                         net (fo=1, routed)           0.000     0.040    UART/receiver/data_value[5]
    SLICE_X1Y103         FDRE                                         r  UART/receiver/data5_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/receiver/CLK
    SLICE_X1Y103         FDRE                                         r  UART/receiver/data5_flop/C
                         clock pessimism              0.248    -0.472    
                         clock uncertainty            0.338    -0.134    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.092    -0.042    UART/receiver/data5_flop
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.082    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       78.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.660ns  (required time - arrival time)
  Source:                 read_from_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/receiver/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.993ns (26.641%)  route 2.734ns (73.359%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.037 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.810    -0.683    clk6
    SLICE_X2Y101         FDRE                                         r  read_from_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  read_from_UART_reg/Q
                         net (fo=6, routed)           1.315     1.151    UART/receiver/data_present_lut/I3
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.150     1.301 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711     2.012    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT5 (Prop_lut5_I2_O)        0.325     2.337 r  UART/receiver/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.708     3.044    UART/receiver/pointer_value[0]
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.037    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C
                         clock pessimism              0.398    82.436    
                         clock uncertainty           -0.449    81.986    
    SLICE_X3Y104         FDRE (Setup_fdre_C_D)       -0.282    81.704    UART/receiver/pointer0_flop
  -------------------------------------------------------------------
                         required time                         81.704    
                         arrival time                          -3.044    
  -------------------------------------------------------------------
                         slack                                 78.660    

Slack (MET) :             78.966ns  (required time - arrival time)
  Source:                 read_from_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/receiver/pointer1_flop_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.000ns (27.356%)  route 2.656ns (72.644%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.037 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.810    -0.683    clk6
    SLICE_X2Y101         FDRE                                         r  read_from_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.518    -0.165 r  read_from_UART_reg/Q
                         net (fo=6, routed)           1.315     1.151    UART/receiver/data_present_lut/I3
    SLICE_X0Y103         LUT5 (Prop_lut5_I3_O)        0.150     1.301 r  UART/receiver/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.711     2.012    UART/receiver/pointer01_lut/I2
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.332     2.344 r  UART/receiver/pointer01_lut/LUT6/O
                         net (fo=2, routed)           0.629     2.973    UART/receiver/pointer_value[1]
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.037    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/C
                         clock pessimism              0.398    82.436    
                         clock uncertainty           -0.449    81.986    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)       -0.047    81.939    UART/receiver/pointer1_flop_replica
  -------------------------------------------------------------------
                         required time                         81.939    
                         arrival time                          -2.973    
  -------------------------------------------------------------------
                         slack                                 78.966    

Slack (MET) :             79.256ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.932ns (27.075%)  route 2.510ns (72.925%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.036 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809    -0.684    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  write_to_UART_reg/Q
                         net (fo=14, routed)          1.588     1.360    UART/transmitter/data_present_lut/I2
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.150     1.510 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.923     2.432    UART/transmitter/pointer01_lut/I2
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.326     2.758 r  UART/transmitter/pointer01_lut/LUT6/O
                         net (fo=1, routed)           0.000     2.758    UART/transmitter/pointer_value[1]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.682    82.036    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/C
                         clock pessimism              0.398    82.435    
                         clock uncertainty           -0.449    81.985    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.029    82.014    UART/transmitter/pointer1_flop
  -------------------------------------------------------------------
                         required time                         82.014    
                         arrival time                          -2.758    
  -------------------------------------------------------------------
                         slack                                 79.256    

Slack (MET) :             79.276ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/pointer0_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.468ns  (logic 0.958ns (27.622%)  route 2.510ns (72.378%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 82.036 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809    -0.684    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  write_to_UART_reg/Q
                         net (fo=14, routed)          1.588     1.360    UART/transmitter/data_present_lut/I2
    SLICE_X0Y106         LUT5 (Prop_lut5_I2_O)        0.150     1.510 r  UART/transmitter/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.923     2.432    UART/transmitter/pointer01_lut/I2
    SLICE_X3Y107         LUT5 (Prop_lut5_I2_O)        0.352     2.784 r  UART/transmitter/pointer01_lut/LUT5/O
                         net (fo=1, routed)           0.000     2.784    UART/transmitter/pointer_value[0]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.682    82.036    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C
                         clock pessimism              0.398    82.435    
                         clock uncertainty           -0.449    81.985    
    SLICE_X3Y107         FDRE (Setup_fdre_C_D)        0.075    82.060    UART/transmitter/pointer0_flop
  -------------------------------------------------------------------
                         required time                         82.060    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 79.276    

Slack (MET) :             79.479ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[0].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.037 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809    -0.684    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218     1.990    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.037    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CLK
                         clock pessimism              0.398    82.436    
                         clock uncertainty           -0.449    81.986    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    81.469    UART/transmitter/data_width_loop[0].storage_srl
  -------------------------------------------------------------------
                         required time                         81.469    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 79.479    

Slack (MET) :             79.479ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[1].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.037 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809    -0.684    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218     1.990    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.037    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CLK
                         clock pessimism              0.398    82.436    
                         clock uncertainty           -0.449    81.986    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    81.469    UART/transmitter/data_width_loop[1].storage_srl
  -------------------------------------------------------------------
                         required time                         81.469    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 79.479    

Slack (MET) :             79.479ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[2].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.037 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809    -0.684    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218     1.990    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.037    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/CLK
                         clock pessimism              0.398    82.436    
                         clock uncertainty           -0.449    81.986    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    81.469    UART/transmitter/data_width_loop[2].storage_srl
  -------------------------------------------------------------------
                         required time                         81.469    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 79.479    

Slack (MET) :             79.479ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[3].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.037 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809    -0.684    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218     1.990    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.037    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/CLK
                         clock pessimism              0.398    82.436    
                         clock uncertainty           -0.449    81.986    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    81.469    UART/transmitter/data_width_loop[3].storage_srl
  -------------------------------------------------------------------
                         required time                         81.469    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 79.479    

Slack (MET) :             79.479ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[4].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.037 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809    -0.684    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218     1.990    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[4].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.037    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[4].storage_srl/CLK
                         clock pessimism              0.398    82.436    
                         clock uncertainty           -0.449    81.986    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    81.469    UART/transmitter/data_width_loop[4].storage_srl
  -------------------------------------------------------------------
                         required time                         81.469    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 79.479    

Slack (MET) :             79.479ns  (required time - arrival time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[5].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_out2_clk_wiz_0_1 rise@83.330ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.456ns (17.052%)  route 2.218ns (82.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 82.037 - 83.330 ) 
    Source Clock Delay      (SCD):    -0.684ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.809    -0.684    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  write_to_UART_reg/Q
                         net (fo=14, routed)          2.218     1.990    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[5].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.897    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.676 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.263    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    80.354 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    82.037    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[5].storage_srl/CLK
                         clock pessimism              0.398    82.436    
                         clock uncertainty           -0.449    81.986    
    SLICE_X2Y106         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    81.469    UART/transmitter/data_width_loop[5].storage_srl
  -------------------------------------------------------------------
                         required time                         81.469    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                 79.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[6].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.128ns (12.448%)  route 0.900ns (87.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y106         FDRE                                         r  UART_TX_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.128    -0.360 r  UART_TX_data_reg[6]/Q
                         net (fo=1, routed)           0.900     0.540    UART/transmitter/data_in[6]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[6].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[6].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.449     0.284    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     0.340    UART/transmitter/data_width_loop[6].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.340    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[1].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.141ns (13.024%)  route 0.942ns (86.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y106         FDRE                                         r  UART_TX_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  UART_TX_data_reg[1]/Q
                         net (fo=1, routed)           0.942     0.594    UART/transmitter/data_in[1]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.449     0.284    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.393    UART/transmitter/data_width_loop[1].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.393    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[2].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.141ns (13.120%)  route 0.934ns (86.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y106         FDRE                                         r  UART_TX_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  UART_TX_data_reg[2]/Q
                         net (fo=1, routed)           0.934     0.586    UART/transmitter/data_in[2]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[2].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.449     0.284    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.378    UART/transmitter/data_width_loop[2].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.378    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 read_from_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/receiver/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.209ns (18.912%)  route 0.896ns (81.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.676    -0.487    clk6
    SLICE_X2Y101         FDRE                                         r  read_from_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164    -0.323 r  read_from_UART_reg/Q
                         net (fo=6, routed)           0.896     0.573    UART/receiver/pointer01_lut/I4
    SLICE_X2Y104         LUT6 (Prop_lut6_I4_O)        0.045     0.618 r  UART/receiver/pointer01_lut/LUT6/O
                         net (fo=2, routed)           0.000     0.618    UART/receiver/pointer_value[1]
    SLICE_X2Y104         FDRE                                         r  UART/receiver/pointer1_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/receiver/CLK
    SLICE_X2Y104         FDRE                                         r  UART/receiver/pointer1_flop/C
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.449     0.284    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.121     0.405    UART/receiver/pointer1_flop
  -------------------------------------------------------------------
                         required time                         -0.405    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[3].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.141ns (12.840%)  route 0.957ns (87.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y106         FDRE                                         r  UART_TX_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  UART_TX_data_reg[3]/Q
                         net (fo=1, routed)           0.957     0.610    UART/transmitter/data_in[3]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[3].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.449     0.284    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.392    UART/transmitter/data_width_loop[3].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.392    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/pointer2_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.191%)  route 0.896ns (82.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  write_to_UART_reg/Q
                         net (fo=14, routed)          0.896     0.549    UART/transmitter/buffer_write
    SLICE_X1Y107         LUT6 (Prop_lut6_I4_O)        0.045     0.594 r  UART/transmitter/pointer2_lut/O
                         net (fo=1, routed)           0.000     0.594    UART/transmitter/pointer_value[2]
    SLICE_X1Y107         FDRE                                         r  UART/transmitter/pointer2_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.949    -0.722    UART/transmitter/CLK
    SLICE_X1Y107         FDRE                                         r  UART/transmitter/pointer2_flop/C
                         clock pessimism              0.555    -0.167    
                         clock uncertainty            0.449     0.283    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.091     0.374    UART/transmitter/pointer2_flop
  -------------------------------------------------------------------
                         required time                         -0.374    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[0].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.141ns (12.597%)  route 0.978ns (87.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.674    -0.489    clk6
    SLICE_X7Y106         FDRE                                         r  UART_TX_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  UART_TX_data_reg[0]/Q
                         net (fo=1, routed)           0.978     0.630    UART/transmitter/data_in[0]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.449     0.284    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.386    UART/transmitter/data_width_loop[0].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.386    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 UART_TX_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[7].storage_srl/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.141ns (11.570%)  route 1.078ns (88.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.674    -0.489    clk6
    SLICE_X7Y106         FDRE                                         r  UART_TX_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  UART_TX_data_reg[7]/Q
                         net (fo=1, routed)           1.078     0.729    UART/transmitter/data_in[7]
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[7].storage_srl/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[7].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.449     0.284    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.467    UART/transmitter/data_width_loop[7].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.467    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[0].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.141ns (13.005%)  route 0.943ns (86.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  write_to_UART_reg/Q
                         net (fo=14, routed)          0.943     0.596    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[0].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.449     0.284    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     0.331    UART/transmitter/data_width_loop[0].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.331    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 write_to_UART_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            UART/transmitter/data_width_loop[1].storage_srl/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.141ns (13.005%)  route 0.943ns (86.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.675    -0.488    clk6
    SLICE_X3Y105         FDRE                                         r  write_to_UART_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  write_to_UART_reg/Q
                         net (fo=14, routed)          0.943     0.596    UART/transmitter/buffer_write
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.950    -0.721    UART/transmitter/CLK
    SLICE_X2Y106         SRL16E                                       r  UART/transmitter/data_width_loop[1].storage_srl/CLK
                         clock pessimism              0.555    -0.166    
                         clock uncertainty            0.449     0.284    
    SLICE_X2Y106         SRL16E (Hold_srl16e_CLK_CE)
                                                      0.047     0.331    UART/transmitter/data_width_loop[1].storage_srl
  -------------------------------------------------------------------
                         required time                         -0.331    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.265    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            pio[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.955ns  (logic 4.326ns (48.312%)  route 4.629ns (51.688%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.808    -0.685    processor/stage_EX/clk_out1
    SLICE_X7Y103         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.229 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=11, routed)          1.106     0.877    processor/stage_EX/EX_reg[8]
    SLICE_X5Y101         LUT2 (Prop_lut2_I0_O)        0.152     1.029 r  processor/stage_EX/pio_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.523     4.552    pio_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         3.718     8.270 r  pio_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.270    pio[3]
    K3                                                                r  pio[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            pio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.900ns  (logic 4.311ns (48.443%)  route 4.588ns (51.557%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.808    -0.685    processor/stage_EX/clk_out1
    SLICE_X7Y103         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.229 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=11, routed)          1.146     0.917    processor/stage_EX/EX_reg[8]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.150     1.067 r  processor/stage_EX/pio_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.442     4.510    pio_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         3.705     8.215 r  pio_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.215    pio[1]
    L3                                                                r  pio[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            pio[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.100ns  (logic 4.317ns (47.434%)  route 4.784ns (52.566%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.558    -0.935    processor/stage_EX/clk_out1
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  processor/stage_EX/operation_result_reg[5]/Q
                         net (fo=8, routed)           1.017     0.537    processor/stage_EX/operation_result_reg[7]_0[5]
    SLICE_X5Y101         LUT2 (Prop_lut2_I1_O)        0.153     0.690 r  processor/stage_EX/pio_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.767     4.457    pio_OBUF[5]
    H1                   OBUF (Prop_obuf_I_O)         3.708     8.165 r  pio_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.165    pio[5]
    H1                                                                r  pio[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            pio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.699ns  (logic 4.092ns (47.040%)  route 4.607ns (52.960%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.808    -0.685    processor/stage_EX/clk_out1
    SLICE_X7Y103         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.229 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=11, routed)          1.146     0.917    processor/stage_EX/EX_reg[8]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.124     1.041 r  processor/stage_EX/pio_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.461     4.502    pio_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         3.512     8.015 r  pio_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.015    pio[0]
    M3                                                                r  pio[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            pio[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.905ns  (logic 4.341ns (48.747%)  route 4.564ns (51.253%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.558    -0.935    processor/stage_EX/clk_out1
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  processor/stage_EX/operation_result_reg[7]/Q
                         net (fo=9, routed)           2.079     1.599    processor/stage_EX/operation_result_reg[7]_0[7]
    SLICE_X4Y106         LUT2 (Prop_lut2_I1_O)        0.152     1.751 r  processor/stage_EX/pio_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.485     4.237    pio_OBUF[7]
    B15                  OBUF (Prop_obuf_I_O)         3.733     7.969 r  pio_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.969    pio[7]
    B15                                                               r  pio[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            pio[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.319ns  (logic 4.083ns (49.081%)  route 4.236ns (50.919%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.557    -0.936    processor/stage_EX/clk_out1
    SLICE_X11Y96         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.480 r  processor/stage_EX/operation_result_reg[6]/Q
                         net (fo=8, routed)           1.512     1.031    processor/stage_EX/operation_result_reg[7]_0[6]
    SLICE_X4Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.155 r  processor/stage_EX/pio_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.724     3.880    pio_OBUF[6]
    A15                  OBUF (Prop_obuf_I_O)         3.503     7.383 r  pio_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.383    pio[6]
    A15                                                               r  pio[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            pio[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.003ns  (logic 4.154ns (51.903%)  route 3.849ns (48.097%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.557    -0.936    processor/stage_EX/clk_out1
    SLICE_X10Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  processor/stage_EX/operation_result_reg[2]/Q
                         net (fo=5, routed)           1.320     0.902    processor/stage_EX/operation_result_reg[7]_0[2]
    SLICE_X5Y101         LUT2 (Prop_lut2_I1_O)        0.124     1.026 r  processor/stage_EX/pio_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.529     3.555    pio_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.512     7.067 r  pio_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.067    pio[2]
    A16                                                               r  pio[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            pio[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.912ns  (logic 4.085ns (51.631%)  route 3.827ns (48.369%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.557    -0.936    processor/stage_EX/clk_out1
    SLICE_X11Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.480 r  processor/stage_EX/operation_result_reg[4]/Q
                         net (fo=6, routed)           1.279     0.799    processor/stage_EX/operation_result_reg[7]_0[4]
    SLICE_X5Y101         LUT2 (Prop_lut2_I1_O)        0.124     0.923 r  processor/stage_EX/pio_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.547     3.470    pio_OBUF[4]
    C15                  OBUF (Prop_obuf_I_O)         3.505     6.975 r  pio_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.975    pio[4]
    C15                                                               r  pio[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            pio[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.392ns (58.109%)  route 1.003ns (41.891%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.674    -0.489    processor/stage_EX/clk_out1
    SLICE_X7Y103         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=11, routed)          0.274    -0.074    processor/stage_EX/EX_reg[8]
    SLICE_X5Y101         LUT2 (Prop_lut2_I0_O)        0.045    -0.029 r  processor/stage_EX/pio_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.729     0.700    pio_OBUF[4]
    C15                  OBUF (Prop_obuf_I_O)         1.206     1.906 r  pio_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.906    pio[4]
    C15                                                               r  pio[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            pio[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.511ns  (logic 1.399ns (55.705%)  route 1.112ns (44.295%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.674    -0.489    processor/stage_EX/clk_out1
    SLICE_X7Y103         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=11, routed)          0.408     0.060    processor/stage_EX/EX_reg[8]
    SLICE_X5Y101         LUT2 (Prop_lut2_I0_O)        0.045     0.105 r  processor/stage_EX/pio_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.704     0.809    pio_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         1.213     2.022 r  pio_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.022    pio[2]
    A16                                                               r  pio[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            pio[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.593ns  (logic 1.477ns (56.949%)  route 1.116ns (43.051%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.674    -0.489    processor/stage_EX/clk_out1
    SLICE_X7Y103         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=11, routed)          0.418     0.070    processor/stage_EX/EX_reg[8]
    SLICE_X4Y106         LUT2 (Prop_lut2_I0_O)        0.043     0.113 r  processor/stage_EX/pio_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.698     0.811    pio_OBUF[7]
    B15                  OBUF (Prop_obuf_I_O)         1.293     2.104 r  pio_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.104    pio[7]
    B15                                                               r  pio[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            pio[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.390ns (53.585%)  route 1.204ns (46.415%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.674    -0.489    processor/stage_EX/clk_out1
    SLICE_X7Y103         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=11, routed)          0.418     0.070    processor/stage_EX/EX_reg[8]
    SLICE_X4Y106         LUT2 (Prop_lut2_I0_O)        0.045     0.115 r  processor/stage_EX/pio_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.786     0.901    pio_OBUF[6]
    A15                  OBUF (Prop_obuf_I_O)         1.204     2.105 r  pio_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.105    pio[6]
    A15                                                               r  pio[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            pio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.889ns  (logic 1.422ns (49.229%)  route 1.467ns (50.771%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.564    -0.600    processor/stage_EX/clk_out1
    SLICE_X10Y93         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  processor/stage_EX/operation_result_reg[0]/Q
                         net (fo=4, routed)           0.302    -0.134    processor/stage_EX/operation_result_reg[7]_0[0]
    SLICE_X9Y92          LUT2 (Prop_lut2_I1_O)        0.045    -0.089 r  processor/stage_EX/pio_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.165     1.076    pio_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         1.213     2.289 r  pio_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.289    pio[0]
    M3                                                                r  pio[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            pio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.023ns  (logic 1.476ns (48.843%)  route 1.546ns (51.157%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.564    -0.600    processor/stage_EX/clk_out1
    SLICE_X10Y95         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  processor/stage_EX/operation_result_reg[1]/Q
                         net (fo=10, routed)          0.371    -0.065    processor/stage_EX/operation_result_reg[7]_0[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I1_O)        0.046    -0.019 r  processor/stage_EX/pio_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.175     1.157    pio_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         1.266     2.423 r  pio_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.423    pio[1]
    L3                                                                r  pio[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            pio[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.184ns  (logic 1.464ns (45.988%)  route 1.720ns (54.012%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.565    -0.599    processor/stage_EX/clk_out1
    SLICE_X11Y97         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  processor/stage_EX/operation_result_reg[3]/Q
                         net (fo=4, routed)           0.484     0.027    processor/stage_EX/operation_result_reg[7]_0[3]
    SLICE_X5Y101         LUT2 (Prop_lut2_I1_O)        0.045     0.072 r  processor/stage_EX/pio_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.236     1.307    pio_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         1.278     2.586 r  pio_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.586    pio[3]
    K3                                                                r  pio[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Destination:            pio[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.082ns  (logic 1.463ns (47.463%)  route 1.619ns (52.537%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.674    -0.489    processor/stage_EX/clk_out1
    SLICE_X7Y103         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=11, routed)          0.274    -0.074    processor/stage_EX/EX_reg[8]
    SLICE_X5Y101         LUT2 (Prop_lut2_I0_O)        0.051    -0.023 r  processor/stage_EX/pio_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.345     1.322    pio_OBUF[5]
    H1                   OBUF (Prop_obuf_I_O)         1.271     2.592 r  pio_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.592    pio[5]
    H1                                                                r  pio[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            pio[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.955ns  (logic 4.326ns (48.312%)  route 4.629ns (51.688%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.808    -0.685    processor/stage_EX/clk_out1
    SLICE_X7Y103         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.229 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=11, routed)          1.106     0.877    processor/stage_EX/EX_reg[8]
    SLICE_X5Y101         LUT2 (Prop_lut2_I0_O)        0.152     1.029 r  processor/stage_EX/pio_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.523     4.552    pio_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         3.718     8.270 r  pio_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.270    pio[3]
    K3                                                                r  pio[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            pio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.900ns  (logic 4.311ns (48.443%)  route 4.588ns (51.557%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.808    -0.685    processor/stage_EX/clk_out1
    SLICE_X7Y103         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.229 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=11, routed)          1.146     0.917    processor/stage_EX/EX_reg[8]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.150     1.067 r  processor/stage_EX/pio_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.442     4.510    pio_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         3.705     8.215 r  pio_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.215    pio[1]
    L3                                                                r  pio[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            pio[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.100ns  (logic 4.317ns (47.434%)  route 4.784ns (52.566%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.558    -0.935    processor/stage_EX/clk_out1
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  processor/stage_EX/operation_result_reg[5]/Q
                         net (fo=8, routed)           1.017     0.537    processor/stage_EX/operation_result_reg[7]_0[5]
    SLICE_X5Y101         LUT2 (Prop_lut2_I1_O)        0.153     0.690 r  processor/stage_EX/pio_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.767     4.457    pio_OBUF[5]
    H1                   OBUF (Prop_obuf_I_O)         3.708     8.165 r  pio_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.165    pio[5]
    H1                                                                r  pio[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            pio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.699ns  (logic 4.092ns (47.040%)  route 4.607ns (52.960%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.808    -0.685    processor/stage_EX/clk_out1
    SLICE_X7Y103         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.229 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=11, routed)          1.146     0.917    processor/stage_EX/EX_reg[8]
    SLICE_X9Y92          LUT2 (Prop_lut2_I0_O)        0.124     1.041 r  processor/stage_EX/pio_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.461     4.502    pio_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         3.512     8.015 r  pio_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.015    pio[0]
    M3                                                                r  pio[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            pio[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.905ns  (logic 4.341ns (48.747%)  route 4.564ns (51.253%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.558    -0.935    processor/stage_EX/clk_out1
    SLICE_X11Y99         FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  processor/stage_EX/operation_result_reg[7]/Q
                         net (fo=9, routed)           2.079     1.599    processor/stage_EX/operation_result_reg[7]_0[7]
    SLICE_X4Y106         LUT2 (Prop_lut2_I1_O)        0.152     1.751 r  processor/stage_EX/pio_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.485     4.237    pio_OBUF[7]
    B15                  OBUF (Prop_obuf_I_O)         3.733     7.969 r  pio_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.969    pio[7]
    B15                                                               r  pio[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            pio[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.319ns  (logic 4.083ns (49.081%)  route 4.236ns (50.919%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.557    -0.936    processor/stage_EX/clk_out1
    SLICE_X11Y96         FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.480 r  processor/stage_EX/operation_result_reg[6]/Q
                         net (fo=8, routed)           1.512     1.031    processor/stage_EX/operation_result_reg[7]_0[6]
    SLICE_X4Y106         LUT2 (Prop_lut2_I1_O)        0.124     1.155 r  processor/stage_EX/pio_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.724     3.880    pio_OBUF[6]
    A15                  OBUF (Prop_obuf_I_O)         3.503     7.383 r  pio_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.383    pio[6]
    A15                                                               r  pio[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            pio[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.003ns  (logic 4.154ns (51.903%)  route 3.849ns (48.097%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.557    -0.936    processor/stage_EX/clk_out1
    SLICE_X10Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.418 r  processor/stage_EX/operation_result_reg[2]/Q
                         net (fo=5, routed)           1.320     0.902    processor/stage_EX/operation_result_reg[7]_0[2]
    SLICE_X5Y101         LUT2 (Prop_lut2_I1_O)        0.124     1.026 r  processor/stage_EX/pio_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.529     3.555    pio_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.512     7.067 r  pio_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.067    pio[2]
    A16                                                               r  pio[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            pio[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.912ns  (logic 4.085ns (51.631%)  route 3.827ns (48.369%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.557    -0.936    processor/stage_EX/clk_out1
    SLICE_X11Y94         FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.480 r  processor/stage_EX/operation_result_reg[4]/Q
                         net (fo=6, routed)           1.279     0.799    processor/stage_EX/operation_result_reg[7]_0[4]
    SLICE_X5Y101         LUT2 (Prop_lut2_I1_O)        0.124     0.923 r  processor/stage_EX/pio_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.547     3.470    pio_OBUF[4]
    C15                  OBUF (Prop_obuf_I_O)         3.505     6.975 r  pio_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.975    pio[4]
    C15                                                               r  pio[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            pio[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.392ns (58.109%)  route 1.003ns (41.891%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.674    -0.489    processor/stage_EX/clk_out1
    SLICE_X7Y103         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=11, routed)          0.274    -0.074    processor/stage_EX/EX_reg[8]
    SLICE_X5Y101         LUT2 (Prop_lut2_I0_O)        0.045    -0.029 r  processor/stage_EX/pio_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.729     0.700    pio_OBUF[4]
    C15                  OBUF (Prop_obuf_I_O)         1.206     1.906 r  pio_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.906    pio[4]
    C15                                                               r  pio[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            pio[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.511ns  (logic 1.399ns (55.705%)  route 1.112ns (44.295%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.674    -0.489    processor/stage_EX/clk_out1
    SLICE_X7Y103         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=11, routed)          0.408     0.060    processor/stage_EX/EX_reg[8]
    SLICE_X5Y101         LUT2 (Prop_lut2_I0_O)        0.045     0.105 r  processor/stage_EX/pio_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.704     0.809    pio_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         1.213     2.022 r  pio_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.022    pio[2]
    A16                                                               r  pio[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            pio[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.593ns  (logic 1.477ns (56.949%)  route 1.116ns (43.051%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.674    -0.489    processor/stage_EX/clk_out1
    SLICE_X7Y103         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=11, routed)          0.418     0.070    processor/stage_EX/EX_reg[8]
    SLICE_X4Y106         LUT2 (Prop_lut2_I0_O)        0.043     0.113 r  processor/stage_EX/pio_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.698     0.811    pio_OBUF[7]
    B15                  OBUF (Prop_obuf_I_O)         1.293     2.104 r  pio_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.104    pio[7]
    B15                                                               r  pio[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            pio[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.390ns (53.585%)  route 1.204ns (46.415%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.674    -0.489    processor/stage_EX/clk_out1
    SLICE_X7Y103         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=11, routed)          0.418     0.070    processor/stage_EX/EX_reg[8]
    SLICE_X4Y106         LUT2 (Prop_lut2_I0_O)        0.045     0.115 r  processor/stage_EX/pio_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.786     0.901    pio_OBUF[6]
    A15                  OBUF (Prop_obuf_I_O)         1.204     2.105 r  pio_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.105    pio[6]
    A15                                                               r  pio[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            pio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.889ns  (logic 1.422ns (49.229%)  route 1.467ns (50.771%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.564    -0.600    processor/stage_EX/clk_out1
    SLICE_X10Y93         FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  processor/stage_EX/operation_result_reg[0]/Q
                         net (fo=4, routed)           0.302    -0.134    processor/stage_EX/operation_result_reg[7]_0[0]
    SLICE_X9Y92          LUT2 (Prop_lut2_I1_O)        0.045    -0.089 r  processor/stage_EX/pio_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.165     1.076    pio_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         1.213     2.289 r  pio_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.289    pio[0]
    M3                                                                r  pio[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            pio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.023ns  (logic 1.476ns (48.843%)  route 1.546ns (51.157%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.564    -0.600    processor/stage_EX/clk_out1
    SLICE_X10Y95         FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  processor/stage_EX/operation_result_reg[1]/Q
                         net (fo=10, routed)          0.371    -0.065    processor/stage_EX/operation_result_reg[7]_0[1]
    SLICE_X9Y92          LUT2 (Prop_lut2_I1_O)        0.046    -0.019 r  processor/stage_EX/pio_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.175     1.157    pio_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         1.266     2.423 r  pio_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.423    pio[1]
    L3                                                                r  pio[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/operation_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            pio[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.184ns  (logic 1.464ns (45.988%)  route 1.720ns (54.012%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.565    -0.599    processor/stage_EX/clk_out1
    SLICE_X11Y97         FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  processor/stage_EX/operation_result_reg[3]/Q
                         net (fo=4, routed)           0.484     0.027    processor/stage_EX/operation_result_reg[7]_0[3]
    SLICE_X5Y101         LUT2 (Prop_lut2_I1_O)        0.045     0.072 r  processor/stage_EX/pio_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.236     1.307    pio_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         1.278     2.586 r  pio_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.586    pio[3]
    K3                                                                r  pio[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Destination:            pio[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.082ns  (logic 1.463ns (47.463%)  route 1.619ns (52.537%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.674    -0.489    processor/stage_EX/clk_out1
    SLICE_X7Y103         FDRE                                         r  processor/stage_EX/EX_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  processor/stage_EX/EX_reg_reg[8]/Q
                         net (fo=11, routed)          0.274    -0.074    processor/stage_EX/EX_reg[8]
    SLICE_X5Y101         LUT2 (Prop_lut2_I0_O)        0.051    -0.023 r  processor/stage_EX/pio_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.345     1.322    pio_OBUF[5]
    H1                   OBUF (Prop_obuf_I_O)         1.271     2.592 r  pio_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.592    pio[5]
    H1                                                                r  pio[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.200ns  (logic 4.043ns (49.301%)  route 4.157ns (50.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.031ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    -0.684    UART/transmitter/CLK
    SLICE_X2Y105         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           4.157     3.992    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     7.516 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.516    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.401ns  (logic 3.948ns (61.678%)  route 2.453ns (38.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.031ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    -0.684    UART/receiver/CLK
    SLICE_X3Y103         FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  UART/receiver/data_present_flop/Q
                         net (fo=4, routed)           2.453     2.225    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.492     5.717 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.717    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.334ns (66.209%)  route 0.681ns (33.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.031ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/receiver/CLK
    SLICE_X3Y103         FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  UART/receiver/data_present_flop/Q
                         net (fo=4, routed)           0.681     0.334    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.193     1.527 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.527    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.789ns  (logic 1.390ns (49.825%)  route 1.399ns (50.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      1.031ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y105         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164    -0.324 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           1.399     1.075    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.301 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.301    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.200ns  (logic 4.043ns (49.301%)  route 4.157ns (50.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.992ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    -0.684    UART/transmitter/CLK
    SLICE_X2Y105         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518    -0.166 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           4.157     3.992    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525     7.516 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.516    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.401ns  (logic 3.948ns (61.678%)  route 2.453ns (38.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.992ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.256 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.589    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.809    -0.684    UART/receiver/CLK
    SLICE_X3Y103         FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.456    -0.228 r  UART/receiver/data_present_flop/Q
                         net (fo=4, routed)           2.453     2.225    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.492     5.717 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.717    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 1.334ns (66.209%)  route 0.681ns (33.791%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.992ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/receiver/CLK
    SLICE_X3Y103         FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  UART/receiver/data_present_flop/Q
                         net (fo=4, routed)           0.681     0.334    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.193     1.527 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.527    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.789ns  (logic 1.390ns (49.825%)  route 1.399ns (50.175%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.992ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.678 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.189    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.675    -0.488    UART/transmitter/CLK
    SLICE_X2Y105         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.164    -0.324 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           1.399     1.075    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.301 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.301    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    clock_wizard/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    clock_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.996 f  clock_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    clock_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clock_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.097 f  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.577    clock_wizard/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.432 f  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.965    clock_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.994 f  clock_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.810    clock_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.862ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.332ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    clock_wizard/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           210 Endpoints
Min Delay           210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.998ns  (logic 1.959ns (21.772%)  route 7.039ns (78.228%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           1.233     5.115    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X8Y109         LUT5 (Prop_lut5_I1_O)        0.124     5.239 r  processor/programcounter/op1_dout_IFID[15]_i_7/O
                         net (fo=1, routed)           0.493     5.732    processor/programcounter/op1_dout_IFID[15]_i_7_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I5_O)        0.124     5.856 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          3.018     8.874    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X9Y89          LUT6 (Prop_lut6_I1_O)        0.124     8.998 r  processor/programcounter/op1_dout_IFID[1]_i_1/O
                         net (fo=1, routed)           0.000     8.998    processor/stage_IFID/op1_dout_IFID_reg[1]_0
    SLICE_X9Y89          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.438    -1.538    processor/stage_IFID/clk_out1
    SLICE_X9Y89          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.852ns  (logic 1.959ns (22.131%)  route 6.893ns (77.869%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           1.233     5.115    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X8Y109         LUT5 (Prop_lut5_I1_O)        0.124     5.239 r  processor/programcounter/op1_dout_IFID[15]_i_7/O
                         net (fo=1, routed)           0.493     5.732    processor/programcounter/op1_dout_IFID[15]_i_7_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I5_O)        0.124     5.856 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          2.872     8.728    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X9Y93          LUT6 (Prop_lut6_I1_O)        0.124     8.852 r  processor/programcounter/op1_dout_IFID[0]_i_1/O
                         net (fo=1, routed)           0.000     8.852    processor/stage_IFID/op1_dout_IFID_reg[0]_1
    SLICE_X9Y93          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.440    -1.536    processor/stage_IFID/clk_out1
    SLICE_X9Y93          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.848ns  (logic 2.211ns (24.988%)  route 6.637ns (75.012%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -1.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           1.105     4.987    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     5.111 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=27, routed)          1.672     6.783    processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/ADDRB1
    SLICE_X6Y107         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     6.935 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/RAMB/O
                         net (fo=1, routed)           1.565     8.500    processor/programcounter/rd_data11[8]
    SLICE_X7Y107         LUT6 (Prop_lut6_I5_O)        0.348     8.848 r  processor/programcounter/op1_dout_IFID[8]_i_1/O
                         net (fo=1, routed)           0.000     8.848    processor/stage_IFID/op1_dout_IFID_reg[8]_0
    SLICE_X7Y107         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.681    -1.295    processor/stage_IFID/clk_out1
    SLICE_X7Y107         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[8]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.682ns  (logic 1.959ns (22.563%)  route 6.723ns (77.437%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           1.233     5.115    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X8Y109         LUT5 (Prop_lut5_I1_O)        0.124     5.239 r  processor/programcounter/op1_dout_IFID[15]_i_7/O
                         net (fo=1, routed)           0.493     5.732    processor/programcounter/op1_dout_IFID[15]_i_7_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I5_O)        0.124     5.856 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          2.702     8.558    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X6Y95          LUT6 (Prop_lut6_I1_O)        0.124     8.682 r  processor/programcounter/op1_dout_IFID[3]_i_1/O
                         net (fo=1, routed)           0.000     8.682    processor/stage_IFID/op1_dout_IFID_reg[3]_0
    SLICE_X6Y95          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.507    -1.469    processor/stage_IFID/clk_out1
    SLICE_X6Y95          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.576ns  (logic 1.959ns (22.843%)  route 6.617ns (77.157%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           1.233     5.115    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X8Y109         LUT5 (Prop_lut5_I1_O)        0.124     5.239 r  processor/programcounter/op1_dout_IFID[15]_i_7/O
                         net (fo=1, routed)           0.493     5.732    processor/programcounter/op1_dout_IFID[15]_i_7_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I5_O)        0.124     5.856 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          2.596     8.452    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X9Y93          LUT6 (Prop_lut6_I1_O)        0.124     8.576 r  processor/programcounter/op1_dout_IFID[2]_i_1/O
                         net (fo=1, routed)           0.000     8.576    processor/stage_IFID/op1_dout_IFID_reg[2]_0
    SLICE_X9Y93          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.440    -1.536    processor/stage_IFID/clk_out1
    SLICE_X9Y93          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.377ns  (logic 2.209ns (26.368%)  route 6.168ns (73.632%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -1.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           0.904     4.786    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X9Y109         LUT2 (Prop_lut2_I1_O)        0.124     4.910 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=27, routed)          2.177     7.088    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRB2
    SLICE_X2Y107         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.238 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMB/O
                         net (fo=1, routed)           0.792     8.029    processor/programcounter/rd_data11[14]
    SLICE_X5Y107         LUT6 (Prop_lut6_I5_O)        0.348     8.377 r  processor/programcounter/op1_dout_IFID[14]_i_1/O
                         net (fo=1, routed)           0.000     8.377    processor/stage_IFID/op1_dout_IFID_reg[14]_0
    SLICE_X5Y107         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.681    -1.295    processor/stage_IFID/clk_out1
    SLICE_X5Y107         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[14]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.366ns  (logic 1.959ns (23.416%)  route 6.407ns (76.584%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           1.233     5.115    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X8Y109         LUT5 (Prop_lut5_I1_O)        0.124     5.239 r  processor/programcounter/op1_dout_IFID[15]_i_7/O
                         net (fo=1, routed)           0.493     5.732    processor/programcounter/op1_dout_IFID[15]_i_7_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I5_O)        0.124     5.856 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          2.386     8.242    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X8Y99          LUT6 (Prop_lut6_I1_O)        0.124     8.366 r  processor/programcounter/op1_dout_IFID[6]_i_1/O
                         net (fo=1, routed)           0.000     8.366    processor/stage_IFID/op1_dout_IFID_reg[6]_0
    SLICE_X8Y99          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441    -1.535    processor/stage_IFID/clk_out1
    SLICE_X8Y99          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.347ns  (logic 1.959ns (23.470%)  route 6.388ns (76.530%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           1.233     5.115    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X8Y109         LUT5 (Prop_lut5_I1_O)        0.124     5.239 r  processor/programcounter/op1_dout_IFID[15]_i_7/O
                         net (fo=1, routed)           0.493     5.732    processor/programcounter/op1_dout_IFID[15]_i_7_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I5_O)        0.124     5.856 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          2.367     8.223    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X9Y99          LUT6 (Prop_lut6_I1_O)        0.124     8.347 r  processor/programcounter/op1_dout_IFID[7]_i_1/O
                         net (fo=1, routed)           0.000     8.347    processor/stage_IFID/op1_dout_IFID_reg[7]_1
    SLICE_X9Y99          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441    -1.535    processor/stage_IFID/clk_out1
    SLICE_X9Y99          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.298ns  (logic 1.959ns (23.607%)  route 6.339ns (76.393%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -1.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           0.904     4.786    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X9Y109         LUT2 (Prop_lut2_I1_O)        0.124     4.910 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=27, routed)          2.179     7.090    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRA2
    SLICE_X2Y107         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     7.214 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.961     8.174    processor/programcounter/rd_data11[13]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124     8.298 r  processor/programcounter/op1_dout_IFID[13]_i_1/O
                         net (fo=1, routed)           0.000     8.298    processor/stage_IFID/op1_dout_IFID_reg[13]_0
    SLICE_X4Y105         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.682    -1.294    processor/stage_IFID/clk_out1
    SLICE_X4Y105         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[13]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.285ns  (logic 2.195ns (26.492%)  route 6.090ns (73.508%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.751ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           0.904     4.786    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X9Y109         LUT2 (Prop_lut2_I1_O)        0.124     4.910 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=27, routed)          1.718     6.629    processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/ADDRC2
    SLICE_X6Y107         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     6.782 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/RAMC/O
                         net (fo=1, routed)           1.173     7.954    processor/programcounter/rd_data11[10]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.331     8.285 r  processor/programcounter/op1_dout_IFID[10]_i_1/O
                         net (fo=1, routed)           0.000     8.285    processor/stage_IFID/op1_dout_IFID_reg[10]_0
    SLICE_X9Y106         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.615    -1.361    processor/stage_IFID/clk_out1
    SLICE_X9Y106         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.231ns (32.670%)  route 0.476ns (67.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.476     0.707    processor/stage_IFID/btn_IBUF[0]
    SLICE_X3Y111         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_IFID/clk_out1
    SLICE_X3Y111         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[19]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.231ns (32.670%)  route 0.476ns (67.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.476     0.707    processor/stage_IFID/btn_IBUF[0]
    SLICE_X3Y111         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_IFID/clk_out1
    SLICE_X3Y111         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[20]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.231ns (32.670%)  route 0.476ns (67.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.476     0.707    processor/stage_MEMWB/btn_IBUF[0]
    SLICE_X3Y111         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_MEMWB/clk_out1
    SLICE_X3Y111         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_EX/EX_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.231ns (30.594%)  route 0.524ns (69.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.524     0.755    processor/stage_EX/btn_IBUF[0]
    SLICE_X5Y110         FDRE                                         r  processor/stage_EX/EX_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.946    -0.725    processor/stage_EX/clk_out1
    SLICE_X5Y110         FDRE                                         r  processor/stage_EX/EX_reg_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.231ns (30.594%)  route 0.524ns (69.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.524     0.755    processor/stage_IFID/btn_IBUF[0]
    SLICE_X5Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.946    -0.725    processor/stage_IFID/clk_out1
    SLICE_X5Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[17]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.231ns (30.458%)  route 0.527ns (69.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.527     0.758    processor/stage_IFID/btn_IBUF[0]
    SLICE_X2Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_IFID/clk_out1
    SLICE_X2Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[21]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.231ns (30.458%)  route 0.527ns (69.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.527     0.758    processor/stage_IFID/btn_IBUF[0]
    SLICE_X2Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_IFID/clk_out1
    SLICE_X2Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[22]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_MEMWB/branch_conds_MEMWB_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.231ns (30.458%)  route 0.527ns (69.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.527     0.758    processor/stage_MEMWB/btn_IBUF[0]
    SLICE_X3Y110         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_MEMWB/clk_out1
    SLICE_X3Y110         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_MEMWB/branch_conds_MEMWB_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.231ns (30.458%)  route 0.527ns (69.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.527     0.758    processor/stage_MEMWB/btn_IBUF[0]
    SLICE_X3Y110         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_MEMWB/clk_out1
    SLICE_X3Y110         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_MEMWB/branch_conds_MEMWB_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@83.333ns period=166.666ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.231ns (30.458%)  route 0.527ns (69.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.527     0.758    processor/stage_MEMWB/btn_IBUF[0]
    SLICE_X2Y110         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_MEMWB/clk_out1
    SLICE_X2Y110         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           210 Endpoints
Min Delay           210 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.998ns  (logic 1.959ns (21.772%)  route 7.039ns (78.228%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           1.233     5.115    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X8Y109         LUT5 (Prop_lut5_I1_O)        0.124     5.239 r  processor/programcounter/op1_dout_IFID[15]_i_7/O
                         net (fo=1, routed)           0.493     5.732    processor/programcounter/op1_dout_IFID[15]_i_7_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I5_O)        0.124     5.856 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          3.018     8.874    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X9Y89          LUT6 (Prop_lut6_I1_O)        0.124     8.998 r  processor/programcounter/op1_dout_IFID[1]_i_1/O
                         net (fo=1, routed)           0.000     8.998    processor/stage_IFID/op1_dout_IFID_reg[1]_0
    SLICE_X9Y89          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.438    -1.538    processor/stage_IFID/clk_out1
    SLICE_X9Y89          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.852ns  (logic 1.959ns (22.131%)  route 6.893ns (77.869%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           1.233     5.115    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X8Y109         LUT5 (Prop_lut5_I1_O)        0.124     5.239 r  processor/programcounter/op1_dout_IFID[15]_i_7/O
                         net (fo=1, routed)           0.493     5.732    processor/programcounter/op1_dout_IFID[15]_i_7_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I5_O)        0.124     5.856 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          2.872     8.728    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X9Y93          LUT6 (Prop_lut6_I1_O)        0.124     8.852 r  processor/programcounter/op1_dout_IFID[0]_i_1/O
                         net (fo=1, routed)           0.000     8.852    processor/stage_IFID/op1_dout_IFID_reg[0]_1
    SLICE_X9Y93          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.440    -1.536    processor/stage_IFID/clk_out1
    SLICE_X9Y93          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.848ns  (logic 2.211ns (24.988%)  route 6.637ns (75.012%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -1.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           1.105     4.987    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X8Y109         LUT2 (Prop_lut2_I1_O)        0.124     5.111 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=27, routed)          1.672     6.783    processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/ADDRB1
    SLICE_X6Y107         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     6.935 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/RAMB/O
                         net (fo=1, routed)           1.565     8.500    processor/programcounter/rd_data11[8]
    SLICE_X7Y107         LUT6 (Prop_lut6_I5_O)        0.348     8.848 r  processor/programcounter/op1_dout_IFID[8]_i_1/O
                         net (fo=1, routed)           0.000     8.848    processor/stage_IFID/op1_dout_IFID_reg[8]_0
    SLICE_X7Y107         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.681    -1.295    processor/stage_IFID/clk_out1
    SLICE_X7Y107         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[8]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.682ns  (logic 1.959ns (22.563%)  route 6.723ns (77.437%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           1.233     5.115    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X8Y109         LUT5 (Prop_lut5_I1_O)        0.124     5.239 r  processor/programcounter/op1_dout_IFID[15]_i_7/O
                         net (fo=1, routed)           0.493     5.732    processor/programcounter/op1_dout_IFID[15]_i_7_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I5_O)        0.124     5.856 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          2.702     8.558    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X6Y95          LUT6 (Prop_lut6_I1_O)        0.124     8.682 r  processor/programcounter/op1_dout_IFID[3]_i_1/O
                         net (fo=1, routed)           0.000     8.682    processor/stage_IFID/op1_dout_IFID_reg[3]_0
    SLICE_X6Y95          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.507    -1.469    processor/stage_IFID/clk_out1
    SLICE_X6Y95          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.576ns  (logic 1.959ns (22.843%)  route 6.617ns (77.157%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           1.233     5.115    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X8Y109         LUT5 (Prop_lut5_I1_O)        0.124     5.239 r  processor/programcounter/op1_dout_IFID[15]_i_7/O
                         net (fo=1, routed)           0.493     5.732    processor/programcounter/op1_dout_IFID[15]_i_7_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I5_O)        0.124     5.856 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          2.596     8.452    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X9Y93          LUT6 (Prop_lut6_I1_O)        0.124     8.576 r  processor/programcounter/op1_dout_IFID[2]_i_1/O
                         net (fo=1, routed)           0.000     8.576    processor/stage_IFID/op1_dout_IFID_reg[2]_0
    SLICE_X9Y93          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.440    -1.536    processor/stage_IFID/clk_out1
    SLICE_X9Y93          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.377ns  (logic 2.209ns (26.368%)  route 6.168ns (73.632%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -1.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           0.904     4.786    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X9Y109         LUT2 (Prop_lut2_I1_O)        0.124     4.910 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=27, routed)          2.177     7.088    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRB2
    SLICE_X2Y107         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150     7.238 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMB/O
                         net (fo=1, routed)           0.792     8.029    processor/programcounter/rd_data11[14]
    SLICE_X5Y107         LUT6 (Prop_lut6_I5_O)        0.348     8.377 r  processor/programcounter/op1_dout_IFID[14]_i_1/O
                         net (fo=1, routed)           0.000     8.377    processor/stage_IFID/op1_dout_IFID_reg[14]_0
    SLICE_X5Y107         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.681    -1.295    processor/stage_IFID/clk_out1
    SLICE_X5Y107         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[14]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.366ns  (logic 1.959ns (23.416%)  route 6.407ns (76.584%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           1.233     5.115    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X8Y109         LUT5 (Prop_lut5_I1_O)        0.124     5.239 r  processor/programcounter/op1_dout_IFID[15]_i_7/O
                         net (fo=1, routed)           0.493     5.732    processor/programcounter/op1_dout_IFID[15]_i_7_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I5_O)        0.124     5.856 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          2.386     8.242    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X8Y99          LUT6 (Prop_lut6_I1_O)        0.124     8.366 r  processor/programcounter/op1_dout_IFID[6]_i_1/O
                         net (fo=1, routed)           0.000     8.366    processor/stage_IFID/op1_dout_IFID_reg[6]_0
    SLICE_X8Y99          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441    -1.535    processor/stage_IFID/clk_out1
    SLICE_X8Y99          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.347ns  (logic 1.959ns (23.470%)  route 6.388ns (76.530%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           1.233     5.115    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X8Y109         LUT5 (Prop_lut5_I1_O)        0.124     5.239 r  processor/programcounter/op1_dout_IFID[15]_i_7/O
                         net (fo=1, routed)           0.493     5.732    processor/programcounter/op1_dout_IFID[15]_i_7_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I5_O)        0.124     5.856 r  processor/programcounter/op1_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          2.367     8.223    processor/programcounter/fwd/bypass_op1_dcd_stage
    SLICE_X9Y99          LUT6 (Prop_lut6_I1_O)        0.124     8.347 r  processor/programcounter/op1_dout_IFID[7]_i_1/O
                         net (fo=1, routed)           0.000     8.347    processor/stage_IFID/op1_dout_IFID_reg[7]_1
    SLICE_X9Y99          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.441    -1.535    processor/stage_IFID/clk_out1
    SLICE_X9Y99          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.298ns  (logic 1.959ns (23.607%)  route 6.339ns (76.393%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -1.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           0.904     4.786    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X9Y109         LUT2 (Prop_lut2_I1_O)        0.124     4.910 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=27, routed)          2.179     7.090    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRA2
    SLICE_X2Y107         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     7.214 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.961     8.174    processor/programcounter/rd_data11[13]
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124     8.298 r  processor/programcounter/op1_dout_IFID[13]_i_1/O
                         net (fo=1, routed)           0.000     8.298    processor/stage_IFID/op1_dout_IFID_reg[13]_0
    SLICE_X4Y105         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.682    -1.294    processor/stage_IFID/clk_out1
    SLICE_X4Y105         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[13]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.285ns  (logic 2.195ns (26.492%)  route 6.090ns (73.508%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -1.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.022ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.655ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.295     3.758    processor/programcounter/btn_IBUF[0]
    SLICE_X8Y112         LUT6 (Prop_lut6_I3_O)        0.124     3.882 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=7, routed)           0.904     4.786    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_11_n_0
    SLICE_X9Y109         LUT2 (Prop_lut2_I1_O)        0.124     4.910 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_8/O
                         net (fo=27, routed)          1.718     6.629    processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/ADDRC2
    SLICE_X6Y107         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     6.782 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/RAMC/O
                         net (fo=1, routed)           1.173     7.954    processor/programcounter/rd_data11[10]
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.331     8.285 r  processor/programcounter/op1_dout_IFID[10]_i_1/O
                         net (fo=1, routed)           0.000     8.285    processor/stage_IFID/op1_dout_IFID_reg[10]_0
    SLICE_X9Y106         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         1.615    -1.361    processor/stage_IFID/clk_out1
    SLICE_X9Y106         FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.231ns (32.670%)  route 0.476ns (67.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.476     0.707    processor/stage_IFID/btn_IBUF[0]
    SLICE_X3Y111         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_IFID/clk_out1
    SLICE_X3Y111         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[19]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.231ns (32.670%)  route 0.476ns (67.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.476     0.707    processor/stage_IFID/btn_IBUF[0]
    SLICE_X3Y111         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_IFID/clk_out1
    SLICE_X3Y111         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[20]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.231ns (32.670%)  route 0.476ns (67.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.476     0.707    processor/stage_MEMWB/btn_IBUF[0]
    SLICE_X3Y111         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_MEMWB/clk_out1
    SLICE_X3Y111         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_EX/EX_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.231ns (30.594%)  route 0.524ns (69.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.524     0.755    processor/stage_EX/btn_IBUF[0]
    SLICE_X5Y110         FDRE                                         r  processor/stage_EX/EX_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.946    -0.725    processor/stage_EX/clk_out1
    SLICE_X5Y110         FDRE                                         r  processor/stage_EX/EX_reg_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.231ns (30.594%)  route 0.524ns (69.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.524     0.755    processor/stage_IFID/btn_IBUF[0]
    SLICE_X5Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.946    -0.725    processor/stage_IFID/clk_out1
    SLICE_X5Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[17]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.231ns (30.458%)  route 0.527ns (69.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.527     0.758    processor/stage_IFID/btn_IBUF[0]
    SLICE_X2Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_IFID/clk_out1
    SLICE_X2Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[21]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.231ns (30.458%)  route 0.527ns (69.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.527     0.758    processor/stage_IFID/btn_IBUF[0]
    SLICE_X2Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_IFID/clk_out1
    SLICE_X2Y110         FDRE                                         r  processor/stage_IFID/IFID_reg_reg[22]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_MEMWB/branch_conds_MEMWB_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.231ns (30.458%)  route 0.527ns (69.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.527     0.758    processor/stage_MEMWB/btn_IBUF[0]
    SLICE_X3Y110         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_MEMWB/clk_out1
    SLICE_X3Y110         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_MEMWB/branch_conds_MEMWB_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.231ns (30.458%)  route 0.527ns (69.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.527     0.758    processor/stage_MEMWB/btn_IBUF[0]
    SLICE_X3Y110         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_MEMWB/clk_out1
    SLICE_X3Y110         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_MEMWB/branch_conds_MEMWB_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@83.330ns period=166.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.231ns (30.458%)  route 0.527ns (69.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.527     0.758    processor/stage_MEMWB/btn_IBUF[0]
    SLICE_X2Y110         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=333, routed)         0.948    -0.723    processor/stage_MEMWB/clk_out1
    SLICE_X2Y110         FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX_in
                            (input port)
  Destination:            UART/receiver/sample_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.479ns  (logic 1.616ns (36.085%)  route 2.862ns (63.915%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.031ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  UART_RX_in (IN)
                         net (fo=0)                   0.000     0.000    UART_RX_in
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  UART_RX_in_IBUF_inst/O
                         net (fo=2, routed)           2.862     4.329    UART/receiver/sample_lut/I0
    SLICE_X2Y102         LUT5 (Prop_lut5_I0_O)        0.150     4.479 r  UART/receiver/sample_lut/LUT5/O
                         net (fo=1, routed)           0.000     4.479    UART/receiver/sample_value
    SLICE_X2Y102         FDRE                                         r  UART/receiver/sample_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684    -1.292    UART/receiver/CLK
    SLICE_X2Y102         FDRE                                         r  UART/receiver/sample_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer1_flop_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.262ns  (logic 1.463ns (34.322%)  route 2.799ns (65.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.031ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.799     4.262    UART/receiver/btn_IBUF[0]
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    -1.293    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer2_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.262ns  (logic 1.463ns (34.322%)  route 2.799ns (65.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.031ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.799     4.262    UART/receiver/btn_IBUF[0]
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    -1.293    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/data_present_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.935ns  (logic 1.463ns (37.179%)  route 2.472ns (62.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.031ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.472     3.935    UART/transmitter/btn_IBUF[0]
    SLICE_X0Y106         FDRE                                         r  UART/transmitter/data_present_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    -1.293    UART/transmitter/CLK
    SLICE_X0Y106         FDRE                                         r  UART/transmitter/data_present_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 1.587ns (40.591%)  route 2.323ns (59.409%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.031ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         1.838     3.301    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.124     3.425 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484     3.910    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684    -1.292    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 1.587ns (40.591%)  route 2.323ns (59.409%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.031ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         1.838     3.301    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.124     3.425 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484     3.910    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684    -1.292    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 1.587ns (40.591%)  route 2.323ns (59.409%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.031ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         1.838     3.301    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.124     3.425 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484     3.910    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684    -1.292    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 1.587ns (40.591%)  route 2.323ns (59.409%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.031ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         1.838     3.301    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.124     3.425 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484     3.910    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684    -1.292    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[8]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/en_16_x_baud_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.836ns  (logic 1.463ns (38.134%)  route 2.373ns (61.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.031ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.373     3.836    UART/btn_IBUF[0]
    SLICE_X2Y104         FDRE                                         r  UART/en_16_x_baud_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    -1.293    UART/CLK
    SLICE_X2Y104         FDRE                                         r  UART/en_16_x_baud_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer0_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.836ns  (logic 1.463ns (38.134%)  route 2.373ns (61.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.031ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.673ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.373     3.836    UART/receiver/btn_IBUF[0]
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    -1.293    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer0_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.231ns (28.053%)  route 0.592ns (71.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.592     0.823    UART/transmitter/btn_IBUF[0]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.949    -0.722    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer1_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.231ns (28.053%)  route 0.592ns (71.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.592     0.823    UART/transmitter/btn_IBUF[0]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.949    -0.722    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer3_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.231ns (28.053%)  route 0.592ns (71.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.592     0.823    UART/transmitter/btn_IBUF[0]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer3_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.949    -0.722    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer3_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.276ns (24.664%)  route 0.843ns (75.336%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.722     0.953    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.998 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.121     1.119    UART/baud_count[9]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.951    -0.720    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.276ns (24.664%)  route 0.843ns (75.336%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.722     0.953    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.998 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.121     1.119    UART/baud_count[9]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.951    -0.720    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.276ns (24.664%)  route 0.843ns (75.336%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.722     0.953    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.998 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.121     1.119    UART/baud_count[9]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.951    -0.720    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.276ns (24.664%)  route 0.843ns (75.336%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.722     0.953    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.998 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.121     1.119    UART/baud_count[9]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.951    -0.720    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.276ns (24.664%)  route 0.843ns (75.336%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.722     0.953    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.998 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.121     1.119    UART/baud_count[9]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.951    -0.720    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.276ns (24.664%)  route 0.843ns (75.336%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.722     0.953    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.998 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.121     1.119    UART/baud_count[9]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.951    -0.720    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[9]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.276ns (23.819%)  route 0.883ns (76.181%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.722     0.953    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.998 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.160     1.159    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.951    -0.720    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0_1

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_RX_in
                            (input port)
  Destination:            UART/receiver/sample_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.479ns  (logic 1.616ns (36.085%)  route 2.862ns (63.915%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.992ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  UART_RX_in (IN)
                         net (fo=0)                   0.000     0.000    UART_RX_in
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  UART_RX_in_IBUF_inst/O
                         net (fo=2, routed)           2.862     4.329    UART/receiver/sample_lut/I0
    SLICE_X2Y102         LUT5 (Prop_lut5_I0_O)        0.150     4.479 r  UART/receiver/sample_lut/LUT5/O
                         net (fo=1, routed)           0.000     4.479    UART/receiver/sample_value
    SLICE_X2Y102         FDRE                                         r  UART/receiver/sample_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684    -1.292    UART/receiver/CLK
    SLICE_X2Y102         FDRE                                         r  UART/receiver/sample_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer1_flop_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.262ns  (logic 1.463ns (34.322%)  route 2.799ns (65.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.992ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.799     4.262    UART/receiver/btn_IBUF[0]
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    -1.293    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer1_flop_replica/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer2_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.262ns  (logic 1.463ns (34.322%)  route 2.799ns (65.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.992ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.799     4.262    UART/receiver/btn_IBUF[0]
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    -1.293    UART/receiver/CLK
    SLICE_X0Y104         FDRE                                         r  UART/receiver/pointer2_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/data_present_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.935ns  (logic 1.463ns (37.179%)  route 2.472ns (62.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.992ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.472     3.935    UART/transmitter/btn_IBUF[0]
    SLICE_X0Y106         FDRE                                         r  UART/transmitter/data_present_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    -1.293    UART/transmitter/CLK
    SLICE_X0Y106         FDRE                                         r  UART/transmitter/data_present_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 1.587ns (40.591%)  route 2.323ns (59.409%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.992ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         1.838     3.301    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.124     3.425 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484     3.910    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684    -1.292    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 1.587ns (40.591%)  route 2.323ns (59.409%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.992ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         1.838     3.301    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.124     3.425 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484     3.910    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684    -1.292    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 1.587ns (40.591%)  route 2.323ns (59.409%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.992ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         1.838     3.301    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.124     3.425 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484     3.910    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684    -1.292    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.910ns  (logic 1.587ns (40.591%)  route 2.323ns (59.409%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.992ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         1.838     3.301    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.124     3.425 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.484     3.910    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.684    -1.292    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[8]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/en_16_x_baud_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.836ns  (logic 1.463ns (38.134%)  route 2.373ns (61.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.992ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.373     3.836    UART/btn_IBUF[0]
    SLICE_X2Y104         FDRE                                         r  UART/en_16_x_baud_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    -1.293    UART/CLK
    SLICE_X2Y104         FDRE                                         r  UART/en_16_x_baud_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/receiver/pointer0_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.836ns  (logic 1.463ns (38.134%)  route 2.373ns (61.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.992ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.595ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         2.373     3.836    UART/receiver/btn_IBUF[0]
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.654 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.067    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          1.683    -1.293    UART/receiver/CLK
    SLICE_X3Y104         FDRE                                         r  UART/receiver/pointer0_flop/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer0_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.231ns (28.053%)  route 0.592ns (71.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.592     0.823    UART/transmitter/btn_IBUF[0]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.949    -0.722    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer0_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer1_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.231ns (28.053%)  route 0.592ns (71.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.592     0.823    UART/transmitter/btn_IBUF[0]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.949    -0.722    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer1_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/transmitter/pointer3_flop/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.823ns  (logic 0.231ns (28.053%)  route 0.592ns (71.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.592     0.823    UART/transmitter/btn_IBUF[0]
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer3_flop/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.949    -0.722    UART/transmitter/CLK
    SLICE_X3Y107         FDRE                                         r  UART/transmitter/pointer3_flop/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.276ns (24.664%)  route 0.843ns (75.336%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.722     0.953    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.998 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.121     1.119    UART/baud_count[9]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.951    -0.720    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.276ns (24.664%)  route 0.843ns (75.336%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.722     0.953    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.998 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.121     1.119    UART/baud_count[9]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.951    -0.720    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.276ns (24.664%)  route 0.843ns (75.336%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.722     0.953    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.998 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.121     1.119    UART/baud_count[9]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.951    -0.720    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.276ns (24.664%)  route 0.843ns (75.336%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.722     0.953    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.998 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.121     1.119    UART/baud_count[9]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.951    -0.720    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.276ns (24.664%)  route 0.843ns (75.336%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.722     0.953    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.998 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.121     1.119    UART/baud_count[9]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.951    -0.720    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.276ns (24.664%)  route 0.843ns (75.336%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.722     0.953    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.998 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.121     1.119    UART/baud_count[9]_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.951    -0.720    UART/CLK
    SLICE_X0Y102         FDRE                                         r  UART/baud_count_reg[9]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            UART/baud_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.665ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.276ns (23.819%)  route 0.883ns (76.181%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=122, routed)         0.722     0.953    UART/btn_IBUF[0]
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.998 r  UART/baud_count[9]_i_1/O
                         net (fo=10, routed)          0.160     1.159    UART/baud_count[9]_i_1_n_0
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_wizard/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_wizard/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clock_wizard/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.233 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.700    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=76, routed)          0.951    -0.720    UART/CLK
    SLICE_X3Y101         FDRE                                         r  UART/baud_count_reg[0]/C





