<stg><name>relu<ap_fixed,ap_fixed<16,8,5,3,0>,relu_config2>.2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_95:0  %data_7_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_1"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_95:1  %data_6_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_95:2  %data_5_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)

]]></Node>
<StgValue><ssdm name="data_5_V_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_95:3  %data_4_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)

]]></Node>
<StgValue><ssdm name="data_4_V_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_95:4  %data_3_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_95:5  %data_2_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_95:6  %data_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_95:7  %data_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_95:8  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_95:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str25) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_95:10  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_95:11  %icmp_ln1494 = icmp sgt i16 %data_0_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="16">
<![CDATA[
hls_label_95:12  %trunc_ln81 = trunc i16 %data_0_V_read_1 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_95:13  %select_ln81 = select i1 %icmp_ln1494, i15 %trunc_ln81, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="15">
<![CDATA[
hls_label_95:14  %zext_ln81 = zext i15 %select_ln81 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_95:15  %icmp_ln1494_1 = icmp sgt i16 %data_1_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="15" op_0_bw="16">
<![CDATA[
hls_label_95:16  %trunc_ln81_1 = trunc i16 %data_1_V_read_1 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_95:17  %select_ln81_1 = select i1 %icmp_ln1494_1, i15 %trunc_ln81_1, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="15">
<![CDATA[
hls_label_95:18  %zext_ln81_1 = zext i15 %select_ln81_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_95:19  %icmp_ln1494_2 = icmp sgt i16 %data_2_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="16">
<![CDATA[
hls_label_95:20  %trunc_ln81_2 = trunc i16 %data_2_V_read_1 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_95:21  %select_ln81_2 = select i1 %icmp_ln1494_2, i15 %trunc_ln81_2, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="15">
<![CDATA[
hls_label_95:22  %zext_ln81_2 = zext i15 %select_ln81_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_95:23  %icmp_ln1494_3 = icmp sgt i16 %data_3_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="16">
<![CDATA[
hls_label_95:24  %trunc_ln81_3 = trunc i16 %data_3_V_read_1 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_95:25  %select_ln81_3 = select i1 %icmp_ln1494_3, i15 %trunc_ln81_3, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="15">
<![CDATA[
hls_label_95:26  %zext_ln81_3 = zext i15 %select_ln81_3 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_95:27  %icmp_ln1494_4 = icmp sgt i16 %data_4_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="16">
<![CDATA[
hls_label_95:28  %trunc_ln81_4 = trunc i16 %data_4_V_read_1 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_95:29  %select_ln81_4 = select i1 %icmp_ln1494_4, i15 %trunc_ln81_4, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="15">
<![CDATA[
hls_label_95:30  %zext_ln81_4 = zext i15 %select_ln81_4 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_4"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_95:31  %icmp_ln1494_5 = icmp sgt i16 %data_5_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_5"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="16">
<![CDATA[
hls_label_95:32  %trunc_ln81_5 = trunc i16 %data_5_V_read_1 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_5"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_95:33  %select_ln81_5 = select i1 %icmp_ln1494_5, i15 %trunc_ln81_5, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="15">
<![CDATA[
hls_label_95:34  %zext_ln81_5 = zext i15 %select_ln81_5 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_5"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_95:35  %icmp_ln1494_6 = icmp sgt i16 %data_6_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_6"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="16">
<![CDATA[
hls_label_95:36  %trunc_ln81_6 = trunc i16 %data_6_V_read_1 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_95:37  %select_ln81_6 = select i1 %icmp_ln1494_6, i15 %trunc_ln81_6, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_6"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="15">
<![CDATA[
hls_label_95:38  %zext_ln81_6 = zext i15 %select_ln81_6 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_95:39  %icmp_ln1494_7 = icmp sgt i16 %data_7_V_read_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_7"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="16">
<![CDATA[
hls_label_95:40  %trunc_ln81_7 = trunc i16 %data_7_V_read_1 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln81_7"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
hls_label_95:41  %select_ln81_7 = select i1 %icmp_ln1494_7, i15 %trunc_ln81_7, i15 0

]]></Node>
<StgValue><ssdm name="select_ln81_7"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="15">
<![CDATA[
hls_label_95:42  %zext_ln81_7 = zext i15 %select_ln81_7 to i16

]]></Node>
<StgValue><ssdm name="zext_ln81_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
hls_label_95:43  %mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %zext_ln81, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
hls_label_95:44  %mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %zext_ln81_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
hls_label_95:45  %mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %zext_ln81_2, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
hls_label_95:46  %mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %zext_ln81_3, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
hls_label_95:47  %mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %zext_ln81_4, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
hls_label_95:48  %mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %zext_ln81_5, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
hls_label_95:49  %mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %zext_ln81_6, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="128" op_0_bw="128" op_1_bw="16">
<![CDATA[
hls_label_95:50  %mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %zext_ln81_7, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="128">
<![CDATA[
hls_label_95:51  ret { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
