set_family {IGLOO2}
read_adl {C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\designer\Top\Top.adl}
map_netlist
read_sdc {C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\constraint\Top_derived_constraints.sdc}
read_sdc {C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\constraint\user.sdc}
check_constraints {C:\RMC70\Programmable\CPU\RMC75E\FPGA\mainline\constraint\placer_sdc_check.log}
