<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="memorymap.xsl"?>
<datasheet>
  <header>Top_Level</header>
  <project-settings>
    <fam>IGLOO2</fam>
    <die>M2GL025</die>
    <package>256 VF</package>
    <speed-grade>STD</speed-grade>
    <voltage>1.2</voltage>
    <hdl-type>Verilog</hdl-type>
    <project-description>SPI4.2</project-description>
    <location>C:/Users/cheec/Desktop/Master/RISC-V_FreeRTOS_Computer_Vision/IO_Testing/IGL2_MiV_FreeRTOS_Demo/component/work/Top_Level</location>
    <state>GENERATED ( Wed Feb 17 14:16:42 2021 )</state>
    <swide-toolchain>SoftConsole workspace has not been generated</swide-toolchain>
  </project-settings>
  <site-map>
  </site-map>
  <memorysystem>
    <title>Memory Map for Top_Level</title>
    <description>The project contains the following subsystems:</description>
    <subsystems>
      <subsystem>
        <name>HPMS_MASTERS</name>
        <master>HPMS_MASTERS</master>
        <master>FABRICTOMSSFIC0_AHB_BRIDGE</master>
        <master>FAB_TO_FIC_2</master>
        <addressNames>
          <count>1</count>
          <name>
          </name>
        </addressNames>
        <slave>
          <name>DDR_0_SPACE_3</name>
          <fullPinName>
          </fullPinName>
          <remapAddress>0xD0000000</remapAddress>
          <fullAddressSpace>0xD0000000 - 0xDFFFFFFF</fullAddressSpace>
          <range>0x10000000</range>
        </slave>
        <slave>
          <name>DDR_0_SPACE_2</name>
          <fullPinName>
          </fullPinName>
          <remapAddress>0xC0000000</remapAddress>
          <fullAddressSpace>0xC0000000 - 0xCFFFFFFF</fullAddressSpace>
          <range>0x10000000</range>
        </slave>
        <slave>
          <name>DDR_0_SPACE_1</name>
          <fullPinName>
          </fullPinName>
          <remapAddress>0xB0000000</remapAddress>
          <fullAddressSpace>0xB0000000 - 0xBFFFFFFF</fullAddressSpace>
          <range>0x10000000</range>
        </slave>
        <slave>
          <name>DDR_0_SPACE_0</name>
          <fullPinName>
          </fullPinName>
          <remapAddress>0xA0000000</remapAddress>
          <fullAddressSpace>0xA0000000 - 0xAFFFFFFF</fullAddressSpace>
          <range>0x10000000</range>
        </slave>
        <slave>
          <name>AHB_TO_ENVM_1_REGISTERS</name>
          <fullPinName>
          </fullPinName>
          <remapAddress>0x600C0000</remapAddress>
          <fullAddressSpace>0x600C0000 - 0x600FFFFF</fullAddressSpace>
          <range>0x00040000</range>
        </slave>
        <slave>
          <name>AHB_TO_ENVM_0_REGISTERS</name>
          <fullPinName>
          </fullPinName>
          <remapAddress>0x60080000</remapAddress>
          <fullAddressSpace>0x60080000 - 0x600BFFFF</fullAddressSpace>
          <range>0x00040000</range>
        </slave>
        <slave>
          <name>ENTIRE_ENVM</name>
          <fullPinName>
          </fullPinName>
          <remapAddress>0x60000000</remapAddress>
          <fullAddressSpace>0x60000000 - 0x6003FFFF</fullAddressSpace>
          <range>0x00040000</range>
        </slave>
        <slave>
          <name>ENVM-MiV_Boot</name>
          <fullPinName>
          </fullPinName>
          <remapAddress>0x60000000</remapAddress>
          <fullAddressSpace>0x60000000 - 0x60001C7F</fullAddressSpace>
          <range>0x1C80</range>
        </slave>
        <slave>
          <name>SYSREG</name>
          <fullPinName>
          </fullPinName>
          <remapAddress>0x40038000</remapAddress>
          <fullAddressSpace>0x40038000 - 0x40038FFF</fullAddressSpace>
          <range>0x00001000</range>
          <memoryMap>
            <name>RegisterMap</name>
            <addressBlock>
              <baseAddress>0x0</baseAddress>
              <range format="long">0x1000</range>
              <width format="long" id="width">32</width>
              <register>
                <name>RESERVED</name>
                <addressOffset>0x0</addressOffset>
                <absoluteAddress>0x40038000</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
              </register>
              <register>
                <name>ESRAM_MAX_LAT</name>
                <addressOffset>0x4</addressOffset>
                <absoluteAddress>0x40038004</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>SW_MAX_LAT_ESRAM1</name>
                  <bitNumber>5:3</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>SW_MAX_LAT_ESRAM0</name>
                  <bitNumber>2:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>RESERVED</name>
                <addressOffset>0x8</addressOffset>
                <absoluteAddress>0x40038008</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
              </register>
              <register>
                <name>ENVM_CR</name>
                <addressOffset>0xC</addressOffset>
                <absoluteAddress>0x4003800C</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>ENVM_SENSE_ON</name>
                  <bitNumber>16</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ENVM_PERSIST</name>
                  <bitNumber>15</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>NV_DPD1</name>
                  <bitNumber>14</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>NV_DPD0</name>
                  <bitNumber>13</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>NV_FREQRNG</name>
                  <bitNumber>7:5</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>SW_ENVMREMAPSIZE</name>
                  <bitNumber>4:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>RESERVED</name>
                <addressOffset>0x10</addressOffset>
                <absoluteAddress>0x40038010</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
              </register>
              <register>
                <name>ENVM_REMAP_FAB_CR</name>
                <addressOffset>0x14</addressOffset>
                <absoluteAddress>0x40038014</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>SW_ENVMFABREMAPBASE</name>
                  <bitNumber>18:1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>SW_ENVMFABREMAPENABLE</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>DDRB_BUF_TIMER_CR</name>
                <addressOffset>0x28</addressOffset>
                <absoluteAddress>0x40038028</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>DDRB_TIMER</name>
                  <bitNumber>9:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>DDRB_NB_ADDR_CR</name>
                <addressOffset>0x2C</addressOffset>
                <absoluteAddress>0x4003802C</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>DDRB_NB_ADDR</name>
                  <bitNumber>15:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>DDRB_NB_SIZE_CR</name>
                <addressOffset>0x30</addressOffset>
                <absoluteAddress>0x40038030</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>DDRB_NB_SZ</name>
                  <bitNumber>3:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>DDRB_CR</name>
                <addressOffset>0x34</addressOffset>
                <absoluteAddress>0x40038034</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>DDR_IDC_MAP</name>
                  <bitNumber>23:20</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDR_SW_MAP</name>
                  <bitNumber>19:16</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDR_HPD_MAP</name>
                  <bitNumber>15:12</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDR_DS_MAP</name>
                  <bitNumber>11:8</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDR_BUF_SZ</name>
                  <bitNumber>7</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_IDC_EN</name>
                  <bitNumber>6</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_SW_REN</name>
                  <bitNumber>5</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_SW_WEN</name>
                  <bitNumber>4</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_HPD_REN</name>
                  <bitNumber>3</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_HPD_WEN</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_DS_REN</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_DS_WEN</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>EDAC_CR</name>
                <addressOffset>0x38</addressOffset>
                <absoluteAddress>0x40038038</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>CAN_EDAC_EN</name>
                  <bitNumber>6</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>USB_EDAC_EN</name>
                  <bitNumber>5</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MAC_EDAC_RX_EN</name>
                  <bitNumber>4</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MAC_EDAC_TX_EN</name>
                  <bitNumber>3</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ESRAM1_EDAC_EN</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ESRAM0_EDAC_EN</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>MASTER_WEIGHT0_CR</name>
                <addressOffset>0x3C</addressOffset>
                <absoluteAddress>0x4003803C</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>SW_WEIGHT_PDMA</name>
                  <bitNumber>29:25</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>SW_WEIGHT_FAB_1</name>
                  <bitNumber>24:20</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>SW_WEIGHT_FAB_0</name>
                  <bitNumber>19:15</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>SW_WEIGHT_GIGE</name>
                  <bitNumber>14:10</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>SW_WEIGHT_S</name>
                  <bitNumber>9:5</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>SW_WEIGHT_IC</name>
                  <bitNumber>4:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>MASTER_WEIGHT1_CR</name>
                <addressOffset>0x40</addressOffset>
                <absoluteAddress>0x40038040</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>SW_WEIGHT_G</name>
                  <bitNumber>14:10</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>SW_WEIGHT_USB</name>
                  <bitNumber>9:5</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>SW_WEIGHT_HPMDA</name>
                  <bitNumber>4:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>SOFT_IRQ_CR</name>
                <addressOffset>0x44</addressOffset>
                <absoluteAddress>0x40038044</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>SOFTINTERRUPT</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>SOFT_RESET_CR</name>
                <addressOffset>0x48</addressOffset>
                <absoluteAddress>0x40038048</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>MDDR_DDRFIC_SOFTRESET</name>
                  <bitNumber>26</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MDDR_CTLR_SOFTRESET</name>
                  <bitNumber>25</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FIC_1_SOFTRESET</name>
                  <bitNumber>19</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FIC_0_SOFTRESET</name>
                  <bitNumber>18</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>HPDMA_SOFTRESET</name>
                  <bitNumber>17</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FPGA_SOFTRESET</name>
                  <bitNumber>16</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>COMBLK_SOFTRESET</name>
                  <bitNumber>15</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>SPI_SOFTRESET</name>
                  <bitNumber>9</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>PDMA_SOFTRESET</name>
                  <bitNumber>5</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ESRAM1_SOFTRESET</name>
                  <bitNumber>3</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ESRAM0_SOFTRESET</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ENVM1_SOFTRESET</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ENVM0_SOFTRESET</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>RESERVED</name>
                <addressOffset>0x4C</addressOffset>
                <absoluteAddress>0x4003804C</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
              </register>
              <register>
                <name>FAB_IF_CR</name>
                <addressOffset>0x50</addressOffset>
                <absoluteAddress>0x40038050</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>SW_FIC_REG_SEL</name>
                  <bitNumber>9:4</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FAB1_AHB_MODE</name>
                  <bitNumber>3</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FAB0_AHB_MODE</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FAB1_AHB_BYPASS</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FAB0_AHB_BYPASS</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>MDDR_CR</name>
                <addressOffset>0x60</addressOffset>
                <absoluteAddress>0x40038060</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>PHY_SELF_REF_EN</name>
                  <bitNumber>3</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>F_AXI_AHB_MODE</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>SDR_MODE</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MDDR_CONFIG_LOCAL</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>RESERVED</name>
                <addressOffset>0x64</addressOffset>
                <absoluteAddress>0x40038064</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
              </register>
              <register>
                <name>PERIPH_CLK_MUX_SEL_CR</name>
                <addressOffset>0x68</addressOffset>
                <absoluteAddress>0x40038068</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>TRACECLK_DIV2_SEL</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>SPI1_SCK_FAB_SEL</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>SPI0_SCK_FAB_SEL</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>RESERVED</name>
                <addressOffset>0x6C</addressOffset>
                <absoluteAddress>0x4003806C</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
              </register>
              <register>
                <name>MDDR_IO_CALIB_CR</name>
                <addressOffset>0x70</addressOffset>
                <absoluteAddress>0x40038070</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>CALIB_LOCK</name>
                  <bitNumber>14</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>CALIB_START</name>
                  <bitNumber>13</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>CALIB_TRIM</name>
                  <bitNumber>12</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>NCODE</name>
                  <bitNumber>11:6</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>PCODE</name>
                  <bitNumber>5:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>RESERVED</name>
                <addressOffset>0x74</addressOffset>
                <absoluteAddress>0x40038074</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
              </register>
              <register>
                <name>EDAC_IRQ_ENABLE_CR</name>
                <addressOffset>0x78</addressOffset>
                <absoluteAddress>0x40038078</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>MDDR_ECC_INT_EN</name>
                  <bitNumber>14</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ESRAM1_EDAC_2E_EN</name>
                  <bitNumber>3</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ESRAM1_EDAC_1E_EN</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ESRAM0_EDAC_2E_EN</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ESRAM0_EDAC_1E_EN</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>RESERVED</name>
                <addressOffset>0x7C</addressOffset>
                <absoluteAddress>0x4003807C</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
              </register>
              <register>
                <name>ESRAM_PIPELINE_CR</name>
                <addressOffset>0x80</addressOffset>
                <absoluteAddress>0x40038080</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>ESRAM_PIPELINE_ENABLE</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>HPMS_PLL_STATUS_LOW_CR</name>
                <addressOffset>0x90</addressOffset>
                <absoluteAddress>0x40038090</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>FACC_PLL_LOCKCNT</name>
                  <bitNumber>29:26</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FACC_PLL_LOCKWIN</name>
                  <bitNumber>25:23</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FACC_PLL_RANGE</name>
                  <bitNumber>22:19</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FACC_PLL_DIVQ</name>
                  <bitNumber>19:16</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FACC_PLL_DIVF</name>
                  <bitNumber>15:6</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FACC_PLL_DIVR</name>
                  <bitNumber>5:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>HPMS_PLL_STATUS_HIGH_CR</name>
                <addressOffset>0x94</addressOffset>
                <absoluteAddress>0x40038094</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>FACC_PLL_SSMF</name>
                  <bitNumber>12:8</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FACC_PLL_SSMD</name>
                  <bitNumber>7:6</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FACC_PLL_SSE</name>
                  <bitNumber>5</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FACC_PLL_PD</name>
                  <bitNumber>4</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FACC_PLL_FSE</name>
                  <bitNumber>3</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FACC_PLL_MODE_3V3</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FACC_PLL_MODE_1V2</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FACC_PLL_BYPASS</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>HPMS_FACC1_CR</name>
                <addressOffset>0x98</addressOffset>
                <absoluteAddress>0x40038098</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>FACC_FAB_REF_SEL</name>
                  <bitNumber>27</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>CONTROLLER_PLL_INT</name>
                  <bitNumber>26</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>PERSIST_CC</name>
                  <bitNumber>25</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>BASE_DIVISOR</name>
                  <bitNumber>24:22</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDR_FIC_DIVISOR</name>
                  <bitNumber>21:19</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FIC_1_DIVISOR</name>
                  <bitNumber>18:16</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FIC_0_DIVISOR</name>
                  <bitNumber>15:13</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FACC_GLMUX_SEL</name>
                  <bitNumber>12</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>HPMS_CLK_DIVISOR</name>
                  <bitNumber>11:9</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDR_CLK_EN</name>
                  <bitNumber>8</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>APB1_DIVISOR</name>
                  <bitNumber>7:5</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>APB0_DIVISOR</name>
                  <bitNumber>4:2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DIVISOR_A</name>
                  <bitNumber>1:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>HPMS_FACC2_CR</name>
                <addressOffset>0x9C</addressOffset>
                <absoluteAddress>0x4003809C</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>HPMS_XTAL_RTC_EN</name>
                  <bitNumber>13</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>HPMS_XTAL_EN</name>
                  <bitNumber>12</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>HPMS_CLK_ENVM_EN</name>
                  <bitNumber>11</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>HPMS_1MHZ_EN</name>
                  <bitNumber>10</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>HPMS_25_50MHZ_EN</name>
                  <bitNumber>9</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FACC_STANDBY_SEL</name>
                  <bitNumber>8:6</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FACC_PRE_SRC_SEL</name>
                  <bitNumber>5</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FACC_SRC_SEL</name>
                  <bitNumber>4:2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>HPMS_CLK_CALIB_CR</name>
                <addressOffset>0xA4</addressOffset>
                <absoluteAddress>0x400380A4</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>FAB_CALIB_START</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>PLL_DELAY_LINE_SEL_CR</name>
                <addressOffset>0xA8</addressOffset>
                <absoluteAddress>0x400380A8</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>PLL_REF_DEL_SEL</name>
                  <bitNumber>1:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>RESERVED</name>
                <addressOffset>0xAC</addressOffset>
                <absoluteAddress>0x400380AC</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
              </register>
              <register>
                <name>RESET_SOURCE_CR</name>
                <addressOffset>0xB0</addressOffset>
                <absoluteAddress>0x400380B0</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>USER_RESET_DETECT</name>
                  <bitNumber>6</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>CONTROLLER_RESET_DETECT</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>P0_RESET_DETECT</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>DDRB_HPD_ERR_ADR_SR</name>
                <addressOffset>0xE0</addressOffset>
                <absoluteAddress>0x400380E0</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>DDRB_HPD_ERR_ADD</name>
                  <bitNumber>31:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>DDRB_SW_ERR_ADDR_SR</name>
                <addressOffset>0xE4</addressOffset>
                <absoluteAddress>0x400380E4</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>DDRB_SW_ERR_ADD</name>
                  <bitNumber>31:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>DDRB_BUF_EMPTY_SR</name>
                <addressOffset>0xE8</addressOffset>
                <absoluteAddress>0x400380E8</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>DDRB_IDC_RBEMPTY</name>
                  <bitNumber>6</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_HPD_RBEMPTY</name>
                  <bitNumber>5</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_HPD_WBEMPTY</name>
                  <bitNumber>4</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_SW_RBEMPTY</name>
                  <bitNumber>3</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_SW_EBEMPTY</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_DS_RBEMPTY</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_DS_WBEMPTY</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>DDRB_DSBL_DN_SR</name>
                <addressOffset>0xEC</addressOffset>
                <absoluteAddress>0x400380EC</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>DDRB_IDC_DSBL_DN</name>
                  <bitNumber>6</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_HPD_RDSBL_DN</name>
                  <bitNumber>5</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_HPD_WDSBL_DN</name>
                  <bitNumber>4</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_SW_RDSBL_DN</name>
                  <bitNumber>3</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_SW_WDSBL_DN</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_DS_RDSBL_DN</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_DS_WDSBL_DN</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>ESRAM0_EDAC_CNT</name>
                <addressOffset>0xF0</addressOffset>
                <absoluteAddress>0x400380F0</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>ESRAM0_EDAC_CNT_2E</name>
                  <bitNumber>31:16</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ESRAM0_EDAC_CNT_1E</name>
                  <bitNumber>15:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>ERAM1_EDDAC_CNT</name>
                <addressOffset>0xF4</addressOffset>
                <absoluteAddress>0x400380F4</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>ESRAM1_EDAC_CNT_2E</name>
                  <bitNumber>31:16</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ESRAM1_EDAC_CNT_1E</name>
                  <bitNumber>15:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>ESRAM0_EDAC_ADR</name>
                <addressOffset>0x10C</addressOffset>
                <absoluteAddress>0x4003810C</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>ESRAM0_EDAC_2E_AD</name>
                  <bitNumber>25:13</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ESRAM0_EDAC_1E_AD</name>
                  <bitNumber>12:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>ERSAM1_EDAC_ADR</name>
                <addressOffset>0x110</addressOffset>
                <absoluteAddress>0x40038110</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>ESRAM1_EDAC_2E_AD</name>
                  <bitNumber>25:13</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ESRAM1_EDAC_1E_AD</name>
                  <bitNumber>12:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>MM4_5_DDR_FIC_SECURITY/MM_4_5_FIC64_SECURITY</name>
                <addressOffset>0x128</addressOffset>
                <absoluteAddress>0x40038128</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>MM4_5_DDR_FIC_MS6_ALLOWED_W</name>
                  <bitNumber>9</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM4_5_DDR_FIC_MS6_ALLOWED_R</name>
                  <bitNumber>8</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM4_5_DDR_FIC_MS3_ALLOWED_W</name>
                  <bitNumber>7</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM4_5_DDR_FIC_MS3_ALLOWED_R</name>
                  <bitNumber>6</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM4_5_DDR_FIC_MS2_ALLOWED_W</name>
                  <bitNumber>5</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM4_5_DDR_FIC_MS2_ALLOWED_R</name>
                  <bitNumber>4</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM4_5_DDR_FIC_MS1_ALLOWED_W</name>
                  <bitNumber>3</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM4_5_DDR_FIC_MS1_ALLOWED_R</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM4_5_DDR_FIC_MS0_ALLOWED_W</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM4_5_DDR_FIC_MS0_ALLOWED_R</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>MM3_6_7_8_SECURITY</name>
                <addressOffset>0x12C</addressOffset>
                <absoluteAddress>0x4003812C</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>MM3_6_7_8_MS6_ALLOWED_W</name>
                  <bitNumber>9</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM3_6_7_8_MS6_ALLOWED_R</name>
                  <bitNumber>8</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM3_6_7_8_MS3_ALLOWED_W</name>
                  <bitNumber>7</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM3_6_7_8_MS3_ALLOWED_R</name>
                  <bitNumber>6</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM3_6_7_8_MS2_ALLOWED_W</name>
                  <bitNumber>5</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM3_6_7_8_MS2_ALLOWED_R</name>
                  <bitNumber>4</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM3_6_7_8_MS1_ALLOWED_W</name>
                  <bitNumber>3</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM3_6_7_8_MS1_ALLOWED_R</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM3_6_7_8_MS0_ALLOWED_W</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM3_6_7_8_MS0_ALLOWED_R</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>MM9_SECURITY</name>
                <addressOffset>0x130</addressOffset>
                <absoluteAddress>0x40038130</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>MM9_MS6_ALLOWED_W</name>
                  <bitNumber>9</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM9_MS6_ALLOWED_R</name>
                  <bitNumber>8</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM9_MS3_ALLOWED_W</name>
                  <bitNumber>7</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM9_MS3_ALLOWED_R</name>
                  <bitNumber>6</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM9_MS2_ALLOWED_W</name>
                  <bitNumber>5</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM9_MS2_ALLOWED_R</name>
                  <bitNumber>4</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM9_MS1_ALLOWED_W</name>
                  <bitNumber>3</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM9_MS1_ALLOWED_R</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM9_MS0_ALLOWED_W</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MM9_MS0_ALLOWED_R</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>DEVICE_SR</name>
                <addressOffset>0x140</addressOffset>
                <absoluteAddress>0x40038140</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>FLASH_VALID_SYNC</name>
                  <bitNumber>4</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FF_IN_PROGRESS_SYNC</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>VIRGIN_PART</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>CORE_UP_SYNC</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>ENVM_PROTECT_USER</name>
                <addressOffset>0x144</addressOffset>
                <absoluteAddress>0x40038144</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>NVM1_UPPER_WRITE_ALLOWED</name>
                  <bitNumber>15</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>NVM1_UPPER_OTHERS_ACCESS</name>
                  <bitNumber>14</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>NVM1_UPPER_FABRIC_ACCESS</name>
                  <bitNumber>13</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>NVM1_LOWER_WRITE_ALLOWED</name>
                  <bitNumber>11</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>NVM1_LOWER_OTHERS_ACCESS</name>
                  <bitNumber>10</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>NVM1_LOWER_FABRIC_ACCESS</name>
                  <bitNumber>9</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>NVM0_UPPER_WRITE_ALLOWED</name>
                  <bitNumber>7</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>NVM0_UPPER_OTHERS_ACCESS</name>
                  <bitNumber>6</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>NVM0_UPPER_FABRIC_ACCESS</name>
                  <bitNumber>5</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>NVM0_LOWER_WRITE_ALLOWED</name>
                  <bitNumber>3</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>NVM0_LOWER_OTHERS_ACCESS</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>NVM0_LOWER_FABRIC_ACCESS</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>ENVM_STATUS</name>
                <addressOffset>0x148</addressOffset>
                <absoluteAddress>0x40038148</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>CODE_SHADOW_EN</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>DEVICE_VERSION</name>
                <addressOffset>0x14C</addressOffset>
                <absoluteAddress>0x4003814C</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>IDV</name>
                  <bitNumber>19:16</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>IDP</name>
                  <bitNumber>15:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>HPMS_PLL_STATUS</name>
                <addressOffset>0x150</addressOffset>
                <absoluteAddress>0x40038150</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>RCOSC_DIV2</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MPLL_LOCK</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FAB_PLL_LOCK</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>RESERVED</name>
                <addressOffset>0x154</addressOffset>
                <absoluteAddress>0x40038154</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
              </register>
              <register>
                <name>ENVM_SR</name>
                <addressOffset>0x158</addressOffset>
                <absoluteAddress>0x40038158</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>ENVM_BUSY</name>
                  <bitNumber>1:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>RESERVED</name>
                <addressOffset>0x15C</addressOffset>
                <absoluteAddress>0x4003815C</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
              </register>
              <register>
                <name>DDRB_STATUS</name>
                <addressOffset>0x160</addressOffset>
                <absoluteAddress>0x40038160</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>DDRB_DEBUG_STATUS</name>
                  <bitNumber>31:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>MDDR_IO_CALIB_STATUS</name>
                <addressOffset>0x164</addressOffset>
                <absoluteAddress>0x40038164</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>CALIB_PCOMP</name>
                  <bitNumber>14</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>CALIB_NCOMP</name>
                  <bitNumber>13</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>CALIB_PCODE</name>
                  <bitNumber>12:6</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>CALIB_NCODE</name>
                  <bitNumber>5:1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>CALIB_STATUS</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>HPMS_CLK_CALIB_STATUS</name>
                <addressOffset>0x168</addressOffset>
                <absoluteAddress>0x40038168</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>FAB_CALIB_FAIL</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>FAB_PROT_SIZE</name>
                <addressOffset>0x184</addressOffset>
                <absoluteAddress>0x40038184</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>SW_PROTREGIONSIZE</name>
                  <bitNumber>5:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>FAB_PROT_BASE</name>
                <addressOffset>0x188</addressOffset>
                <absoluteAddress>0x40038188</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>SW_PROTREGIONBASE</name>
                  <bitNumber>31:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>RESERVED</name>
                <addressOffset>0x18C</addressOffset>
                <absoluteAddress>0x4003818C</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
              </register>
              <register>
                <name>EDAC_SR</name>
                <addressOffset>0x190</addressOffset>
                <absoluteAddress>0x40038190</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>ESRAM1_EDAC_2E</name>
                  <bitNumber>3</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ESRAM1_EDAC_1E</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ESRAM0_EDAC_2E</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ESRAM0_EDAC_1E</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>HPMS_INTERNAL_SR</name>
                <addressOffset>0x194</addressOffset>
                <absoluteAddress>0x40038194</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>DDR_FIC_INT</name>
                  <bitNumber>6</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MDDR_ECC_INT</name>
                  <bitNumber>5</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MDDR_IO_CALIB_INT</name>
                  <bitNumber>4</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FAB_PLL_LOCKLOST_INT</name>
                  <bitNumber>3</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>FAB_PLL_LOCK_INT</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MPLL_LOCKLOST_INT</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>MPLL_LOCK_INT</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>HPMS_EXTERNAL_SR</name>
                <addressOffset>0x198</addressOffset>
                <absoluteAddress>0x40038198</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>CC_HRESP_ERR</name>
                  <bitNumber>18</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_LOCK_MID</name>
                  <bitNumber>17</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_LCKOUT</name>
                  <bitNumber>16</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_HPD_WR_ERR</name>
                  <bitNumber>15</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_SW_WR_ERR</name>
                  <bitNumber>14</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_RDWR_ERR_REG</name>
                  <bitNumber>12:7</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>SW_ERRORSTATUS</name>
                  <bitNumber>6:0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>CLR_EDAC_COUNTERS</name>
                <addressOffset>0x1A4</addressOffset>
                <absoluteAddress>0x400381A4</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>ESRAM1_EDAC_CNTCLR_2E</name>
                  <bitNumber>3</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ESRAM1_EDAC_CNTCLR_1E</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ESRAM0_EDAC_CNTCLR_2E</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>ESRAM0_EDAC_CNTCLR_1E</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
              <register>
                <name>FLUSH_CR</name>
                <addressOffset>0x1A8</addressOffset>
                <absoluteAddress>0x400381A8</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>DDRB_INVALID_HPD</name>
                  <bitNumber>7</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_INVALID_SW</name>
                  <bitNumber>6</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_FLSHSW</name>
                  <bitNumber>4</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
                <field>
                  <name>DDRB_FLSHHPD</name>
                  <bitNumber>3</bitNumber>
                  <access>R/W</access>
                  <description>
                  </description>
                </field>
              </register>
            </addressBlock>
          </memoryMap>
        </slave>
        <slave>
          <name>CFGM</name>
          <fullPinName>MSS_SubSystem_sb_HPMS_0:MDDR_APB_SLAVE</fullPinName>
          <remapAddress>0x40020800</remapAddress>
          <fullAddressSpace>0x40020800 - 0x40020FFF</fullAddressSpace>
          <range>0x800</range>
        </slave>
        <slave>
          <name>COMM_BLK</name>
          <fullPinName>
          </fullPinName>
          <remapAddress>0x40016000</remapAddress>
          <fullAddressSpace>0x40016000 - 0x40016FFF</fullAddressSpace>
          <range>0x1000</range>
        </slave>
        <slave>
          <name>HPDMA</name>
          <fullPinName>
          </fullPinName>
          <remapAddress>0x40014000</remapAddress>
          <fullAddressSpace>0x40014000 - 0x40014FFF</fullAddressSpace>
          <range>0x1000</range>
        </slave>
        <slave>
          <name>H2FINTERRUPT</name>
          <fullPinName>
          </fullPinName>
          <remapAddress>0x40006000</remapAddress>
          <fullAddressSpace>0x40006000 - 0x40006FFF</fullAddressSpace>
          <range>0x1000</range>
        </slave>
        <slave>
          <name>ESRAM_1</name>
          <fullPinName>
          </fullPinName>
          <remapAddress>0x20008000</remapAddress>
          <fullAddressSpace>0x20008000 - 0x2000FFFF</fullAddressSpace>
          <range>0x00008000</range>
        </slave>
        <slave>
          <name>ESRAM_0</name>
          <fullPinName>
          </fullPinName>
          <remapAddress>0x20000000</remapAddress>
          <fullAddressSpace>0x20000000 - 0x20007FFF</fullAddressSpace>
          <range>0x00008000</range>
        </slave>
      </subsystem>
      <subsystem>
        <name>ConfigMaster_0</name>
        <master>ConfigMaster_0</master>
        <master>AHB_Slave2MasterBridge_0</master>
        <addressNames>
          <count>1</count>
          <name>
          </name>
        </addressNames>
        <slave>
          <name>FIC32_0</name>
          <fullPinName>MSS_SubSystem_sb_HPMS_0:FIC_0_AHB_SLAVE</fullPinName>
          <remapAddress>0x00000000</remapAddress>
          <combinedAddressSpace>0x00000000 - 0x0FFFFFFF</combinedAddressSpace>
          <remapAddress>0x20000000</remapAddress>
          <combinedAddressSpace>0x20000000 - 0x2FFFFFFF</combinedAddressSpace>
          <remapAddress>0x40000000</remapAddress>
          <combinedAddressSpace>0x40000000 - 0x4FFFFFFF</combinedAddressSpace>
          <remapAddress>0x60000000</remapAddress>
          <combinedAddressSpace>0x60000000 - 0x6FFFFFFF</combinedAddressSpace>
          <range>0x40000000</range>
        </slave>
      </subsystem>
      <subsystem>
        <name>MiV_Core32_0</name>
        <master>MiV_Core32_0</master>
        <addressNames>
          <count>1</count>
          <name>
          </name>
        </addressNames>
        <slave>
          <name>MDDR</name>
          <fullPinName>MSS_SubSystem_sb_0:MDDR_DDR_AMBA_SLAVE</fullPinName>
          <remapAddress>0x80000000</remapAddress>
          <fullAddressSpace>0x80000000 - 0xFFFFFFFF</fullAddressSpace>
          <range>0x80000000</range>
        </slave>
      </subsystem>
      <subsystem>
        <name>MiV_Core32_0</name>
        <master>MiV_Core32_0</master>
        <addressNames>
          <count>1</count>
          <name>
          </name>
        </addressNames>
        <slave>
          <name>AHB_Slave2MasterBridge_0</name>
          <fullPinName>AHB_Slave2MasterBridge_0:SLAVE</fullPinName>
          <remapAddress>0x60000000</remapAddress>
          <fullAddressSpace>0x60000000 - 0x6FFFFFFF</fullAddressSpace>
          <range>0x10000000</range>
        </slave>
        <slave>
          <name>BasicIO_Interface_0</name>
          <fullPinName>BasicIO_Interface_0:APB3_Slave</fullPinName>
          <remapAddress>0x70000000</remapAddress>
          <fullAddressSpace>0x70000000 - 0x70000FFF</fullAddressSpace>
          <range>0x00001000</range>
        </slave>
        <slave>
          <name>Timer_0</name>
          <fullPinName>Timer_0:APBslave</fullPinName>
          <remapAddress>0x70001000</remapAddress>
          <fullAddressSpace>0x70001000 - 0x70001FFF</fullAddressSpace>
          <range>0x00001000</range>
          <memoryMap>
            <name>RegisterMap</name>
            <addressBlock>
              <baseAddress>0x0</baseAddress>
              <range format="long">0x1000</range>
              <width format="long" id="width">32</width>
              <register>
                <name>TimerLoad</name>
                <addressOffset>0x00</addressOffset>
                <absoluteAddress>0x70001000</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x00000000</resetValue>
                <field>
                  <name>LoadValue</name>
                  <bitNumber>31:0</bitNumber>
                  <access>R/W</access>
                  <description>Load value for counter</description>
                </field>
              </register>
              <register>
                <name>TimerValue</name>
                <addressOffset>0x04</addressOffset>
                <absoluteAddress>0x70001004</absoluteAddress>
                <size>32</size>
                <access>R</access>
                <resetValue>0xFFFFFFFF</resetValue>
                <field>
                  <name>CurrentValue</name>
                  <bitNumber>31:0</bitNumber>
                  <access>R</access>
                  <description>Current value of counter</description>
                </field>
              </register>
              <register>
                <name>TimerControl</name>
                <addressOffset>0x08</addressOffset>
                <absoluteAddress>0x70001008</absoluteAddress>
                <size>32</size>
                <access>R/W</access>
                <resetValue>0x00</resetValue>
                <field>
                  <name>TimerEnable</name>
                  <bitNumber>0</bitNumber>
                  <access>R/W</access>
                  <description>Enable bit for timer</description>
                </field>
                <field>
                  <name>InterruptEnable</name>
                  <bitNumber>1</bitNumber>
                  <access>R/W</access>
                  <description>Interrupt enable bit for timer</description>
                </field>
                <field>
                  <name>TimerMode</name>
                  <bitNumber>2</bitNumber>
                  <access>R/W</access>
                  <description>Selects continuous or one-shot operation</description>
                </field>
              </register>
              <register>
                <name>TimerPrescale</name>
                <addressOffset>0x0C</addressOffset>
                <absoluteAddress>0x7000100C</absoluteAddress>
                <size>32</size>
                <access>W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>Prescale</name>
                  <bitNumber>3:0</bitNumber>
                  <access>W</access>
                  <description>Determines effective clock rate for counter relative to PCLK</description>
                </field>
              </register>
              <register>
                <name>TimerIntClr</name>
                <addressOffset>0x10</addressOffset>
                <absoluteAddress>0x70001010</absoluteAddress>
                <size>32</size>
                <access>W</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>TimerIntClr</name>
                  <bitNumber>31:0</bitNumber>
                  <access>W</access>
                  <description>Any write to this location will clear the interrupt</description>
                </field>
              </register>
              <register>
                <name>TimerRIS</name>
                <addressOffset>0x14</addressOffset>
                <absoluteAddress>0x70001014</absoluteAddress>
                <size>32</size>
                <access>R</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>RawTimerInterrupt</name>
                  <bitNumber>0</bitNumber>
                  <access>R</access>
                  <description>Raw timer interrupt status, active high</description>
                </field>
              </register>
              <register>
                <name>TimerMIS</name>
                <addressOffset>0x18</addressOffset>
                <absoluteAddress>0x70001018</absoluteAddress>
                <size>32</size>
                <access>R</access>
                <resetValue>0x0</resetValue>
                <field>
                  <name>TimerInterrupt</name>
                  <bitNumber>0</bitNumber>
                  <access>R</access>
                  <description>Timer interrupt status, active high</description>
                </field>
              </register>
            </addressBlock>
          </memoryMap>
        </slave>
        <slave>
          <name>CoreGPIO_C0_0</name>
          <fullPinName>CoreGPIO_C0_0:APB_bif</fullPinName>
          <remapAddress>0x70002000</remapAddress>
          <fullAddressSpace>0x70002000 - 0x70002FFF</fullAddressSpace>
          <range>0x00001000</range>
        </slave>
      </subsystem>
    </subsystems>
  </memorysystem>
</datasheet>
