
;; Function testCallback (testCallback, funcdef_no=10, decl_uid=5692, cgraph_uid=10, symbol_order=12)


;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 110 [ cb_data ])
        (reg:SI 0 r0 [ cb_data ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:152 -1
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (reg:SI 111)
        (const_int 1 [0x1])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:154 -1
     (nil))
(insn 7 6 0 2 (set (mem:SI (reg/v/f:SI 110 [ cb_data ]) [1 MEM[(int *)cb_data_2(D)]+0 S4 A32])
        (reg:SI 111)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:154 -1
     (nil))

;; Function test_start (test_start, funcdef_no=9, decl_uid=5688, cgraph_uid=9, symbol_order=11)


;; Generating RTL for gimple basic block 2

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; Generating RTL for gimple basic block 7

;; Generating RTL for gimple basic block 8

;; Generating RTL for gimple basic block 9

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; Generating RTL for gimple basic block 14

;; Generating RTL for gimple basic block 15

;; Generating RTL for gimple basic block 16

;; Generating RTL for gimple basic block 17

;; Generating RTL for gimple basic block 18

;; Generating RTL for gimple basic block 19

;; Generating RTL for gimple basic block 20


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 196.
Merging block 22 into block 21...
Merged blocks 21 and 22.
Merged 21 and 22 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 31 0 37 NOTE_INSN_DELETED)
(note 37 31 32 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 32 37 39 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 39 32 40 2 (var_location:SI failures (const_int 0 [0])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:66 -1
     (nil))
(debug_insn 40 39 41 2 (var_location:SI i (const_int 0 [0])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:69 -1
     (nil))
(debug_insn 41 40 42 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 42 41 43 2 (set (reg/f:SI 159)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:71 -1
     (nil))
(insn 43 42 44 2 (set (reg:SI 160)
        (const_int 0 [0])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:71 -1
     (nil))
(insn 44 43 45 2 (set (mem/c:SI (reg/f:SI 159) [1 callback_ran_flag+0 S4 A32])
        (reg:SI 160)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:71 -1
     (nil))
(debug_insn 45 44 46 2 (var_location:SI i (const_int 1 [0x1])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:69 -1
     (nil))
(debug_insn 46 45 47 2 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))
(insn 47 46 48 2 (set (reg/f:SI 161)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:71 -1
     (nil))
(insn 48 47 49 2 (set (reg:SI 162)
        (const_int 0 [0])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:71 -1
     (nil))
(insn 49 48 50 2 (set (mem/c:SI (plus:SI (reg/f:SI 161)
                (const_int 4 [0x4])) [1 callback_ran_flag+4 S4 A32])
        (reg:SI 162)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:71 -1
     (nil))
(debug_insn 50 49 51 2 (var_location:SI i (const_int 2 [0x2])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:69 -1
     (nil))
(debug_insn 51 50 52 2 (var_location:SI i (const_int 2 [0x2])) -1
     (nil))
(insn 52 51 53 2 (set (reg/f:SI 163)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:71 -1
     (nil))
(insn 53 52 54 2 (set (reg:SI 164)
        (const_int 0 [0])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:71 -1
     (nil))
(insn 54 53 55 2 (set (mem/c:SI (plus:SI (reg/f:SI 163)
                (const_int 8 [0x8])) [1 callback_ran_flag+8 S4 A32])
        (reg:SI 164)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:71 -1
     (nil))
(debug_insn 55 54 56 2 (var_location:SI i (const_int 3 [0x3])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:69 -1
     (nil))
(debug_insn 56 55 57 2 (var_location:SI i (const_int 3 [0x3])) -1
     (nil))
(insn 57 56 58 2 (set (reg/f:SI 165)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:71 -1
     (nil))
(insn 58 57 59 2 (set (reg:SI 166)
        (const_int 0 [0])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:71 -1
     (nil))
(insn 59 58 60 2 (set (mem/c:SI (plus:SI (reg/f:SI 165)
                (const_int 12 [0xc])) [1 callback_ran_flag+12 S4 A32])
        (reg:SI 166)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:71 -1
     (nil))
(debug_insn 60 59 61 2 (var_location:SI i (const_int 4 [0x4])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:69 -1
     (nil))
(debug_insn 61 60 62 2 (var_location:SI i (const_int 4 [0x4])) -1
     (nil))
(debug_insn 62 61 63 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(insn 63 62 64 2 (set (reg/f:SI 167)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) -1
     (nil))
(insn 64 63 33 2 (set (reg:SI 146 [ ivtmp.20 ])
        (plus:SI (reg/f:SI 167)
            (const_int 8 [0x8]))) -1
     (nil))
(insn 33 64 82 2 (set (reg:SI 155 [ ivtmp.19 ])
        (const_int 100 [0x64])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:71 -1
     (nil))
(code_label 82 33 65 4 3 "" [1 uses])
(note 65 82 66 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 66 65 67 4 (var_location:SI i (plus:SI (reg:SI 155 [ ivtmp.19 ])
        (const_int -100 [0xffffffffffffff9c]))) -1
     (nil))
(insn 67 66 68 4 (set (reg/f:SI 156 [ D.5776 ])
        (reg:SI 146 [ ivtmp.20 ])) -1
     (nil))
(insn 68 67 69 4 (set (mem:SI (reg/f:SI 156 [ D.5776 ]) [4 MEM[base: _63, offset: 0B]+0 S4 A32])
        (reg:SI 155 [ ivtmp.19 ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:85 -1
     (nil))
(insn 69 68 70 4 (set (reg/f:SI 168)
        (symbol_ref:SI ("testCallback") [flags 0x3]  <function_decl 0x2b1f63fe2300 testCallback>)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:86 -1
     (nil))
(insn 70 69 71 4 (set (mem/f:SI (plus:SI (reg/f:SI 156 [ D.5776 ])
                (const_int -8 [0xfffffffffffffff8])) [2 MEM[base: _63, offset: 4294967288B]+0 S4 A32])
        (reg/f:SI 168)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:86 -1
     (nil))
(insn 71 70 72 4 (set (reg/f:SI 169)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:87 -1
     (nil))
(insn 72 71 73 4 (set (reg:SI 171)
        (plus:SI (reg:SI 155 [ ivtmp.19 ])
            (const_int 1073741824 [0x40000000]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:87 -1
     (nil))
(insn 73 72 74 4 (set (reg:SI 170 [ D.5772 ])
        (plus:SI (reg:SI 171)
            (const_int -100 [0xffffffffffffff9c]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:87 -1
     (expr_list:REG_EQUAL (plus:SI (reg:SI 155 [ ivtmp.19 ])
            (const_int 1073741724 [0x3fffff9c]))
        (nil)))
(insn 74 73 75 4 (set (reg:SI 172 [ D.5772 ])
        (ashift:SI (reg:SI 170 [ D.5772 ])
            (const_int 2 [0x2]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:87 -1
     (nil))
(insn 75 74 76 4 (set (reg:SI 173 [ D.5777 ])
        (plus:SI (reg/f:SI 169)
            (reg:SI 172 [ D.5772 ]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:87 -1
     (nil))
(insn 76 75 77 4 (set (mem/f:SI (plus:SI (reg/f:SI 156 [ D.5776 ])
                (const_int -4 [0xfffffffffffffffc])) [2 MEM[base: _63, offset: 4294967292B]+0 S4 A32])
        (reg:SI 173 [ D.5777 ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:87 -1
     (nil))
(debug_insn 77 76 78 4 (var_location:SI D#2 (plus:SI (reg:SI 155 [ ivtmp.19 ])
        (const_int -99 [0xffffffffffffff9d]))) -1
     (nil))
(debug_insn 78 77 79 4 (var_location:SI i (debug_expr:SI D#2)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:79 -1
     (nil))
(debug_insn 79 78 80 4 (var_location:SI i (debug_expr:SI D#2)) -1
     (nil))
(insn 80 79 81 4 (set (reg:SI 155 [ ivtmp.19 ])
        (plus:SI (reg:SI 155 [ ivtmp.19 ])
            (const_int 1 [0x1]))) -1
     (nil))
(insn 81 80 83 4 (set (reg:SI 146 [ ivtmp.20 ])
        (plus:SI (reg:SI 146 [ ivtmp.20 ])
            (const_int 16 [0x10]))) -1
     (nil))
(insn 83 81 84 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 155 [ ivtmp.19 ])
            (const_int 104 [0x68]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:79 -1
     (nil))
(jump_insn 84 83 85 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 82)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:79 -1
     (int_list:REG_BR_PROB 7500 (nil))
 -> 82)
(note 85 84 34 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 34 85 35 5 (set (reg:SI 141 [ ivtmp.12 ])
        (const_int 0 [0])) -1
     (nil))
(insn 35 34 110 5 (set (reg/v:SI 140 [ failures ])
        (const_int 0 [0])) -1
     (nil))
(code_label 110 35 86 6 5 "" [1 uses])
(note 86 110 87 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 88 6 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 88 87 89 6 (var_location:SI failures (reg/v:SI 140 [ failures ])) -1
     (nil))
(insn 89 88 90 6 (set (reg/f:SI 174)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:93 -1
     (nil))
(insn 90 89 91 6 (set (reg:SI 175 [ D.5771 ])
        (plus:SI (reg/f:SI 174)
            (reg:SI 141 [ ivtmp.12 ]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:93 -1
     (nil))
(insn 91 90 92 6 (set (reg:SI 0 r0)
        (reg:SI 175 [ D.5771 ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:93 -1
     (nil))
(call_insn 92 91 93 6 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomTimerRegister") [flags 0x41]  <function_decl 0x2b1f63f64e00 atomTimerRegister>) [0 atomTimerRegister S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:93 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("atomTimerRegister") [flags 0x41]  <function_decl 0x2b1f63f64e00 atomTimerRegister>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 93 92 94 6 (set (reg:SI 176)
        (reg:SI 0 r0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:93 -1
     (nil))
(insn 94 93 95 6 (set (reg:SI 145 [ D.5773 ])
        (reg:SI 176)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:93 -1
     (nil))
(insn 95 94 96 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 145 [ D.5773 ])
            (const_int 0 [0]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:93 -1
     (nil))
(jump_insn 96 95 97 6 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 103)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:93 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 103)
(note 97 96 98 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 99 7 (set (reg:SI 177)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 0x2b1f64013630 *.LC0>)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:95 -1
     (nil))
(insn 99 98 100 7 (set (reg:SI 0 r0)
        (reg:SI 177)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:95 -1
     (nil))
(call_insn 100 99 101 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b1f63caf500 __builtin_puts>) [0 __builtin_puts S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:95 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b1f63caf500 __builtin_puts>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 101 100 102 7 (set (reg/v:SI 140 [ failures ])
        (plus:SI (reg/v:SI 140 [ failures ])
            (const_int 1 [0x1]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:96 -1
     (nil))
(debug_insn 102 101 103 7 (var_location:SI failures (reg/v:SI 140 [ failures ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:96 -1
     (nil))
(code_label 103 102 104 8 4 "" [1 uses])
(note 104 103 105 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 105 104 106 8 (var_location:SI failures (reg/v:SI 140 [ failures ])) -1
     (nil))
(debug_insn 106 105 107 8 (var_location:SI i (debug_expr:SI D#1)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:91 -1
     (nil))
(debug_insn 107 106 108 8 (var_location:SI i (debug_expr:SI D#1)) -1
     (nil))
(debug_insn 108 107 109 8 (var_location:SI failures (reg/v:SI 140 [ failures ])) -1
     (nil))
(insn 109 108 111 8 (set (reg:SI 141 [ ivtmp.12 ])
        (plus:SI (reg:SI 141 [ ivtmp.12 ])
            (const_int 16 [0x10]))) -1
     (nil))
(insn 111 109 112 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 141 [ ivtmp.12 ])
            (const_int 64 [0x40]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:91 -1
     (nil))
(jump_insn 112 111 113 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 110)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:91 -1
     (int_list:REG_BR_PROB 7500 (nil))
 -> 110)
(note 113 112 114 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 114 113 115 9 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 140 [ failures ])
            (const_int 0 [0]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:101 -1
     (nil))
(jump_insn 115 114 116 9 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 192)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:101 -1
     (int_list:REG_BR_PROB 6102 (nil))
 -> 192)
(note 116 115 117 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 10 (set (reg/f:SI 178)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:104 -1
     (nil))
(insn 118 117 119 10 (set (reg:SI 179)
        (plus:SI (reg/f:SI 178)
            (const_int 16 [0x10]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:104 -1
     (nil))
(insn 119 118 120 10 (set (reg:SI 0 r0)
        (reg:SI 179)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:104 -1
     (nil))
(call_insn 120 119 121 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomTimerCancel") [flags 0x41]  <function_decl 0x2b1f63f64f00 atomTimerCancel>) [0 atomTimerCancel S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:104 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("atomTimerCancel") [flags 0x41]  <function_decl 0x2b1f63f64f00 atomTimerCancel>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 121 120 122 10 (set (reg:SI 180)
        (reg:SI 0 r0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:104 -1
     (nil))
(insn 122 121 123 10 (set (reg:SI 147 [ D.5773 ])
        (reg:SI 180)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:104 -1
     (nil))
(insn 123 122 124 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 147 [ D.5773 ])
            (const_int 0 [0]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:104 -1
     (nil))
(jump_insn 124 123 125 10 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 130)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:104 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 130)
(note 125 124 126 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 126 125 127 11 (set (reg:SI 181)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82]  <var_decl 0x2b1f640136c0 *.LC1>)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:106 -1
     (nil))
(insn 127 126 128 11 (set (reg:SI 0 r0)
        (reg:SI 181)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:106 -1
     (nil))
(call_insn 128 127 129 11 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b1f63caf500 __builtin_puts>) [0 __builtin_puts S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:106 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b1f63caf500 __builtin_puts>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 129 128 36 11 (var_location:SI failures (const_int 1 [0x1])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:107 -1
     (nil))
(insn 36 129 130 11 (set (reg/v:SI 140 [ failures ])
        (const_int 1 [0x1])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:107 -1
     (nil))
(code_label 130 36 131 12 7 "" [1 uses])
(note 131 130 132 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 132 131 133 12 (var_location:SI failures (reg/v:SI 140 [ failures ])) -1
     (nil))
(insn 133 132 134 12 (set (reg/f:SI 182)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:109 -1
     (nil))
(insn 134 133 135 12 (set (reg:SI 183)
        (plus:SI (reg/f:SI 182)
            (const_int 32 [0x20]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:109 -1
     (nil))
(insn 135 134 136 12 (set (reg:SI 0 r0)
        (reg:SI 183)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:109 -1
     (nil))
(call_insn 136 135 137 12 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomTimerCancel") [flags 0x41]  <function_decl 0x2b1f63f64f00 atomTimerCancel>) [0 atomTimerCancel S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:109 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("atomTimerCancel") [flags 0x41]  <function_decl 0x2b1f63f64f00 atomTimerCancel>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 137 136 138 12 (set (reg:SI 184)
        (reg:SI 0 r0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:109 -1
     (nil))
(insn 138 137 139 12 (set (reg:SI 148 [ D.5773 ])
        (reg:SI 184)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:109 -1
     (nil))
(insn 139 138 140 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 148 [ D.5773 ])
            (const_int 0 [0]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:109 -1
     (nil))
(jump_insn 140 139 141 12 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 147)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:109 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 147)
(note 141 140 142 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 142 141 143 13 (set (reg:SI 185)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82]  <var_decl 0x2b1f64013750 *.LC2>)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:111 -1
     (nil))
(insn 143 142 144 13 (set (reg:SI 0 r0)
        (reg:SI 185)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:111 -1
     (nil))
(call_insn 144 143 145 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b1f63caf500 __builtin_puts>) [0 __builtin_puts S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:111 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b1f63caf500 __builtin_puts>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 145 144 146 13 (set (reg/v:SI 140 [ failures ])
        (plus:SI (reg/v:SI 140 [ failures ])
            (const_int 1 [0x1]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:112 -1
     (nil))
(debug_insn 146 145 147 13 (var_location:SI failures (reg/v:SI 140 [ failures ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:112 -1
     (nil))
(code_label 147 146 148 14 8 "" [1 uses])
(note 148 147 149 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 149 148 150 14 (var_location:SI failures (reg/v:SI 140 [ failures ])) -1
     (nil))
(insn 150 149 151 14 (set (reg:SI 0 r0)
        (const_int 200 [0xc8])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:116 -1
     (nil))
(call_insn 151 150 152 14 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("atomTimerDelay") [flags 0x41]  <function_decl 0x2b1f63f6b000 atomTimerDelay>) [0 atomTimerDelay S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:116 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("atomTimerDelay") [flags 0x41]  <function_decl 0x2b1f63f6b000 atomTimerDelay>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 152 151 153 14 (set (reg:SI 186)
        (reg:SI 0 r0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:116 -1
     (nil))
(insn 153 152 154 14 (set (reg:SI 149 [ D.5773 ])
        (reg:SI 186)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:116 -1
     (nil))
(insn 154 153 155 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 149 [ D.5773 ])
            (const_int 0 [0]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:116 -1
     (nil))
(jump_insn 155 154 156 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 164)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:116 -1
     (int_list:REG_BR_PROB 7929 (nil))
 -> 164)
(note 156 155 157 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 157 156 158 15 (set (reg:SI 187)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82]  <var_decl 0x2b1f640137e0 *.LC3>)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:118 -1
     (nil))
(insn 158 157 159 15 (set (reg:SI 0 r0)
        (reg:SI 187)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:118 -1
     (nil))
(call_insn 159 158 160 15 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b1f63caf500 __builtin_puts>) [0 __builtin_puts S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:118 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b1f63caf500 __builtin_puts>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 160 159 161 15 (set (reg/v:SI 140 [ failures ])
        (plus:SI (reg/v:SI 140 [ failures ])
            (const_int 1 [0x1]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:119 -1
     (nil))
(debug_insn 161 160 162 15 (var_location:SI failures (reg/v:SI 140 [ failures ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:119 -1
     (nil))
(jump_insn 162 161 163 15 (set (pc)
        (label_ref 192)) -1
     (nil)
 -> 192)
(barrier 163 162 164)
(code_label 164 163 165 16 9 "" [1 uses])
(note 165 164 166 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 166 165 167 16 (set (reg/f:SI 188)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:127 -1
     (nil))
(insn 167 166 168 16 (set (reg:SI 189)
        (mem/c:SI (reg/f:SI 188) [1 callback_ran_flag+0 S4 A32])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:127 -1
     (nil))
(insn 168 167 169 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 189)
            (const_int 1 [0x1]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:127 -1
     (nil))
(jump_insn 169 168 170 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 185)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:127 -1
     (int_list:REG_BR_PROB 5123 (nil))
 -> 185)
(note 170 169 171 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 171 170 172 17 (set (reg/f:SI 190)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:127 -1
     (nil))
(insn 172 171 173 17 (set (reg:SI 191)
        (mem/c:SI (plus:SI (reg/f:SI 190)
                (const_int 12 [0xc])) [1 callback_ran_flag+12 S4 A32])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:127 -1
     (nil))
(insn 173 172 174 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 191)
            (const_int 1 [0x1]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:127 -1
     (nil))
(jump_insn 174 173 175 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 185)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:127 -1
     (int_list:REG_BR_PROB 7200 (nil))
 -> 185)
(note 175 174 176 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 176 175 177 18 (set (reg/f:SI 192)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:128 -1
     (nil))
(insn 177 176 178 18 (set (reg:SI 193)
        (mem/c:SI (plus:SI (reg/f:SI 192)
                (const_int 4 [0x4])) [1 callback_ran_flag+4 S4 A32])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:128 -1
     (nil))
(insn 178 177 179 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 193)
            (const_int 0 [0]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:128 -1
     (nil))
(jump_insn 179 178 180 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 185)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:128 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 185)
(note 180 179 181 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 181 180 182 19 (set (reg/f:SI 194)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:128 -1
     (nil))
(insn 182 181 183 19 (set (reg:SI 195)
        (mem/c:SI (plus:SI (reg/f:SI 194)
                (const_int 8 [0x8])) [1 callback_ran_flag+8 S4 A32])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:128 -1
     (nil))
(insn 183 182 184 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 195)
            (const_int 0 [0]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:128 -1
     (nil))
(jump_insn 184 183 185 19 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 192)
            (pc))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:128 -1
     (int_list:REG_BR_PROB 3900 (nil))
 -> 192)
(code_label 185 184 186 20 10 "" [3 uses])
(note 186 185 187 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 187 186 188 20 (set (reg:SI 196)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82]  <var_decl 0x2b1f64013870 *.LC4>)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:130 -1
     (nil))
(insn 188 187 189 20 (set (reg:SI 0 r0)
        (reg:SI 196)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:130 -1
     (nil))
(call_insn 189 188 190 20 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b1f63caf500 __builtin_puts>) [0 __builtin_puts S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:130 -1
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("puts") [flags 0x41]  <function_decl 0x2b1f63caf500 __builtin_puts>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(insn 190 189 191 20 (set (reg/v:SI 140 [ failures ])
        (plus:SI (reg/v:SI 140 [ failures ])
            (const_int 1 [0x1]))) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:131 -1
     (nil))
(debug_insn 191 190 192 20 (var_location:SI failures (reg/v:SI 140 [ failures ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:131 -1
     (nil))
(code_label 192 191 193 21 6 "" [3 uses])
(note 193 192 194 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 194 193 195 21 (var_location:SI failures (reg/v:SI 140 [ failures ])) -1
     (nil))
(insn 195 194 199 21 (set (reg:SI 158 [ <retval> ])
        (reg/v:SI 140 [ failures ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:137 -1
     (nil))
(insn 199 195 200 21 (set (reg/i:SI 0 r0)
        (reg:SI 158 [ <retval> ])) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:139 -1
     (nil))
(insn 200 199 0 21 (use (reg/i:SI 0 r0)) /home/dl0/Documents/Stage_Recherche/Prog_/c-uart_stm32_integ/c-uart-interface_scheduler__/testing__/atomthreads_custom/ports/cortex-m/../../tests/timer6.c:139 -1
     (nil))
