

================================================================
== Vivado HLS Report for 'cordic_sincos_generi'
================================================================
* Date:           Tue Jul 24 13:54:51 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        kalman_class
* Solution:       solution1
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  102|    1|  102|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_scaled_fixed2ieee_fu_344  |scaled_fixed2ieee  |    9|   11|    9|   11|   none  |
        |grp_scaled_fixed2ieee_fu_356  |scaled_fixed2ieee  |    9|   11|    9|   11|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   86|   86|         2|          -|          -|    43|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|     23|      40|    2413|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|     786|    3100|    -|
|Memory           |        4|      -|     100|      21|    -|
|Multiplexer      |        -|      -|       -|     280|    -|
|Register         |        -|      -|     612|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|     23|    1538|    5814|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      960|   1824|  433920|  216960|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      1|   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------+---------+-------+-----+------+
    |           Instance           |       Module      | BRAM_18K| DSP48E|  FF |  LUT |
    +------------------------------+-------------------+---------+-------+-----+------+
    |grp_scaled_fixed2ieee_fu_344  |scaled_fixed2ieee  |        0|      0|  393|  1550|
    |grp_scaled_fixed2ieee_fu_356  |scaled_fixed2ieee  |        0|      0|  393|  1550|
    +------------------------------+-------------------+---------+-------+-----+------+
    |Total                         |                   |        0|      0|  786|  3100|
    +------------------------------+-------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K|  FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |ref_4oPi_table_100_V_U    |cordic_sincos_geneOg  |        0|  100|  21|    13|  100|     1|         1300|
    |cordic_ctab_table_12_1_U  |cordic_sincos_genfYi  |        4|    0|   0|   128|  126|     1|        16128|
    +--------------------------+----------------------+---------+-----+----+------+-----+------+-------------+
    |Total                     |                      |        4|  100|  21|   141|  226|     2|        17428|
    +--------------------------+----------------------+---------+-----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |p_Val2_9_fu_691_p2               |     *    |      4|   0|   28|          40|          40|
    |p_Val2_s_fu_724_p2               |     *    |      4|   0|   28|          40|          40|
    |r_V_1_fu_489_p2                  |     *    |     15|   0|   90|          80|          24|
    |expv_op_fu_422_p2                |     +    |      0|   0|   15|           7|           8|
    |k_fu_750_p2                      |     +    |      0|   0|   15|           6|           1|
    |p_i_cast_fu_515_p2               |     +    |      0|   0|   15|           2|           5|
    |r_V_i2_fu_780_p2                 |     +    |      0|   0|   50|          43|          43|
    |r_V_i7_fu_806_p2                 |     +    |      0|   0|   50|          43|          43|
    |r_V_i_fu_874_p2                  |     +    |      0|   0|   50|          43|          43|
    |z_s_V_fu_858_p2                  |     +    |      0|   0|   47|          40|          40|
    |Ex_V_fu_625_p2                   |     -    |      0|   0|   15|           7|           7|
    |p_Val2_i_fu_541_p2               |     -    |      0|   0|   76|           1|          69|
    |r_V_1_i_fu_800_p2                |     -    |      0|   0|   50|          43|          43|
    |r_V_4_i_fu_774_p2                |     -    |      0|   0|   50|          43|          43|
    |r_V_5_i_fu_868_p2                |     -    |      0|   0|   50|          43|          43|
    |tmp_22_i_fu_639_p2               |     -    |      0|   0|   15|           1|           7|
    |yprescale_V_cast_fu_715_p2       |     -    |      0|   0|   15|           1|           6|
    |ap_predicate_op125_call_state7   |    and   |      0|   0|    2|           1|           1|
    |x_s_V_fu_794_p2                  |   ashr   |      0|   0|  156|          43|          43|
    |y_s_V_fu_768_p2                  |   ashr   |      0|   0|  156|          43|          43|
    |val_assign_fu_589_p3             |   cttz   |      0|  40|   36|          32|           0|
    |closepath_fu_402_p2              |   icmp   |      0|   0|   11|           8|           7|
    |exitcond_i_fu_744_p2             |   icmp   |      0|   0|   11|           6|           6|
    |tmp_36_fu_396_p2                 |   icmp   |      0|   0|   11|           8|           7|
    |tmp_37_fu_681_p2                 |   icmp   |      0|   0|   11|           7|           5|
    |tmp_s_fu_390_p2                  |   icmp   |      0|   0|   11|           8|           2|
    |tmp_24_i_fu_661_p2               |   lshr   |      0|   0|  133|          40|          40|
    |ap_block_state7_on_subcall_done  |    or    |      0|   0|    2|           1|           1|
    |addr_V_fu_428_p3                 |  select  |      0|   0|    8|           1|           6|
    |fout_V_fu_673_p3                 |  select  |      0|   0|   40|           1|          40|
    |p_Val2_15_fu_546_p3              |  select  |      0|   0|   74|           1|          69|
    |p_Val2_23_fu_531_p3              |  select  |      0|   0|    3|           1|           1|
    |sel_fu_830_p3                    |  select  |      0|   0|    3|           1|           3|
    |sh_assign_2_fu_645_p3            |  select  |      0|   0|    7|           1|           7|
    |storemerge_i_fu_520_p3           |  select  |      0|   0|    5|           1|           5|
    |tx_V_fu_786_p3                   |  select  |      0|   0|   47|           1|          43|
    |ty_V_fu_812_p3                   |  select  |      0|   0|   47|           1|          43|
    |tz_V_fu_880_p3                   |  select  |      0|   0|   47|           1|          43|
    |p_Val2_17_fu_605_p2              |    shl   |      0|   0|  203|          69|          69|
    |r_V_fu_465_p2                    |    shl   |      0|   0|  330|         100|         100|
    |tmp_25_i_fu_667_p2               |    shl   |      0|   0|  133|          40|          40|
    |tmp_212_neg_fu_981_p2            |    xor   |      0|   0|   33|          32|          33|
    |tmp_213_neg_fu_966_p2            |    xor   |      0|   0|   33|          32|          33|
    |tmp_214_neg_fu_936_p2            |    xor   |      0|   0|   33|          32|          33|
    |tmp_215_neg_fu_951_p2            |    xor   |      0|   0|   33|          32|          33|
    |tmp_216_neg_fu_906_p2            |    xor   |      0|   0|   33|          32|          33|
    |tmp_217_neg_fu_921_p2            |    xor   |      0|   0|   33|          32|          33|
    |tmp_218_neg_fu_891_p2            |    xor   |      0|   0|   33|          32|          33|
    |tmp_219_neg_fu_996_p2            |    xor   |      0|   0|   33|          32|          33|
    |tmp_42_fu_825_p2                 |    xor   |      0|   0|    3|           3|           2|
    +---------------------------------+----------+-------+----+-----+------------+------------+
    |Total                            |          |     23|  40| 2413|        1158|        1395|
    +---------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  41|          8|    1|          8|
    |ap_phi_mux_c_out_write_assign_phi_fu_320_p20  |  38|          7|   32|        224|
    |ap_phi_mux_s_out_write_assign_phi_fu_292_p20  |  38|          7|   32|        224|
    |ap_return_0                                   |   9|          2|   32|         64|
    |ap_return_1                                   |   9|          2|   32|         64|
    |c_out_write_assign_reg_315                    |  41|          8|   32|        256|
    |p_0_reg_253                                   |   9|          2|   43|         86|
    |p_1_reg_266                                   |   9|          2|   43|         86|
    |p_Val2_18_reg_210                             |   9|          2|   43|         86|
    |p_Val2_1_reg_220                              |   9|          2|   43|         86|
    |p_Val2_2_reg_231                              |   9|          2|   43|         86|
    |p_s_reg_277                                   |   9|          2|    6|         12|
    |s_out_write_assign_reg_288                    |  41|          8|   32|        256|
    |sh_assign_reg_242                             |   9|          2|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 280|         56|  420|       1550|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   7|   0|    7|          0|
    |ap_return_0_preg                           |  32|   0|   32|          0|
    |ap_return_1_preg                           |  32|   0|   32|          0|
    |c_out_write_assign_reg_315                 |  32|   0|   32|          0|
    |closepath_reg_1037                         |   1|   0|    1|          0|
    |d_V_reg_1112                               |   1|   0|    1|          0|
    |fout_V_reg_1080                            |  40|   0|   40|          0|
    |grp_scaled_fixed2ieee_fu_344_ap_start_reg  |   1|   0|    1|          0|
    |grp_scaled_fixed2ieee_fu_356_ap_start_reg  |   1|   0|    1|          0|
    |k_reg_1107                                 |   6|   0|    6|          0|
    |p_0_reg_253                                |  43|   0|   43|          0|
    |p_1_reg_266                                |  43|   0|   43|          0|
    |p_Result_9_reg_1048                        |  23|   0|   23|          0|
    |p_Result_s_reg_1024                        |   1|   0|    1|          0|
    |p_Val2_13_reg_1063                         |  69|   0|   69|          0|
    |p_Val2_18_reg_210                          |  43|   0|   43|          0|
    |p_Val2_1_reg_220                           |  43|   0|   43|          0|
    |p_Val2_23_reg_1074                         |   3|   0|    3|          0|
    |p_Val2_2_reg_231                           |  43|   0|   43|          0|
    |p_s_reg_277                                |   6|   0|    6|          0|
    |s_out_write_assign_reg_288                 |  32|   0|   32|          0|
    |sel_reg_1132                               |   3|   0|    3|          0|
    |sh_assign_reg_242                          |   6|   0|    6|          0|
    |tmp_16_i_reg_1069                          |   3|   0|    3|          0|
    |tmp_34_reg_1058                            |   4|   0|    4|          0|
    |tmp_36_reg_1033                            |   1|   0|    1|          0|
    |tmp_37_reg_1085                            |   1|   0|    1|          0|
    |tmp_reg_1043                               |   5|   0|    5|          0|
    |tmp_s_reg_1029                             |   1|   0|    1|          0|
    |tx_V_reg_1117                              |  43|   0|   43|          0|
    |ty_V_reg_1122                              |  43|   0|   43|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 612|   0|  612|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------+-----+-----+------------+----------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | cordic_sincos_generi | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | cordic_sincos_generi | return value |
|ap_start     |  in |    1| ap_ctrl_hs | cordic_sincos_generi | return value |
|ap_done      | out |    1| ap_ctrl_hs | cordic_sincos_generi | return value |
|ap_idle      | out |    1| ap_ctrl_hs | cordic_sincos_generi | return value |
|ap_ready     | out |    1| ap_ctrl_hs | cordic_sincos_generi | return value |
|ap_return_0  | out |   32| ap_ctrl_hs | cordic_sincos_generi | return value |
|ap_return_1  | out |   32| ap_ctrl_hs | cordic_sincos_generi | return value |
|t_in         |  in |   32|   ap_none  |         t_in         |    scalar    |
+-------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	7  / (tmp_s) | (tmp_36)
	2  / (!tmp_s & !tmp_36)
2 --> 
	3  / true
3 --> 
	4  / (!tmp_37)
	5  / (tmp_37)
4 --> 
	5  / true
5 --> 
	6  / (!tmp_37 & !exitcond_i)
	7  / (tmp_37) | (exitcond_i)
6 --> 
	5  / true
7 --> 

* FSM state operations: 

 <State 1> : 2.47ns
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t_in_read = call float @_ssdm_op_Read.ap_auto.float(float %t_in)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Val2_7 = bitcast float %t_in_read to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:273->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:315]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_7, i32 31)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:279->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:315]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_7, i32 23, i32 30)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:280->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:282->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:315]
ST_1 : Operation 12 [1/1] (0.84ns)   --->   "%tmp_s = icmp eq i8 %loc_V, -1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:317]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.80ns)   --->   "br i1 %tmp_s, label %11, label %1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:317]
ST_1 : Operation 14 [1/1] (0.84ns)   --->   "%tmp_36 = icmp ult i8 %loc_V, 115" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:321]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.80ns)   --->   "br i1 %tmp_36, label %11, label %_ifconv" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:321]
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%closepath = icmp ult i8 %loc_V, 126" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:476->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %p_Val2_7, i32 23, i32 27)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:479->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_9 = trunc i32 %p_Val2_7 to i23" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:490->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%expv_op = add i8 -62, %loc_V" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:401->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%addr_V = select i1 %closepath, i8 63, i8 %expv_op" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:401->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %addr_V, i32 4, i32 7)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:403->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_5_i_i = zext i4 %tmp_12 to i64" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:403->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ref_4oPi_table_100_V_1 = getelementptr [13 x i100]* @ref_4oPi_table_100_V, i64 0, i64 %tmp_5_i_i" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:403->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%table_100_V = load i100* %ref_4oPi_table_100_V_1, align 16" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:403->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_34 = trunc i8 %addr_V to i4" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:404->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]

 <State 2> : 7.95ns
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_10 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %p_Result_9)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:491->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_2 : Operation 27 [1/2] (1.23ns)   --->   "%table_100_V = load i100* %ref_4oPi_table_100_V_1, align 16" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:403->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 56 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_7_i_i = zext i4 %tmp_34 to i100" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:404->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_2 : Operation 29 [1/1] (1.51ns)   --->   "%r_V = shl i100 %table_100_V, %tmp_7_i_i" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:404->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%Med_V = call i80 @_ssdm_op_PartSelect.i80.i100.i32.i32(i100 %r_V, i32 20, i32 99)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:404->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%lhs_V = zext i80 %Med_V to i104" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:493->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%rhs_V = zext i24 %p_Result_10 to i104" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:493->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_2 : Operation 33 [1/1] (5.20ns)   --->   "%r_V_1 = mul i104 %lhs_V, %rhs_V" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:493->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Val2_13 = call i69 @_ssdm_op_PartSelect.i69.i104.i32.i32(i104 %r_V_1, i32 8, i32 76)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:508->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_16_i = call i3 @_ssdm_op_PartSelect.i3.i104.i32.i32(i104 %r_V_1, i32 77, i32 79)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:512->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]

 <State 3> : 8.26ns
ST_3 : Operation 36 [1/1] (0.78ns)   --->   "%p_i_cast = add i5 3, %tmp" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:479->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node Ex_V)   --->   "%storemerge_i = select i1 %closepath, i5 %p_i_cast, i5 0" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:476->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node Ex_V)   --->   "%storemerge_i_cast = sext i5 %storemerge_i to i7" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:476->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([13 x i100]* @ref_4oPi_table_100_V, [1 x i8]* @p_str53, [14 x i8]* @p_str57, [1 x i8]* @p_str53, i32 -1, [1 x i8]* @p_str53, [1 x i8]* @p_str53, [1 x i8]* @p_str53, [1 x i8]* @p_str53, [1 x i8]* @p_str53)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:400->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:492->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 40 [1/1] (0.35ns)   --->   "%p_Val2_23 = select i1 %closepath, i3 0, i3 %tmp_16_i" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i3 %p_Val2_23 to i1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:516->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 42 [1/1] (1.12ns)   --->   "%p_Val2_i = sub i69 0, %p_Val2_13" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:517->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.37ns)   --->   "%p_Val2_15 = select i1 %tmp_35, i69 %p_Val2_i, i69 %p_Val2_13" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:516->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_i2_i = call i29 @_ssdm_op_PartSelect.i29.i69.i32.i32(i69 %p_Val2_15, i32 40, i32 68)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_normalize.h:100->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:520->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_11 = call i30 @_ssdm_op_BitConcatenate.i30.i29.i1(i29 %p_Result_i2_i, i1 true)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_normalize.h:101->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:520->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_12 = call i30 @llvm.part.select.i30(i30 %p_Result_11, i32 29, i32 0) nounwind" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_normalize.h:103->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:520->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_13 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 -1, i30 %p_Result_12)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_normalize.h:103->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:520->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 48 [1/1] (1.12ns)   --->   "%val_assign = call i32 @llvm.cttz.i32(i32 %p_Result_13, i1 true) nounwind" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_normalize.h:103->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:520->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%Mx_zeros_V = trunc i32 %val_assign to i5" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:520->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_17_i = zext i5 %Mx_zeros_V to i69" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:529->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 51 [1/1] (1.53ns)   --->   "%p_Val2_17 = shl i69 %p_Val2_15, %tmp_17_i" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:529->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%Mx_V = call i40 @_ssdm_op_PartSelect.i40.i69.i32.i32(i69 %p_Val2_17, i32 29, i32 68)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:529->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node Ex_V)   --->   "%tmp_20_i_cast = zext i5 %Mx_zeros_V to i7" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:530->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 54 [1/1] (0.78ns) (out node of the LUT)   --->   "%Ex_V = sub i7 %storemerge_i_cast, %tmp_20_i_cast" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:530->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %Ex_V, i32 6)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:531->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 56 [1/1] (0.77ns)   --->   "%tmp_22_i = sub i7 0, %Ex_V" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:531->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.29ns)   --->   "%sh_assign_2 = select i1 %isNeg, i7 %tmp_22_i, i7 %Ex_V" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:531->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sh_assign_3_cast = sext i7 %sh_assign_2 to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:531->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_23_i = zext i32 %sh_assign_3_cast to i40" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:531->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node fout_V)   --->   "%tmp_24_i = lshr i40 %Mx_V, %tmp_23_i" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:531->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node fout_V)   --->   "%tmp_25_i = shl i40 %Mx_V, %tmp_23_i" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:531->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.46ns) (out node of the LUT)   --->   "%fout_V = select i1 %isNeg, i40 %tmp_24_i, i40 %tmp_25_i" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_range_redux.h:531->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:336]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.81ns)   --->   "%tmp_37 = icmp slt i7 %Ex_V, -12" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:340]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %tmp_37, label %ap_fixed_base.exit, label %2" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:340]
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%OP1_V = zext i40 %Mx_V to i80" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:342]
ST_3 : Operation 66 [1/1] (3.45ns)   --->   "%p_Val2_9 = mul i80 863554413089, %OP1_V" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:342]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_14 = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %p_Val2_9, i32 40, i32 79)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:342]
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%y_V = zext i40 %tmp_14 to i43" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:342]
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i7 %Ex_V to i6" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:343]
ST_3 : Operation 70 [1/1] (0.78ns)   --->   "%yprescale_V_cast = sub i6 0, %tmp_39" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:343]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.65ns)   --->   "br label %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit"" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:347]

 <State 4> : 4.11ns
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%OP1_V_1 = zext i40 %fout_V to i80" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:358]
ST_4 : Operation 73 [1/1] (3.45ns)   --->   "%p_Val2_s = mul i80 %OP1_V_1, 863554413089" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:358]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_15 = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %p_Val2_s, i32 40, i32 79)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:358]
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%z_V = zext i40 %tmp_15 to i43" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:358]
ST_4 : Operation 76 [1/1] (0.65ns)   --->   "br label %3" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:162->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]

 <State 5> : 2.85ns
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%p_Val2_18 = phi i43 [ %z_V, %2 ], [ %tz_V, %"operator>>.exit100.i" ]"
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i43 [ 0, %2 ], [ %ty_V, %"operator>>.exit100.i" ]"
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i43 [ 667681663043, %2 ], [ %tx_V, %"operator>>.exit100.i" ]"
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sh_assign = phi i6 [ 0, %2 ], [ %k, %"operator>>.exit100.i" ]"
ST_5 : Operation 81 [1/1] (0.78ns)   --->   "%exitcond_i = icmp eq i6 %sh_assign, -21" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:162->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 43, i64 43, i64 43)"
ST_5 : Operation 83 [1/1] (0.78ns)   --->   "%k = add i6 %sh_assign, 1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:162->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit.loopexit", label %"operator>>.exit100.i"" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:162->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%d_V = call i1 @_ssdm_op_BitSelect.i1.i43.i32(i43 %p_Val2_18, i32 42)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:175->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_38 = zext i6 %sh_assign to i43" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:183->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_5 : Operation 87 [1/1] (1.46ns)   --->   "%y_s_V = ashr i43 %p_Val2_1, %tmp_38" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:183->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @cordic_KD_KD_addsu_1)"
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str52180) nounwind" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:122->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:184->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_5 : Operation 90 [1/1] (1.05ns)   --->   "%r_V_4_i = sub i43 %p_Val2_2, %y_s_V" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:184->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (1.05ns)   --->   "%r_V_i2 = add i43 %p_Val2_2, %y_s_V" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:184->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.32ns)   --->   "%tx_V = select i1 %d_V, i43 %r_V_i2, i43 %r_V_4_i" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:184->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @cordic_KD_KD_addsu_1, i32 %rbegin)"
ST_5 : Operation 94 [1/1] (1.46ns)   --->   "%x_s_V = ashr i43 %p_Val2_2, %tmp_38" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:185->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([131 x i8]* @cordic_KD_KD_addsu)"
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str52180) nounwind" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:122->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:186->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_5 : Operation 97 [1/1] (1.05ns)   --->   "%r_V_1_i = sub i43 %p_Val2_1, %x_s_V" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:186->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (1.05ns)   --->   "%r_V_i7 = add i43 %p_Val2_1, %x_s_V" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:186->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.32ns)   --->   "%ty_V = select i1 %d_V, i43 %r_V_1_i, i43 %r_V_i7" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:186->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%rend4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([131 x i8]* @cordic_KD_KD_addsu, i32 %rbegin3)"
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_40 = zext i6 %sh_assign to i64" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%cordic_ctab_table_12_2 = getelementptr [128 x i126]* @cordic_ctab_table_12_1, i64 0, i64 %tmp_40" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_5 : Operation 103 [2/2] (1.23ns)   --->   "%p_Val2_21 = load i126* %cordic_ctab_table_12_2, align 16" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 126> <Depth = 128> <ROM>
ST_5 : Operation 104 [1/1] (0.65ns)   --->   "br label %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit""
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%p_0 = phi i43 [ 1099511627776, %ap_fixed_base.exit ], [ %p_Val2_2, %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit.loopexit" ]"
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%p_1 = phi i43 [ %y_V, %ap_fixed_base.exit ], [ %p_Val2_1, %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit.loopexit" ]"
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%p_s = phi i6 [ %yprescale_V_cast, %ap_fixed_base.exit ], [ 0, %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit.loopexit" ]" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:343]
ST_5 : Operation 108 [2/2] (2.03ns)   --->   "%tmp_s_out = call fastcc float @scaled_fixed2ieee(i43 %p_1, i6 %p_s)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:371]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 109 [2/2] (2.03ns)   --->   "%tmp_c_out = call fastcc float @scaled_fixed2ieee(i43 %p_0, i6 0)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:372]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node sel)   --->   "%tmp_42 = xor i3 %p_Val2_23, -1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:384]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.35ns) (out node of the LUT)   --->   "%sel = select i1 %p_Result_s, i3 %tmp_42, i3 %p_Val2_23" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:384]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 6> : 3.65ns
ST_6 : Operation 112 [1/2] (1.23ns)   --->   "%p_Val2_21 = load i126* %cordic_ctab_table_12_2, align 16" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 126> <Depth = 128> <ROM>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%p_Val2_27_cast = call i40 @_ssdm_op_PartSelect.i40.i126.i32.i32(i126 %p_Val2_21, i32 86, i32 125)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i126.i32(i126 %p_Val2_21, i32 85)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i1 %tmp_41 to i40" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_6 : Operation 116 [1/1] (1.03ns)   --->   "%z_s_V = add i40 %tmp_46_cast, %p_Val2_27_cast" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%z_s_V_cast = zext i40 %z_s_V to i43" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:187->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%rbegin8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @cordic_KD_KD_addsu_2)"
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str52180) nounwind" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:122->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:188->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]
ST_6 : Operation 120 [1/1] (1.05ns)   --->   "%r_V_5_i = sub i43 %p_Val2_18, %z_s_V_cast" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:188->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (1.05ns)   --->   "%r_V_i = add i43 %p_Val2_18, %z_s_V_cast" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:188->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.32ns)   --->   "%tz_V = select i1 %d_V, i43 %r_V_i, i43 %r_V_5_i" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:188->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%rend9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @cordic_KD_KD_addsu_2, i32 %rbegin8)"
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "br label %3" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:162->/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:359]

 <State 7> : 6.82ns
ST_7 : Operation 125 [1/2] (5.64ns)   --->   "%tmp_s_out = call fastcc float @scaled_fixed2ieee(i43 %p_1, i6 %p_s)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:371]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 126 [1/2] (5.64ns)   --->   "%tmp_c_out = call fastcc float @scaled_fixed2ieee(i43 %p_0, i6 0)" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:372]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 127 [1/1] (0.80ns)   --->   "switch i3 %sel, label %11 [
    i3 -1, label %10
    i3 1, label %4
    i3 2, label %5
    i3 3, label %6
    i3 -4, label %7
    i3 -3, label %8
    i3 -2, label %9
  ]" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:385]
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_218_to_int = bitcast float %tmp_c_out to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:411]
ST_7 : Operation 129 [1/1] (0.36ns)   --->   "%tmp_218_neg = xor i32 %tmp_218_to_int, -2147483648" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:411]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_50 = bitcast i32 %tmp_218_neg to float" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:411]
ST_7 : Operation 131 [1/1] (0.80ns)   --->   "br label %11" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:413]
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_216_to_int = bitcast float %tmp_c_out to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:407]
ST_7 : Operation 133 [1/1] (0.36ns)   --->   "%tmp_216_neg = xor i32 %tmp_216_to_int, -2147483648" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:407]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_48 = bitcast i32 %tmp_216_neg to float" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:407]
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_217_to_int = bitcast float %tmp_s_out to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:408]
ST_7 : Operation 136 [1/1] (0.36ns)   --->   "%tmp_217_neg = xor i32 %tmp_217_to_int, -2147483648" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:408]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_49 = bitcast i32 %tmp_217_neg to float" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:408]
ST_7 : Operation 138 [1/1] (0.80ns)   --->   "br label %11" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:409]
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_214_to_int = bitcast float %tmp_s_out to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:403]
ST_7 : Operation 140 [1/1] (0.36ns)   --->   "%tmp_214_neg = xor i32 %tmp_214_to_int, -2147483648" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:403]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_46 = bitcast i32 %tmp_214_neg to float" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:403]
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_215_to_int = bitcast float %tmp_c_out to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:404]
ST_7 : Operation 143 [1/1] (0.36ns)   --->   "%tmp_215_neg = xor i32 %tmp_215_to_int, -2147483648" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:404]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_47 = bitcast i32 %tmp_215_neg to float" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:404]
ST_7 : Operation 145 [1/1] (0.80ns)   --->   "br label %11" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:405]
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_213_to_int = bitcast float %tmp_c_out to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:400]
ST_7 : Operation 147 [1/1] (0.36ns)   --->   "%tmp_213_neg = xor i32 %tmp_213_to_int, -2147483648" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:400]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_45 = bitcast i32 %tmp_213_neg to float" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:400]
ST_7 : Operation 149 [1/1] (0.80ns)   --->   "br label %11" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:401]
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_212_to_int = bitcast float %tmp_s_out to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:396]
ST_7 : Operation 151 [1/1] (0.36ns)   --->   "%tmp_212_neg = xor i32 %tmp_212_to_int, -2147483648" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:396]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_44 = bitcast i32 %tmp_212_neg to float" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:396]
ST_7 : Operation 153 [1/1] (0.80ns)   --->   "br label %11" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:397]
ST_7 : Operation 154 [1/1] (0.80ns)   --->   "br label %11" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:393]
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_219_to_int = bitcast float %tmp_s_out to i32" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:415]
ST_7 : Operation 156 [1/1] (0.36ns)   --->   "%tmp_219_neg = xor i32 %tmp_219_to_int, -2147483648" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:415]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_43 = bitcast i32 %tmp_219_neg to float" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:415]
ST_7 : Operation 158 [1/1] (0.80ns)   --->   "br label %11" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:417]
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%s_out_write_assign = phi float [ %tmp_43, %10 ], [ %tmp_50, %9 ], [ %tmp_48, %8 ], [ %tmp_46, %7 ], [ %tmp_s_out, %6 ], [ %tmp_c_out, %5 ], [ %tmp_c_out, %4 ], [ %t_in_read, %1 ], [ %tmp_s_out, %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit" ], [ 0x7FFFFFFFE0000000, %0 ]"
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%c_out_write_assign = phi float [ %tmp_c_out, %10 ], [ %tmp_s_out, %9 ], [ %tmp_49, %8 ], [ %tmp_47, %7 ], [ %tmp_45, %6 ], [ %tmp_44, %5 ], [ %tmp_s_out, %4 ], [ 1.000000e+00, %1 ], [ %tmp_c_out, %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit" ], [ 0x7FFFFFFFE0000000, %0 ]"
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%mrv = insertvalue { float, float } undef, float %s_out_write_assign, 0" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:422]
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { float, float } %mrv, float %c_out_write_assign, 1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:422]
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "ret { float, float } %mrv_1" [/wrk/2018.1/nightly/2018_04_04_2188600/src/products/hls/hls_lib/hlsmath/include/internaltmp/hls_cordic.h:422]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ref_4oPi_table_100_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ cordic_ctab_table_12_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read              (read             ) [ 01111111]
p_Val2_7               (bitcast          ) [ 00000000]
p_Result_s             (bitselect        ) [ 00111110]
loc_V                  (partselect       ) [ 00000000]
tmp_s                  (icmp             ) [ 01111111]
StgValue_13            (br               ) [ 01111111]
tmp_36                 (icmp             ) [ 01111111]
StgValue_15            (br               ) [ 01111111]
closepath              (icmp             ) [ 00110000]
tmp                    (partselect       ) [ 00110000]
p_Result_9             (trunc            ) [ 00100000]
expv_op                (add              ) [ 00000000]
addr_V                 (select           ) [ 00000000]
tmp_12                 (partselect       ) [ 00000000]
tmp_5_i_i              (zext             ) [ 00000000]
ref_4oPi_table_100_V_1 (getelementptr    ) [ 00100000]
tmp_34                 (trunc            ) [ 00100000]
p_Result_10            (bitconcatenate   ) [ 00000000]
table_100_V            (load             ) [ 00000000]
tmp_7_i_i              (zext             ) [ 00000000]
r_V                    (shl              ) [ 00000000]
Med_V                  (partselect       ) [ 00000000]
lhs_V                  (zext             ) [ 00000000]
rhs_V                  (zext             ) [ 00000000]
r_V_1                  (mul              ) [ 00000000]
p_Val2_13              (partselect       ) [ 00010000]
tmp_16_i               (partselect       ) [ 00010000]
p_i_cast               (add              ) [ 00000000]
storemerge_i           (select           ) [ 00000000]
storemerge_i_cast      (sext             ) [ 00000000]
StgValue_39            (specmemcore      ) [ 00000000]
p_Val2_23              (select           ) [ 00001110]
tmp_35                 (trunc            ) [ 00000000]
p_Val2_i               (sub              ) [ 00000000]
p_Val2_15              (select           ) [ 00000000]
p_Result_i2_i          (partselect       ) [ 00000000]
p_Result_11            (bitconcatenate   ) [ 00000000]
p_Result_12            (partselect       ) [ 00000000]
p_Result_13            (bitconcatenate   ) [ 00000000]
val_assign             (cttz             ) [ 00000000]
Mx_zeros_V             (trunc            ) [ 00000000]
tmp_17_i               (zext             ) [ 00000000]
p_Val2_17              (shl              ) [ 00000000]
Mx_V                   (partselect       ) [ 00000000]
tmp_20_i_cast          (zext             ) [ 00000000]
Ex_V                   (sub              ) [ 00000000]
isNeg                  (bitselect        ) [ 00000000]
tmp_22_i               (sub              ) [ 00000000]
sh_assign_2            (select           ) [ 00000000]
sh_assign_3_cast       (sext             ) [ 00000000]
tmp_23_i               (zext             ) [ 00000000]
tmp_24_i               (lshr             ) [ 00000000]
tmp_25_i               (shl              ) [ 00000000]
fout_V                 (select           ) [ 00001000]
tmp_37                 (icmp             ) [ 00011110]
StgValue_64            (br               ) [ 00000000]
OP1_V                  (zext             ) [ 00000000]
p_Val2_9               (mul              ) [ 00000000]
tmp_14                 (partselect       ) [ 00000000]
y_V                    (zext             ) [ 00011110]
tmp_39                 (trunc            ) [ 00000000]
yprescale_V_cast       (sub              ) [ 00011110]
StgValue_71            (br               ) [ 00011110]
OP1_V_1                (zext             ) [ 00000000]
p_Val2_s               (mul              ) [ 00000000]
tmp_15                 (partselect       ) [ 00000000]
z_V                    (zext             ) [ 00001110]
StgValue_76            (br               ) [ 00001110]
p_Val2_18              (phi              ) [ 00000110]
p_Val2_1               (phi              ) [ 00000100]
p_Val2_2               (phi              ) [ 00000100]
sh_assign              (phi              ) [ 00000100]
exitcond_i             (icmp             ) [ 00000110]
empty                  (speclooptripcount) [ 00000000]
k                      (add              ) [ 00001110]
StgValue_84            (br               ) [ 00000000]
d_V                    (bitselect        ) [ 00000010]
tmp_38                 (zext             ) [ 00000000]
y_s_V                  (ashr             ) [ 00000000]
rbegin                 (specregionbegin  ) [ 00000000]
StgValue_89            (speclatency      ) [ 00000000]
r_V_4_i                (sub              ) [ 00000000]
r_V_i2                 (add              ) [ 00000000]
tx_V                   (select           ) [ 00001110]
rend                   (specregionend    ) [ 00000000]
x_s_V                  (ashr             ) [ 00000000]
rbegin3                (specregionbegin  ) [ 00000000]
StgValue_96            (speclatency      ) [ 00000000]
r_V_1_i                (sub              ) [ 00000000]
r_V_i7                 (add              ) [ 00000000]
ty_V                   (select           ) [ 00001110]
rend4                  (specregionend    ) [ 00000000]
tmp_40                 (zext             ) [ 00000000]
cordic_ctab_table_12_2 (getelementptr    ) [ 00000010]
StgValue_104           (br               ) [ 00000000]
p_0                    (phi              ) [ 00001111]
p_1                    (phi              ) [ 00001111]
p_s                    (phi              ) [ 00001111]
tmp_42                 (xor              ) [ 00000000]
sel                    (select           ) [ 00000001]
p_Val2_21              (load             ) [ 00000000]
p_Val2_27_cast         (partselect       ) [ 00000000]
tmp_41                 (bitselect        ) [ 00000000]
tmp_46_cast            (zext             ) [ 00000000]
z_s_V                  (add              ) [ 00000000]
z_s_V_cast             (zext             ) [ 00000000]
rbegin8                (specregionbegin  ) [ 00000000]
StgValue_119           (speclatency      ) [ 00000000]
r_V_5_i                (sub              ) [ 00000000]
r_V_i                  (add              ) [ 00000000]
tz_V                   (select           ) [ 00001110]
rend9                  (specregionend    ) [ 00000000]
StgValue_124           (br               ) [ 00001110]
tmp_s_out              (call             ) [ 00000000]
tmp_c_out              (call             ) [ 00000000]
StgValue_127           (switch           ) [ 00000000]
tmp_218_to_int         (bitcast          ) [ 00000000]
tmp_218_neg            (xor              ) [ 00000000]
tmp_50                 (bitcast          ) [ 00000000]
StgValue_131           (br               ) [ 00000000]
tmp_216_to_int         (bitcast          ) [ 00000000]
tmp_216_neg            (xor              ) [ 00000000]
tmp_48                 (bitcast          ) [ 00000000]
tmp_217_to_int         (bitcast          ) [ 00000000]
tmp_217_neg            (xor              ) [ 00000000]
tmp_49                 (bitcast          ) [ 00000000]
StgValue_138           (br               ) [ 00000000]
tmp_214_to_int         (bitcast          ) [ 00000000]
tmp_214_neg            (xor              ) [ 00000000]
tmp_46                 (bitcast          ) [ 00000000]
tmp_215_to_int         (bitcast          ) [ 00000000]
tmp_215_neg            (xor              ) [ 00000000]
tmp_47                 (bitcast          ) [ 00000000]
StgValue_145           (br               ) [ 00000000]
tmp_213_to_int         (bitcast          ) [ 00000000]
tmp_213_neg            (xor              ) [ 00000000]
tmp_45                 (bitcast          ) [ 00000000]
StgValue_149           (br               ) [ 00000000]
tmp_212_to_int         (bitcast          ) [ 00000000]
tmp_212_neg            (xor              ) [ 00000000]
tmp_44                 (bitcast          ) [ 00000000]
StgValue_153           (br               ) [ 00000000]
StgValue_154           (br               ) [ 00000000]
tmp_219_to_int         (bitcast          ) [ 00000000]
tmp_219_neg            (xor              ) [ 00000000]
tmp_43                 (bitcast          ) [ 00000000]
StgValue_158           (br               ) [ 00000000]
s_out_write_assign     (phi              ) [ 00000001]
c_out_write_assign     (phi              ) [ 00000001]
mrv                    (insertvalue      ) [ 00000000]
mrv_1                  (insertvalue      ) [ 00000000]
StgValue_163           (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ref_4oPi_table_100_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cordic_ctab_table_12_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_ctab_table_12_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i80.i100.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i69.i104.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i104.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i69.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i30"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i30"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i69.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i43.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_KD_KD_addsu_1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52180"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_KD_KD_addsu"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scaled_fixed2ieee"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i126.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_KD_KD_addsu_2"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="5"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1004" name="t_in_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="ref_4oPi_table_100_V_1_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="100" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_4oPi_table_100_V_1/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="0"/>
<pin id="195" dir="0" index="1" bw="100" slack="2147483647"/>
<pin id="196" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_100_V/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="cordic_ctab_table_12_2_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="126" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="6" slack="0"/>
<pin id="202" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_ctab_table_12_2/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="0"/>
<pin id="207" dir="0" index="1" bw="126" slack="2147483647"/>
<pin id="208" dir="1" index="2" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_21/5 "/>
</bind>
</comp>

<comp id="210" class="1005" name="p_Val2_18_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="43" slack="1"/>
<pin id="212" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_18 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_Val2_18_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="40" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="43" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_18/5 "/>
</bind>
</comp>

<comp id="220" class="1005" name="p_Val2_1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="43" slack="1"/>
<pin id="222" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_Val2_1_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="43" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="231" class="1005" name="p_Val2_2_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="43" slack="1"/>
<pin id="233" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="p_Val2_2_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="41" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="43" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2/5 "/>
</bind>
</comp>

<comp id="242" class="1005" name="sh_assign_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="1"/>
<pin id="244" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="sh_assign_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="6" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sh_assign/5 "/>
</bind>
</comp>

<comp id="253" class="1005" name="p_0_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="43" slack="1"/>
<pin id="255" dir="1" index="1" bw="43" slack="2"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_0_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="42" slack="2"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="43" slack="0"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/5 "/>
</bind>
</comp>

<comp id="266" class="1005" name="p_1_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="43" slack="1"/>
<pin id="268" dir="1" index="1" bw="43" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_1 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_1_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="40" slack="2"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="43" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1/5 "/>
</bind>
</comp>

<comp id="277" class="1005" name="p_s_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="1"/>
<pin id="279" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_s_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="2"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/5 "/>
</bind>
</comp>

<comp id="288" class="1005" name="s_out_write_assign_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="5"/>
<pin id="290" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="s_out_write_assign (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="s_out_write_assign_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="32" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="4" bw="32" slack="0"/>
<pin id="298" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="6" bw="32" slack="0"/>
<pin id="300" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="8" bw="32" slack="0"/>
<pin id="302" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="10" bw="32" slack="0"/>
<pin id="304" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="12" bw="32" slack="0"/>
<pin id="306" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="14" bw="32" slack="5"/>
<pin id="308" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="16" bw="32" slack="0"/>
<pin id="310" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="18" bw="32" slack="5"/>
<pin id="312" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="20" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_out_write_assign/7 "/>
</bind>
</comp>

<comp id="315" class="1005" name="c_out_write_assign_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="5"/>
<pin id="317" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="c_out_write_assign (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="c_out_write_assign_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="32" slack="0"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="4" bw="32" slack="0"/>
<pin id="326" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="6" bw="32" slack="0"/>
<pin id="328" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="8" bw="32" slack="0"/>
<pin id="330" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="10" bw="32" slack="0"/>
<pin id="332" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="12" bw="32" slack="0"/>
<pin id="334" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="14" bw="32" slack="5"/>
<pin id="336" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="16" bw="32" slack="0"/>
<pin id="338" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="18" bw="32" slack="5"/>
<pin id="340" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="20" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_out_write_assign/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_scaled_fixed2ieee_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="43" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_s_out/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_scaled_fixed2ieee_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="43" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_c_out/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_Val2_7_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_7/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_Result_s_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="6" slack="0"/>
<pin id="376" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="loc_V_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="6" slack="0"/>
<pin id="384" dir="0" index="3" bw="6" slack="0"/>
<pin id="385" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_s_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_36_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="8" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_36/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="closepath_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="6" slack="0"/>
<pin id="412" dir="0" index="3" bw="6" slack="0"/>
<pin id="413" dir="1" index="4" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_Result_9_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="expv_op_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="0"/>
<pin id="424" dir="0" index="1" bw="8" slack="0"/>
<pin id="425" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="expv_op/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="addr_V_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="0"/>
<pin id="431" dir="0" index="2" bw="8" slack="0"/>
<pin id="432" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr_V/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_12_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="0"/>
<pin id="439" dir="0" index="2" bw="4" slack="0"/>
<pin id="440" dir="0" index="3" bw="4" slack="0"/>
<pin id="441" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_5_i_i_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_i_i/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_34_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_34/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_Result_10_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="24" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="23" slack="1"/>
<pin id="459" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_10/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_7_i_i_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="1"/>
<pin id="464" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_i_i/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="r_V_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="100" slack="0"/>
<pin id="467" dir="0" index="1" bw="4" slack="0"/>
<pin id="468" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="Med_V_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="80" slack="0"/>
<pin id="473" dir="0" index="1" bw="100" slack="0"/>
<pin id="474" dir="0" index="2" bw="6" slack="0"/>
<pin id="475" dir="0" index="3" bw="8" slack="0"/>
<pin id="476" dir="1" index="4" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med_V/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="lhs_V_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="80" slack="0"/>
<pin id="483" dir="1" index="1" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="rhs_V_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="24" slack="0"/>
<pin id="487" dir="1" index="1" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="r_V_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="80" slack="0"/>
<pin id="491" dir="0" index="1" bw="24" slack="0"/>
<pin id="492" dir="1" index="2" bw="104" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_Val2_13_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="69" slack="0"/>
<pin id="497" dir="0" index="1" bw="104" slack="0"/>
<pin id="498" dir="0" index="2" bw="5" slack="0"/>
<pin id="499" dir="0" index="3" bw="8" slack="0"/>
<pin id="500" dir="1" index="4" bw="69" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_13/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_16_i_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="3" slack="0"/>
<pin id="507" dir="0" index="1" bw="104" slack="0"/>
<pin id="508" dir="0" index="2" bw="8" slack="0"/>
<pin id="509" dir="0" index="3" bw="8" slack="0"/>
<pin id="510" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16_i/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_i_cast_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="0"/>
<pin id="517" dir="0" index="1" bw="5" slack="2"/>
<pin id="518" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_i_cast/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="storemerge_i_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="2"/>
<pin id="522" dir="0" index="1" bw="5" slack="0"/>
<pin id="523" dir="0" index="2" bw="5" slack="0"/>
<pin id="524" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_i/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="storemerge_i_cast_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="0"/>
<pin id="529" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="storemerge_i_cast/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_Val2_23_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="2"/>
<pin id="533" dir="0" index="1" bw="3" slack="0"/>
<pin id="534" dir="0" index="2" bw="3" slack="1"/>
<pin id="535" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_23/3 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_35_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="3" slack="0"/>
<pin id="539" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="p_Val2_i_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="69" slack="1"/>
<pin id="544" dir="1" index="2" bw="69" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_i/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_Val2_15_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="69" slack="0"/>
<pin id="549" dir="0" index="2" bw="69" slack="1"/>
<pin id="550" dir="1" index="3" bw="69" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_15/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="p_Result_i2_i_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="29" slack="0"/>
<pin id="555" dir="0" index="1" bw="69" slack="0"/>
<pin id="556" dir="0" index="2" bw="7" slack="0"/>
<pin id="557" dir="0" index="3" bw="8" slack="0"/>
<pin id="558" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i2_i/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="p_Result_11_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="30" slack="0"/>
<pin id="565" dir="0" index="1" bw="29" slack="0"/>
<pin id="566" dir="0" index="2" bw="1" slack="0"/>
<pin id="567" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_11/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="p_Result_12_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="30" slack="0"/>
<pin id="573" dir="0" index="1" bw="30" slack="0"/>
<pin id="574" dir="0" index="2" bw="6" slack="0"/>
<pin id="575" dir="0" index="3" bw="1" slack="0"/>
<pin id="576" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_12/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="p_Result_13_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="0" index="2" bw="30" slack="0"/>
<pin id="585" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="val_assign_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="0" index="2" bw="1" slack="0"/>
<pin id="593" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="val_assign/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="Mx_zeros_V_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="0"/>
<pin id="599" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Mx_zeros_V/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_17_i_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="5" slack="0"/>
<pin id="603" dir="1" index="1" bw="69" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_i/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="p_Val2_17_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="69" slack="0"/>
<pin id="607" dir="0" index="1" bw="5" slack="0"/>
<pin id="608" dir="1" index="2" bw="69" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="p_Val2_17/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="Mx_V_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="40" slack="0"/>
<pin id="613" dir="0" index="1" bw="69" slack="0"/>
<pin id="614" dir="0" index="2" bw="6" slack="0"/>
<pin id="615" dir="0" index="3" bw="8" slack="0"/>
<pin id="616" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_V/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_20_i_cast_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="0"/>
<pin id="623" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20_i_cast/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="Ex_V_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="0"/>
<pin id="627" dir="0" index="1" bw="5" slack="0"/>
<pin id="628" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_V/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="isNeg_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="7" slack="0"/>
<pin id="634" dir="0" index="2" bw="4" slack="0"/>
<pin id="635" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_22_i_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="7" slack="0"/>
<pin id="642" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_22_i/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sh_assign_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="7" slack="0"/>
<pin id="648" dir="0" index="2" bw="7" slack="0"/>
<pin id="649" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_2/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="sh_assign_3_cast_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="7" slack="0"/>
<pin id="655" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_3_cast/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_23_i_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="7" slack="0"/>
<pin id="659" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_i/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_24_i_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="40" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_24_i/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_25_i_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="40" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_25_i/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="fout_V_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="40" slack="0"/>
<pin id="676" dir="0" index="2" bw="40" slack="0"/>
<pin id="677" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="fout_V/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_37_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="7" slack="0"/>
<pin id="683" dir="0" index="1" bw="7" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="OP1_V_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="40" slack="0"/>
<pin id="689" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V/3 "/>
</bind>
</comp>

<comp id="691" class="1004" name="p_Val2_9_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="41" slack="0"/>
<pin id="693" dir="0" index="1" bw="40" slack="0"/>
<pin id="694" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_14_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="40" slack="0"/>
<pin id="699" dir="0" index="1" bw="80" slack="0"/>
<pin id="700" dir="0" index="2" bw="7" slack="0"/>
<pin id="701" dir="0" index="3" bw="8" slack="0"/>
<pin id="702" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="y_V_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="40" slack="0"/>
<pin id="709" dir="1" index="1" bw="43" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_V/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_39_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="7" slack="0"/>
<pin id="713" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="yprescale_V_cast_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="6" slack="0"/>
<pin id="718" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="yprescale_V_cast/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="OP1_V_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="40" slack="1"/>
<pin id="723" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP1_V_1/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="p_Val2_s_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="40" slack="0"/>
<pin id="726" dir="0" index="1" bw="41" slack="0"/>
<pin id="727" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_15_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="40" slack="0"/>
<pin id="732" dir="0" index="1" bw="80" slack="0"/>
<pin id="733" dir="0" index="2" bw="7" slack="0"/>
<pin id="734" dir="0" index="3" bw="8" slack="0"/>
<pin id="735" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="z_V_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="40" slack="0"/>
<pin id="742" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="z_V/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="exitcond_i_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="6" slack="0"/>
<pin id="746" dir="0" index="1" bw="6" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/5 "/>
</bind>
</comp>

<comp id="750" class="1004" name="k_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="6" slack="0"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="756" class="1004" name="d_V_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="43" slack="0"/>
<pin id="759" dir="0" index="2" bw="7" slack="0"/>
<pin id="760" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="d_V/5 "/>
</bind>
</comp>

<comp id="764" class="1004" name="tmp_38_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="6" slack="0"/>
<pin id="766" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="y_s_V_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="43" slack="0"/>
<pin id="770" dir="0" index="1" bw="6" slack="0"/>
<pin id="771" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="y_s_V/5 "/>
</bind>
</comp>

<comp id="774" class="1004" name="r_V_4_i_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="43" slack="0"/>
<pin id="776" dir="0" index="1" bw="43" slack="0"/>
<pin id="777" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_4_i/5 "/>
</bind>
</comp>

<comp id="780" class="1004" name="r_V_i2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="43" slack="0"/>
<pin id="782" dir="0" index="1" bw="43" slack="0"/>
<pin id="783" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_i2/5 "/>
</bind>
</comp>

<comp id="786" class="1004" name="tx_V_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="43" slack="0"/>
<pin id="789" dir="0" index="2" bw="43" slack="0"/>
<pin id="790" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tx_V/5 "/>
</bind>
</comp>

<comp id="794" class="1004" name="x_s_V_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="43" slack="0"/>
<pin id="796" dir="0" index="1" bw="6" slack="0"/>
<pin id="797" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="x_s_V/5 "/>
</bind>
</comp>

<comp id="800" class="1004" name="r_V_1_i_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="43" slack="0"/>
<pin id="802" dir="0" index="1" bw="43" slack="0"/>
<pin id="803" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_1_i/5 "/>
</bind>
</comp>

<comp id="806" class="1004" name="r_V_i7_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="43" slack="0"/>
<pin id="808" dir="0" index="1" bw="43" slack="0"/>
<pin id="809" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_i7/5 "/>
</bind>
</comp>

<comp id="812" class="1004" name="ty_V_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="43" slack="0"/>
<pin id="815" dir="0" index="2" bw="43" slack="0"/>
<pin id="816" dir="1" index="3" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ty_V/5 "/>
</bind>
</comp>

<comp id="820" class="1004" name="tmp_40_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="6" slack="0"/>
<pin id="822" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_40/5 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_42_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="3" slack="2"/>
<pin id="827" dir="0" index="1" bw="3" slack="0"/>
<pin id="828" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_42/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="sel_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="4"/>
<pin id="832" dir="0" index="1" bw="3" slack="0"/>
<pin id="833" dir="0" index="2" bw="3" slack="2"/>
<pin id="834" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="p_Val2_27_cast_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="40" slack="0"/>
<pin id="838" dir="0" index="1" bw="126" slack="0"/>
<pin id="839" dir="0" index="2" bw="8" slack="0"/>
<pin id="840" dir="0" index="3" bw="8" slack="0"/>
<pin id="841" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_27_cast/6 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_41_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="126" slack="0"/>
<pin id="849" dir="0" index="2" bw="8" slack="0"/>
<pin id="850" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/6 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_46_cast_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46_cast/6 "/>
</bind>
</comp>

<comp id="858" class="1004" name="z_s_V_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="40" slack="0"/>
<pin id="861" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="z_s_V/6 "/>
</bind>
</comp>

<comp id="864" class="1004" name="z_s_V_cast_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="40" slack="0"/>
<pin id="866" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="z_s_V_cast/6 "/>
</bind>
</comp>

<comp id="868" class="1004" name="r_V_5_i_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="43" slack="1"/>
<pin id="870" dir="0" index="1" bw="40" slack="0"/>
<pin id="871" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_5_i/6 "/>
</bind>
</comp>

<comp id="874" class="1004" name="r_V_i_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="43" slack="1"/>
<pin id="876" dir="0" index="1" bw="40" slack="0"/>
<pin id="877" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_i/6 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tz_V_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="1"/>
<pin id="882" dir="0" index="1" bw="43" slack="0"/>
<pin id="883" dir="0" index="2" bw="43" slack="0"/>
<pin id="884" dir="1" index="3" bw="43" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tz_V/6 "/>
</bind>
</comp>

<comp id="887" class="1004" name="tmp_218_to_int_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_218_to_int/7 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_218_neg_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="0"/>
<pin id="893" dir="0" index="1" bw="32" slack="0"/>
<pin id="894" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_218_neg/7 "/>
</bind>
</comp>

<comp id="897" class="1004" name="tmp_50_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="0"/>
<pin id="899" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_50/7 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_216_to_int_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="0"/>
<pin id="904" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_216_to_int/7 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_216_neg_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="0"/>
<pin id="908" dir="0" index="1" bw="32" slack="0"/>
<pin id="909" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_216_neg/7 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_48_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="0"/>
<pin id="914" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_48/7 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_217_to_int_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="0"/>
<pin id="919" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_217_to_int/7 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_217_neg_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="0"/>
<pin id="923" dir="0" index="1" bw="32" slack="0"/>
<pin id="924" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_217_neg/7 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_49_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="0"/>
<pin id="929" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_49/7 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_214_to_int_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="0"/>
<pin id="934" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_214_to_int/7 "/>
</bind>
</comp>

<comp id="936" class="1004" name="tmp_214_neg_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="0"/>
<pin id="938" dir="0" index="1" bw="32" slack="0"/>
<pin id="939" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_214_neg/7 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_46_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="0"/>
<pin id="944" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_46/7 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_215_to_int_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="0"/>
<pin id="949" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_215_to_int/7 "/>
</bind>
</comp>

<comp id="951" class="1004" name="tmp_215_neg_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="0"/>
<pin id="953" dir="0" index="1" bw="32" slack="0"/>
<pin id="954" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_215_neg/7 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_47_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="0"/>
<pin id="959" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_47/7 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_213_to_int_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="32" slack="0"/>
<pin id="964" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_213_to_int/7 "/>
</bind>
</comp>

<comp id="966" class="1004" name="tmp_213_neg_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="0"/>
<pin id="968" dir="0" index="1" bw="32" slack="0"/>
<pin id="969" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_213_neg/7 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_45_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="0"/>
<pin id="974" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_45/7 "/>
</bind>
</comp>

<comp id="977" class="1004" name="tmp_212_to_int_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="0"/>
<pin id="979" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_212_to_int/7 "/>
</bind>
</comp>

<comp id="981" class="1004" name="tmp_212_neg_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="0"/>
<pin id="983" dir="0" index="1" bw="32" slack="0"/>
<pin id="984" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_212_neg/7 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_44_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="0"/>
<pin id="989" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_44/7 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_219_to_int_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="0"/>
<pin id="994" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_219_to_int/7 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_219_neg_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="32" slack="0"/>
<pin id="998" dir="0" index="1" bw="32" slack="0"/>
<pin id="999" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_219_neg/7 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="tmp_43_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="0"/>
<pin id="1004" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_43/7 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="mrv_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="64" slack="0"/>
<pin id="1009" dir="0" index="1" bw="32" slack="0"/>
<pin id="1010" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/7 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="mrv_1_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="64" slack="0"/>
<pin id="1015" dir="0" index="1" bw="32" slack="0"/>
<pin id="1016" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/7 "/>
</bind>
</comp>

<comp id="1019" class="1005" name="t_in_read_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="5"/>
<pin id="1021" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="t_in_read "/>
</bind>
</comp>

<comp id="1024" class="1005" name="p_Result_s_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="1" slack="4"/>
<pin id="1026" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1029" class="1005" name="tmp_s_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="5"/>
<pin id="1031" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1033" class="1005" name="tmp_36_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="1" slack="5"/>
<pin id="1035" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="closepath_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="1"/>
<pin id="1039" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="1043" class="1005" name="tmp_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="5" slack="2"/>
<pin id="1045" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1048" class="1005" name="p_Result_9_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="23" slack="1"/>
<pin id="1050" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="ref_4oPi_table_100_V_1_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="4" slack="1"/>
<pin id="1055" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ref_4oPi_table_100_V_1 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="tmp_34_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="4" slack="1"/>
<pin id="1060" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="p_Val2_13_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="69" slack="1"/>
<pin id="1065" dir="1" index="1" bw="69" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_13 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="tmp_16_i_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="3" slack="1"/>
<pin id="1071" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16_i "/>
</bind>
</comp>

<comp id="1074" class="1005" name="p_Val2_23_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="3" slack="2"/>
<pin id="1076" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_23 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="fout_V_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="40" slack="1"/>
<pin id="1082" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="fout_V "/>
</bind>
</comp>

<comp id="1085" class="1005" name="tmp_37_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="2"/>
<pin id="1087" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="y_V_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="43" slack="2"/>
<pin id="1091" dir="1" index="1" bw="43" slack="2"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="1094" class="1005" name="yprescale_V_cast_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="6" slack="2"/>
<pin id="1096" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="yprescale_V_cast "/>
</bind>
</comp>

<comp id="1099" class="1005" name="z_V_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="43" slack="1"/>
<pin id="1101" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="z_V "/>
</bind>
</comp>

<comp id="1107" class="1005" name="k_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="6" slack="0"/>
<pin id="1109" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1112" class="1005" name="d_V_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="1"/>
<pin id="1114" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="d_V "/>
</bind>
</comp>

<comp id="1117" class="1005" name="tx_V_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="43" slack="0"/>
<pin id="1119" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opset="tx_V "/>
</bind>
</comp>

<comp id="1122" class="1005" name="ty_V_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="43" slack="0"/>
<pin id="1124" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opset="ty_V "/>
</bind>
</comp>

<comp id="1127" class="1005" name="cordic_ctab_table_12_2_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="7" slack="1"/>
<pin id="1129" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="cordic_ctab_table_12_2 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="sel_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="3" slack="1"/>
<pin id="1134" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="sel "/>
</bind>
</comp>

<comp id="1136" class="1005" name="tz_V_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="43" slack="1"/>
<pin id="1138" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="tz_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="184"><net_src comp="6" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="219"><net_src comp="213" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="223"><net_src comp="114" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="116" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="112" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="142" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="235" pin="4"/><net_sink comp="257" pin=2"/></net>

<net id="265"><net_src comp="257" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="275"><net_src comp="224" pin="4"/><net_sink comp="269" pin=2"/></net>

<net id="276"><net_src comp="269" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="286"><net_src comp="112" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="287"><net_src comp="280" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="291"><net_src comp="174" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="314"><net_src comp="288" pin="1"/><net_sink comp="292" pin=18"/></net>

<net id="318"><net_src comp="176" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="174" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="342"><net_src comp="315" pin="1"/><net_sink comp="320" pin=14"/></net>

<net id="343"><net_src comp="315" pin="1"/><net_sink comp="320" pin=18"/></net>

<net id="349"><net_src comp="344" pin="3"/><net_sink comp="292" pin=8"/></net>

<net id="350"><net_src comp="344" pin="3"/><net_sink comp="292" pin=16"/></net>

<net id="351"><net_src comp="344" pin="3"/><net_sink comp="320" pin=2"/></net>

<net id="352"><net_src comp="344" pin="3"/><net_sink comp="320" pin=12"/></net>

<net id="353"><net_src comp="144" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="269" pin="4"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="280" pin="4"/><net_sink comp="344" pin=2"/></net>

<net id="361"><net_src comp="356" pin="3"/><net_sink comp="292" pin=10"/></net>

<net id="362"><net_src comp="356" pin="3"/><net_sink comp="292" pin=12"/></net>

<net id="363"><net_src comp="356" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="364"><net_src comp="356" pin="3"/><net_sink comp="320" pin=16"/></net>

<net id="365"><net_src comp="144" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="366"><net_src comp="257" pin="4"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="112" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="371"><net_src comp="180" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="8" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="368" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="10" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="386"><net_src comp="12" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="368" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="14" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="16" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="394"><net_src comp="380" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="18" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="380" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="20" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="380" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="22" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="414"><net_src comp="24" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="368" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="14" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="26" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="421"><net_src comp="368" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="28" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="380" pin="4"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="402" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="30" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="422" pin="2"/><net_sink comp="428" pin=2"/></net>

<net id="442"><net_src comp="32" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="428" pin="3"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="34" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="36" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="449"><net_src comp="436" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="454"><net_src comp="428" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="40" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="42" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="469"><net_src comp="193" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="477"><net_src comp="44" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="46" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="48" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="484"><net_src comp="471" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="455" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="481" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="485" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="501"><net_src comp="50" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="489" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="52" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="504"><net_src comp="54" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="511"><net_src comp="56" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="489" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="58" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="60" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="519"><net_src comp="62" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="526"><net_src comp="64" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="530"><net_src comp="520" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="74" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="531" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="76" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="551"><net_src comp="537" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="541" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="559"><net_src comp="78" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="546" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="80" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="562"><net_src comp="82" pin="0"/><net_sink comp="553" pin=3"/></net>

<net id="568"><net_src comp="84" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="553" pin="4"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="42" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="577"><net_src comp="86" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="563" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="579"><net_src comp="88" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="580"><net_src comp="90" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="586"><net_src comp="92" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="94" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="571" pin="4"/><net_sink comp="581" pin=2"/></net>

<net id="594"><net_src comp="96" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="581" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="596"><net_src comp="42" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="600"><net_src comp="589" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="597" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="546" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="617"><net_src comp="98" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="605" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="88" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="82" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="624"><net_src comp="597" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="527" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="621" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="636"><net_src comp="100" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="625" pin="2"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="102" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="643"><net_src comp="104" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="625" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="650"><net_src comp="631" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="639" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="625" pin="2"/><net_sink comp="645" pin=2"/></net>

<net id="656"><net_src comp="645" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="653" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="611" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="657" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="611" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="657" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="678"><net_src comp="631" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="661" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="667" pin="2"/><net_sink comp="673" pin=2"/></net>

<net id="685"><net_src comp="625" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="106" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="611" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="108" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="687" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="703"><net_src comp="110" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="691" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="705"><net_src comp="80" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="706"><net_src comp="60" pin="0"/><net_sink comp="697" pin=3"/></net>

<net id="710"><net_src comp="697" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="625" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="112" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="711" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="728"><net_src comp="721" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="108" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="736"><net_src comp="110" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="724" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="738"><net_src comp="80" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="739"><net_src comp="60" pin="0"/><net_sink comp="730" pin=3"/></net>

<net id="743"><net_src comp="730" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="748"><net_src comp="246" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="118" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="246" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="124" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="761"><net_src comp="126" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="213" pin="4"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="128" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="767"><net_src comp="246" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="772"><net_src comp="224" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="764" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="235" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="768" pin="2"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="235" pin="4"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="768" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="791"><net_src comp="756" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="780" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="774" pin="2"/><net_sink comp="786" pin=2"/></net>

<net id="798"><net_src comp="235" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="764" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="224" pin="4"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="794" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="224" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="794" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="817"><net_src comp="756" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="818"><net_src comp="800" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="819"><net_src comp="806" pin="2"/><net_sink comp="812" pin=2"/></net>

<net id="823"><net_src comp="246" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="829"><net_src comp="146" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="825" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="842"><net_src comp="148" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="205" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="844"><net_src comp="150" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="845"><net_src comp="152" pin="0"/><net_sink comp="836" pin=3"/></net>

<net id="851"><net_src comp="154" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="852"><net_src comp="205" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="853"><net_src comp="156" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="857"><net_src comp="846" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="862"><net_src comp="854" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="836" pin="4"/><net_sink comp="858" pin=1"/></net>

<net id="867"><net_src comp="858" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="872"><net_src comp="210" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="864" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="210" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="864" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="885"><net_src comp="874" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="886"><net_src comp="868" pin="2"/><net_sink comp="880" pin=2"/></net>

<net id="890"><net_src comp="356" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="895"><net_src comp="887" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="172" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="900"><net_src comp="891" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="905"><net_src comp="356" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="902" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="172" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="915"><net_src comp="906" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="292" pin=4"/></net>

<net id="920"><net_src comp="344" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="925"><net_src comp="917" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="172" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="930"><net_src comp="921" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="320" pin=4"/></net>

<net id="935"><net_src comp="344" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="940"><net_src comp="932" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="172" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="945"><net_src comp="936" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="292" pin=6"/></net>

<net id="950"><net_src comp="356" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="955"><net_src comp="947" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="172" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="960"><net_src comp="951" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="320" pin=6"/></net>

<net id="965"><net_src comp="356" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="970"><net_src comp="962" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="172" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="975"><net_src comp="966" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="320" pin=8"/></net>

<net id="980"><net_src comp="344" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="985"><net_src comp="977" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="172" pin="0"/><net_sink comp="981" pin=1"/></net>

<net id="990"><net_src comp="981" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="320" pin=10"/></net>

<net id="995"><net_src comp="344" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="1000"><net_src comp="992" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="172" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1005"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="1011"><net_src comp="178" pin="0"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="292" pin="20"/><net_sink comp="1007" pin=1"/></net>

<net id="1017"><net_src comp="1007" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="320" pin="20"/><net_sink comp="1013" pin=1"/></net>

<net id="1022"><net_src comp="180" pin="2"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="292" pin=14"/></net>

<net id="1027"><net_src comp="372" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1032"><net_src comp="390" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1036"><net_src comp="396" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1040"><net_src comp="402" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="1046"><net_src comp="408" pin="4"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="1051"><net_src comp="418" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1056"><net_src comp="186" pin="3"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1061"><net_src comp="451" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1066"><net_src comp="495" pin="4"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="1068"><net_src comp="1063" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="1072"><net_src comp="505" pin="4"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="1077"><net_src comp="531" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1079"><net_src comp="1074" pin="1"/><net_sink comp="830" pin=2"/></net>

<net id="1083"><net_src comp="673" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1088"><net_src comp="681" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1092"><net_src comp="707" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1097"><net_src comp="715" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="1102"><net_src comp="740" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1110"><net_src comp="750" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="1115"><net_src comp="756" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1120"><net_src comp="786" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="1125"><net_src comp="812" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1130"><net_src comp="198" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="1135"><net_src comp="830" pin="3"/><net_sink comp="1132" pin=0"/></net>

<net id="1139"><net_src comp="880" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="213" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ref_4oPi_table_100_V | {}
	Port: cordic_ctab_table_12_1 | {}
 - Input state : 
	Port: cordic_sincos_generi : t_in | {1 }
	Port: cordic_sincos_generi : ref_4oPi_table_100_V | {1 2 }
	Port: cordic_sincos_generi : cordic_ctab_table_12_1 | {5 6 }
  - Chain level:
	State 1
		p_Result_s : 1
		loc_V : 1
		tmp_s : 2
		StgValue_13 : 3
		tmp_36 : 2
		StgValue_15 : 3
		closepath : 2
		tmp : 1
		p_Result_9 : 1
		expv_op : 2
		addr_V : 3
		tmp_12 : 4
		tmp_5_i_i : 5
		ref_4oPi_table_100_V_1 : 6
		table_100_V : 7
		tmp_34 : 4
	State 2
		r_V : 1
		Med_V : 2
		lhs_V : 3
		rhs_V : 1
		r_V_1 : 4
		p_Val2_13 : 5
		tmp_16_i : 5
	State 3
		storemerge_i : 1
		storemerge_i_cast : 2
		tmp_35 : 1
		p_Val2_15 : 2
		p_Result_i2_i : 3
		p_Result_11 : 4
		p_Result_12 : 5
		p_Result_13 : 6
		val_assign : 7
		Mx_zeros_V : 8
		tmp_17_i : 9
		p_Val2_17 : 10
		Mx_V : 11
		tmp_20_i_cast : 9
		Ex_V : 10
		isNeg : 11
		tmp_22_i : 11
		sh_assign_2 : 12
		sh_assign_3_cast : 13
		tmp_23_i : 14
		tmp_24_i : 15
		tmp_25_i : 15
		fout_V : 16
		tmp_37 : 11
		StgValue_64 : 12
		OP1_V : 12
		p_Val2_9 : 13
		tmp_14 : 14
		y_V : 15
		tmp_39 : 11
		yprescale_V_cast : 12
	State 4
		p_Val2_s : 1
		tmp_15 : 2
		z_V : 3
	State 5
		exitcond_i : 1
		k : 1
		StgValue_84 : 2
		d_V : 1
		tmp_38 : 1
		y_s_V : 2
		r_V_4_i : 3
		r_V_i2 : 3
		tx_V : 4
		rend : 1
		x_s_V : 2
		r_V_1_i : 3
		r_V_i7 : 3
		ty_V : 4
		rend4 : 1
		tmp_40 : 1
		cordic_ctab_table_12_2 : 2
		p_Val2_21 : 3
		p_0 : 1
		p_1 : 1
		p_s : 1
		tmp_s_out : 2
		tmp_c_out : 2
	State 6
		p_Val2_27_cast : 1
		tmp_41 : 1
		tmp_46_cast : 2
		z_s_V : 3
		z_s_V_cast : 4
		r_V_5_i : 5
		r_V_i : 5
		tz_V : 6
		rend9 : 1
	State 7
		tmp_218_to_int : 1
		tmp_218_neg : 2
		tmp_50 : 2
		tmp_216_to_int : 1
		tmp_216_neg : 2
		tmp_48 : 2
		tmp_217_to_int : 1
		tmp_217_neg : 2
		tmp_49 : 2
		tmp_214_to_int : 1
		tmp_214_neg : 2
		tmp_46 : 2
		tmp_215_to_int : 1
		tmp_215_neg : 2
		tmp_47 : 2
		tmp_213_to_int : 1
		tmp_213_neg : 2
		tmp_45 : 2
		tmp_212_to_int : 1
		tmp_212_neg : 2
		tmp_44 : 2
		tmp_219_to_int : 1
		tmp_219_neg : 2
		tmp_43 : 2
		s_out_write_assign : 3
		c_out_write_assign : 3
		mrv : 4
		mrv_1 : 5
		StgValue_163 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|
|   call   | grp_scaled_fixed2ieee_fu_344 |    0    |  1.312  |   626   |   1304  |
|          | grp_scaled_fixed2ieee_fu_356 |    0    |  1.312  |   626   |   1304  |
|----------|------------------------------|---------|---------|---------|---------|
|          |          r_V_fu_465          |    0    |    0    |    0    |   330   |
|    shl   |       p_Val2_17_fu_605       |    0    |    0    |    0    |   203   |
|          |        tmp_25_i_fu_667       |    0    |    0    |    0    |   133   |
|----------|------------------------------|---------|---------|---------|---------|
|   ashr   |         y_s_V_fu_768         |    0    |    0    |    0    |   156   |
|          |         x_s_V_fu_794         |    0    |    0    |    0    |   156   |
|----------|------------------------------|---------|---------|---------|---------|
|          |         addr_V_fu_428        |    0    |    0    |    0    |    8    |
|          |      storemerge_i_fu_520     |    0    |    0    |    0    |    5    |
|          |       p_Val2_23_fu_531       |    0    |    0    |    0    |    3    |
|          |       p_Val2_15_fu_546       |    0    |    0    |    0    |    74   |
|  select  |      sh_assign_2_fu_645      |    0    |    0    |    0    |    7    |
|          |         fout_V_fu_673        |    0    |    0    |    0    |    40   |
|          |          tx_V_fu_786         |    0    |    0    |    0    |    47   |
|          |          ty_V_fu_812         |    0    |    0    |    0    |    47   |
|          |          sel_fu_830          |    0    |    0    |    0    |    3    |
|          |          tz_V_fu_880         |    0    |    0    |    0    |    47   |
|----------|------------------------------|---------|---------|---------|---------|
|          |        p_Val2_i_fu_541       |    0    |    0    |    0    |    76   |
|          |          Ex_V_fu_625         |    0    |    0    |    0    |    15   |
|          |        tmp_22_i_fu_639       |    0    |    0    |    0    |    15   |
|    sub   |    yprescale_V_cast_fu_715   |    0    |    0    |    0    |    15   |
|          |        r_V_4_i_fu_774        |    0    |    0    |    0    |    50   |
|          |        r_V_1_i_fu_800        |    0    |    0    |    0    |    50   |
|          |        r_V_5_i_fu_868        |    0    |    0    |    0    |    50   |
|----------|------------------------------|---------|---------|---------|---------|
|          |         tmp_42_fu_825        |    0    |    0    |    0    |    3    |
|          |      tmp_218_neg_fu_891      |    0    |    0    |    0    |    32   |
|          |      tmp_216_neg_fu_906      |    0    |    0    |    0    |    32   |
|          |      tmp_217_neg_fu_921      |    0    |    0    |    0    |    32   |
|    xor   |      tmp_214_neg_fu_936      |    0    |    0    |    0    |    32   |
|          |      tmp_215_neg_fu_951      |    0    |    0    |    0    |    32   |
|          |      tmp_213_neg_fu_966      |    0    |    0    |    0    |    32   |
|          |      tmp_212_neg_fu_981      |    0    |    0    |    0    |    32   |
|          |      tmp_219_neg_fu_996      |    0    |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|---------|
|          |        expv_op_fu_422        |    0    |    0    |    0    |    15   |
|          |        p_i_cast_fu_515       |    0    |    0    |    0    |    15   |
|          |           k_fu_750           |    0    |    0    |    0    |    15   |
|    add   |         r_V_i2_fu_780        |    0    |    0    |    0    |    50   |
|          |         r_V_i7_fu_806        |    0    |    0    |    0    |    50   |
|          |         z_s_V_fu_858         |    0    |    0    |    0    |    47   |
|          |         r_V_i_fu_874         |    0    |    0    |    0    |    50   |
|----------|------------------------------|---------|---------|---------|---------|
|          |         r_V_1_fu_489         |    15   |    0    |    0    |    90   |
|    mul   |        p_Val2_9_fu_691       |    6    |    0    |    0    |    28   |
|          |        p_Val2_s_fu_724       |    6    |    0    |    0    |    28   |
|----------|------------------------------|---------|---------|---------|---------|
|   lshr   |        tmp_24_i_fu_661       |    0    |    0    |    0    |   133   |
|----------|------------------------------|---------|---------|---------|---------|
|   cttz   |       val_assign_fu_589      |    0    |    0    |    40   |    36   |
|----------|------------------------------|---------|---------|---------|---------|
|          |         tmp_s_fu_390         |    0    |    0    |    0    |    11   |
|          |         tmp_36_fu_396        |    0    |    0    |    0    |    11   |
|   icmp   |       closepath_fu_402       |    0    |    0    |    0    |    11   |
|          |         tmp_37_fu_681        |    0    |    0    |    0    |    11   |
|          |       exitcond_i_fu_744      |    0    |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|---------|
|   read   |     t_in_read_read_fu_180    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |       p_Result_s_fu_372      |    0    |    0    |    0    |    0    |
| bitselect|         isNeg_fu_631         |    0    |    0    |    0    |    0    |
|          |          d_V_fu_756          |    0    |    0    |    0    |    0    |
|          |         tmp_41_fu_846        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |         loc_V_fu_380         |    0    |    0    |    0    |    0    |
|          |          tmp_fu_408          |    0    |    0    |    0    |    0    |
|          |         tmp_12_fu_436        |    0    |    0    |    0    |    0    |
|          |         Med_V_fu_471         |    0    |    0    |    0    |    0    |
|          |       p_Val2_13_fu_495       |    0    |    0    |    0    |    0    |
|partselect|        tmp_16_i_fu_505       |    0    |    0    |    0    |    0    |
|          |     p_Result_i2_i_fu_553     |    0    |    0    |    0    |    0    |
|          |      p_Result_12_fu_571      |    0    |    0    |    0    |    0    |
|          |          Mx_V_fu_611         |    0    |    0    |    0    |    0    |
|          |         tmp_14_fu_697        |    0    |    0    |    0    |    0    |
|          |         tmp_15_fu_730        |    0    |    0    |    0    |    0    |
|          |     p_Val2_27_cast_fu_836    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |       p_Result_9_fu_418      |    0    |    0    |    0    |    0    |
|          |         tmp_34_fu_451        |    0    |    0    |    0    |    0    |
|   trunc  |         tmp_35_fu_537        |    0    |    0    |    0    |    0    |
|          |       Mx_zeros_V_fu_597      |    0    |    0    |    0    |    0    |
|          |         tmp_39_fu_711        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |       tmp_5_i_i_fu_446       |    0    |    0    |    0    |    0    |
|          |       tmp_7_i_i_fu_462       |    0    |    0    |    0    |    0    |
|          |         lhs_V_fu_481         |    0    |    0    |    0    |    0    |
|          |         rhs_V_fu_485         |    0    |    0    |    0    |    0    |
|          |        tmp_17_i_fu_601       |    0    |    0    |    0    |    0    |
|          |     tmp_20_i_cast_fu_621     |    0    |    0    |    0    |    0    |
|          |        tmp_23_i_fu_657       |    0    |    0    |    0    |    0    |
|   zext   |         OP1_V_fu_687         |    0    |    0    |    0    |    0    |
|          |          y_V_fu_707          |    0    |    0    |    0    |    0    |
|          |        OP1_V_1_fu_721        |    0    |    0    |    0    |    0    |
|          |          z_V_fu_740          |    0    |    0    |    0    |    0    |
|          |         tmp_38_fu_764        |    0    |    0    |    0    |    0    |
|          |         tmp_40_fu_820        |    0    |    0    |    0    |    0    |
|          |      tmp_46_cast_fu_854      |    0    |    0    |    0    |    0    |
|          |       z_s_V_cast_fu_864      |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|          |      p_Result_10_fu_455      |    0    |    0    |    0    |    0    |
|bitconcatenate|      p_Result_11_fu_563      |    0    |    0    |    0    |    0    |
|          |      p_Result_13_fu_581      |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   sext   |   storemerge_i_cast_fu_527   |    0    |    0    |    0    |    0    |
|          |    sh_assign_3_cast_fu_653   |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|insertvalue|          mrv_fu_1007         |    0    |    0    |    0    |    0    |
|          |         mrv_1_fu_1013        |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|
|   Total  |                              |    27   |  2.624  |   1292  |   5009  |
|----------|------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|   c_out_write_assign_reg_315  |   32   |
|       closepath_reg_1037      |    1   |
|cordic_ctab_table_12_2_reg_1127|    7   |
|          d_V_reg_1112         |    1   |
|        fout_V_reg_1080        |   40   |
|           k_reg_1107          |    6   |
|          p_0_reg_253          |   43   |
|          p_1_reg_266          |   43   |
|      p_Result_9_reg_1048      |   23   |
|      p_Result_s_reg_1024      |    1   |
|       p_Val2_13_reg_1063      |   69   |
|       p_Val2_18_reg_210       |   43   |
|        p_Val2_1_reg_220       |   43   |
|       p_Val2_23_reg_1074      |    3   |
|        p_Val2_2_reg_231       |   43   |
|          p_s_reg_277          |    6   |
|ref_4oPi_table_100_V_1_reg_1053|    4   |
|   s_out_write_assign_reg_288  |   32   |
|          sel_reg_1132         |    3   |
|       sh_assign_reg_242       |    6   |
|       t_in_read_reg_1019      |   32   |
|       tmp_16_i_reg_1069       |    3   |
|        tmp_34_reg_1058        |    4   |
|        tmp_36_reg_1033        |    1   |
|        tmp_37_reg_1085        |    1   |
|          tmp_reg_1043         |    5   |
|         tmp_s_reg_1029        |    1   |
|         tx_V_reg_1117         |   43   |
|         ty_V_reg_1122         |   43   |
|         tz_V_reg_1136         |   43   |
|          y_V_reg_1089         |   43   |
|   yprescale_V_cast_reg_1094   |    6   |
|          z_V_reg_1099         |   43   |
+-------------------------------+--------+
|             Total             |   717  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_193     |  p0  |   2  |   4  |    8   ||    9    |
|      grp_access_fu_205     |  p0  |   2  |   7  |   14   ||    9    |
|         p_0_reg_253        |  p0  |   2  |  43  |   86   ||    9    |
| c_out_write_assign_reg_315 |  p0  |   2  |  32  |   64   |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   172  ||  2.624  ||    27   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   27   |    2   |  1292  |  5009  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |   717  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   27   |    5   |  2009  |  5036  |
+-----------+--------+--------+--------+--------+
