{"Source Block": ["hdl/library/axi_adrv9001/adrv9001_aligner4.v@53:75@HdlStmProcess", "    end\n    ivalid_d <= ivalid;\n  end\n\n  reg [1:0] phase = 'h0;\n  always @(posedge clk) begin\n    if (ivalid) begin\n      if ((strobe != 'b1111) && (strobe != 'b0000)) begin\n        casex (strobe)\n          'b1xxx  : phase <= 0;\n          'b01xx  : phase <= 1;\n          'b001x  : phase <= 2;\n          'b0001  : phase <= 3;\n          default : phase <= phase;\n        endcase\n      end\n    end\n  end\n\n  always @(posedge clk) begin\n    case (phase)\n      0 : odata <= idata_d;\n      1 : odata <= {idata_d[2:0],idata[3:3]};\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[59, "    if (ivalid) begin\n"]], "Add": [[59, "    if (rst) begin\n"], [59, "      phase <= 0;\n"], [59, "    end else if (ivalid) begin\n"]]}}