GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded
Accel-Sim [build accelsim-commit-e02c99dbadefc0b9dc95317100be2a446eec142c_modified_0.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fcf5c900000,65536
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-1.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 1
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fcf8d000000
-local mem base_addr = 0x00007fcf8b000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-1.traceg
launching kernel name: _Z4copyPfS_ii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4copyPfS_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z4copyPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 1: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 6009
gpu_sim_insn = 245760
gpu_ipc =      40.8987
gpu_tot_sim_cycle = 6009
gpu_tot_sim_insn = 245760
gpu_tot_ipc =      40.8987
gpu_tot_issued_cta = 64
gpu_occupancy = 22.2760% 
gpu_tot_occupancy = 22.2760% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6816
partiton_level_parallism_total  =       0.6816
partiton_level_parallism_util =      12.4121
partiton_level_parallism_util_total  =      12.4121
L2_BW  =      24.6919 GB/Sec
L2_BW_total  =      24.6919 GB/Sec
gpu_total_sim_rate=81920

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[18]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[20]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_cache_core[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2
	L1D_total_cache_accesses = 4096
	L1D_total_cache_misses = 4096
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 381
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 380
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 245760
gpgpu_n_tot_w_icount = 7680
gpgpu_n_stall_shd_mem = 1024
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 2048
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1024
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1869	W0_Idle:48437	W0_Scoreboard:114870	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7680
single_issue_nums: WS0:1920	WS1:1920	WS2:1920	WS3:1920	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16384 {8:2048,}
maxmflatency = 648 
max_icnt2mem_latency = 127 
maxmrqlatency = 61 
max_icnt2sh_latency = 21 
averagemflatency = 405 
avg_icnt2mem_latency = 63 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 3 
mrq_lat_table:40 	11 	59 	250 	572 	1116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1983 	117 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2592 	1504 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3357 	485 	214 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5543      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5551         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5544      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5550      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        565       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        570       564    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        571       566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        567       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        577       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        568       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        573       579    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        568       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        571       578    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        577       568    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        576       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        571       568    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        572       568    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        563       568    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        566       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        564       568    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        623       630       259       260         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        634       627       249       259         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        629       632       259       262         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        636       621       249       259         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        640       640       265       257         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       648       257       257         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        632       642       262       253         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        639       641       254       250         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        630       638       261       254         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       637       251       248         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        636       637       261       256         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        639       638       251       247         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        640       631       265       259         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        634       646       265       255         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        631       637       265       256         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        636       632       264       253         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18579 n_nop=18449 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=562 dram_eff=0.911
bk0: 64a 18118i bk1: 64a 18103i bk2: 0a 18579i bk3: 0a 18579i bk4: 0a 18579i bk5: 0a 18579i bk6: 0a 18579i bk7: 0a 18579i bk8: 0a 18579i bk9: 0a 18579i bk10: 0a 18579i bk11: 0a 18579i bk12: 0a 18579i bk13: 0a 18579i bk14: 0a 18579i bk15: 0a 18579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.027558 
total_CMD = 18579 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18579 
n_nop = 18449 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006889 
Either_Row_CoL_Bus_Util = 0.006997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.660800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.6608
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18579 n_nop=18449 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=562 dram_eff=0.911
bk0: 64a 18117i bk1: 64a 18123i bk2: 0a 18577i bk3: 0a 18579i bk4: 0a 18579i bk5: 0a 18579i bk6: 0a 18579i bk7: 0a 18579i bk8: 0a 18579i bk9: 0a 18579i bk10: 0a 18579i bk11: 0a 18579i bk12: 0a 18579i bk13: 0a 18579i bk14: 0a 18579i bk15: 0a 18580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.933457
Bank_Level_Parallism_Col = 1.933333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.933333 

BW Util details:
bwutil = 0.027558 
total_CMD = 18579 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18035 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18579 
n_nop = 18449 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006889 
Either_Row_CoL_Bus_Util = 0.006997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.575542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.575542
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18579 n_nop=18449 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=560 dram_eff=0.9143
bk0: 64a 18105i bk1: 64a 18114i bk2: 0a 18577i bk3: 0a 18579i bk4: 0a 18579i bk5: 0a 18579i bk6: 0a 18579i bk7: 0a 18579i bk8: 0a 18579i bk9: 0a 18579i bk10: 0a 18579i bk11: 0a 18579i bk12: 0a 18579i bk13: 0a 18579i bk14: 0a 18579i bk15: 0a 18580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.027558 
total_CMD = 18579 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18037 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18579 
n_nop = 18449 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006889 
Either_Row_CoL_Bus_Util = 0.006997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.664568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.664568
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18579 n_nop=18449 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=560 dram_eff=0.9143
bk0: 64a 18105i bk1: 64a 18114i bk2: 0a 18577i bk3: 0a 18579i bk4: 0a 18579i bk5: 0a 18579i bk6: 0a 18579i bk7: 0a 18579i bk8: 0a 18579i bk9: 0a 18579i bk10: 0a 18579i bk11: 0a 18579i bk12: 0a 18579i bk13: 0a 18579i bk14: 0a 18579i bk15: 0a 18580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.027558 
total_CMD = 18579 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18037 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18579 
n_nop = 18449 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006889 
Either_Row_CoL_Bus_Util = 0.006997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.574950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.57495
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18579 n_nop=18449 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=560 dram_eff=0.9143
bk0: 64a 18105i bk1: 64a 18114i bk2: 0a 18577i bk3: 0a 18579i bk4: 0a 18579i bk5: 0a 18579i bk6: 0a 18579i bk7: 0a 18579i bk8: 0a 18579i bk9: 0a 18579i bk10: 0a 18579i bk11: 0a 18579i bk12: 0a 18579i bk13: 0a 18579i bk14: 0a 18579i bk15: 0a 18580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.027558 
total_CMD = 18579 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18037 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18579 
n_nop = 18449 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006889 
Either_Row_CoL_Bus_Util = 0.006997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.782120 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.78212
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18579 n_nop=18449 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=566 dram_eff=0.9046
bk0: 64a 18120i bk1: 64a 18117i bk2: 0a 18579i bk3: 0a 18579i bk4: 0a 18579i bk5: 0a 18579i bk6: 0a 18579i bk7: 0a 18579i bk8: 0a 18579i bk9: 0a 18579i bk10: 0a 18579i bk11: 0a 18579i bk12: 0a 18579i bk13: 0a 18579i bk14: 0a 18579i bk15: 0a 18579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.027558 
total_CMD = 18579 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 18031 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18579 
n_nop = 18449 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006889 
Either_Row_CoL_Bus_Util = 0.006997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.696109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.696109
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18579 n_nop=18449 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=562 dram_eff=0.911
bk0: 64a 18118i bk1: 64a 18103i bk2: 0a 18579i bk3: 0a 18579i bk4: 0a 18579i bk5: 0a 18579i bk6: 0a 18579i bk7: 0a 18579i bk8: 0a 18579i bk9: 0a 18579i bk10: 0a 18579i bk11: 0a 18579i bk12: 0a 18579i bk13: 0a 18579i bk14: 0a 18579i bk15: 0a 18579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.027558 
total_CMD = 18579 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18579 
n_nop = 18449 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006889 
Either_Row_CoL_Bus_Util = 0.006997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.806879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.806879
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18579 n_nop=18449 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=562 dram_eff=0.911
bk0: 64a 18118i bk1: 64a 18108i bk2: 0a 18579i bk3: 0a 18579i bk4: 0a 18579i bk5: 0a 18579i bk6: 0a 18579i bk7: 0a 18579i bk8: 0a 18579i bk9: 0a 18579i bk10: 0a 18579i bk11: 0a 18579i bk12: 0a 18579i bk13: 0a 18579i bk14: 0a 18579i bk15: 0a 18579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.027558 
total_CMD = 18579 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18579 
n_nop = 18449 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006889 
Either_Row_CoL_Bus_Util = 0.006997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.671296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.671296
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18579 n_nop=18449 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=562 dram_eff=0.911
bk0: 64a 18118i bk1: 64a 18103i bk2: 0a 18579i bk3: 0a 18579i bk4: 0a 18579i bk5: 0a 18579i bk6: 0a 18579i bk7: 0a 18579i bk8: 0a 18579i bk9: 0a 18579i bk10: 0a 18579i bk11: 0a 18579i bk12: 0a 18579i bk13: 0a 18579i bk14: 0a 18579i bk15: 0a 18579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.027558 
total_CMD = 18579 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18579 
n_nop = 18449 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006889 
Either_Row_CoL_Bus_Util = 0.006997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.715001 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.715001
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18579 n_nop=18449 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=566 dram_eff=0.9046
bk0: 64a 18117i bk1: 64a 18120i bk2: 0a 18577i bk3: 0a 18579i bk4: 0a 18579i bk5: 0a 18579i bk6: 0a 18579i bk7: 0a 18579i bk8: 0a 18579i bk9: 0a 18579i bk10: 0a 18579i bk11: 0a 18579i bk12: 0a 18579i bk13: 0a 18579i bk14: 0a 18579i bk15: 0a 18580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.027558 
total_CMD = 18579 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 18031 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18579 
n_nop = 18449 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006889 
Either_Row_CoL_Bus_Util = 0.006997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.651111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.651111
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18579 n_nop=18449 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=560 dram_eff=0.9143
bk0: 64a 18105i bk1: 64a 18114i bk2: 0a 18577i bk3: 0a 18579i bk4: 0a 18579i bk5: 0a 18579i bk6: 0a 18579i bk7: 0a 18579i bk8: 0a 18579i bk9: 0a 18579i bk10: 0a 18579i bk11: 0a 18579i bk12: 0a 18579i bk13: 0a 18579i bk14: 0a 18579i bk15: 0a 18580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.027558 
total_CMD = 18579 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18037 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18579 
n_nop = 18449 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006889 
Either_Row_CoL_Bus_Util = 0.006997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.741590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.74159
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18579 n_nop=18449 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=560 dram_eff=0.9143
bk0: 64a 18110i bk1: 64a 18114i bk2: 0a 18577i bk3: 0a 18579i bk4: 0a 18579i bk5: 0a 18579i bk6: 0a 18579i bk7: 0a 18579i bk8: 0a 18579i bk9: 0a 18579i bk10: 0a 18579i bk11: 0a 18579i bk12: 0a 18579i bk13: 0a 18579i bk14: 0a 18579i bk15: 0a 18580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.027558 
total_CMD = 18579 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18037 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18579 
n_nop = 18449 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006889 
Either_Row_CoL_Bus_Util = 0.006997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.623984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.623984
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18579 n_nop=18449 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=560 dram_eff=0.9143
bk0: 64a 18105i bk1: 64a 18114i bk2: 0a 18577i bk3: 0a 18579i bk4: 0a 18579i bk5: 0a 18579i bk6: 0a 18579i bk7: 0a 18579i bk8: 0a 18579i bk9: 0a 18579i bk10: 0a 18579i bk11: 0a 18579i bk12: 0a 18579i bk13: 0a 18579i bk14: 0a 18579i bk15: 0a 18580i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.027558 
total_CMD = 18579 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 18037 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18579 
n_nop = 18449 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006889 
Either_Row_CoL_Bus_Util = 0.006997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.697454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.697454
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18579 n_nop=18449 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=562 dram_eff=0.911
bk0: 64a 18118i bk1: 64a 18117i bk2: 0a 18579i bk3: 0a 18579i bk4: 0a 18579i bk5: 0a 18579i bk6: 0a 18579i bk7: 0a 18579i bk8: 0a 18579i bk9: 0a 18579i bk10: 0a 18579i bk11: 0a 18579i bk12: 0a 18579i bk13: 0a 18579i bk14: 0a 18579i bk15: 0a 18579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.942699
Bank_Level_Parallism_Col = 1.942593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.942593 

BW Util details:
bwutil = 0.027558 
total_CMD = 18579 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18035 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18579 
n_nop = 18449 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006889 
Either_Row_CoL_Bus_Util = 0.006997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.593358 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.593358
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18579 n_nop=18449 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=562 dram_eff=0.911
bk0: 64a 18118i bk1: 64a 18103i bk2: 0a 18579i bk3: 0a 18579i bk4: 0a 18579i bk5: 0a 18579i bk6: 0a 18579i bk7: 0a 18579i bk8: 0a 18579i bk9: 0a 18579i bk10: 0a 18579i bk11: 0a 18579i bk12: 0a 18579i bk13: 0a 18579i bk14: 0a 18579i bk15: 0a 18579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.027558 
total_CMD = 18579 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18579 
n_nop = 18449 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006889 
Either_Row_CoL_Bus_Util = 0.006997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.706174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.706174
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=18579 n_nop=18449 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02756
n_activity=562 dram_eff=0.911
bk0: 64a 18118i bk1: 64a 18103i bk2: 0a 18579i bk3: 0a 18579i bk4: 0a 18579i bk5: 0a 18579i bk6: 0a 18579i bk7: 0a 18579i bk8: 0a 18579i bk9: 0a 18579i bk10: 0a 18579i bk11: 0a 18579i bk12: 0a 18579i bk13: 0a 18579i bk14: 0a 18579i bk15: 0a 18579i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.027558 
total_CMD = 18579 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 18035 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18579 
n_nop = 18449 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.006889 
Either_Row_CoL_Bus_Util = 0.006997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.606868 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.606868

========= L2 cache stats =========
L2_cache_bank[0]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4096
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2048
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=4096
icnt_total_pkts_simt_to_mem=4096
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4096
Req_Network_cycles = 6009
Req_Network_injected_packets_per_cycle =       0.6816 
Req_Network_conflicts_per_cycle =       0.4535
Req_Network_conflicts_per_cycle_util =       8.2576
Req_Bank_Level_Parallism =      12.4121
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2054
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0213

Reply_Network_injected_packets_num = 4096
Reply_Network_cycles = 6009
Reply_Network_injected_packets_per_cycle =        0.6816
Reply_Network_conflicts_per_cycle =        0.2817
Reply_Network_conflicts_per_cycle_util =       4.3860
Reply_Bank_Level_Parallism =      10.6114
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0229
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0148
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 81920 (inst/sec)
gpgpu_simulation_rate = 2003 (cycle/sec)
gpgpu_silicon_slowdown = 565152x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-2.traceg
-kernel name = _Z4copyPfS_ii
-kernel id = 2
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fcf8d000000
-local mem base_addr = 0x00007fcf8b000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-2.traceg
launching kernel name: _Z4copyPfS_ii uid: 2
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z4copyPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z4copyPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 2: size 0
kernel_name = _Z4copyPfS_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 5669
gpu_sim_insn = 245760
gpu_ipc =      43.3516
gpu_tot_sim_cycle = 11678
gpu_tot_sim_insn = 491520
gpu_tot_ipc =      42.0894
gpu_tot_issued_cta = 128
gpu_occupancy = 22.1289% 
gpu_tot_occupancy = 22.2177% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7225
partiton_level_parallism_total  =       0.7015
partiton_level_parallism_util =      16.0627
partiton_level_parallism_util_total  =      14.0034
L2_BW  =      26.1728 GB/Sec
L2_BW_total  =      25.4108 GB/Sec
gpu_total_sim_rate=98304

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[1]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[3]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[4]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[5]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[7]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[11]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[12]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[13]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[14]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[15]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[16]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[17]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[18]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[19]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[20]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[21]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[22]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[23]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[24]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[25]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[26]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[27]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[28]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[29]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[30]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[31]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[32]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[33]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[34]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[35]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[36]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[37]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[38]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[39]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[40]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[41]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[42]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_cache_core[43]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[44]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 3
	L1D_cache_core[45]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
	L1D_total_cache_accesses = 8192
	L1D_total_cache_misses = 8192
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 707
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 702
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 5
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
30, 30, 30, 30, 30, 30, 30, 30, 15, 15, 15, 15, 15, 15, 15, 15, 
gpgpu_n_tot_thrd_icount = 491520
gpgpu_n_tot_w_icount = 15360
gpgpu_n_stall_shd_mem = 2048
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4096
gpgpu_n_mem_write_global = 4096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 32768
gpgpu_n_store_insn = 32768
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2048
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3769	W0_Idle:96347	W0_Scoreboard:171104	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:15360
single_issue_nums: WS0:3840	WS1:3840	WS2:3840	WS3:3840	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32768 {8:4096,}
maxmflatency = 648 
max_icnt2mem_latency = 127 
maxmrqlatency = 61 
max_icnt2sh_latency = 26 
averagemflatency = 357 
avg_icnt2mem_latency = 80 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 4 
mrq_lat_table:40 	11 	59 	250 	572 	1116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4791 	1405 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5424 	2768 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6430 	1110 	508 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5543      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5551         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5544      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5550      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        828       832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        830       832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        833       826    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        827       828    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        835       833    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        828       842    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        831       838    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        828       838    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        832       839    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        838       839    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        837       834    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        832       835    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        833       830    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        825       832    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        827       835    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        825       834    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        623       630       259       260         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        634       627       255       259         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        629       632       259       262         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        636       621       252       259         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        640       640       265       258         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       648       257       261         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        632       642       262       257         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        639       641       260       260         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        630       638       261       254         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       637       258       256         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        636       637       261       256         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        639       638       260       254         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        640       631       265       259         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        634       646       265       261         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        631       637       265       256         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        636       632       264       259         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36109 n_nop=35979 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=562 dram_eff=0.911
bk0: 64a 35648i bk1: 64a 35633i bk2: 0a 36109i bk3: 0a 36109i bk4: 0a 36109i bk5: 0a 36109i bk6: 0a 36109i bk7: 0a 36109i bk8: 0a 36109i bk9: 0a 36109i bk10: 0a 36109i bk11: 0a 36109i bk12: 0a 36109i bk13: 0a 36109i bk14: 0a 36109i bk15: 0a 36109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.014179 
total_CMD = 36109 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36109 
n_nop = 35979 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003545 
Either_Row_CoL_Bus_Util = 0.003600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.339998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.339998
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36109 n_nop=35979 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=562 dram_eff=0.911
bk0: 64a 35647i bk1: 64a 35653i bk2: 0a 36107i bk3: 0a 36109i bk4: 0a 36109i bk5: 0a 36109i bk6: 0a 36109i bk7: 0a 36109i bk8: 0a 36109i bk9: 0a 36109i bk10: 0a 36109i bk11: 0a 36109i bk12: 0a 36109i bk13: 0a 36109i bk14: 0a 36109i bk15: 0a 36110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.933457
Bank_Level_Parallism_Col = 1.933333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.933333 

BW Util details:
bwutil = 0.014179 
total_CMD = 36109 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35565 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36109 
n_nop = 35979 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003545 
Either_Row_CoL_Bus_Util = 0.003600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.296131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.296131
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36109 n_nop=35979 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=560 dram_eff=0.9143
bk0: 64a 35635i bk1: 64a 35644i bk2: 0a 36107i bk3: 0a 36109i bk4: 0a 36109i bk5: 0a 36109i bk6: 0a 36109i bk7: 0a 36109i bk8: 0a 36109i bk9: 0a 36109i bk10: 0a 36109i bk11: 0a 36109i bk12: 0a 36109i bk13: 0a 36109i bk14: 0a 36109i bk15: 0a 36110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.014179 
total_CMD = 36109 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35567 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36109 
n_nop = 35979 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003545 
Either_Row_CoL_Bus_Util = 0.003600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.341937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.341937
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36109 n_nop=35979 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=560 dram_eff=0.9143
bk0: 64a 35635i bk1: 64a 35644i bk2: 0a 36107i bk3: 0a 36109i bk4: 0a 36109i bk5: 0a 36109i bk6: 0a 36109i bk7: 0a 36109i bk8: 0a 36109i bk9: 0a 36109i bk10: 0a 36109i bk11: 0a 36109i bk12: 0a 36109i bk13: 0a 36109i bk14: 0a 36109i bk15: 0a 36110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.014179 
total_CMD = 36109 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35567 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36109 
n_nop = 35979 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003545 
Either_Row_CoL_Bus_Util = 0.003600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.295827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.295827
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36109 n_nop=35979 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=560 dram_eff=0.9143
bk0: 64a 35635i bk1: 64a 35644i bk2: 0a 36107i bk3: 0a 36109i bk4: 0a 36109i bk5: 0a 36109i bk6: 0a 36109i bk7: 0a 36109i bk8: 0a 36109i bk9: 0a 36109i bk10: 0a 36109i bk11: 0a 36109i bk12: 0a 36109i bk13: 0a 36109i bk14: 0a 36109i bk15: 0a 36110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.014179 
total_CMD = 36109 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35567 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36109 
n_nop = 35979 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003545 
Either_Row_CoL_Bus_Util = 0.003600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.402420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.40242
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36109 n_nop=35979 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=566 dram_eff=0.9046
bk0: 64a 35650i bk1: 64a 35647i bk2: 0a 36109i bk3: 0a 36109i bk4: 0a 36109i bk5: 0a 36109i bk6: 0a 36109i bk7: 0a 36109i bk8: 0a 36109i bk9: 0a 36109i bk10: 0a 36109i bk11: 0a 36109i bk12: 0a 36109i bk13: 0a 36109i bk14: 0a 36109i bk15: 0a 36109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.014179 
total_CMD = 36109 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 35561 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36109 
n_nop = 35979 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003545 
Either_Row_CoL_Bus_Util = 0.003600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.358166 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.358166
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36109 n_nop=35979 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=562 dram_eff=0.911
bk0: 64a 35648i bk1: 64a 35633i bk2: 0a 36109i bk3: 0a 36109i bk4: 0a 36109i bk5: 0a 36109i bk6: 0a 36109i bk7: 0a 36109i bk8: 0a 36109i bk9: 0a 36109i bk10: 0a 36109i bk11: 0a 36109i bk12: 0a 36109i bk13: 0a 36109i bk14: 0a 36109i bk15: 0a 36109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.014179 
total_CMD = 36109 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36109 
n_nop = 35979 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003545 
Either_Row_CoL_Bus_Util = 0.003600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.415160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.41516
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36109 n_nop=35979 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=562 dram_eff=0.911
bk0: 64a 35648i bk1: 64a 35638i bk2: 0a 36109i bk3: 0a 36109i bk4: 0a 36109i bk5: 0a 36109i bk6: 0a 36109i bk7: 0a 36109i bk8: 0a 36109i bk9: 0a 36109i bk10: 0a 36109i bk11: 0a 36109i bk12: 0a 36109i bk13: 0a 36109i bk14: 0a 36109i bk15: 0a 36109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.014179 
total_CMD = 36109 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36109 
n_nop = 35979 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003545 
Either_Row_CoL_Bus_Util = 0.003600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.345399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.345399
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36109 n_nop=35979 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=562 dram_eff=0.911
bk0: 64a 35648i bk1: 64a 35633i bk2: 0a 36109i bk3: 0a 36109i bk4: 0a 36109i bk5: 0a 36109i bk6: 0a 36109i bk7: 0a 36109i bk8: 0a 36109i bk9: 0a 36109i bk10: 0a 36109i bk11: 0a 36109i bk12: 0a 36109i bk13: 0a 36109i bk14: 0a 36109i bk15: 0a 36109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.014179 
total_CMD = 36109 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36109 
n_nop = 35979 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003545 
Either_Row_CoL_Bus_Util = 0.003600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.367886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.367886
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36109 n_nop=35979 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=566 dram_eff=0.9046
bk0: 64a 35647i bk1: 64a 35650i bk2: 0a 36107i bk3: 0a 36109i bk4: 0a 36109i bk5: 0a 36109i bk6: 0a 36109i bk7: 0a 36109i bk8: 0a 36109i bk9: 0a 36109i bk10: 0a 36109i bk11: 0a 36109i bk12: 0a 36109i bk13: 0a 36109i bk14: 0a 36109i bk15: 0a 36110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.014179 
total_CMD = 36109 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 35561 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36109 
n_nop = 35979 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003545 
Either_Row_CoL_Bus_Util = 0.003600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.335013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.335013
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36109 n_nop=35979 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=560 dram_eff=0.9143
bk0: 64a 35635i bk1: 64a 35644i bk2: 0a 36107i bk3: 0a 36109i bk4: 0a 36109i bk5: 0a 36109i bk6: 0a 36109i bk7: 0a 36109i bk8: 0a 36109i bk9: 0a 36109i bk10: 0a 36109i bk11: 0a 36109i bk12: 0a 36109i bk13: 0a 36109i bk14: 0a 36109i bk15: 0a 36110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.014179 
total_CMD = 36109 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35567 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36109 
n_nop = 35979 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003545 
Either_Row_CoL_Bus_Util = 0.003600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.381567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.381567
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36109 n_nop=35979 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=560 dram_eff=0.9143
bk0: 64a 35640i bk1: 64a 35644i bk2: 0a 36107i bk3: 0a 36109i bk4: 0a 36109i bk5: 0a 36109i bk6: 0a 36109i bk7: 0a 36109i bk8: 0a 36109i bk9: 0a 36109i bk10: 0a 36109i bk11: 0a 36109i bk12: 0a 36109i bk13: 0a 36109i bk14: 0a 36109i bk15: 0a 36110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.014179 
total_CMD = 36109 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35567 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36109 
n_nop = 35979 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003545 
Either_Row_CoL_Bus_Util = 0.003600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.321056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.321056
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36109 n_nop=35979 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=560 dram_eff=0.9143
bk0: 64a 35635i bk1: 64a 35644i bk2: 0a 36107i bk3: 0a 36109i bk4: 0a 36109i bk5: 0a 36109i bk6: 0a 36109i bk7: 0a 36109i bk8: 0a 36109i bk9: 0a 36109i bk10: 0a 36109i bk11: 0a 36109i bk12: 0a 36109i bk13: 0a 36109i bk14: 0a 36109i bk15: 0a 36110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.014179 
total_CMD = 36109 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 35567 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36109 
n_nop = 35979 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003545 
Either_Row_CoL_Bus_Util = 0.003600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.358858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.358858
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36109 n_nop=35979 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=562 dram_eff=0.911
bk0: 64a 35648i bk1: 64a 35647i bk2: 0a 36109i bk3: 0a 36109i bk4: 0a 36109i bk5: 0a 36109i bk6: 0a 36109i bk7: 0a 36109i bk8: 0a 36109i bk9: 0a 36109i bk10: 0a 36109i bk11: 0a 36109i bk12: 0a 36109i bk13: 0a 36109i bk14: 0a 36109i bk15: 0a 36109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.942699
Bank_Level_Parallism_Col = 1.942593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.942593 

BW Util details:
bwutil = 0.014179 
total_CMD = 36109 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35565 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36109 
n_nop = 35979 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003545 
Either_Row_CoL_Bus_Util = 0.003600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.305298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.305298
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36109 n_nop=35979 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=562 dram_eff=0.911
bk0: 64a 35648i bk1: 64a 35633i bk2: 0a 36109i bk3: 0a 36109i bk4: 0a 36109i bk5: 0a 36109i bk6: 0a 36109i bk7: 0a 36109i bk8: 0a 36109i bk9: 0a 36109i bk10: 0a 36109i bk11: 0a 36109i bk12: 0a 36109i bk13: 0a 36109i bk14: 0a 36109i bk15: 0a 36109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.014179 
total_CMD = 36109 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36109 
n_nop = 35979 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003545 
Either_Row_CoL_Bus_Util = 0.003600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.363344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.363344
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=36109 n_nop=35979 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01418
n_activity=562 dram_eff=0.911
bk0: 64a 35648i bk1: 64a 35633i bk2: 0a 36109i bk3: 0a 36109i bk4: 0a 36109i bk5: 0a 36109i bk6: 0a 36109i bk7: 0a 36109i bk8: 0a 36109i bk9: 0a 36109i bk10: 0a 36109i bk11: 0a 36109i bk12: 0a 36109i bk13: 0a 36109i bk14: 0a 36109i bk15: 0a 36109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.014179 
total_CMD = 36109 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 35565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36109 
n_nop = 35979 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.003545 
Either_Row_CoL_Bus_Util = 0.003600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.312249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.312249

========= L2 cache stats =========
L2_cache_bank[0]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 256, Miss = 128, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8192
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4096
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=8192
icnt_total_pkts_simt_to_mem=8192
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8192
Req_Network_cycles = 11678
Req_Network_injected_packets_per_cycle =       0.7015 
Req_Network_conflicts_per_cycle =       0.4624
Req_Network_conflicts_per_cycle_util =       9.2308
Req_Bank_Level_Parallism =      14.0034
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1783
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0219

Reply_Network_injected_packets_num = 8192
Reply_Network_cycles = 11678
Reply_Network_injected_packets_per_cycle =        0.7015
Reply_Network_conflicts_per_cycle =        0.2933
Reply_Network_conflicts_per_cycle_util =       5.1815
Reply_Bank_Level_Parallism =      12.3933
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0304
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0152
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 98304 (inst/sec)
gpgpu_simulation_rate = 2335 (cycle/sec)
gpgpu_silicon_slowdown = 484796x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-3.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 3
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fcf8d000000
-local mem base_addr = 0x00007fcf8b000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-3.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 3
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z13copySharedMemPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z13copySharedMemPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 3: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 5804
gpu_sim_insn = 425984
gpu_ipc =      73.3949
gpu_tot_sim_cycle = 17482
gpu_tot_sim_insn = 917504
gpu_tot_ipc =      52.4828
gpu_tot_issued_cta = 192
gpu_occupancy = 22.8199% 
gpu_tot_occupancy = 22.4075% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7057
partiton_level_parallism_total  =       0.7029
partiton_level_parallism_util =      13.1704
partiton_level_parallism_util_total  =      13.7143
L2_BW  =      25.5640 GB/Sec
L2_BW_total  =      25.4616 GB/Sec
gpu_total_sim_rate=131072

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[1]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[2]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[3]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[4]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[5]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[6]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[7]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[8]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[9]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[10]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[11]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[13]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[14]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[15]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[16]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[17]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[18]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[19]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[20]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[21]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[22]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[23]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[24]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[25]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[26]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[27]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[28]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[29]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[30]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[31]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[32]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[33]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17
	L1D_cache_core[34]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[35]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 23
	L1D_cache_core[36]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[37]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[38]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[39]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[40]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29
	L1D_cache_core[41]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[42]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12
	L1D_cache_core[43]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[44]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[45]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25
	L1D_total_cache_accesses = 12288
	L1D_total_cache_misses = 12288
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1141
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 817
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 324
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 817
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 324
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
58, 58, 58, 58, 58, 58, 58, 58, 43, 43, 43, 43, 43, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 950272
gpgpu_n_tot_w_icount = 29696
gpgpu_n_stall_shd_mem = 3072
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6144
gpgpu_n_mem_write_global = 6144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 49152
gpgpu_n_store_insn = 49152
gpgpu_n_shmem_insn = 32768
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 3072
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8268	W0_Idle:150801	W0_Scoreboard:230779	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:28672
single_issue_nums: WS0:7424	WS1:7424	WS2:7424	WS3:7424	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 49152 {8:6144,}
maxmflatency = 648 
max_icnt2mem_latency = 127 
maxmrqlatency = 61 
max_icnt2sh_latency = 35 
averagemflatency = 313 
avg_icnt2mem_latency = 72 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 4 
mrq_lat_table:40 	11 	59 	250 	572 	1116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7094 	3198 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7837 	4451 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9032 	1973 	956 	320 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5543      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5551         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5544      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5550      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1083      1087    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1086      1083    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1088      1080    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1084      1079    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1092      1089    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1087      1095    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1087      1095    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1085      1091    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1089      1095    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1092      1094    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1094      1089    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1086      1090    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1088      1087    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1082      1089    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1083      1092    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1082      1090    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        623       630       296       285         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        634       627       290       291         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        629       632       284       285         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        636       621       302       307         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        640       640       293       293         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       648       306       310         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        632       642       298       298         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        639       641       295       293         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        630       638       292       288         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       637       303       303         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        636       637       290       289         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        639       638       295       300         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        640       631       288       299         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        634       646       292       295         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        631       637       288       299         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        636       632       297       304         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54057 n_nop=53927 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009471
n_activity=562 dram_eff=0.911
bk0: 64a 53596i bk1: 64a 53581i bk2: 0a 54057i bk3: 0a 54057i bk4: 0a 54057i bk5: 0a 54057i bk6: 0a 54057i bk7: 0a 54057i bk8: 0a 54057i bk9: 0a 54057i bk10: 0a 54057i bk11: 0a 54057i bk12: 0a 54057i bk13: 0a 54057i bk14: 0a 54057i bk15: 0a 54057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.009471 
total_CMD = 54057 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 53513 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54057 
n_nop = 53927 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002368 
Either_Row_CoL_Bus_Util = 0.002405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.227112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.227112
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54057 n_nop=53927 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009471
n_activity=562 dram_eff=0.911
bk0: 64a 53595i bk1: 64a 53601i bk2: 0a 54055i bk3: 0a 54057i bk4: 0a 54057i bk5: 0a 54057i bk6: 0a 54057i bk7: 0a 54057i bk8: 0a 54057i bk9: 0a 54057i bk10: 0a 54057i bk11: 0a 54057i bk12: 0a 54057i bk13: 0a 54057i bk14: 0a 54057i bk15: 0a 54058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.933457
Bank_Level_Parallism_Col = 1.933333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.933333 

BW Util details:
bwutil = 0.009471 
total_CMD = 54057 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 53513 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54057 
n_nop = 53927 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002368 
Either_Row_CoL_Bus_Util = 0.002405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.197810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.19781
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54057 n_nop=53927 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009471
n_activity=560 dram_eff=0.9143
bk0: 64a 53583i bk1: 64a 53592i bk2: 0a 54055i bk3: 0a 54057i bk4: 0a 54057i bk5: 0a 54057i bk6: 0a 54057i bk7: 0a 54057i bk8: 0a 54057i bk9: 0a 54057i bk10: 0a 54057i bk11: 0a 54057i bk12: 0a 54057i bk13: 0a 54057i bk14: 0a 54057i bk15: 0a 54058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.009471 
total_CMD = 54057 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 53515 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54057 
n_nop = 53927 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002368 
Either_Row_CoL_Bus_Util = 0.002405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.228407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.228407
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54057 n_nop=53927 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009471
n_activity=560 dram_eff=0.9143
bk0: 64a 53583i bk1: 64a 53592i bk2: 0a 54055i bk3: 0a 54057i bk4: 0a 54057i bk5: 0a 54057i bk6: 0a 54057i bk7: 0a 54057i bk8: 0a 54057i bk9: 0a 54057i bk10: 0a 54057i bk11: 0a 54057i bk12: 0a 54057i bk13: 0a 54057i bk14: 0a 54057i bk15: 0a 54058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.009471 
total_CMD = 54057 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 53515 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54057 
n_nop = 53927 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002368 
Either_Row_CoL_Bus_Util = 0.002405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.197606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.197606
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54057 n_nop=53927 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009471
n_activity=560 dram_eff=0.9143
bk0: 64a 53583i bk1: 64a 53592i bk2: 0a 54055i bk3: 0a 54057i bk4: 0a 54057i bk5: 0a 54057i bk6: 0a 54057i bk7: 0a 54057i bk8: 0a 54057i bk9: 0a 54057i bk10: 0a 54057i bk11: 0a 54057i bk12: 0a 54057i bk13: 0a 54057i bk14: 0a 54057i bk15: 0a 54058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.009471 
total_CMD = 54057 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 53515 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54057 
n_nop = 53927 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002368 
Either_Row_CoL_Bus_Util = 0.002405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.268809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.268809
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54057 n_nop=53927 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009471
n_activity=566 dram_eff=0.9046
bk0: 64a 53598i bk1: 64a 53595i bk2: 0a 54057i bk3: 0a 54057i bk4: 0a 54057i bk5: 0a 54057i bk6: 0a 54057i bk7: 0a 54057i bk8: 0a 54057i bk9: 0a 54057i bk10: 0a 54057i bk11: 0a 54057i bk12: 0a 54057i bk13: 0a 54057i bk14: 0a 54057i bk15: 0a 54057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.009471 
total_CMD = 54057 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 53509 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54057 
n_nop = 53927 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002368 
Either_Row_CoL_Bus_Util = 0.002405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.239247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.239247
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54057 n_nop=53927 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009471
n_activity=562 dram_eff=0.911
bk0: 64a 53596i bk1: 64a 53581i bk2: 0a 54057i bk3: 0a 54057i bk4: 0a 54057i bk5: 0a 54057i bk6: 0a 54057i bk7: 0a 54057i bk8: 0a 54057i bk9: 0a 54057i bk10: 0a 54057i bk11: 0a 54057i bk12: 0a 54057i bk13: 0a 54057i bk14: 0a 54057i bk15: 0a 54057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.009471 
total_CMD = 54057 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 53513 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54057 
n_nop = 53927 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002368 
Either_Row_CoL_Bus_Util = 0.002405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.277318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.277318
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54057 n_nop=53927 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009471
n_activity=562 dram_eff=0.911
bk0: 64a 53596i bk1: 64a 53586i bk2: 0a 54057i bk3: 0a 54057i bk4: 0a 54057i bk5: 0a 54057i bk6: 0a 54057i bk7: 0a 54057i bk8: 0a 54057i bk9: 0a 54057i bk10: 0a 54057i bk11: 0a 54057i bk12: 0a 54057i bk13: 0a 54057i bk14: 0a 54057i bk15: 0a 54057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.009471 
total_CMD = 54057 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 53513 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54057 
n_nop = 53927 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002368 
Either_Row_CoL_Bus_Util = 0.002405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.230719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.230719
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54057 n_nop=53927 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009471
n_activity=562 dram_eff=0.911
bk0: 64a 53596i bk1: 64a 53581i bk2: 0a 54057i bk3: 0a 54057i bk4: 0a 54057i bk5: 0a 54057i bk6: 0a 54057i bk7: 0a 54057i bk8: 0a 54057i bk9: 0a 54057i bk10: 0a 54057i bk11: 0a 54057i bk12: 0a 54057i bk13: 0a 54057i bk14: 0a 54057i bk15: 0a 54057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.009471 
total_CMD = 54057 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 53513 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54057 
n_nop = 53927 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002368 
Either_Row_CoL_Bus_Util = 0.002405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.245741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.245741
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54057 n_nop=53927 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009471
n_activity=566 dram_eff=0.9046
bk0: 64a 53595i bk1: 64a 53598i bk2: 0a 54055i bk3: 0a 54057i bk4: 0a 54057i bk5: 0a 54057i bk6: 0a 54057i bk7: 0a 54057i bk8: 0a 54057i bk9: 0a 54057i bk10: 0a 54057i bk11: 0a 54057i bk12: 0a 54057i bk13: 0a 54057i bk14: 0a 54057i bk15: 0a 54058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.009471 
total_CMD = 54057 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 53509 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54057 
n_nop = 53927 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002368 
Either_Row_CoL_Bus_Util = 0.002405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.223782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.223782
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54057 n_nop=53927 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009471
n_activity=560 dram_eff=0.9143
bk0: 64a 53583i bk1: 64a 53592i bk2: 0a 54055i bk3: 0a 54057i bk4: 0a 54057i bk5: 0a 54057i bk6: 0a 54057i bk7: 0a 54057i bk8: 0a 54057i bk9: 0a 54057i bk10: 0a 54057i bk11: 0a 54057i bk12: 0a 54057i bk13: 0a 54057i bk14: 0a 54057i bk15: 0a 54058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.009471 
total_CMD = 54057 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 53515 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54057 
n_nop = 53927 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002368 
Either_Row_CoL_Bus_Util = 0.002405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.254879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.254879
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54057 n_nop=53927 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009471
n_activity=560 dram_eff=0.9143
bk0: 64a 53588i bk1: 64a 53592i bk2: 0a 54055i bk3: 0a 54057i bk4: 0a 54057i bk5: 0a 54057i bk6: 0a 54057i bk7: 0a 54057i bk8: 0a 54057i bk9: 0a 54057i bk10: 0a 54057i bk11: 0a 54057i bk12: 0a 54057i bk13: 0a 54057i bk14: 0a 54057i bk15: 0a 54058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.009471 
total_CMD = 54057 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 53515 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54057 
n_nop = 53927 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002368 
Either_Row_CoL_Bus_Util = 0.002405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.214459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.214459
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54057 n_nop=53927 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009471
n_activity=560 dram_eff=0.9143
bk0: 64a 53583i bk1: 64a 53592i bk2: 0a 54055i bk3: 0a 54057i bk4: 0a 54057i bk5: 0a 54057i bk6: 0a 54057i bk7: 0a 54057i bk8: 0a 54057i bk9: 0a 54057i bk10: 0a 54057i bk11: 0a 54057i bk12: 0a 54057i bk13: 0a 54057i bk14: 0a 54057i bk15: 0a 54058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.009471 
total_CMD = 54057 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 53515 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54057 
n_nop = 53927 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002368 
Either_Row_CoL_Bus_Util = 0.002405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.239710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.23971
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54057 n_nop=53927 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009471
n_activity=562 dram_eff=0.911
bk0: 64a 53596i bk1: 64a 53595i bk2: 0a 54057i bk3: 0a 54057i bk4: 0a 54057i bk5: 0a 54057i bk6: 0a 54057i bk7: 0a 54057i bk8: 0a 54057i bk9: 0a 54057i bk10: 0a 54057i bk11: 0a 54057i bk12: 0a 54057i bk13: 0a 54057i bk14: 0a 54057i bk15: 0a 54057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.942699
Bank_Level_Parallism_Col = 1.942593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.942593 

BW Util details:
bwutil = 0.009471 
total_CMD = 54057 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 53513 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54057 
n_nop = 53927 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002368 
Either_Row_CoL_Bus_Util = 0.002405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.203933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.203933
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54057 n_nop=53927 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009471
n_activity=562 dram_eff=0.911
bk0: 64a 53596i bk1: 64a 53581i bk2: 0a 54057i bk3: 0a 54057i bk4: 0a 54057i bk5: 0a 54057i bk6: 0a 54057i bk7: 0a 54057i bk8: 0a 54057i bk9: 0a 54057i bk10: 0a 54057i bk11: 0a 54057i bk12: 0a 54057i bk13: 0a 54057i bk14: 0a 54057i bk15: 0a 54057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.009471 
total_CMD = 54057 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 53513 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54057 
n_nop = 53927 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002368 
Either_Row_CoL_Bus_Util = 0.002405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.242707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.242707
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=54057 n_nop=53927 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.009471
n_activity=562 dram_eff=0.911
bk0: 64a 53596i bk1: 64a 53581i bk2: 0a 54057i bk3: 0a 54057i bk4: 0a 54057i bk5: 0a 54057i bk6: 0a 54057i bk7: 0a 54057i bk8: 0a 54057i bk9: 0a 54057i bk10: 0a 54057i bk11: 0a 54057i bk12: 0a 54057i bk13: 0a 54057i bk14: 0a 54057i bk15: 0a 54057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.009471 
total_CMD = 54057 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 53513 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54057 
n_nop = 53927 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.002368 
Either_Row_CoL_Bus_Util = 0.002405 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.208576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.208576

========= L2 cache stats =========
L2_cache_bank[0]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 384, Miss = 128, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 12288
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.3333
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=12288
icnt_total_pkts_simt_to_mem=12288
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12288
Req_Network_cycles = 17482
Req_Network_injected_packets_per_cycle =       0.7029 
Req_Network_conflicts_per_cycle =       0.4310
Req_Network_conflicts_per_cycle_util =       8.4096
Req_Bank_Level_Parallism =      13.7143
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1698
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0220

Reply_Network_injected_packets_num = 12288
Reply_Network_cycles = 17482
Reply_Network_injected_packets_per_cycle =        0.7029
Reply_Network_conflicts_per_cycle =        0.3711
Reply_Network_conflicts_per_cycle_util =       6.4557
Reply_Bank_Level_Parallism =      12.2269
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0394
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0153
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 131072 (inst/sec)
gpgpu_simulation_rate = 2497 (cycle/sec)
gpgpu_silicon_slowdown = 453344x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-4.traceg
-kernel name = _Z13copySharedMemPfS_ii
-kernel id = 4
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fcf8d000000
-local mem base_addr = 0x00007fcf8b000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-4.traceg
launching kernel name: _Z13copySharedMemPfS_ii uid: 4
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z13copySharedMemPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z13copySharedMemPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 4: size 0
kernel_name = _Z13copySharedMemPfS_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 5804
gpu_sim_insn = 425984
gpu_ipc =      73.3949
gpu_tot_sim_cycle = 23286
gpu_tot_sim_insn = 1343488
gpu_tot_ipc =      57.6951
gpu_tot_issued_cta = 256
gpu_occupancy = 22.8670% 
gpu_tot_occupancy = 22.5177% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7057
partiton_level_parallism_total  =       0.7036
partiton_level_parallism_util =      13.5629
partiton_level_parallism_util_total  =      13.6761
L2_BW  =      25.5640 GB/Sec
L2_BW_total  =      25.4872 GB/Sec
gpu_total_sim_rate=149276

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[1]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[2]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[3]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[4]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[5]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[6]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[7]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 34
	L1D_cache_core[8]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[9]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[10]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[11]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[12]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[13]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[14]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[15]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[16]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[17]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[18]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[19]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[20]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[21]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[22]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 29
	L1D_cache_core[23]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[24]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[25]: Access = 384, Miss = 384, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[26]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[27]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 22
	L1D_cache_core[28]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[29]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[30]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[31]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[32]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[33]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[34]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[35]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[36]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[37]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[38]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[39]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[40]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[41]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[42]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
	L1D_cache_core[43]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 21
	L1D_cache_core[44]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 27
	L1D_cache_core[45]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 26
	L1D_total_cache_accesses = 16384
	L1D_total_cache_misses = 16384
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1572
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 949
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 623
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8192

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 949
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 623
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
86, 86, 86, 86, 86, 86, 86, 86, 43, 43, 43, 43, 43, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 1409024
gpgpu_n_tot_w_icount = 44032
gpgpu_n_stall_shd_mem = 4096
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 8192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65536
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4096
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12658	W0_Idle:205319	W0_Scoreboard:290623	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:41984
single_issue_nums: WS0:11008	WS1:11008	WS2:11008	WS3:11008	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
maxmflatency = 648 
max_icnt2mem_latency = 127 
maxmrqlatency = 61 
max_icnt2sh_latency = 35 
averagemflatency = 296 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 4 
mrq_lat_table:40 	11 	59 	250 	572 	1116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9369 	5019 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	10181 	6203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	11716 	2761 	1339 	558 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5543      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5551         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5544      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5550      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1341      1343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1340      1337    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1346      1338    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1337      1332    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1349      1346    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1342      1354    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1343      1350    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1340      1349    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1343      1347    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1340      1350    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1348      1341    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1334      1345    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1349      1346    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1334      1343    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1342      1350    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1334      1344    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        623       630       306       306         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        634       627       307       296         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        629       632       294       301         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        636       621       307       307         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        640       640       302       304         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       648       311       310         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        632       642       304       306         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        639       641       295       293         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        630       638       299       297         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       637       303       303         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        636       637       299       303         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        639       638       297       300         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        640       631       290       299         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        634       646       297       295         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        631       637       306       312         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        636       632       297       304         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72005 n_nop=71875 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007111
n_activity=562 dram_eff=0.911
bk0: 64a 71544i bk1: 64a 71529i bk2: 0a 72005i bk3: 0a 72005i bk4: 0a 72005i bk5: 0a 72005i bk6: 0a 72005i bk7: 0a 72005i bk8: 0a 72005i bk9: 0a 72005i bk10: 0a 72005i bk11: 0a 72005i bk12: 0a 72005i bk13: 0a 72005i bk14: 0a 72005i bk15: 0a 72005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.007111 
total_CMD = 72005 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 71461 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72005 
n_nop = 71875 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.170502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.170502
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72005 n_nop=71875 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007111
n_activity=562 dram_eff=0.911
bk0: 64a 71543i bk1: 64a 71549i bk2: 0a 72003i bk3: 0a 72005i bk4: 0a 72005i bk5: 0a 72005i bk6: 0a 72005i bk7: 0a 72005i bk8: 0a 72005i bk9: 0a 72005i bk10: 0a 72005i bk11: 0a 72005i bk12: 0a 72005i bk13: 0a 72005i bk14: 0a 72005i bk15: 0a 72006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.933457
Bank_Level_Parallism_Col = 1.933333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.933333 

BW Util details:
bwutil = 0.007111 
total_CMD = 72005 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 71461 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72005 
n_nop = 71875 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.148504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.148504
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72005 n_nop=71875 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007111
n_activity=560 dram_eff=0.9143
bk0: 64a 71531i bk1: 64a 71540i bk2: 0a 72003i bk3: 0a 72005i bk4: 0a 72005i bk5: 0a 72005i bk6: 0a 72005i bk7: 0a 72005i bk8: 0a 72005i bk9: 0a 72005i bk10: 0a 72005i bk11: 0a 72005i bk12: 0a 72005i bk13: 0a 72005i bk14: 0a 72005i bk15: 0a 72006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.007111 
total_CMD = 72005 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 71463 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72005 
n_nop = 71875 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.171474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.171474
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72005 n_nop=71875 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007111
n_activity=560 dram_eff=0.9143
bk0: 64a 71531i bk1: 64a 71540i bk2: 0a 72003i bk3: 0a 72005i bk4: 0a 72005i bk5: 0a 72005i bk6: 0a 72005i bk7: 0a 72005i bk8: 0a 72005i bk9: 0a 72005i bk10: 0a 72005i bk11: 0a 72005i bk12: 0a 72005i bk13: 0a 72005i bk14: 0a 72005i bk15: 0a 72006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.007111 
total_CMD = 72005 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 71463 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72005 
n_nop = 71875 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.148351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.148351
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72005 n_nop=71875 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007111
n_activity=560 dram_eff=0.9143
bk0: 64a 71531i bk1: 64a 71540i bk2: 0a 72003i bk3: 0a 72005i bk4: 0a 72005i bk5: 0a 72005i bk6: 0a 72005i bk7: 0a 72005i bk8: 0a 72005i bk9: 0a 72005i bk10: 0a 72005i bk11: 0a 72005i bk12: 0a 72005i bk13: 0a 72005i bk14: 0a 72005i bk15: 0a 72006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.007111 
total_CMD = 72005 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 71463 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72005 
n_nop = 71875 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.201805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.201805
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72005 n_nop=71875 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007111
n_activity=566 dram_eff=0.9046
bk0: 64a 71546i bk1: 64a 71543i bk2: 0a 72005i bk3: 0a 72005i bk4: 0a 72005i bk5: 0a 72005i bk6: 0a 72005i bk7: 0a 72005i bk8: 0a 72005i bk9: 0a 72005i bk10: 0a 72005i bk11: 0a 72005i bk12: 0a 72005i bk13: 0a 72005i bk14: 0a 72005i bk15: 0a 72005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.007111 
total_CMD = 72005 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 71457 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72005 
n_nop = 71875 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.179613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.179613
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72005 n_nop=71875 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007111
n_activity=562 dram_eff=0.911
bk0: 64a 71544i bk1: 64a 71529i bk2: 0a 72005i bk3: 0a 72005i bk4: 0a 72005i bk5: 0a 72005i bk6: 0a 72005i bk7: 0a 72005i bk8: 0a 72005i bk9: 0a 72005i bk10: 0a 72005i bk11: 0a 72005i bk12: 0a 72005i bk13: 0a 72005i bk14: 0a 72005i bk15: 0a 72005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.007111 
total_CMD = 72005 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 71461 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72005 
n_nop = 71875 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.208194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.208194
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72005 n_nop=71875 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007111
n_activity=562 dram_eff=0.911
bk0: 64a 71544i bk1: 64a 71534i bk2: 0a 72005i bk3: 0a 72005i bk4: 0a 72005i bk5: 0a 72005i bk6: 0a 72005i bk7: 0a 72005i bk8: 0a 72005i bk9: 0a 72005i bk10: 0a 72005i bk11: 0a 72005i bk12: 0a 72005i bk13: 0a 72005i bk14: 0a 72005i bk15: 0a 72005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.007111 
total_CMD = 72005 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 71461 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72005 
n_nop = 71875 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.173210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.17321
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72005 n_nop=71875 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007111
n_activity=562 dram_eff=0.911
bk0: 64a 71544i bk1: 64a 71529i bk2: 0a 72005i bk3: 0a 72005i bk4: 0a 72005i bk5: 0a 72005i bk6: 0a 72005i bk7: 0a 72005i bk8: 0a 72005i bk9: 0a 72005i bk10: 0a 72005i bk11: 0a 72005i bk12: 0a 72005i bk13: 0a 72005i bk14: 0a 72005i bk15: 0a 72005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.007111 
total_CMD = 72005 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 71461 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72005 
n_nop = 71875 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.184487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.184487
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72005 n_nop=71875 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007111
n_activity=566 dram_eff=0.9046
bk0: 64a 71543i bk1: 64a 71546i bk2: 0a 72003i bk3: 0a 72005i bk4: 0a 72005i bk5: 0a 72005i bk6: 0a 72005i bk7: 0a 72005i bk8: 0a 72005i bk9: 0a 72005i bk10: 0a 72005i bk11: 0a 72005i bk12: 0a 72005i bk13: 0a 72005i bk14: 0a 72005i bk15: 0a 72006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.007111 
total_CMD = 72005 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 71457 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72005 
n_nop = 71875 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.168002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.168002
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72005 n_nop=71875 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007111
n_activity=560 dram_eff=0.9143
bk0: 64a 71531i bk1: 64a 71540i bk2: 0a 72003i bk3: 0a 72005i bk4: 0a 72005i bk5: 0a 72005i bk6: 0a 72005i bk7: 0a 72005i bk8: 0a 72005i bk9: 0a 72005i bk10: 0a 72005i bk11: 0a 72005i bk12: 0a 72005i bk13: 0a 72005i bk14: 0a 72005i bk15: 0a 72006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.007111 
total_CMD = 72005 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 71463 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72005 
n_nop = 71875 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.191348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.191348
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72005 n_nop=71875 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007111
n_activity=560 dram_eff=0.9143
bk0: 64a 71536i bk1: 64a 71540i bk2: 0a 72003i bk3: 0a 72005i bk4: 0a 72005i bk5: 0a 72005i bk6: 0a 72005i bk7: 0a 72005i bk8: 0a 72005i bk9: 0a 72005i bk10: 0a 72005i bk11: 0a 72005i bk12: 0a 72005i bk13: 0a 72005i bk14: 0a 72005i bk15: 0a 72006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.007111 
total_CMD = 72005 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 71463 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72005 
n_nop = 71875 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.161003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.161003
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72005 n_nop=71875 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007111
n_activity=560 dram_eff=0.9143
bk0: 64a 71531i bk1: 64a 71540i bk2: 0a 72003i bk3: 0a 72005i bk4: 0a 72005i bk5: 0a 72005i bk6: 0a 72005i bk7: 0a 72005i bk8: 0a 72005i bk9: 0a 72005i bk10: 0a 72005i bk11: 0a 72005i bk12: 0a 72005i bk13: 0a 72005i bk14: 0a 72005i bk15: 0a 72006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.007111 
total_CMD = 72005 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 71463 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72005 
n_nop = 71875 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.179960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.17996
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72005 n_nop=71875 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007111
n_activity=562 dram_eff=0.911
bk0: 64a 71544i bk1: 64a 71543i bk2: 0a 72005i bk3: 0a 72005i bk4: 0a 72005i bk5: 0a 72005i bk6: 0a 72005i bk7: 0a 72005i bk8: 0a 72005i bk9: 0a 72005i bk10: 0a 72005i bk11: 0a 72005i bk12: 0a 72005i bk13: 0a 72005i bk14: 0a 72005i bk15: 0a 72005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.942699
Bank_Level_Parallism_Col = 1.942593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.942593 

BW Util details:
bwutil = 0.007111 
total_CMD = 72005 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 71461 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72005 
n_nop = 71875 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.153100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.1531
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72005 n_nop=71875 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007111
n_activity=562 dram_eff=0.911
bk0: 64a 71544i bk1: 64a 71529i bk2: 0a 72005i bk3: 0a 72005i bk4: 0a 72005i bk5: 0a 72005i bk6: 0a 72005i bk7: 0a 72005i bk8: 0a 72005i bk9: 0a 72005i bk10: 0a 72005i bk11: 0a 72005i bk12: 0a 72005i bk13: 0a 72005i bk14: 0a 72005i bk15: 0a 72005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.007111 
total_CMD = 72005 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 71461 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72005 
n_nop = 71875 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.182210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.18221
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=72005 n_nop=71875 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.007111
n_activity=562 dram_eff=0.911
bk0: 64a 71544i bk1: 64a 71529i bk2: 0a 72005i bk3: 0a 72005i bk4: 0a 72005i bk5: 0a 72005i bk6: 0a 72005i bk7: 0a 72005i bk8: 0a 72005i bk9: 0a 72005i bk10: 0a 72005i bk11: 0a 72005i bk12: 0a 72005i bk13: 0a 72005i bk14: 0a 72005i bk15: 0a 72005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.007111 
total_CMD = 72005 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 71461 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 72005 
n_nop = 71875 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001778 
Either_Row_CoL_Bus_Util = 0.001805 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.156586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.156586

========= L2 cache stats =========
L2_cache_bank[0]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 512, Miss = 128, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16384
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.2500
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8192
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=16384
icnt_total_pkts_simt_to_mem=16384
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16384
Req_Network_cycles = 23286
Req_Network_injected_packets_per_cycle =       0.7036 
Req_Network_conflicts_per_cycle =       0.4137
Req_Network_conflicts_per_cycle_util =       8.0409
Req_Bank_Level_Parallism =      13.6761
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1675
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0220

Reply_Network_injected_packets_num = 16384
Reply_Network_cycles = 23286
Reply_Network_injected_packets_per_cycle =        0.7036
Reply_Network_conflicts_per_cycle =        0.3929
Reply_Network_conflicts_per_cycle_util =       6.8320
Reply_Bank_Level_Parallism =      12.2360
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0445
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0153
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 149276 (inst/sec)
gpgpu_simulation_rate = 2587 (cycle/sec)
gpgpu_silicon_slowdown = 437572x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-5.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 5
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fcf8d000000
-local mem base_addr = 0x00007fcf8b000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-5.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 5
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14transposeNaivePfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14transposeNaivePfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 5: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 5971
gpu_sim_insn = 262144
gpu_ipc =      43.9029
gpu_tot_sim_cycle = 29257
gpu_tot_sim_insn = 1605632
gpu_tot_ipc =      54.8803
gpu_tot_issued_cta = 320
gpu_occupancy = 20.5689% 
gpu_tot_occupancy = 22.1056% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7150
partiton_level_parallism_total  =       0.9100
partiton_level_parallism_util =      21.0700
partiton_level_parallism_util_total  =      15.8100
L2_BW  =      62.1226 GB/Sec
L2_BW_total  =      32.9640 GB/Sec
gpu_total_sim_rate=145966

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[1]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[2]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[3]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[4]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[5]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[6]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[7]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[8]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[9]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 25
	L1D_cache_core[10]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[11]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[12]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[13]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[14]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[15]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[16]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[17]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[18]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[19]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[20]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[21]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[22]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[23]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[24]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[25]: Access = 544, Miss = 448, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[26]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[27]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 28
	L1D_cache_core[28]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 34
	L1D_cache_core[29]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[30]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[31]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[32]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[33]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[34]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 29
	L1D_cache_core[35]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[36]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[37]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[38]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[39]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[40]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[41]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[42]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 29
	L1D_cache_core[43]: Access = 640, Miss = 448, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[44]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 29
	L1D_cache_core[45]: Access = 480, Miss = 384, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 28
	L1D_total_cache_accesses = 26624
	L1D_total_cache_misses = 20480
	L1D_total_cache_miss_rate = 0.7692
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1887
	L1D_cache_data_port_util = 0.035
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 623
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16384

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1264
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 623
ctas_completed 320, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
102, 102, 102, 102, 102, 102, 102, 102, 43, 43, 43, 43, 43, 43, 43, 43, 
gpgpu_n_tot_thrd_icount = 1671168
gpgpu_n_tot_w_icount = 52224
gpgpu_n_stall_shd_mem = 12288
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10240
gpgpu_n_mem_write_global = 16384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 81920
gpgpu_n_store_insn = 81920
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12288
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15514	W0_Idle:286076	W0_Scoreboard:346446	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:50176
single_issue_nums: WS0:13056	WS1:13056	WS2:13056	WS3:13056	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 81920 {8:10240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 655360 {40:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 409600 {40:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131072 {8:16384,}
maxmflatency = 648 
max_icnt2mem_latency = 150 
maxmrqlatency = 61 
max_icnt2sh_latency = 124 
averagemflatency = 288 
avg_icnt2mem_latency = 97 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 11 
mrq_lat_table:40 	11 	59 	250 	572 	1116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12602 	12026 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	13717 	12550 	357 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16270 	5137 	2447 	1296 	835 	639 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5543      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5551         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5544      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5550      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1602      1600    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1603      1605    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1606      1594    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1599      1600    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1609      1610    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1602      1618    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1603      1614    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1600      1614    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1607      1610    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1602      1613    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1611      1603    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1594      1609    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1607      1606    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1601      1608    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1598      1609    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1599      1608    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        623       630       424       413         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        634       627       389       368         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        629       632       426       412         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        636       621       409       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        640       640       365       374         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       648       404       392         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        632       642       367       374         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        639       641       402       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        630       638       424       419         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       637       397       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        636       637       426       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        639       638       400       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        640       631       369       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        634       646       387       380         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        631       637       371       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        636       632       400       393         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90469 n_nop=90339 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005659
n_activity=562 dram_eff=0.911
bk0: 64a 90008i bk1: 64a 89993i bk2: 0a 90469i bk3: 0a 90469i bk4: 0a 90469i bk5: 0a 90469i bk6: 0a 90469i bk7: 0a 90469i bk8: 0a 90469i bk9: 0a 90469i bk10: 0a 90469i bk11: 0a 90469i bk12: 0a 90469i bk13: 0a 90469i bk14: 0a 90469i bk15: 0a 90469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.005659 
total_CMD = 90469 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 89925 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90469 
n_nop = 90339 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001415 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.135704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.135704
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90469 n_nop=90339 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005659
n_activity=562 dram_eff=0.911
bk0: 64a 90007i bk1: 64a 90013i bk2: 0a 90467i bk3: 0a 90469i bk4: 0a 90469i bk5: 0a 90469i bk6: 0a 90469i bk7: 0a 90469i bk8: 0a 90469i bk9: 0a 90469i bk10: 0a 90469i bk11: 0a 90469i bk12: 0a 90469i bk13: 0a 90469i bk14: 0a 90469i bk15: 0a 90470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.933457
Bank_Level_Parallism_Col = 1.933333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.933333 

BW Util details:
bwutil = 0.005659 
total_CMD = 90469 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 89925 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90469 
n_nop = 90339 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001415 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.118195 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.118195
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90469 n_nop=90339 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005659
n_activity=560 dram_eff=0.9143
bk0: 64a 89995i bk1: 64a 90004i bk2: 0a 90467i bk3: 0a 90469i bk4: 0a 90469i bk5: 0a 90469i bk6: 0a 90469i bk7: 0a 90469i bk8: 0a 90469i bk9: 0a 90469i bk10: 0a 90469i bk11: 0a 90469i bk12: 0a 90469i bk13: 0a 90469i bk14: 0a 90469i bk15: 0a 90470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.005659 
total_CMD = 90469 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 89927 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90469 
n_nop = 90339 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001415 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.136478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.136478
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90469 n_nop=90339 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005659
n_activity=560 dram_eff=0.9143
bk0: 64a 89995i bk1: 64a 90004i bk2: 0a 90467i bk3: 0a 90469i bk4: 0a 90469i bk5: 0a 90469i bk6: 0a 90469i bk7: 0a 90469i bk8: 0a 90469i bk9: 0a 90469i bk10: 0a 90469i bk11: 0a 90469i bk12: 0a 90469i bk13: 0a 90469i bk14: 0a 90469i bk15: 0a 90470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.005659 
total_CMD = 90469 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 89927 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90469 
n_nop = 90339 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001415 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.118074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.118074
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90469 n_nop=90339 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005659
n_activity=560 dram_eff=0.9143
bk0: 64a 89995i bk1: 64a 90004i bk2: 0a 90467i bk3: 0a 90469i bk4: 0a 90469i bk5: 0a 90469i bk6: 0a 90469i bk7: 0a 90469i bk8: 0a 90469i bk9: 0a 90469i bk10: 0a 90469i bk11: 0a 90469i bk12: 0a 90469i bk13: 0a 90469i bk14: 0a 90469i bk15: 0a 90470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.005659 
total_CMD = 90469 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 89927 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90469 
n_nop = 90339 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001415 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.160619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.160619
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90469 n_nop=90339 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005659
n_activity=566 dram_eff=0.9046
bk0: 64a 90010i bk1: 64a 90007i bk2: 0a 90469i bk3: 0a 90469i bk4: 0a 90469i bk5: 0a 90469i bk6: 0a 90469i bk7: 0a 90469i bk8: 0a 90469i bk9: 0a 90469i bk10: 0a 90469i bk11: 0a 90469i bk12: 0a 90469i bk13: 0a 90469i bk14: 0a 90469i bk15: 0a 90469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.005659 
total_CMD = 90469 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 89921 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90469 
n_nop = 90339 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001415 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.142955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.142955
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90469 n_nop=90339 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005659
n_activity=562 dram_eff=0.911
bk0: 64a 90008i bk1: 64a 89993i bk2: 0a 90469i bk3: 0a 90469i bk4: 0a 90469i bk5: 0a 90469i bk6: 0a 90469i bk7: 0a 90469i bk8: 0a 90469i bk9: 0a 90469i bk10: 0a 90469i bk11: 0a 90469i bk12: 0a 90469i bk13: 0a 90469i bk14: 0a 90469i bk15: 0a 90469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.005659 
total_CMD = 90469 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 89925 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90469 
n_nop = 90339 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001415 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.165703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.165703
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90469 n_nop=90339 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005659
n_activity=562 dram_eff=0.911
bk0: 64a 90008i bk1: 64a 89998i bk2: 0a 90469i bk3: 0a 90469i bk4: 0a 90469i bk5: 0a 90469i bk6: 0a 90469i bk7: 0a 90469i bk8: 0a 90469i bk9: 0a 90469i bk10: 0a 90469i bk11: 0a 90469i bk12: 0a 90469i bk13: 0a 90469i bk14: 0a 90469i bk15: 0a 90469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.005659 
total_CMD = 90469 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 89925 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90469 
n_nop = 90339 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001415 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.137859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.137859
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90469 n_nop=90339 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005659
n_activity=562 dram_eff=0.911
bk0: 64a 90008i bk1: 64a 89993i bk2: 0a 90469i bk3: 0a 90469i bk4: 0a 90469i bk5: 0a 90469i bk6: 0a 90469i bk7: 0a 90469i bk8: 0a 90469i bk9: 0a 90469i bk10: 0a 90469i bk11: 0a 90469i bk12: 0a 90469i bk13: 0a 90469i bk14: 0a 90469i bk15: 0a 90469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.005659 
total_CMD = 90469 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 89925 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90469 
n_nop = 90339 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001415 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.146835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.146835
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90469 n_nop=90339 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005659
n_activity=566 dram_eff=0.9046
bk0: 64a 90007i bk1: 64a 90010i bk2: 0a 90467i bk3: 0a 90469i bk4: 0a 90469i bk5: 0a 90469i bk6: 0a 90469i bk7: 0a 90469i bk8: 0a 90469i bk9: 0a 90469i bk10: 0a 90469i bk11: 0a 90469i bk12: 0a 90469i bk13: 0a 90469i bk14: 0a 90469i bk15: 0a 90470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.005659 
total_CMD = 90469 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 89921 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90469 
n_nop = 90339 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001415 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.133714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.133714
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90469 n_nop=90339 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005659
n_activity=560 dram_eff=0.9143
bk0: 64a 89995i bk1: 64a 90004i bk2: 0a 90467i bk3: 0a 90469i bk4: 0a 90469i bk5: 0a 90469i bk6: 0a 90469i bk7: 0a 90469i bk8: 0a 90469i bk9: 0a 90469i bk10: 0a 90469i bk11: 0a 90469i bk12: 0a 90469i bk13: 0a 90469i bk14: 0a 90469i bk15: 0a 90470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.005659 
total_CMD = 90469 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 89927 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90469 
n_nop = 90339 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001415 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.152295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.152295
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90469 n_nop=90339 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005659
n_activity=560 dram_eff=0.9143
bk0: 64a 90000i bk1: 64a 90004i bk2: 0a 90467i bk3: 0a 90469i bk4: 0a 90469i bk5: 0a 90469i bk6: 0a 90469i bk7: 0a 90469i bk8: 0a 90469i bk9: 0a 90469i bk10: 0a 90469i bk11: 0a 90469i bk12: 0a 90469i bk13: 0a 90469i bk14: 0a 90469i bk15: 0a 90470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.005659 
total_CMD = 90469 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 89927 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90469 
n_nop = 90339 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001415 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.128143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.128143
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90469 n_nop=90339 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005659
n_activity=560 dram_eff=0.9143
bk0: 64a 89995i bk1: 64a 90004i bk2: 0a 90467i bk3: 0a 90469i bk4: 0a 90469i bk5: 0a 90469i bk6: 0a 90469i bk7: 0a 90469i bk8: 0a 90469i bk9: 0a 90469i bk10: 0a 90469i bk11: 0a 90469i bk12: 0a 90469i bk13: 0a 90469i bk14: 0a 90469i bk15: 0a 90470i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.005659 
total_CMD = 90469 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 89927 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90469 
n_nop = 90339 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001415 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.143231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.143231
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90469 n_nop=90339 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005659
n_activity=562 dram_eff=0.911
bk0: 64a 90008i bk1: 64a 90007i bk2: 0a 90469i bk3: 0a 90469i bk4: 0a 90469i bk5: 0a 90469i bk6: 0a 90469i bk7: 0a 90469i bk8: 0a 90469i bk9: 0a 90469i bk10: 0a 90469i bk11: 0a 90469i bk12: 0a 90469i bk13: 0a 90469i bk14: 0a 90469i bk15: 0a 90469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.942699
Bank_Level_Parallism_Col = 1.942593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.942593 

BW Util details:
bwutil = 0.005659 
total_CMD = 90469 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 89925 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90469 
n_nop = 90339 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001415 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.121854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.121854
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90469 n_nop=90339 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005659
n_activity=562 dram_eff=0.911
bk0: 64a 90008i bk1: 64a 89993i bk2: 0a 90469i bk3: 0a 90469i bk4: 0a 90469i bk5: 0a 90469i bk6: 0a 90469i bk7: 0a 90469i bk8: 0a 90469i bk9: 0a 90469i bk10: 0a 90469i bk11: 0a 90469i bk12: 0a 90469i bk13: 0a 90469i bk14: 0a 90469i bk15: 0a 90469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.005659 
total_CMD = 90469 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 89925 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90469 
n_nop = 90339 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001415 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.145022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.145022
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=90469 n_nop=90339 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005659
n_activity=562 dram_eff=0.911
bk0: 64a 90008i bk1: 64a 89993i bk2: 0a 90469i bk3: 0a 90469i bk4: 0a 90469i bk5: 0a 90469i bk6: 0a 90469i bk7: 0a 90469i bk8: 0a 90469i bk9: 0a 90469i bk10: 0a 90469i bk11: 0a 90469i bk12: 0a 90469i bk13: 0a 90469i bk14: 0a 90469i bk15: 0a 90469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.005659 
total_CMD = 90469 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 89925 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 90469 
n_nop = 90339 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000022 
CoL_Bus_Util = 0.001415 
Either_Row_CoL_Bus_Util = 0.001437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.124628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.124628

========= L2 cache stats =========
L2_cache_bank[0]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 832, Miss = 128, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 26624
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.1538
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16384
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=26624
icnt_total_pkts_simt_to_mem=26624
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 26624
Req_Network_cycles = 29257
Req_Network_injected_packets_per_cycle =       0.9100 
Req_Network_conflicts_per_cycle =       0.5093
Req_Network_conflicts_per_cycle_util =       8.8480
Req_Bank_Level_Parallism =      15.8100
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3882
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0284

Reply_Network_injected_packets_num = 26624
Reply_Network_cycles = 29257
Reply_Network_injected_packets_per_cycle =        0.9100
Reply_Network_conflicts_per_cycle =        0.5718
Reply_Network_conflicts_per_cycle_util =       8.6679
Reply_Bank_Level_Parallism =      13.7948
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1712
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0198
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 145966 (inst/sec)
gpgpu_simulation_rate = 2659 (cycle/sec)
gpgpu_silicon_slowdown = 425723x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-6.traceg
-kernel name = _Z14transposeNaivePfS_ii
-kernel id = 6
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 0
-nregs = 8
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fcf8d000000
-local mem base_addr = 0x00007fcf8b000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-6.traceg
launching kernel name: _Z14transposeNaivePfS_ii uid: 6
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z14transposeNaivePfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z14transposeNaivePfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 6: size 0
kernel_name = _Z14transposeNaivePfS_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 5967
gpu_sim_insn = 262144
gpu_ipc =      43.9323
gpu_tot_sim_cycle = 35224
gpu_tot_sim_insn = 1867776
gpu_tot_ipc =      53.0257
gpu_tot_issued_cta = 384
gpu_occupancy = 20.6034% 
gpu_tot_occupancy = 21.8446% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7161
partiton_level_parallism_total  =       1.0466
partiton_level_parallism_util =      21.2448
partiton_level_parallism_util_total  =      17.0194
L2_BW  =      62.1642 GB/Sec
L2_BW_total  =      37.9106 GB/Sec
gpu_total_sim_rate=133412

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[1]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[2]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[3]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[4]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[5]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[6]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[7]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[8]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[9]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[10]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[11]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[12]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[13]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[14]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 72
	L1D_cache_core[15]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[16]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[17]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[18]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[19]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[20]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[21]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[22]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[23]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[24]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[25]: Access = 704, Miss = 512, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 35
	L1D_cache_core[26]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 37
	L1D_cache_core[27]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[28]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[29]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 38
	L1D_cache_core[30]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[31]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 43
	L1D_cache_core[32]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[33]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[34]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[35]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[36]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[37]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[38]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[39]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[40]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[41]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[42]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 31
	L1D_cache_core[43]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[44]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[45]: Access = 800, Miss = 512, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 45
	L1D_total_cache_accesses = 36864
	L1D_total_cache_misses = 24576
	L1D_total_cache_miss_rate = 0.6667
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2255
	L1D_cache_data_port_util = 0.058
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 623
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1632
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 623
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
118, 118, 118, 118, 118, 118, 118, 118, 59, 59, 59, 59, 59, 59, 59, 59, 
gpgpu_n_tot_thrd_icount = 1933312
gpgpu_n_tot_w_icount = 60416
gpgpu_n_stall_shd_mem = 20480
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12288
gpgpu_n_mem_write_global = 24576
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 98304
gpgpu_n_store_insn = 98304
gpgpu_n_shmem_insn = 65536
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20480
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:18519	W0_Idle:366108	W0_Scoreboard:402017	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:58368
single_issue_nums: WS0:15104	WS1:15104	WS2:15104	WS3:15104	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 98304 {8:12288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 983040 {40:24576,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 196608 {8:24576,}
maxmflatency = 648 
max_icnt2mem_latency = 156 
maxmrqlatency = 61 
max_icnt2sh_latency = 124 
averagemflatency = 285 
avg_icnt2mem_latency = 90 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 12 
mrq_lat_table:40 	11 	59 	250 	572 	1116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15767 	19101 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	17223 	19167 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20963 	7164 	3608 	2160 	1862 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5543      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5551         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5544      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5550      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1867      1865    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1859      1865    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1871      1858    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1855      1860    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1868      1869    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1861      1881    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1863      1872    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1855      1873    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1874      1871    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1870      1878    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1878      1864    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1862      1873    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1871      1870    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1865      1869    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1862      1872    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1861      1867    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        623       630       424       413         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        634       627       389       379         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        629       632       426       412         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        636       621       409       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        640       640       365       374         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       648       410       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        632       642       367       375         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        639       641       413       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        630       638       424       419         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       637       397       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        636       637       426       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        639       638       400       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        640       631       369       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        634       646       408       406         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        631       637       371       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        636       632       411       409         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108921 n_nop=108791 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004701
n_activity=562 dram_eff=0.911
bk0: 64a 108460i bk1: 64a 108445i bk2: 0a 108921i bk3: 0a 108921i bk4: 0a 108921i bk5: 0a 108921i bk6: 0a 108921i bk7: 0a 108921i bk8: 0a 108921i bk9: 0a 108921i bk10: 0a 108921i bk11: 0a 108921i bk12: 0a 108921i bk13: 0a 108921i bk14: 0a 108921i bk15: 0a 108921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004701 
total_CMD = 108921 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108377 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108921 
n_nop = 108791 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001175 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.112715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.112715
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108921 n_nop=108791 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004701
n_activity=562 dram_eff=0.911
bk0: 64a 108459i bk1: 64a 108465i bk2: 0a 108919i bk3: 0a 108921i bk4: 0a 108921i bk5: 0a 108921i bk6: 0a 108921i bk7: 0a 108921i bk8: 0a 108921i bk9: 0a 108921i bk10: 0a 108921i bk11: 0a 108921i bk12: 0a 108921i bk13: 0a 108921i bk14: 0a 108921i bk15: 0a 108922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.933457
Bank_Level_Parallism_Col = 1.933333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.933333 

BW Util details:
bwutil = 0.004701 
total_CMD = 108921 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108377 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108921 
n_nop = 108791 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001175 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.098172 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0981721
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108921 n_nop=108791 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004701
n_activity=560 dram_eff=0.9143
bk0: 64a 108447i bk1: 64a 108456i bk2: 0a 108919i bk3: 0a 108921i bk4: 0a 108921i bk5: 0a 108921i bk6: 0a 108921i bk7: 0a 108921i bk8: 0a 108921i bk9: 0a 108921i bk10: 0a 108921i bk11: 0a 108921i bk12: 0a 108921i bk13: 0a 108921i bk14: 0a 108921i bk15: 0a 108922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004701 
total_CMD = 108921 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108379 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108921 
n_nop = 108791 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001175 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.113357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.113357
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108921 n_nop=108791 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004701
n_activity=560 dram_eff=0.9143
bk0: 64a 108447i bk1: 64a 108456i bk2: 0a 108919i bk3: 0a 108921i bk4: 0a 108921i bk5: 0a 108921i bk6: 0a 108921i bk7: 0a 108921i bk8: 0a 108921i bk9: 0a 108921i bk10: 0a 108921i bk11: 0a 108921i bk12: 0a 108921i bk13: 0a 108921i bk14: 0a 108921i bk15: 0a 108922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004701 
total_CMD = 108921 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108379 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108921 
n_nop = 108791 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001175 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.098071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0980711
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108921 n_nop=108791 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004701
n_activity=560 dram_eff=0.9143
bk0: 64a 108447i bk1: 64a 108456i bk2: 0a 108919i bk3: 0a 108921i bk4: 0a 108921i bk5: 0a 108921i bk6: 0a 108921i bk7: 0a 108921i bk8: 0a 108921i bk9: 0a 108921i bk10: 0a 108921i bk11: 0a 108921i bk12: 0a 108921i bk13: 0a 108921i bk14: 0a 108921i bk15: 0a 108922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004701 
total_CMD = 108921 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108379 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108921 
n_nop = 108791 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001175 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.133409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.133409
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108921 n_nop=108791 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004701
n_activity=566 dram_eff=0.9046
bk0: 64a 108462i bk1: 64a 108459i bk2: 0a 108921i bk3: 0a 108921i bk4: 0a 108921i bk5: 0a 108921i bk6: 0a 108921i bk7: 0a 108921i bk8: 0a 108921i bk9: 0a 108921i bk10: 0a 108921i bk11: 0a 108921i bk12: 0a 108921i bk13: 0a 108921i bk14: 0a 108921i bk15: 0a 108921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.004701 
total_CMD = 108921 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 108373 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108921 
n_nop = 108791 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001175 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.118737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.118737
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108921 n_nop=108791 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004701
n_activity=562 dram_eff=0.911
bk0: 64a 108460i bk1: 64a 108445i bk2: 0a 108921i bk3: 0a 108921i bk4: 0a 108921i bk5: 0a 108921i bk6: 0a 108921i bk7: 0a 108921i bk8: 0a 108921i bk9: 0a 108921i bk10: 0a 108921i bk11: 0a 108921i bk12: 0a 108921i bk13: 0a 108921i bk14: 0a 108921i bk15: 0a 108921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004701 
total_CMD = 108921 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108377 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108921 
n_nop = 108791 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001175 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.137632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.137632
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108921 n_nop=108791 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004701
n_activity=562 dram_eff=0.911
bk0: 64a 108460i bk1: 64a 108450i bk2: 0a 108921i bk3: 0a 108921i bk4: 0a 108921i bk5: 0a 108921i bk6: 0a 108921i bk7: 0a 108921i bk8: 0a 108921i bk9: 0a 108921i bk10: 0a 108921i bk11: 0a 108921i bk12: 0a 108921i bk13: 0a 108921i bk14: 0a 108921i bk15: 0a 108921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004701 
total_CMD = 108921 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108377 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108921 
n_nop = 108791 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001175 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.114505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.114505
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108921 n_nop=108791 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004701
n_activity=562 dram_eff=0.911
bk0: 64a 108460i bk1: 64a 108445i bk2: 0a 108921i bk3: 0a 108921i bk4: 0a 108921i bk5: 0a 108921i bk6: 0a 108921i bk7: 0a 108921i bk8: 0a 108921i bk9: 0a 108921i bk10: 0a 108921i bk11: 0a 108921i bk12: 0a 108921i bk13: 0a 108921i bk14: 0a 108921i bk15: 0a 108921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004701 
total_CMD = 108921 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108377 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108921 
n_nop = 108791 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001175 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.121960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.12196
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108921 n_nop=108791 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004701
n_activity=566 dram_eff=0.9046
bk0: 64a 108459i bk1: 64a 108462i bk2: 0a 108919i bk3: 0a 108921i bk4: 0a 108921i bk5: 0a 108921i bk6: 0a 108921i bk7: 0a 108921i bk8: 0a 108921i bk9: 0a 108921i bk10: 0a 108921i bk11: 0a 108921i bk12: 0a 108921i bk13: 0a 108921i bk14: 0a 108921i bk15: 0a 108922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.004701 
total_CMD = 108921 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 108373 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108921 
n_nop = 108791 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001175 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.111062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.111062
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108921 n_nop=108791 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004701
n_activity=560 dram_eff=0.9143
bk0: 64a 108447i bk1: 64a 108456i bk2: 0a 108919i bk3: 0a 108921i bk4: 0a 108921i bk5: 0a 108921i bk6: 0a 108921i bk7: 0a 108921i bk8: 0a 108921i bk9: 0a 108921i bk10: 0a 108921i bk11: 0a 108921i bk12: 0a 108921i bk13: 0a 108921i bk14: 0a 108921i bk15: 0a 108922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004701 
total_CMD = 108921 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108379 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108921 
n_nop = 108791 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001175 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.126495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.126495
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108921 n_nop=108791 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004701
n_activity=560 dram_eff=0.9143
bk0: 64a 108452i bk1: 64a 108456i bk2: 0a 108919i bk3: 0a 108921i bk4: 0a 108921i bk5: 0a 108921i bk6: 0a 108921i bk7: 0a 108921i bk8: 0a 108921i bk9: 0a 108921i bk10: 0a 108921i bk11: 0a 108921i bk12: 0a 108921i bk13: 0a 108921i bk14: 0a 108921i bk15: 0a 108922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004701 
total_CMD = 108921 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108379 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108921 
n_nop = 108791 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001175 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.106435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.106435
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108921 n_nop=108791 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004701
n_activity=560 dram_eff=0.9143
bk0: 64a 108447i bk1: 64a 108456i bk2: 0a 108919i bk3: 0a 108921i bk4: 0a 108921i bk5: 0a 108921i bk6: 0a 108921i bk7: 0a 108921i bk8: 0a 108921i bk9: 0a 108921i bk10: 0a 108921i bk11: 0a 108921i bk12: 0a 108921i bk13: 0a 108921i bk14: 0a 108921i bk15: 0a 108922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004701 
total_CMD = 108921 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 108379 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108921 
n_nop = 108791 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001175 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.118967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.118967
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108921 n_nop=108791 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004701
n_activity=562 dram_eff=0.911
bk0: 64a 108460i bk1: 64a 108459i bk2: 0a 108921i bk3: 0a 108921i bk4: 0a 108921i bk5: 0a 108921i bk6: 0a 108921i bk7: 0a 108921i bk8: 0a 108921i bk9: 0a 108921i bk10: 0a 108921i bk11: 0a 108921i bk12: 0a 108921i bk13: 0a 108921i bk14: 0a 108921i bk15: 0a 108921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.942699
Bank_Level_Parallism_Col = 1.942593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.942593 

BW Util details:
bwutil = 0.004701 
total_CMD = 108921 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108377 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108921 
n_nop = 108791 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001175 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.101211
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108921 n_nop=108791 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004701
n_activity=562 dram_eff=0.911
bk0: 64a 108460i bk1: 64a 108445i bk2: 0a 108921i bk3: 0a 108921i bk4: 0a 108921i bk5: 0a 108921i bk6: 0a 108921i bk7: 0a 108921i bk8: 0a 108921i bk9: 0a 108921i bk10: 0a 108921i bk11: 0a 108921i bk12: 0a 108921i bk13: 0a 108921i bk14: 0a 108921i bk15: 0a 108921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004701 
total_CMD = 108921 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108377 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108921 
n_nop = 108791 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001175 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.120454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.120454
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=108921 n_nop=108791 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004701
n_activity=562 dram_eff=0.911
bk0: 64a 108460i bk1: 64a 108445i bk2: 0a 108921i bk3: 0a 108921i bk4: 0a 108921i bk5: 0a 108921i bk6: 0a 108921i bk7: 0a 108921i bk8: 0a 108921i bk9: 0a 108921i bk10: 0a 108921i bk11: 0a 108921i bk12: 0a 108921i bk13: 0a 108921i bk14: 0a 108921i bk15: 0a 108921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004701 
total_CMD = 108921 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 108377 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 108921 
n_nop = 108791 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.001175 
Either_Row_CoL_Bus_Util = 0.001194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.103515 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.103515

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1152, Miss = 128, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 36864
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.1111
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10240
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 22528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=36864
icnt_total_pkts_simt_to_mem=36864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 36864
Req_Network_cycles = 35224
Req_Network_injected_packets_per_cycle =       1.0466 
Req_Network_conflicts_per_cycle =       0.5693
Req_Network_conflicts_per_cycle_util =       9.2581
Req_Bank_Level_Parallism =      17.0194
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5277
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0327

Reply_Network_injected_packets_num = 36864
Reply_Network_cycles = 35224
Reply_Network_injected_packets_per_cycle =        1.0466
Reply_Network_conflicts_per_cycle =        0.6794
Reply_Network_conflicts_per_cycle_util =       9.5339
Reply_Bank_Level_Parallism =      14.6869
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2463
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0228
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 133412 (inst/sec)
gpgpu_simulation_rate = 2516 (cycle/sec)
gpgpu_silicon_slowdown = 449920x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-7.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 7
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fcf8d000000
-local mem base_addr = 0x00007fcf8b000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-7.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 7
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z18transposeCoalescedPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 7: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 5851
gpu_sim_insn = 376832
gpu_ipc =      64.4047
gpu_tot_sim_cycle = 41075
gpu_tot_sim_insn = 2244608
gpu_tot_ipc =      54.6466
gpu_tot_issued_cta = 448
gpu_occupancy = 23.0017% 
gpu_tot_occupancy = 22.0059% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7001
partiton_level_parallism_total  =       0.9972
partiton_level_parallism_util =      13.4737
partiton_level_parallism_util_total  =      16.5830
L2_BW  =      25.3587 GB/Sec
L2_BW_total  =      36.1226 GB/Sec
gpu_total_sim_rate=140288

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[1]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[2]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[3]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 68
	L1D_cache_core[4]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 68
	L1D_cache_core[5]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[6]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[7]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[8]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[9]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[10]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[11]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[12]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[13]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[14]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 74
	L1D_cache_core[15]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[16]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 75
	L1D_cache_core[17]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 72
	L1D_cache_core[18]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[19]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 75
	L1D_cache_core[20]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 73
	L1D_cache_core[21]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[22]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[23]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[24]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[25]: Access = 832, Miss = 640, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 75
	L1D_cache_core[26]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[27]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[28]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[29]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[30]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[31]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[32]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[33]: Access = 928, Miss = 640, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 70
	L1D_cache_core[34]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[35]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 41
	L1D_cache_core[36]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[37]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[38]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[39]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 40
	L1D_cache_core[40]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[41]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[42]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 33
	L1D_cache_core[43]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 42
	L1D_cache_core[44]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[45]: Access = 864, Miss = 576, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 47
	L1D_total_cache_accesses = 40960
	L1D_total_cache_misses = 28672
	L1D_total_cache_miss_rate = 0.7000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2634
	L1D_cache_data_port_util = 0.050
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1930
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 7168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1930
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 704
ctas_completed 448, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
141, 141, 141, 141, 141, 141, 141, 141, 59, 59, 59, 59, 59, 59, 59, 59, 
gpgpu_n_tot_thrd_icount = 2310144
gpgpu_n_tot_w_icount = 72192
gpgpu_n_stall_shd_mem = 25088
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14336
gpgpu_n_mem_write_global = 26624
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 114688
gpgpu_n_store_insn = 114688
gpgpu_n_shmem_insn = 98304
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3584
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21504
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:25107	W0_Idle:416783	W0_Scoreboard:469790	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:70144
single_issue_nums: WS0:18048	WS1:18048	WS2:18048	WS3:18048	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114688 {8:14336,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1064960 {40:26624,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 573440 {40:14336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 212992 {8:26624,}
maxmflatency = 648 
max_icnt2mem_latency = 156 
maxmrqlatency = 61 
max_icnt2sh_latency = 124 
averagemflatency = 283 
avg_icnt2mem_latency = 72 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 9 
mrq_lat_table:40 	11 	59 	250 	572 	1116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	18462 	20502 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	20064 	20422 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	23332 	8160 	4076 	2423 	1862 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5543      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5551         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5544      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5550      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2127      2127    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2124      2126    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2131      2119    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2115      2115    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2124      2122    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2117      2146    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2117      2125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2111      2138    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2132      2129    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2131      2141    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2136      2123    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2125      2138    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2133      2131    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2126      2126    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2123      2131    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2123      2126    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        623       630       424       413         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        634       627       389       379         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        629       632       426       412         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        636       621       409       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        640       640       365       374         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       648       410       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        632       642       367       375         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        639       641       413       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        630       638       424       419         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       637       397       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        636       637       426       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        639       638       400       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        640       631       369       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        634       646       408       406         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        631       637       371       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        636       632       411       409         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127014 n_nop=126884 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004031
n_activity=562 dram_eff=0.911
bk0: 64a 126553i bk1: 64a 126538i bk2: 0a 127014i bk3: 0a 127014i bk4: 0a 127014i bk5: 0a 127014i bk6: 0a 127014i bk7: 0a 127014i bk8: 0a 127014i bk9: 0a 127014i bk10: 0a 127014i bk11: 0a 127014i bk12: 0a 127014i bk13: 0a 127014i bk14: 0a 127014i bk15: 0a 127014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004031 
total_CMD = 127014 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 126470 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127014 
n_nop = 126884 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.096659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0966586
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127014 n_nop=126884 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004031
n_activity=562 dram_eff=0.911
bk0: 64a 126552i bk1: 64a 126558i bk2: 0a 127012i bk3: 0a 127014i bk4: 0a 127014i bk5: 0a 127014i bk6: 0a 127014i bk7: 0a 127014i bk8: 0a 127014i bk9: 0a 127014i bk10: 0a 127014i bk11: 0a 127014i bk12: 0a 127014i bk13: 0a 127014i bk14: 0a 127014i bk15: 0a 127015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.933457
Bank_Level_Parallism_Col = 1.933333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.933333 

BW Util details:
bwutil = 0.004031 
total_CMD = 127014 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 126470 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127014 
n_nop = 126884 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.084188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0841876
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127014 n_nop=126884 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004031
n_activity=560 dram_eff=0.9143
bk0: 64a 126540i bk1: 64a 126549i bk2: 0a 127012i bk3: 0a 127014i bk4: 0a 127014i bk5: 0a 127014i bk6: 0a 127014i bk7: 0a 127014i bk8: 0a 127014i bk9: 0a 127014i bk10: 0a 127014i bk11: 0a 127014i bk12: 0a 127014i bk13: 0a 127014i bk14: 0a 127014i bk15: 0a 127015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004031 
total_CMD = 127014 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 126472 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127014 
n_nop = 126884 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.097210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0972098
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127014 n_nop=126884 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004031
n_activity=560 dram_eff=0.9143
bk0: 64a 126540i bk1: 64a 126549i bk2: 0a 127012i bk3: 0a 127014i bk4: 0a 127014i bk5: 0a 127014i bk6: 0a 127014i bk7: 0a 127014i bk8: 0a 127014i bk9: 0a 127014i bk10: 0a 127014i bk11: 0a 127014i bk12: 0a 127014i bk13: 0a 127014i bk14: 0a 127014i bk15: 0a 127015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004031 
total_CMD = 127014 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 126472 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127014 
n_nop = 126884 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.084101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.084101
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127014 n_nop=126884 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004031
n_activity=560 dram_eff=0.9143
bk0: 64a 126540i bk1: 64a 126549i bk2: 0a 127012i bk3: 0a 127014i bk4: 0a 127014i bk5: 0a 127014i bk6: 0a 127014i bk7: 0a 127014i bk8: 0a 127014i bk9: 0a 127014i bk10: 0a 127014i bk11: 0a 127014i bk12: 0a 127014i bk13: 0a 127014i bk14: 0a 127014i bk15: 0a 127015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004031 
total_CMD = 127014 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 126472 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127014 
n_nop = 126884 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.114405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.114405
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127014 n_nop=126884 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004031
n_activity=566 dram_eff=0.9046
bk0: 64a 126555i bk1: 64a 126552i bk2: 0a 127014i bk3: 0a 127014i bk4: 0a 127014i bk5: 0a 127014i bk6: 0a 127014i bk7: 0a 127014i bk8: 0a 127014i bk9: 0a 127014i bk10: 0a 127014i bk11: 0a 127014i bk12: 0a 127014i bk13: 0a 127014i bk14: 0a 127014i bk15: 0a 127014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.004031 
total_CMD = 127014 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 126466 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127014 
n_nop = 126884 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.101823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.101823
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127014 n_nop=126884 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004031
n_activity=562 dram_eff=0.911
bk0: 64a 126553i bk1: 64a 126538i bk2: 0a 127014i bk3: 0a 127014i bk4: 0a 127014i bk5: 0a 127014i bk6: 0a 127014i bk7: 0a 127014i bk8: 0a 127014i bk9: 0a 127014i bk10: 0a 127014i bk11: 0a 127014i bk12: 0a 127014i bk13: 0a 127014i bk14: 0a 127014i bk15: 0a 127014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004031 
total_CMD = 127014 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 126470 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127014 
n_nop = 126884 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.118026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.118026
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127014 n_nop=126884 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004031
n_activity=562 dram_eff=0.911
bk0: 64a 126553i bk1: 64a 126543i bk2: 0a 127014i bk3: 0a 127014i bk4: 0a 127014i bk5: 0a 127014i bk6: 0a 127014i bk7: 0a 127014i bk8: 0a 127014i bk9: 0a 127014i bk10: 0a 127014i bk11: 0a 127014i bk12: 0a 127014i bk13: 0a 127014i bk14: 0a 127014i bk15: 0a 127014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004031 
total_CMD = 127014 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 126470 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127014 
n_nop = 126884 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.098194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0981939
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127014 n_nop=126884 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004031
n_activity=562 dram_eff=0.911
bk0: 64a 126553i bk1: 64a 126538i bk2: 0a 127014i bk3: 0a 127014i bk4: 0a 127014i bk5: 0a 127014i bk6: 0a 127014i bk7: 0a 127014i bk8: 0a 127014i bk9: 0a 127014i bk10: 0a 127014i bk11: 0a 127014i bk12: 0a 127014i bk13: 0a 127014i bk14: 0a 127014i bk15: 0a 127014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004031 
total_CMD = 127014 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 126470 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127014 
n_nop = 126884 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.104587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.104587
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127014 n_nop=126884 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004031
n_activity=566 dram_eff=0.9046
bk0: 64a 126552i bk1: 64a 126555i bk2: 0a 127012i bk3: 0a 127014i bk4: 0a 127014i bk5: 0a 127014i bk6: 0a 127014i bk7: 0a 127014i bk8: 0a 127014i bk9: 0a 127014i bk10: 0a 127014i bk11: 0a 127014i bk12: 0a 127014i bk13: 0a 127014i bk14: 0a 127014i bk15: 0a 127015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.004031 
total_CMD = 127014 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 126466 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127014 
n_nop = 126884 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.095241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0952415
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127014 n_nop=126884 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004031
n_activity=560 dram_eff=0.9143
bk0: 64a 126540i bk1: 64a 126549i bk2: 0a 127012i bk3: 0a 127014i bk4: 0a 127014i bk5: 0a 127014i bk6: 0a 127014i bk7: 0a 127014i bk8: 0a 127014i bk9: 0a 127014i bk10: 0a 127014i bk11: 0a 127014i bk12: 0a 127014i bk13: 0a 127014i bk14: 0a 127014i bk15: 0a 127015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004031 
total_CMD = 127014 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 126472 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127014 
n_nop = 126884 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.108476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.108476
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127014 n_nop=126884 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004031
n_activity=560 dram_eff=0.9143
bk0: 64a 126545i bk1: 64a 126549i bk2: 0a 127012i bk3: 0a 127014i bk4: 0a 127014i bk5: 0a 127014i bk6: 0a 127014i bk7: 0a 127014i bk8: 0a 127014i bk9: 0a 127014i bk10: 0a 127014i bk11: 0a 127014i bk12: 0a 127014i bk13: 0a 127014i bk14: 0a 127014i bk15: 0a 127015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004031 
total_CMD = 127014 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 126472 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127014 
n_nop = 126884 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.091273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0912734
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127014 n_nop=126884 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004031
n_activity=560 dram_eff=0.9143
bk0: 64a 126540i bk1: 64a 126549i bk2: 0a 127012i bk3: 0a 127014i bk4: 0a 127014i bk5: 0a 127014i bk6: 0a 127014i bk7: 0a 127014i bk8: 0a 127014i bk9: 0a 127014i bk10: 0a 127014i bk11: 0a 127014i bk12: 0a 127014i bk13: 0a 127014i bk14: 0a 127014i bk15: 0a 127015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.004031 
total_CMD = 127014 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 126472 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127014 
n_nop = 126884 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.102020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.10202
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127014 n_nop=126884 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004031
n_activity=562 dram_eff=0.911
bk0: 64a 126553i bk1: 64a 126552i bk2: 0a 127014i bk3: 0a 127014i bk4: 0a 127014i bk5: 0a 127014i bk6: 0a 127014i bk7: 0a 127014i bk8: 0a 127014i bk9: 0a 127014i bk10: 0a 127014i bk11: 0a 127014i bk12: 0a 127014i bk13: 0a 127014i bk14: 0a 127014i bk15: 0a 127014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.942699
Bank_Level_Parallism_Col = 1.942593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.942593 

BW Util details:
bwutil = 0.004031 
total_CMD = 127014 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 126470 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127014 
n_nop = 126884 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.086794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0867936
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127014 n_nop=126884 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004031
n_activity=562 dram_eff=0.911
bk0: 64a 126553i bk1: 64a 126538i bk2: 0a 127014i bk3: 0a 127014i bk4: 0a 127014i bk5: 0a 127014i bk6: 0a 127014i bk7: 0a 127014i bk8: 0a 127014i bk9: 0a 127014i bk10: 0a 127014i bk11: 0a 127014i bk12: 0a 127014i bk13: 0a 127014i bk14: 0a 127014i bk15: 0a 127014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004031 
total_CMD = 127014 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 126470 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127014 
n_nop = 126884 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.103296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.103296
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=127014 n_nop=126884 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004031
n_activity=562 dram_eff=0.911
bk0: 64a 126553i bk1: 64a 126538i bk2: 0a 127014i bk3: 0a 127014i bk4: 0a 127014i bk5: 0a 127014i bk6: 0a 127014i bk7: 0a 127014i bk8: 0a 127014i bk9: 0a 127014i bk10: 0a 127014i bk11: 0a 127014i bk12: 0a 127014i bk13: 0a 127014i bk14: 0a 127014i bk15: 0a 127014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.004031 
total_CMD = 127014 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 126470 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 127014 
n_nop = 126884 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000016 
CoL_Bus_Util = 0.001008 
Either_Row_CoL_Bus_Util = 0.001024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.088770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0887697

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1280, Miss = 128, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 40960
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.1000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12288
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14336
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26624
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=40960
icnt_total_pkts_simt_to_mem=40960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 40960
Req_Network_cycles = 41075
Req_Network_injected_packets_per_cycle =       0.9972 
Req_Network_conflicts_per_cycle =       0.5342
Req_Network_conflicts_per_cycle_util =       8.8838
Req_Bank_Level_Parallism =      16.5830
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4702
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0312

Reply_Network_injected_packets_num = 40960
Reply_Network_cycles = 41075
Reply_Network_injected_packets_per_cycle =        0.9972
Reply_Network_conflicts_per_cycle =        0.6581
Reply_Network_conflicts_per_cycle_util =       9.4979
Reply_Bank_Level_Parallism =      14.3921
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2209
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0217
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 140288 (inst/sec)
gpgpu_simulation_rate = 2567 (cycle/sec)
gpgpu_silicon_slowdown = 440981x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-8.traceg
-kernel name = _Z18transposeCoalescedPfS_ii
-kernel id = 8
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1024
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fcf8d000000
-local mem base_addr = 0x00007fcf8b000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-8.traceg
launching kernel name: _Z18transposeCoalescedPfS_ii uid: 8
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z18transposeCoalescedPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 8: size 0
kernel_name = _Z18transposeCoalescedPfS_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 5851
gpu_sim_insn = 376832
gpu_ipc =      64.4047
gpu_tot_sim_cycle = 46926
gpu_tot_sim_insn = 2621440
gpu_tot_ipc =      55.8633
gpu_tot_issued_cta = 512
gpu_occupancy = 22.9527% 
gpu_tot_occupancy = 22.1216% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7001
partiton_level_parallism_total  =       0.9602
partiton_level_parallism_util =      13.1704
partiton_level_parallism_util_total  =      16.2014
L2_BW  =      25.3587 GB/Sec
L2_BW_total  =      34.7805 GB/Sec
gpu_total_sim_rate=145635

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[1]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[2]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[3]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[4]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[5]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 84
	L1D_cache_core[6]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[7]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[8]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[9]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[10]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 62
	L1D_cache_core[11]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[12]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[13]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[14]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 74
	L1D_cache_core[15]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 63
	L1D_cache_core[16]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 77
	L1D_cache_core[17]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 74
	L1D_cache_core[18]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[19]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 75
	L1D_cache_core[20]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 73
	L1D_cache_core[21]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[22]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[23]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[24]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 68
	L1D_cache_core[25]: Access = 896, Miss = 704, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 77
	L1D_cache_core[26]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[27]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 45
	L1D_cache_core[28]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[29]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[30]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[31]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[32]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[33]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 71
	L1D_cache_core[34]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[35]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[36]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[37]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[38]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[39]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[40]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[41]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[42]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 49
	L1D_cache_core[43]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[44]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[45]: Access = 992, Miss = 704, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 63
	L1D_total_cache_accesses = 45056
	L1D_total_cache_misses = 32768
	L1D_total_cache_miss_rate = 0.7273
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 2954
	L1D_cache_data_port_util = 0.044
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 750
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28672

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2204
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 750
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
164, 164, 164, 164, 164, 164, 164, 164, 82, 82, 82, 82, 82, 82, 82, 82, 
gpgpu_n_tot_thrd_icount = 2686976
gpgpu_n_tot_w_icount = 83968
gpgpu_n_stall_shd_mem = 29696
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16384
gpgpu_n_mem_write_global = 28672
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131072
gpgpu_n_store_insn = 131072
gpgpu_n_shmem_insn = 131072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 7168
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 22528
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31549	W0_Idle:466749	W0_Scoreboard:538282	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:81920
single_issue_nums: WS0:20992	WS1:20992	WS2:20992	WS3:20992	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131072 {8:16384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1146880 {40:28672,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655360 {40:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 229376 {8:28672,}
maxmflatency = 648 
max_icnt2mem_latency = 156 
maxmrqlatency = 61 
max_icnt2sh_latency = 124 
averagemflatency = 280 
avg_icnt2mem_latency = 71 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 9 
mrq_lat_table:40 	11 	59 	250 	572 	1116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21198 	21862 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	22851 	21731 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	26220 	8923 	4318 	2600 	1888 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5543      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5551         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5544      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5550      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2385      2385    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2383      2389    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2389      2377    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2373      2379    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2381      2377    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2374      2406    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2375      2380    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2369      2398    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2394      2384    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2395      2410    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2398      2378    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2388      2407    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2395      2391    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2389      2391    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2384      2390    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2385      2390    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        623       630       424       413         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        634       627       389       379         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        629       632       426       412         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        636       621       409       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        640       640       365       374         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       648       410       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        632       642       367       375         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        639       641       413       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        630       638       424       419         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       637       397       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        636       637       426       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        639       638       400       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        640       631       369       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        634       646       408       406         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        631       637       371       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        636       632       411       409         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145107 n_nop=144977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003528
n_activity=562 dram_eff=0.911
bk0: 64a 144646i bk1: 64a 144631i bk2: 0a 145107i bk3: 0a 145107i bk4: 0a 145107i bk5: 0a 145107i bk6: 0a 145107i bk7: 0a 145107i bk8: 0a 145107i bk9: 0a 145107i bk10: 0a 145107i bk11: 0a 145107i bk12: 0a 145107i bk13: 0a 145107i bk14: 0a 145107i bk15: 0a 145107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003528 
total_CMD = 145107 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 144563 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145107 
n_nop = 144977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.084607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0846065
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145107 n_nop=144977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003528
n_activity=562 dram_eff=0.911
bk0: 64a 144645i bk1: 64a 144651i bk2: 0a 145105i bk3: 0a 145107i bk4: 0a 145107i bk5: 0a 145107i bk6: 0a 145107i bk7: 0a 145107i bk8: 0a 145107i bk9: 0a 145107i bk10: 0a 145107i bk11: 0a 145107i bk12: 0a 145107i bk13: 0a 145107i bk14: 0a 145107i bk15: 0a 145108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.933457
Bank_Level_Parallism_Col = 1.933333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.933333 

BW Util details:
bwutil = 0.003528 
total_CMD = 145107 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 144563 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145107 
n_nop = 144977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0736905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145107 n_nop=144977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003528
n_activity=560 dram_eff=0.9143
bk0: 64a 144633i bk1: 64a 144642i bk2: 0a 145105i bk3: 0a 145107i bk4: 0a 145107i bk5: 0a 145107i bk6: 0a 145107i bk7: 0a 145107i bk8: 0a 145107i bk9: 0a 145107i bk10: 0a 145107i bk11: 0a 145107i bk12: 0a 145107i bk13: 0a 145107i bk14: 0a 145107i bk15: 0a 145108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003528 
total_CMD = 145107 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 144565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145107 
n_nop = 144977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.085089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0850889
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145107 n_nop=144977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003528
n_activity=560 dram_eff=0.9143
bk0: 64a 144633i bk1: 64a 144642i bk2: 0a 145105i bk3: 0a 145107i bk4: 0a 145107i bk5: 0a 145107i bk6: 0a 145107i bk7: 0a 145107i bk8: 0a 145107i bk9: 0a 145107i bk10: 0a 145107i bk11: 0a 145107i bk12: 0a 145107i bk13: 0a 145107i bk14: 0a 145107i bk15: 0a 145108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003528 
total_CMD = 145107 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 144565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145107 
n_nop = 144977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0736146
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145107 n_nop=144977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003528
n_activity=560 dram_eff=0.9143
bk0: 64a 144633i bk1: 64a 144642i bk2: 0a 145105i bk3: 0a 145107i bk4: 0a 145107i bk5: 0a 145107i bk6: 0a 145107i bk7: 0a 145107i bk8: 0a 145107i bk9: 0a 145107i bk10: 0a 145107i bk11: 0a 145107i bk12: 0a 145107i bk13: 0a 145107i bk14: 0a 145107i bk15: 0a 145108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003528 
total_CMD = 145107 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 144565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145107 
n_nop = 144977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.100140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.10014
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145107 n_nop=144977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003528
n_activity=566 dram_eff=0.9046
bk0: 64a 144648i bk1: 64a 144645i bk2: 0a 145107i bk3: 0a 145107i bk4: 0a 145107i bk5: 0a 145107i bk6: 0a 145107i bk7: 0a 145107i bk8: 0a 145107i bk9: 0a 145107i bk10: 0a 145107i bk11: 0a 145107i bk12: 0a 145107i bk13: 0a 145107i bk14: 0a 145107i bk15: 0a 145107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.003528 
total_CMD = 145107 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 144559 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145107 
n_nop = 144977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.089127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0891273
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145107 n_nop=144977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003528
n_activity=562 dram_eff=0.911
bk0: 64a 144646i bk1: 64a 144631i bk2: 0a 145107i bk3: 0a 145107i bk4: 0a 145107i bk5: 0a 145107i bk6: 0a 145107i bk7: 0a 145107i bk8: 0a 145107i bk9: 0a 145107i bk10: 0a 145107i bk11: 0a 145107i bk12: 0a 145107i bk13: 0a 145107i bk14: 0a 145107i bk15: 0a 145107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003528 
total_CMD = 145107 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 144563 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145107 
n_nop = 144977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.103310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.10331
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145107 n_nop=144977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003528
n_activity=562 dram_eff=0.911
bk0: 64a 144646i bk1: 64a 144636i bk2: 0a 145107i bk3: 0a 145107i bk4: 0a 145107i bk5: 0a 145107i bk6: 0a 145107i bk7: 0a 145107i bk8: 0a 145107i bk9: 0a 145107i bk10: 0a 145107i bk11: 0a 145107i bk12: 0a 145107i bk13: 0a 145107i bk14: 0a 145107i bk15: 0a 145107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003528 
total_CMD = 145107 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 144563 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145107 
n_nop = 144977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.085950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0859504
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145107 n_nop=144977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003528
n_activity=562 dram_eff=0.911
bk0: 64a 144646i bk1: 64a 144631i bk2: 0a 145107i bk3: 0a 145107i bk4: 0a 145107i bk5: 0a 145107i bk6: 0a 145107i bk7: 0a 145107i bk8: 0a 145107i bk9: 0a 145107i bk10: 0a 145107i bk11: 0a 145107i bk12: 0a 145107i bk13: 0a 145107i bk14: 0a 145107i bk15: 0a 145107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003528 
total_CMD = 145107 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 144563 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145107 
n_nop = 144977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.091546 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0915462
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145107 n_nop=144977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003528
n_activity=566 dram_eff=0.9046
bk0: 64a 144645i bk1: 64a 144648i bk2: 0a 145105i bk3: 0a 145107i bk4: 0a 145107i bk5: 0a 145107i bk6: 0a 145107i bk7: 0a 145107i bk8: 0a 145107i bk9: 0a 145107i bk10: 0a 145107i bk11: 0a 145107i bk12: 0a 145107i bk13: 0a 145107i bk14: 0a 145107i bk15: 0a 145108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.003528 
total_CMD = 145107 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 144559 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145107 
n_nop = 144977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.083366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0833661
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145107 n_nop=144977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003528
n_activity=560 dram_eff=0.9143
bk0: 64a 144633i bk1: 64a 144642i bk2: 0a 145105i bk3: 0a 145107i bk4: 0a 145107i bk5: 0a 145107i bk6: 0a 145107i bk7: 0a 145107i bk8: 0a 145107i bk9: 0a 145107i bk10: 0a 145107i bk11: 0a 145107i bk12: 0a 145107i bk13: 0a 145107i bk14: 0a 145107i bk15: 0a 145108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003528 
total_CMD = 145107 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 144565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145107 
n_nop = 144977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.094951 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0949506
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145107 n_nop=144977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003528
n_activity=560 dram_eff=0.9143
bk0: 64a 144638i bk1: 64a 144642i bk2: 0a 145105i bk3: 0a 145107i bk4: 0a 145107i bk5: 0a 145107i bk6: 0a 145107i bk7: 0a 145107i bk8: 0a 145107i bk9: 0a 145107i bk10: 0a 145107i bk11: 0a 145107i bk12: 0a 145107i bk13: 0a 145107i bk14: 0a 145107i bk15: 0a 145108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003528 
total_CMD = 145107 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 144565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145107 
n_nop = 144977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.079893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0798928
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145107 n_nop=144977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003528
n_activity=560 dram_eff=0.9143
bk0: 64a 144633i bk1: 64a 144642i bk2: 0a 145105i bk3: 0a 145107i bk4: 0a 145107i bk5: 0a 145107i bk6: 0a 145107i bk7: 0a 145107i bk8: 0a 145107i bk9: 0a 145107i bk10: 0a 145107i bk11: 0a 145107i bk12: 0a 145107i bk13: 0a 145107i bk14: 0a 145107i bk15: 0a 145108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003528 
total_CMD = 145107 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 144565 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145107 
n_nop = 144977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.089300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0892996
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145107 n_nop=144977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003528
n_activity=562 dram_eff=0.911
bk0: 64a 144646i bk1: 64a 144645i bk2: 0a 145107i bk3: 0a 145107i bk4: 0a 145107i bk5: 0a 145107i bk6: 0a 145107i bk7: 0a 145107i bk8: 0a 145107i bk9: 0a 145107i bk10: 0a 145107i bk11: 0a 145107i bk12: 0a 145107i bk13: 0a 145107i bk14: 0a 145107i bk15: 0a 145107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.942699
Bank_Level_Parallism_Col = 1.942593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.942593 

BW Util details:
bwutil = 0.003528 
total_CMD = 145107 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 144563 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145107 
n_nop = 144977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.075972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0759715
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145107 n_nop=144977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003528
n_activity=562 dram_eff=0.911
bk0: 64a 144646i bk1: 64a 144631i bk2: 0a 145107i bk3: 0a 145107i bk4: 0a 145107i bk5: 0a 145107i bk6: 0a 145107i bk7: 0a 145107i bk8: 0a 145107i bk9: 0a 145107i bk10: 0a 145107i bk11: 0a 145107i bk12: 0a 145107i bk13: 0a 145107i bk14: 0a 145107i bk15: 0a 145107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003528 
total_CMD = 145107 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 144563 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145107 
n_nop = 144977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.090416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.090416
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=145107 n_nop=144977 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003528
n_activity=562 dram_eff=0.911
bk0: 64a 144646i bk1: 64a 144631i bk2: 0a 145107i bk3: 0a 145107i bk4: 0a 145107i bk5: 0a 145107i bk6: 0a 145107i bk7: 0a 145107i bk8: 0a 145107i bk9: 0a 145107i bk10: 0a 145107i bk11: 0a 145107i bk12: 0a 145107i bk13: 0a 145107i bk14: 0a 145107i bk15: 0a 145107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003528 
total_CMD = 145107 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 144563 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 145107 
n_nop = 144977 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000882 
Either_Row_CoL_Bus_Util = 0.000896 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.077701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0777013

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1408, Miss = 128, Miss_rate = 0.091, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 45056
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0909
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 28672
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=45056
icnt_total_pkts_simt_to_mem=45056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 45056
Req_Network_cycles = 46926
Req_Network_injected_packets_per_cycle =       0.9602 
Req_Network_conflicts_per_cycle =       0.5097
Req_Network_conflicts_per_cycle_util =       8.6001
Req_Bank_Level_Parallism =      16.2014
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.4287
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0300

Reply_Network_injected_packets_num = 45056
Reply_Network_cycles = 46926
Reply_Network_injected_packets_per_cycle =        0.9602
Reply_Network_conflicts_per_cycle =        0.6223
Reply_Network_conflicts_per_cycle_util =       9.1715
Reply_Bank_Level_Parallism =      14.1508
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1996
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0209
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 18 sec (18 sec)
gpgpu_simulation_rate = 145635 (inst/sec)
gpgpu_simulation_rate = 2607 (cycle/sec)
gpgpu_silicon_slowdown = 434215x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-9.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 9
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fcf8d000000
-local mem base_addr = 0x00007fcf8b000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-9.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 9
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 9: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 5791
gpu_sim_insn = 376832
gpu_ipc =      65.0720
gpu_tot_sim_cycle = 52717
gpu_tot_sim_insn = 2998272
gpu_tot_ipc =      56.8749
gpu_tot_issued_cta = 576
gpu_occupancy = 22.8634% 
gpu_tot_occupancy = 22.1981% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7073
partiton_level_parallism_total  =       0.9324
partiton_level_parallism_util =      13.8847
partiton_level_parallism_util_total  =      15.9792
L2_BW  =      25.6214 GB/Sec
L2_BW_total  =      33.7743 GB/Sec
gpu_total_sim_rate=149913

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 90
	L1D_cache_core[1]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[2]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[3]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[4]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[5]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 87
	L1D_cache_core[6]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[7]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 129
	L1D_cache_core[8]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[9]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 82
	L1D_cache_core[10]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 85
	L1D_cache_core[11]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 85
	L1D_cache_core[12]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[13]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[14]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[15]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[16]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 112
	L1D_cache_core[17]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 101
	L1D_cache_core[18]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[19]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 108
	L1D_cache_core[20]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[21]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[22]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[23]: Access = 1024, Miss = 832, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[24]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 71
	L1D_cache_core[25]: Access = 960, Miss = 768, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[26]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[27]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[28]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[29]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[30]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[31]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 63
	L1D_cache_core[32]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[33]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 74
	L1D_cache_core[34]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[35]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[36]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[37]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[38]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[39]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[40]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[41]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[42]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[43]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[44]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 66
	L1D_cache_core[45]: Access = 1056, Miss = 768, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 64
	L1D_total_cache_accesses = 49152
	L1D_total_cache_misses = 36864
	L1D_total_cache_miss_rate = 0.7500
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3610
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2470
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30720

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2470
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1140
ctas_completed 576, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
187, 187, 187, 187, 187, 187, 187, 187, 82, 82, 82, 82, 82, 82, 82, 82, 
gpgpu_n_tot_thrd_icount = 3063808
gpgpu_n_tot_w_icount = 95744
gpgpu_n_stall_shd_mem = 31744
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 18432
gpgpu_n_mem_write_global = 30720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 147456
gpgpu_n_store_insn = 147456
gpgpu_n_shmem_insn = 163840
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8192
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 23552
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34405	W0_Idle:519664	W0_Scoreboard:599419	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:93696
single_issue_nums: WS0:23936	WS1:23936	WS2:23936	WS3:23936	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 147456 {8:18432,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1228800 {40:30720,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 737280 {40:18432,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 245760 {8:30720,}
maxmflatency = 648 
max_icnt2mem_latency = 156 
maxmrqlatency = 61 
max_icnt2sh_latency = 124 
averagemflatency = 278 
avg_icnt2mem_latency = 70 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 8 
mrq_lat_table:40 	11 	59 	250 	572 	1116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23317 	23839 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	25029 	23649 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28692 	9695 	4842 	2921 	1895 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5543      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5551         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5544      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5550      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2642      2645    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2646      2654    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2645      2637    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2634      2643    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2645      2643    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2639      2665    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2638      2645    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2632      2657    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2660      2645    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2659      2671    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2661      2637    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2652      2669    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2654      2649    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2647      2648    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2643      2647    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2644      2646    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        623       630       424       413         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        634       627       389       379         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        629       632       426       412         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        636       621       409       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        640       640       365       374         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       648       410       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        632       642       367       375         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        639       641       413       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        630       638       424       419         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       637       397       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        636       637       426       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        639       638       400       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        640       631       369       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        634       646       408       406         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        631       637       371       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        636       632       411       409         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163015 n_nop=162885 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=562 dram_eff=0.911
bk0: 64a 162554i bk1: 64a 162539i bk2: 0a 163015i bk3: 0a 163015i bk4: 0a 163015i bk5: 0a 163015i bk6: 0a 163015i bk7: 0a 163015i bk8: 0a 163015i bk9: 0a 163015i bk10: 0a 163015i bk11: 0a 163015i bk12: 0a 163015i bk13: 0a 163015i bk14: 0a 163015i bk15: 0a 163015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003141 
total_CMD = 163015 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163015 
n_nop = 162885 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.075312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0753121
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163015 n_nop=162885 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=562 dram_eff=0.911
bk0: 64a 162553i bk1: 64a 162559i bk2: 0a 163013i bk3: 0a 163015i bk4: 0a 163015i bk5: 0a 163015i bk6: 0a 163015i bk7: 0a 163015i bk8: 0a 163015i bk9: 0a 163015i bk10: 0a 163015i bk11: 0a 163015i bk12: 0a 163015i bk13: 0a 163015i bk14: 0a 163015i bk15: 0a 163016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.933457
Bank_Level_Parallism_Col = 1.933333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.933333 

BW Util details:
bwutil = 0.003141 
total_CMD = 163015 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162471 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163015 
n_nop = 162885 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.065595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0655952
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163015 n_nop=162885 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=560 dram_eff=0.9143
bk0: 64a 162541i bk1: 64a 162550i bk2: 0a 163013i bk3: 0a 163015i bk4: 0a 163015i bk5: 0a 163015i bk6: 0a 163015i bk7: 0a 163015i bk8: 0a 163015i bk9: 0a 163015i bk10: 0a 163015i bk11: 0a 163015i bk12: 0a 163015i bk13: 0a 163015i bk14: 0a 163015i bk15: 0a 163016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003141 
total_CMD = 163015 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162473 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163015 
n_nop = 162885 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.075741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0757415
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163015 n_nop=162885 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=560 dram_eff=0.9143
bk0: 64a 162541i bk1: 64a 162550i bk2: 0a 163013i bk3: 0a 163015i bk4: 0a 163015i bk5: 0a 163015i bk6: 0a 163015i bk7: 0a 163015i bk8: 0a 163015i bk9: 0a 163015i bk10: 0a 163015i bk11: 0a 163015i bk12: 0a 163015i bk13: 0a 163015i bk14: 0a 163015i bk15: 0a 163016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003141 
total_CMD = 163015 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162473 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163015 
n_nop = 162885 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.065528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0655277
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163015 n_nop=162885 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=560 dram_eff=0.9143
bk0: 64a 162541i bk1: 64a 162550i bk2: 0a 163013i bk3: 0a 163015i bk4: 0a 163015i bk5: 0a 163015i bk6: 0a 163015i bk7: 0a 163015i bk8: 0a 163015i bk9: 0a 163015i bk10: 0a 163015i bk11: 0a 163015i bk12: 0a 163015i bk13: 0a 163015i bk14: 0a 163015i bk15: 0a 163016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003141 
total_CMD = 163015 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162473 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163015 
n_nop = 162885 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.089139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.089139
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163015 n_nop=162885 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=566 dram_eff=0.9046
bk0: 64a 162556i bk1: 64a 162553i bk2: 0a 163015i bk3: 0a 163015i bk4: 0a 163015i bk5: 0a 163015i bk6: 0a 163015i bk7: 0a 163015i bk8: 0a 163015i bk9: 0a 163015i bk10: 0a 163015i bk11: 0a 163015i bk12: 0a 163015i bk13: 0a 163015i bk14: 0a 163015i bk15: 0a 163015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.003141 
total_CMD = 163015 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 162467 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163015 
n_nop = 162885 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.079336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0793363
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163015 n_nop=162885 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=562 dram_eff=0.911
bk0: 64a 162554i bk1: 64a 162539i bk2: 0a 163015i bk3: 0a 163015i bk4: 0a 163015i bk5: 0a 163015i bk6: 0a 163015i bk7: 0a 163015i bk8: 0a 163015i bk9: 0a 163015i bk10: 0a 163015i bk11: 0a 163015i bk12: 0a 163015i bk13: 0a 163015i bk14: 0a 163015i bk15: 0a 163015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003141 
total_CMD = 163015 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163015 
n_nop = 162885 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.091961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0919609
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163015 n_nop=162885 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=562 dram_eff=0.911
bk0: 64a 162554i bk1: 64a 162544i bk2: 0a 163015i bk3: 0a 163015i bk4: 0a 163015i bk5: 0a 163015i bk6: 0a 163015i bk7: 0a 163015i bk8: 0a 163015i bk9: 0a 163015i bk10: 0a 163015i bk11: 0a 163015i bk12: 0a 163015i bk13: 0a 163015i bk14: 0a 163015i bk15: 0a 163015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003141 
total_CMD = 163015 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163015 
n_nop = 162885 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.076508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0765083
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163015 n_nop=162885 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=562 dram_eff=0.911
bk0: 64a 162554i bk1: 64a 162539i bk2: 0a 163015i bk3: 0a 163015i bk4: 0a 163015i bk5: 0a 163015i bk6: 0a 163015i bk7: 0a 163015i bk8: 0a 163015i bk9: 0a 163015i bk10: 0a 163015i bk11: 0a 163015i bk12: 0a 163015i bk13: 0a 163015i bk14: 0a 163015i bk15: 0a 163015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003141 
total_CMD = 163015 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163015 
n_nop = 162885 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.081489 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0814894
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163015 n_nop=162885 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=566 dram_eff=0.9046
bk0: 64a 162553i bk1: 64a 162556i bk2: 0a 163013i bk3: 0a 163015i bk4: 0a 163015i bk5: 0a 163015i bk6: 0a 163015i bk7: 0a 163015i bk8: 0a 163015i bk9: 0a 163015i bk10: 0a 163015i bk11: 0a 163015i bk12: 0a 163015i bk13: 0a 163015i bk14: 0a 163015i bk15: 0a 163016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.003141 
total_CMD = 163015 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 162467 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163015 
n_nop = 162885 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.074208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0742079
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163015 n_nop=162885 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=560 dram_eff=0.9143
bk0: 64a 162541i bk1: 64a 162550i bk2: 0a 163013i bk3: 0a 163015i bk4: 0a 163015i bk5: 0a 163015i bk6: 0a 163015i bk7: 0a 163015i bk8: 0a 163015i bk9: 0a 163015i bk10: 0a 163015i bk11: 0a 163015i bk12: 0a 163015i bk13: 0a 163015i bk14: 0a 163015i bk15: 0a 163016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003141 
total_CMD = 163015 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162473 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163015 
n_nop = 162885 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.084520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0845198
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163015 n_nop=162885 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=560 dram_eff=0.9143
bk0: 64a 162546i bk1: 64a 162550i bk2: 0a 163013i bk3: 0a 163015i bk4: 0a 163015i bk5: 0a 163015i bk6: 0a 163015i bk7: 0a 163015i bk8: 0a 163015i bk9: 0a 163015i bk10: 0a 163015i bk11: 0a 163015i bk12: 0a 163015i bk13: 0a 163015i bk14: 0a 163015i bk15: 0a 163016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003141 
total_CMD = 163015 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162473 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163015 
n_nop = 162885 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.071116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0711162
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163015 n_nop=162885 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=560 dram_eff=0.9143
bk0: 64a 162541i bk1: 64a 162550i bk2: 0a 163013i bk3: 0a 163015i bk4: 0a 163015i bk5: 0a 163015i bk6: 0a 163015i bk7: 0a 163015i bk8: 0a 163015i bk9: 0a 163015i bk10: 0a 163015i bk11: 0a 163015i bk12: 0a 163015i bk13: 0a 163015i bk14: 0a 163015i bk15: 0a 163016i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.003141 
total_CMD = 163015 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 162473 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163015 
n_nop = 162885 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.079490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0794896
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163015 n_nop=162885 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=562 dram_eff=0.911
bk0: 64a 162554i bk1: 64a 162553i bk2: 0a 163015i bk3: 0a 163015i bk4: 0a 163015i bk5: 0a 163015i bk6: 0a 163015i bk7: 0a 163015i bk8: 0a 163015i bk9: 0a 163015i bk10: 0a 163015i bk11: 0a 163015i bk12: 0a 163015i bk13: 0a 163015i bk14: 0a 163015i bk15: 0a 163015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.942699
Bank_Level_Parallism_Col = 1.942593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.942593 

BW Util details:
bwutil = 0.003141 
total_CMD = 163015 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162471 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163015 
n_nop = 162885 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.067626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0676257
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163015 n_nop=162885 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=562 dram_eff=0.911
bk0: 64a 162554i bk1: 64a 162539i bk2: 0a 163015i bk3: 0a 163015i bk4: 0a 163015i bk5: 0a 163015i bk6: 0a 163015i bk7: 0a 163015i bk8: 0a 163015i bk9: 0a 163015i bk10: 0a 163015i bk11: 0a 163015i bk12: 0a 163015i bk13: 0a 163015i bk14: 0a 163015i bk15: 0a 163015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003141 
total_CMD = 163015 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163015 
n_nop = 162885 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.080483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0804834
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=163015 n_nop=162885 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003141
n_activity=562 dram_eff=0.911
bk0: 64a 162554i bk1: 64a 162539i bk2: 0a 163015i bk3: 0a 163015i bk4: 0a 163015i bk5: 0a 163015i bk6: 0a 163015i bk7: 0a 163015i bk8: 0a 163015i bk9: 0a 163015i bk10: 0a 163015i bk11: 0a 163015i bk12: 0a 163015i bk13: 0a 163015i bk14: 0a 163015i bk15: 0a 163015i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.003141 
total_CMD = 163015 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 162471 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 163015 
n_nop = 162885 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000785 
Either_Row_CoL_Bus_Util = 0.000797 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.069165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0691654

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1536, Miss = 128, Miss_rate = 0.083, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 49152
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0833
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 28672
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 18432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30720
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=49152
icnt_total_pkts_simt_to_mem=49152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 49152
Req_Network_cycles = 52717
Req_Network_injected_packets_per_cycle =       0.9324 
Req_Network_conflicts_per_cycle =       0.4927
Req_Network_conflicts_per_cycle_util =       8.4447
Req_Bank_Level_Parallism =      15.9792
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3993
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0291

Reply_Network_injected_packets_num = 49152
Reply_Network_cycles = 52717
Reply_Network_injected_packets_per_cycle =        0.9324
Reply_Network_conflicts_per_cycle =        0.6112
Reply_Network_conflicts_per_cycle_util =       9.1688
Reply_Bank_Level_Parallism =      13.9875
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1858
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0203
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 20 sec (20 sec)
gpgpu_simulation_rate = 149913 (inst/sec)
gpgpu_simulation_rate = 2635 (cycle/sec)
gpgpu_silicon_slowdown = 429601x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-10.traceg
-kernel name = _Z24transposeNoBankConflictsPfS_ii
-kernel id = 10
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fcf8d000000
-local mem base_addr = 0x00007fcf8b000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-10.traceg
launching kernel name: _Z24transposeNoBankConflictsPfS_ii uid: 10
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 40 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z24transposeNoBankConflictsPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 10: size 0
kernel_name = _Z24transposeNoBankConflictsPfS_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 5785
gpu_sim_insn = 376832
gpu_ipc =      65.1395
gpu_tot_sim_cycle = 58502
gpu_tot_sim_insn = 3375104
gpu_tot_ipc =      57.6921
gpu_tot_issued_cta = 640
gpu_occupancy = 22.8596% 
gpu_tot_occupancy = 22.2600% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7080
partiton_level_parallism_total  =       0.9102
partiton_level_parallism_util =      14.2222
partiton_level_parallism_util_total  =      15.8288
L2_BW  =      25.6480 GB/Sec
L2_BW_total  =      32.9708 GB/Sec
gpu_total_sim_rate=153413

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[1]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 81
	L1D_cache_core[2]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[3]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 92
	L1D_cache_core[4]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[5]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 90
	L1D_cache_core[6]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[7]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[8]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 92
	L1D_cache_core[9]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[10]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[11]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[12]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[13]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[14]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 114
	L1D_cache_core[15]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 94
	L1D_cache_core[16]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[17]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 103
	L1D_cache_core[18]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 103
	L1D_cache_core[19]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[20]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 108
	L1D_cache_core[21]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[22]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[23]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 123
	L1D_cache_core[24]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[25]: Access = 1088, Miss = 896, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 112
	L1D_cache_core[26]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[27]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[28]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[29]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[30]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 71
	L1D_cache_core[31]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[32]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[33]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[34]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 83
	L1D_cache_core[35]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[36]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 97
	L1D_cache_core[37]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[38]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[39]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 92
	L1D_cache_core[40]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[41]: Access = 1184, Miss = 896, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[42]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 51
	L1D_cache_core[43]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[44]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[45]: Access = 1120, Miss = 832, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 65
	L1D_total_cache_accesses = 53248
	L1D_total_cache_misses = 40960
	L1D_total_cache_miss_rate = 0.7692
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4306
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2741
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2741
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1565
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
210, 210, 210, 210, 210, 210, 210, 210, 82, 82, 82, 82, 82, 82, 82, 82, 
gpgpu_n_tot_thrd_icount = 3440640
gpgpu_n_tot_w_icount = 107520
gpgpu_n_stall_shd_mem = 33792
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 20480
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 163840
gpgpu_n_store_insn = 163840
gpgpu_n_shmem_insn = 196608
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 9216
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 24576
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37387	W0_Idle:572358	W0_Scoreboard:660675	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:105472
single_issue_nums: WS0:26880	WS1:26880	WS2:26880	WS3:26880	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 163840 {8:20480,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1310720 {40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 819200 {40:20480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
maxmflatency = 648 
max_icnt2mem_latency = 156 
maxmrqlatency = 61 
max_icnt2sh_latency = 124 
averagemflatency = 276 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 8 
mrq_lat_table:40 	11 	59 	250 	572 	1116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25442 	25810 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	27392 	25382 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30940 	10484 	5417 	3385 	1915 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5543      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5551         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5544      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5550      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2904      2907    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2917      2923    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2904      2898    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2905      2912    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2906      2899    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2900      2924    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       2898      2902    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       2894      2917    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       2921      2904    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2922      2935    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       2922      2898    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2914      2932    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       2916      2909    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       2909      2912    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       2901      2904    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       2905      2908    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        623       630       424       413         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        634       627       389       379         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        629       632       426       412         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        636       621       409       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        640       640       365       374         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       648       410       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        632       642       367       375         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        639       641       413       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        630       638       424       419         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       637       397       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        636       637       426       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        639       638       400       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        640       631       369       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        634       646       408       406         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        631       637       371       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        636       632       411       409         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180904 n_nop=180774 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00283
n_activity=562 dram_eff=0.911
bk0: 64a 180443i bk1: 64a 180428i bk2: 0a 180904i bk3: 0a 180904i bk4: 0a 180904i bk5: 0a 180904i bk6: 0a 180904i bk7: 0a 180904i bk8: 0a 180904i bk9: 0a 180904i bk10: 0a 180904i bk11: 0a 180904i bk12: 0a 180904i bk13: 0a 180904i bk14: 0a 180904i bk15: 0a 180904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002830 
total_CMD = 180904 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 180360 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180904 
n_nop = 180774 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.067865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0678647
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180904 n_nop=180774 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00283
n_activity=562 dram_eff=0.911
bk0: 64a 180442i bk1: 64a 180448i bk2: 0a 180902i bk3: 0a 180904i bk4: 0a 180904i bk5: 0a 180904i bk6: 0a 180904i bk7: 0a 180904i bk8: 0a 180904i bk9: 0a 180904i bk10: 0a 180904i bk11: 0a 180904i bk12: 0a 180904i bk13: 0a 180904i bk14: 0a 180904i bk15: 0a 180905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.933457
Bank_Level_Parallism_Col = 1.933333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.933333 

BW Util details:
bwutil = 0.002830 
total_CMD = 180904 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 180360 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180904 
n_nop = 180774 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0591087
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180904 n_nop=180774 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00283
n_activity=560 dram_eff=0.9143
bk0: 64a 180430i bk1: 64a 180439i bk2: 0a 180902i bk3: 0a 180904i bk4: 0a 180904i bk5: 0a 180904i bk6: 0a 180904i bk7: 0a 180904i bk8: 0a 180904i bk9: 0a 180904i bk10: 0a 180904i bk11: 0a 180904i bk12: 0a 180904i bk13: 0a 180904i bk14: 0a 180904i bk15: 0a 180905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002830 
total_CMD = 180904 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 180362 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180904 
n_nop = 180774 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0682517
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180904 n_nop=180774 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00283
n_activity=560 dram_eff=0.9143
bk0: 64a 180430i bk1: 64a 180439i bk2: 0a 180902i bk3: 0a 180904i bk4: 0a 180904i bk5: 0a 180904i bk6: 0a 180904i bk7: 0a 180904i bk8: 0a 180904i bk9: 0a 180904i bk10: 0a 180904i bk11: 0a 180904i bk12: 0a 180904i bk13: 0a 180904i bk14: 0a 180904i bk15: 0a 180905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002830 
total_CMD = 180904 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 180362 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180904 
n_nop = 180774 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0590479
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180904 n_nop=180774 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00283
n_activity=560 dram_eff=0.9143
bk0: 64a 180430i bk1: 64a 180439i bk2: 0a 180902i bk3: 0a 180904i bk4: 0a 180904i bk5: 0a 180904i bk6: 0a 180904i bk7: 0a 180904i bk8: 0a 180904i bk9: 0a 180904i bk10: 0a 180904i bk11: 0a 180904i bk12: 0a 180904i bk13: 0a 180904i bk14: 0a 180904i bk15: 0a 180905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002830 
total_CMD = 180904 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 180362 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180904 
n_nop = 180774 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.080324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0803244
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180904 n_nop=180774 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00283
n_activity=566 dram_eff=0.9046
bk0: 64a 180445i bk1: 64a 180442i bk2: 0a 180904i bk3: 0a 180904i bk4: 0a 180904i bk5: 0a 180904i bk6: 0a 180904i bk7: 0a 180904i bk8: 0a 180904i bk9: 0a 180904i bk10: 0a 180904i bk11: 0a 180904i bk12: 0a 180904i bk13: 0a 180904i bk14: 0a 180904i bk15: 0a 180904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.002830 
total_CMD = 180904 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 180356 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180904 
n_nop = 180774 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.071491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.071491
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180904 n_nop=180774 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00283
n_activity=562 dram_eff=0.911
bk0: 64a 180443i bk1: 64a 180428i bk2: 0a 180904i bk3: 0a 180904i bk4: 0a 180904i bk5: 0a 180904i bk6: 0a 180904i bk7: 0a 180904i bk8: 0a 180904i bk9: 0a 180904i bk10: 0a 180904i bk11: 0a 180904i bk12: 0a 180904i bk13: 0a 180904i bk14: 0a 180904i bk15: 0a 180904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002830 
total_CMD = 180904 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 180360 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180904 
n_nop = 180774 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.082867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0828672
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180904 n_nop=180774 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00283
n_activity=562 dram_eff=0.911
bk0: 64a 180443i bk1: 64a 180433i bk2: 0a 180904i bk3: 0a 180904i bk4: 0a 180904i bk5: 0a 180904i bk6: 0a 180904i bk7: 0a 180904i bk8: 0a 180904i bk9: 0a 180904i bk10: 0a 180904i bk11: 0a 180904i bk12: 0a 180904i bk13: 0a 180904i bk14: 0a 180904i bk15: 0a 180904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002830 
total_CMD = 180904 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 180360 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180904 
n_nop = 180774 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.068943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0689426
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180904 n_nop=180774 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00283
n_activity=562 dram_eff=0.911
bk0: 64a 180443i bk1: 64a 180428i bk2: 0a 180904i bk3: 0a 180904i bk4: 0a 180904i bk5: 0a 180904i bk6: 0a 180904i bk7: 0a 180904i bk8: 0a 180904i bk9: 0a 180904i bk10: 0a 180904i bk11: 0a 180904i bk12: 0a 180904i bk13: 0a 180904i bk14: 0a 180904i bk15: 0a 180904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002830 
total_CMD = 180904 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 180360 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180904 
n_nop = 180774 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0734312
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180904 n_nop=180774 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00283
n_activity=566 dram_eff=0.9046
bk0: 64a 180442i bk1: 64a 180445i bk2: 0a 180902i bk3: 0a 180904i bk4: 0a 180904i bk5: 0a 180904i bk6: 0a 180904i bk7: 0a 180904i bk8: 0a 180904i bk9: 0a 180904i bk10: 0a 180904i bk11: 0a 180904i bk12: 0a 180904i bk13: 0a 180904i bk14: 0a 180904i bk15: 0a 180905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.002830 
total_CMD = 180904 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 180356 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180904 
n_nop = 180774 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.066870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0668697
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180904 n_nop=180774 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00283
n_activity=560 dram_eff=0.9143
bk0: 64a 180430i bk1: 64a 180439i bk2: 0a 180902i bk3: 0a 180904i bk4: 0a 180904i bk5: 0a 180904i bk6: 0a 180904i bk7: 0a 180904i bk8: 0a 180904i bk9: 0a 180904i bk10: 0a 180904i bk11: 0a 180904i bk12: 0a 180904i bk13: 0a 180904i bk14: 0a 180904i bk15: 0a 180905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002830 
total_CMD = 180904 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 180362 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180904 
n_nop = 180774 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.076162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0761619
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180904 n_nop=180774 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00283
n_activity=560 dram_eff=0.9143
bk0: 64a 180435i bk1: 64a 180439i bk2: 0a 180902i bk3: 0a 180904i bk4: 0a 180904i bk5: 0a 180904i bk6: 0a 180904i bk7: 0a 180904i bk8: 0a 180904i bk9: 0a 180904i bk10: 0a 180904i bk11: 0a 180904i bk12: 0a 180904i bk13: 0a 180904i bk14: 0a 180904i bk15: 0a 180905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002830 
total_CMD = 180904 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 180362 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180904 
n_nop = 180774 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.064084 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0640837
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180904 n_nop=180774 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00283
n_activity=560 dram_eff=0.9143
bk0: 64a 180430i bk1: 64a 180439i bk2: 0a 180902i bk3: 0a 180904i bk4: 0a 180904i bk5: 0a 180904i bk6: 0a 180904i bk7: 0a 180904i bk8: 0a 180904i bk9: 0a 180904i bk10: 0a 180904i bk11: 0a 180904i bk12: 0a 180904i bk13: 0a 180904i bk14: 0a 180904i bk15: 0a 180905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002830 
total_CMD = 180904 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 180362 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180904 
n_nop = 180774 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.071629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0716292
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180904 n_nop=180774 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00283
n_activity=562 dram_eff=0.911
bk0: 64a 180443i bk1: 64a 180442i bk2: 0a 180904i bk3: 0a 180904i bk4: 0a 180904i bk5: 0a 180904i bk6: 0a 180904i bk7: 0a 180904i bk8: 0a 180904i bk9: 0a 180904i bk10: 0a 180904i bk11: 0a 180904i bk12: 0a 180904i bk13: 0a 180904i bk14: 0a 180904i bk15: 0a 180904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.942699
Bank_Level_Parallism_Col = 1.942593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.942593 

BW Util details:
bwutil = 0.002830 
total_CMD = 180904 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 180360 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180904 
n_nop = 180774 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0609384
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180904 n_nop=180774 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00283
n_activity=562 dram_eff=0.911
bk0: 64a 180443i bk1: 64a 180428i bk2: 0a 180904i bk3: 0a 180904i bk4: 0a 180904i bk5: 0a 180904i bk6: 0a 180904i bk7: 0a 180904i bk8: 0a 180904i bk9: 0a 180904i bk10: 0a 180904i bk11: 0a 180904i bk12: 0a 180904i bk13: 0a 180904i bk14: 0a 180904i bk15: 0a 180904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002830 
total_CMD = 180904 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 180360 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180904 
n_nop = 180774 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.072525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0725247
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=180904 n_nop=180774 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00283
n_activity=562 dram_eff=0.911
bk0: 64a 180443i bk1: 64a 180428i bk2: 0a 180904i bk3: 0a 180904i bk4: 0a 180904i bk5: 0a 180904i bk6: 0a 180904i bk7: 0a 180904i bk8: 0a 180904i bk9: 0a 180904i bk10: 0a 180904i bk11: 0a 180904i bk12: 0a 180904i bk13: 0a 180904i bk14: 0a 180904i bk15: 0a 180904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002830 
total_CMD = 180904 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 180360 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 180904 
n_nop = 180774 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000708 
Either_Row_CoL_Bus_Util = 0.000719 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.062326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0623259

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1664, Miss = 128, Miss_rate = 0.077, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 53248
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0769
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 20480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=53248
icnt_total_pkts_simt_to_mem=53248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 53248
Req_Network_cycles = 58502
Req_Network_injected_packets_per_cycle =       0.9102 
Req_Network_conflicts_per_cycle =       0.4778
Req_Network_conflicts_per_cycle_util =       8.3098
Req_Bank_Level_Parallism =      15.8288
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3743
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0284

Reply_Network_injected_packets_num = 53248
Reply_Network_cycles = 58502
Reply_Network_injected_packets_per_cycle =        0.9102
Reply_Network_conflicts_per_cycle =        0.6058
Reply_Network_conflicts_per_cycle_util =       9.2172
Reply_Bank_Level_Parallism =      13.8486
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1768
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0198
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 153413 (inst/sec)
gpgpu_simulation_rate = 2659 (cycle/sec)
gpgpu_silicon_slowdown = 425723x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-11.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 11
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fcf8d000000
-local mem base_addr = 0x00007fcf8b000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-11.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 11
GPGPU-Sim uArch: Shader 42 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 30 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 31 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 32 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 37 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 38 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 39 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 11: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 5785
gpu_sim_insn = 360448
gpu_ipc =      62.3073
gpu_tot_sim_cycle = 64287
gpu_tot_sim_insn = 3735552
gpu_tot_ipc =      58.1074
gpu_tot_issued_cta = 704
gpu_occupancy = 22.8201% 
gpu_tot_occupancy = 22.3078% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7080
partiton_level_parallism_total  =       0.8920
partiton_level_parallism_util =      14.0274
partiton_level_parallism_util_total  =      15.6849
L2_BW  =      25.6480 GB/Sec
L2_BW_total  =      32.3118 GB/Sec
gpu_total_sim_rate=155648

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[1]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 114
	L1D_cache_core[2]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 133
	L1D_cache_core[3]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[4]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[5]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[6]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[7]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[8]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 107
	L1D_cache_core[9]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[10]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 121
	L1D_cache_core[11]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[12]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 157
	L1D_cache_core[13]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 115
	L1D_cache_core[14]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 117
	L1D_cache_core[15]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 97
	L1D_cache_core[16]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[17]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 106
	L1D_cache_core[18]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 106
	L1D_cache_core[19]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 112
	L1D_cache_core[20]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[21]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 97
	L1D_cache_core[22]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 97
	L1D_cache_core[23]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[24]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 149
	L1D_cache_core[25]: Access = 1152, Miss = 960, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 114
	L1D_cache_core[26]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 81
	L1D_cache_core[27]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 81
	L1D_cache_core[28]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[29]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[30]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 72
	L1D_cache_core[31]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[32]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[33]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[34]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 86
	L1D_cache_core[35]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 94
	L1D_cache_core[36]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 98
	L1D_cache_core[37]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 92
	L1D_cache_core[38]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[39]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[40]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[41]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 129
	L1D_cache_core[42]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 74
	L1D_cache_core[43]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 88
	L1D_cache_core[44]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 102
	L1D_cache_core[45]: Access = 1248, Miss = 960, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 98
	L1D_total_cache_accesses = 57344
	L1D_total_cache_misses = 45056
	L1D_total_cache_miss_rate = 0.7857
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 4906
	L1D_cache_data_port_util = 0.033
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3007
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1899
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 11264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34816

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3007
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1899
ctas_completed 704, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
232, 232, 232, 232, 232, 232, 232, 232, 104, 104, 104, 104, 104, 104, 104, 104, 
gpgpu_n_tot_thrd_icount = 3801088
gpgpu_n_tot_w_icount = 118784
gpgpu_n_stall_shd_mem = 35840
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22528
gpgpu_n_mem_write_global = 34816
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 180224
gpgpu_n_store_insn = 180224
gpgpu_n_shmem_insn = 229376
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 10240
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 25600
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:39724	W0_Idle:625085	W0_Scoreboard:722687	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:116736
single_issue_nums: WS0:29696	WS1:29696	WS2:29696	WS3:29696	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 180224 {8:22528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1392640 {40:34816,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 901120 {40:22528,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 278528 {8:34816,}
maxmflatency = 648 
max_icnt2mem_latency = 156 
maxmrqlatency = 61 
max_icnt2sh_latency = 124 
averagemflatency = 275 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 8 
mrq_lat_table:40 	11 	59 	250 	572 	1116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	27609 	27739 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	29674 	27196 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	33196 	11448 	6005 	3646 	1942 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5543      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5551         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5544      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5550      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3158      3167    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3175      3182    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3160      3158    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3164      3173    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3165      3159    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3164      3186    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3157      3159    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3160      3181    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3184      3166    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3182      3195    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3185      3158    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3174      3194    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3179      3168    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3167      3172    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3164      3161    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3162      3169    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        623       630       424       413         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        634       627       389       379         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        629       632       426       412         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        636       621       409       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        640       640       365       374         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       648       410       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        632       642       367       375         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        639       641       413       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        630       638       424       419         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       637       397       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        636       637       426       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        639       638       400       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        640       631       369       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        634       646       408       406         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        631       637       371       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        636       632       411       409         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198793 n_nop=198663 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002576
n_activity=562 dram_eff=0.911
bk0: 64a 198332i bk1: 64a 198317i bk2: 0a 198793i bk3: 0a 198793i bk4: 0a 198793i bk5: 0a 198793i bk6: 0a 198793i bk7: 0a 198793i bk8: 0a 198793i bk9: 0a 198793i bk10: 0a 198793i bk11: 0a 198793i bk12: 0a 198793i bk13: 0a 198793i bk14: 0a 198793i bk15: 0a 198793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002576 
total_CMD = 198793 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 198249 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198793 
n_nop = 198663 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.061758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0617577
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198793 n_nop=198663 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002576
n_activity=562 dram_eff=0.911
bk0: 64a 198331i bk1: 64a 198337i bk2: 0a 198791i bk3: 0a 198793i bk4: 0a 198793i bk5: 0a 198793i bk6: 0a 198793i bk7: 0a 198793i bk8: 0a 198793i bk9: 0a 198793i bk10: 0a 198793i bk11: 0a 198793i bk12: 0a 198793i bk13: 0a 198793i bk14: 0a 198793i bk15: 0a 198794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.933457
Bank_Level_Parallism_Col = 1.933333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.933333 

BW Util details:
bwutil = 0.002576 
total_CMD = 198793 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 198249 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198793 
n_nop = 198663 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0537896
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198793 n_nop=198663 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002576
n_activity=560 dram_eff=0.9143
bk0: 64a 198319i bk1: 64a 198328i bk2: 0a 198791i bk3: 0a 198793i bk4: 0a 198793i bk5: 0a 198793i bk6: 0a 198793i bk7: 0a 198793i bk8: 0a 198793i bk9: 0a 198793i bk10: 0a 198793i bk11: 0a 198793i bk12: 0a 198793i bk13: 0a 198793i bk14: 0a 198793i bk15: 0a 198794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002576 
total_CMD = 198793 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 198251 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198793 
n_nop = 198663 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.062110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0621098
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198793 n_nop=198663 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002576
n_activity=560 dram_eff=0.9143
bk0: 64a 198319i bk1: 64a 198328i bk2: 0a 198791i bk3: 0a 198793i bk4: 0a 198793i bk5: 0a 198793i bk6: 0a 198793i bk7: 0a 198793i bk8: 0a 198793i bk9: 0a 198793i bk10: 0a 198793i bk11: 0a 198793i bk12: 0a 198793i bk13: 0a 198793i bk14: 0a 198793i bk15: 0a 198794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002576 
total_CMD = 198793 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 198251 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198793 
n_nop = 198663 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0537343
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198793 n_nop=198663 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002576
n_activity=560 dram_eff=0.9143
bk0: 64a 198319i bk1: 64a 198328i bk2: 0a 198791i bk3: 0a 198793i bk4: 0a 198793i bk5: 0a 198793i bk6: 0a 198793i bk7: 0a 198793i bk8: 0a 198793i bk9: 0a 198793i bk10: 0a 198793i bk11: 0a 198793i bk12: 0a 198793i bk13: 0a 198793i bk14: 0a 198793i bk15: 0a 198794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002576 
total_CMD = 198793 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 198251 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198793 
n_nop = 198663 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.073096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0730961
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198793 n_nop=198663 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002576
n_activity=566 dram_eff=0.9046
bk0: 64a 198334i bk1: 64a 198331i bk2: 0a 198793i bk3: 0a 198793i bk4: 0a 198793i bk5: 0a 198793i bk6: 0a 198793i bk7: 0a 198793i bk8: 0a 198793i bk9: 0a 198793i bk10: 0a 198793i bk11: 0a 198793i bk12: 0a 198793i bk13: 0a 198793i bk14: 0a 198793i bk15: 0a 198793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.002576 
total_CMD = 198793 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 198245 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198793 
n_nop = 198663 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.065058 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0650576
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198793 n_nop=198663 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002576
n_activity=562 dram_eff=0.911
bk0: 64a 198332i bk1: 64a 198317i bk2: 0a 198793i bk3: 0a 198793i bk4: 0a 198793i bk5: 0a 198793i bk6: 0a 198793i bk7: 0a 198793i bk8: 0a 198793i bk9: 0a 198793i bk10: 0a 198793i bk11: 0a 198793i bk12: 0a 198793i bk13: 0a 198793i bk14: 0a 198793i bk15: 0a 198793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002576 
total_CMD = 198793 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 198249 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198793 
n_nop = 198663 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.075410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0754101
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198793 n_nop=198663 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002576
n_activity=562 dram_eff=0.911
bk0: 64a 198332i bk1: 64a 198322i bk2: 0a 198793i bk3: 0a 198793i bk4: 0a 198793i bk5: 0a 198793i bk6: 0a 198793i bk7: 0a 198793i bk8: 0a 198793i bk9: 0a 198793i bk10: 0a 198793i bk11: 0a 198793i bk12: 0a 198793i bk13: 0a 198793i bk14: 0a 198793i bk15: 0a 198793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002576 
total_CMD = 198793 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 198249 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198793 
n_nop = 198663 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.062739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0627386
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198793 n_nop=198663 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002576
n_activity=562 dram_eff=0.911
bk0: 64a 198332i bk1: 64a 198317i bk2: 0a 198793i bk3: 0a 198793i bk4: 0a 198793i bk5: 0a 198793i bk6: 0a 198793i bk7: 0a 198793i bk8: 0a 198793i bk9: 0a 198793i bk10: 0a 198793i bk11: 0a 198793i bk12: 0a 198793i bk13: 0a 198793i bk14: 0a 198793i bk15: 0a 198793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002576 
total_CMD = 198793 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 198249 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198793 
n_nop = 198663 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.066823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0668233
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198793 n_nop=198663 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002576
n_activity=566 dram_eff=0.9046
bk0: 64a 198331i bk1: 64a 198334i bk2: 0a 198791i bk3: 0a 198793i bk4: 0a 198793i bk5: 0a 198793i bk6: 0a 198793i bk7: 0a 198793i bk8: 0a 198793i bk9: 0a 198793i bk10: 0a 198793i bk11: 0a 198793i bk12: 0a 198793i bk13: 0a 198793i bk14: 0a 198793i bk15: 0a 198794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.002576 
total_CMD = 198793 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 198245 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198793 
n_nop = 198663 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0608522
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198793 n_nop=198663 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002576
n_activity=560 dram_eff=0.9143
bk0: 64a 198319i bk1: 64a 198328i bk2: 0a 198791i bk3: 0a 198793i bk4: 0a 198793i bk5: 0a 198793i bk6: 0a 198793i bk7: 0a 198793i bk8: 0a 198793i bk9: 0a 198793i bk10: 0a 198793i bk11: 0a 198793i bk12: 0a 198793i bk13: 0a 198793i bk14: 0a 198793i bk15: 0a 198794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002576 
total_CMD = 198793 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 198251 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198793 
n_nop = 198663 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.069308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0693083
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198793 n_nop=198663 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002576
n_activity=560 dram_eff=0.9143
bk0: 64a 198324i bk1: 64a 198328i bk2: 0a 198791i bk3: 0a 198793i bk4: 0a 198793i bk5: 0a 198793i bk6: 0a 198793i bk7: 0a 198793i bk8: 0a 198793i bk9: 0a 198793i bk10: 0a 198793i bk11: 0a 198793i bk12: 0a 198793i bk13: 0a 198793i bk14: 0a 198793i bk15: 0a 198794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002576 
total_CMD = 198793 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 198251 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198793 
n_nop = 198663 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0583169
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198793 n_nop=198663 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002576
n_activity=560 dram_eff=0.9143
bk0: 64a 198319i bk1: 64a 198328i bk2: 0a 198791i bk3: 0a 198793i bk4: 0a 198793i bk5: 0a 198793i bk6: 0a 198793i bk7: 0a 198793i bk8: 0a 198793i bk9: 0a 198793i bk10: 0a 198793i bk11: 0a 198793i bk12: 0a 198793i bk13: 0a 198793i bk14: 0a 198793i bk15: 0a 198794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002576 
total_CMD = 198793 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 198251 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198793 
n_nop = 198663 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.065183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0651834
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198793 n_nop=198663 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002576
n_activity=562 dram_eff=0.911
bk0: 64a 198332i bk1: 64a 198331i bk2: 0a 198793i bk3: 0a 198793i bk4: 0a 198793i bk5: 0a 198793i bk6: 0a 198793i bk7: 0a 198793i bk8: 0a 198793i bk9: 0a 198793i bk10: 0a 198793i bk11: 0a 198793i bk12: 0a 198793i bk13: 0a 198793i bk14: 0a 198793i bk15: 0a 198793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.942699
Bank_Level_Parallism_Col = 1.942593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.942593 

BW Util details:
bwutil = 0.002576 
total_CMD = 198793 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 198249 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198793 
n_nop = 198663 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0554547
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198793 n_nop=198663 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002576
n_activity=562 dram_eff=0.911
bk0: 64a 198332i bk1: 64a 198317i bk2: 0a 198793i bk3: 0a 198793i bk4: 0a 198793i bk5: 0a 198793i bk6: 0a 198793i bk7: 0a 198793i bk8: 0a 198793i bk9: 0a 198793i bk10: 0a 198793i bk11: 0a 198793i bk12: 0a 198793i bk13: 0a 198793i bk14: 0a 198793i bk15: 0a 198793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002576 
total_CMD = 198793 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 198249 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198793 
n_nop = 198663 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.065998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0659983
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=198793 n_nop=198663 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002576
n_activity=562 dram_eff=0.911
bk0: 64a 198332i bk1: 64a 198317i bk2: 0a 198793i bk3: 0a 198793i bk4: 0a 198793i bk5: 0a 198793i bk6: 0a 198793i bk7: 0a 198793i bk8: 0a 198793i bk9: 0a 198793i bk10: 0a 198793i bk11: 0a 198793i bk12: 0a 198793i bk13: 0a 198793i bk14: 0a 198793i bk15: 0a 198793i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002576 
total_CMD = 198793 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 198249 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 198793 
n_nop = 198663 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000644 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0567173

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1792, Miss = 128, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 57344
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0714
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20480
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 22528
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 34816
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=57344
icnt_total_pkts_simt_to_mem=57344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 57344
Req_Network_cycles = 64287
Req_Network_injected_packets_per_cycle =       0.8920 
Req_Network_conflicts_per_cycle =       0.4664
Req_Network_conflicts_per_cycle_util =       8.2013
Req_Bank_Level_Parallism =      15.6849
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3539
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0279

Reply_Network_injected_packets_num = 57344
Reply_Network_cycles = 64287
Reply_Network_injected_packets_per_cycle =        0.8920
Reply_Network_conflicts_per_cycle =        0.6021
Reply_Network_conflicts_per_cycle_util =       9.2823
Reply_Bank_Level_Parallism =      13.7516
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1680
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0194
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 155648 (inst/sec)
gpgpu_simulation_rate = 2678 (cycle/sec)
gpgpu_silicon_slowdown = 422703x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-12.traceg
-kernel name = _Z22transposeCoarseGrainedPfS_ii
-kernel id = 12
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fcf8d000000
-local mem base_addr = 0x00007fcf8b000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-12.traceg
launching kernel name: _Z22transposeCoarseGrainedPfS_ii uid: 12
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 31 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 32 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 33 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 34 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 39 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 40 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 41 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 42 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z22transposeCoarseGrainedPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 12: size 0
kernel_name = _Z22transposeCoarseGrainedPfS_ii 
kernel_launch_uid = 12 
gpu_sim_cycle = 5790
gpu_sim_insn = 360448
gpu_ipc =      62.2535
gpu_tot_sim_cycle = 70077
gpu_tot_sim_insn = 4096000
gpu_tot_ipc =      58.4500
gpu_tot_issued_cta = 768
gpu_occupancy = 22.8495% 
gpu_tot_occupancy = 22.3504% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7074
partiton_level_parallism_total  =       0.8767
partiton_level_parallism_util =      14.4225
partiton_level_parallism_util_total  =      15.5939
L2_BW  =      25.6258 GB/Sec
L2_BW_total  =      31.7594 GB/Sec
gpu_total_sim_rate=157538

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[1]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 117
	L1D_cache_core[2]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[3]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[4]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 123
	L1D_cache_core[5]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[6]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[7]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[8]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[9]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 108
	L1D_cache_core[10]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[11]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 92
	L1D_cache_core[12]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 159
	L1D_cache_core[13]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 116
	L1D_cache_core[14]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[15]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 117
	L1D_cache_core[16]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 145
	L1D_cache_core[17]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 139
	L1D_cache_core[18]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[19]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 141
	L1D_cache_core[20]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 138
	L1D_cache_core[21]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[22]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 118
	L1D_cache_core[23]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 193
	L1D_cache_core[24]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 169
	L1D_cache_core[25]: Access = 1280, Miss = 1088, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 141
	L1D_cache_core[26]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 114
	L1D_cache_core[27]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 106
	L1D_cache_core[28]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[29]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 113
	L1D_cache_core[30]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[31]: Access = 1376, Miss = 1088, Miss_rate = 0.791, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[32]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 98
	L1D_cache_core[33]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[34]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 89
	L1D_cache_core[35]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 97
	L1D_cache_core[36]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 100
	L1D_cache_core[37]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[38]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 92
	L1D_cache_core[39]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 97
	L1D_cache_core[40]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 99
	L1D_cache_core[41]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[42]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 75
	L1D_cache_core[43]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 91
	L1D_cache_core[44]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[45]: Access = 1312, Miss = 1024, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 101
	L1D_total_cache_accesses = 61440
	L1D_total_cache_misses = 49152
	L1D_total_cache_miss_rate = 0.8000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 5544
	L1D_cache_data_port_util = 0.030
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 36864

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3266
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2278
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
254, 254, 254, 254, 254, 254, 254, 254, 104, 104, 104, 104, 104, 104, 104, 104, 
gpgpu_n_tot_thrd_icount = 4161536
gpgpu_n_tot_w_icount = 130048
gpgpu_n_stall_shd_mem = 37888
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24576
gpgpu_n_mem_write_global = 36864
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 196608
gpgpu_n_store_insn = 196608
gpgpu_n_shmem_insn = 262144
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11264
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 26624
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42022	W0_Idle:677576	W0_Scoreboard:785266	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:128000
single_issue_nums: WS0:32512	WS1:32512	WS2:32512	WS3:32512	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 196608 {8:24576,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1474560 {40:36864,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 983040 {40:24576,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 294912 {8:36864,}
maxmflatency = 648 
max_icnt2mem_latency = 156 
maxmrqlatency = 61 
max_icnt2sh_latency = 124 
averagemflatency = 274 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 8 
mrq_lat_table:40 	11 	59 	250 	572 	1116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29683 	29761 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	31836 	29130 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	35653 	12254 	6424 	4030 	1972 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5543      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5551         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5544      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5550      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3422      3429    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3442      3445    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3422      3417    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3434      3438    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3424      3423    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3423      3447    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3415      3424    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3420      3442    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3450      3429    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3445      3461    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3454      3425    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3438      3460    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3444      3432    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3433      3436    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3427      3425    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3428      3433    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        623       630       424       413         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        634       627       389       379         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        629       632       426       412         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        636       621       409       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        640       640       365       374         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       648       410       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        632       642       367       375         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        639       641       413       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        630       638       424       419         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       637       397       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        636       637       426       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        639       638       400       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        640       631       369       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        634       646       408       406         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        631       637       371       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        636       632       411       409         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216698 n_nop=216568 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=562 dram_eff=0.911
bk0: 64a 216237i bk1: 64a 216222i bk2: 0a 216698i bk3: 0a 216698i bk4: 0a 216698i bk5: 0a 216698i bk6: 0a 216698i bk7: 0a 216698i bk8: 0a 216698i bk9: 0a 216698i bk10: 0a 216698i bk11: 0a 216698i bk12: 0a 216698i bk13: 0a 216698i bk14: 0a 216698i bk15: 0a 216698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002363 
total_CMD = 216698 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216154 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216698 
n_nop = 216568 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0566549
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216698 n_nop=216568 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=562 dram_eff=0.911
bk0: 64a 216236i bk1: 64a 216242i bk2: 0a 216696i bk3: 0a 216698i bk4: 0a 216698i bk5: 0a 216698i bk6: 0a 216698i bk7: 0a 216698i bk8: 0a 216698i bk9: 0a 216698i bk10: 0a 216698i bk11: 0a 216698i bk12: 0a 216698i bk13: 0a 216698i bk14: 0a 216698i bk15: 0a 216699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.933457
Bank_Level_Parallism_Col = 1.933333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.933333 

BW Util details:
bwutil = 0.002363 
total_CMD = 216698 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216154 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216698 
n_nop = 216568 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0493452
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216698 n_nop=216568 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=560 dram_eff=0.9143
bk0: 64a 216224i bk1: 64a 216233i bk2: 0a 216696i bk3: 0a 216698i bk4: 0a 216698i bk5: 0a 216698i bk6: 0a 216698i bk7: 0a 216698i bk8: 0a 216698i bk9: 0a 216698i bk10: 0a 216698i bk11: 0a 216698i bk12: 0a 216698i bk13: 0a 216698i bk14: 0a 216698i bk15: 0a 216699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002363 
total_CMD = 216698 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216156 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216698 
n_nop = 216568 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0569779
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216698 n_nop=216568 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=560 dram_eff=0.9143
bk0: 64a 216224i bk1: 64a 216233i bk2: 0a 216696i bk3: 0a 216698i bk4: 0a 216698i bk5: 0a 216698i bk6: 0a 216698i bk7: 0a 216698i bk8: 0a 216698i bk9: 0a 216698i bk10: 0a 216698i bk11: 0a 216698i bk12: 0a 216698i bk13: 0a 216698i bk14: 0a 216698i bk15: 0a 216699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002363 
total_CMD = 216698 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216156 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216698 
n_nop = 216568 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0492944
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216698 n_nop=216568 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=560 dram_eff=0.9143
bk0: 64a 216224i bk1: 64a 216233i bk2: 0a 216696i bk3: 0a 216698i bk4: 0a 216698i bk5: 0a 216698i bk6: 0a 216698i bk7: 0a 216698i bk8: 0a 216698i bk9: 0a 216698i bk10: 0a 216698i bk11: 0a 216698i bk12: 0a 216698i bk13: 0a 216698i bk14: 0a 216698i bk15: 0a 216699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002363 
total_CMD = 216698 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216156 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216698 
n_nop = 216568 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.067056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0670565
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216698 n_nop=216568 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=566 dram_eff=0.9046
bk0: 64a 216239i bk1: 64a 216236i bk2: 0a 216698i bk3: 0a 216698i bk4: 0a 216698i bk5: 0a 216698i bk6: 0a 216698i bk7: 0a 216698i bk8: 0a 216698i bk9: 0a 216698i bk10: 0a 216698i bk11: 0a 216698i bk12: 0a 216698i bk13: 0a 216698i bk14: 0a 216698i bk15: 0a 216698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.002363 
total_CMD = 216698 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 216150 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216698 
n_nop = 216568 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0596821
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216698 n_nop=216568 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=562 dram_eff=0.911
bk0: 64a 216237i bk1: 64a 216222i bk2: 0a 216698i bk3: 0a 216698i bk4: 0a 216698i bk5: 0a 216698i bk6: 0a 216698i bk7: 0a 216698i bk8: 0a 216698i bk9: 0a 216698i bk10: 0a 216698i bk11: 0a 216698i bk12: 0a 216698i bk13: 0a 216698i bk14: 0a 216698i bk15: 0a 216698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002363 
total_CMD = 216698 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216154 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216698 
n_nop = 216568 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.069179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0691792
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216698 n_nop=216568 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=562 dram_eff=0.911
bk0: 64a 216237i bk1: 64a 216227i bk2: 0a 216698i bk3: 0a 216698i bk4: 0a 216698i bk5: 0a 216698i bk6: 0a 216698i bk7: 0a 216698i bk8: 0a 216698i bk9: 0a 216698i bk10: 0a 216698i bk11: 0a 216698i bk12: 0a 216698i bk13: 0a 216698i bk14: 0a 216698i bk15: 0a 216698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002363 
total_CMD = 216698 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216154 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216698 
n_nop = 216568 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0575548
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216698 n_nop=216568 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=562 dram_eff=0.911
bk0: 64a 216237i bk1: 64a 216222i bk2: 0a 216698i bk3: 0a 216698i bk4: 0a 216698i bk5: 0a 216698i bk6: 0a 216698i bk7: 0a 216698i bk8: 0a 216698i bk9: 0a 216698i bk10: 0a 216698i bk11: 0a 216698i bk12: 0a 216698i bk13: 0a 216698i bk14: 0a 216698i bk15: 0a 216698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002363 
total_CMD = 216698 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216154 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216698 
n_nop = 216568 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.061302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0613019
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216698 n_nop=216568 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=566 dram_eff=0.9046
bk0: 64a 216236i bk1: 64a 216239i bk2: 0a 216696i bk3: 0a 216698i bk4: 0a 216698i bk5: 0a 216698i bk6: 0a 216698i bk7: 0a 216698i bk8: 0a 216698i bk9: 0a 216698i bk10: 0a 216698i bk11: 0a 216698i bk12: 0a 216698i bk13: 0a 216698i bk14: 0a 216698i bk15: 0a 216699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.002363 
total_CMD = 216698 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 216150 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216698 
n_nop = 216568 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0558242
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216698 n_nop=216568 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=560 dram_eff=0.9143
bk0: 64a 216224i bk1: 64a 216233i bk2: 0a 216696i bk3: 0a 216698i bk4: 0a 216698i bk5: 0a 216698i bk6: 0a 216698i bk7: 0a 216698i bk8: 0a 216698i bk9: 0a 216698i bk10: 0a 216698i bk11: 0a 216698i bk12: 0a 216698i bk13: 0a 216698i bk14: 0a 216698i bk15: 0a 216699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002363 
total_CMD = 216698 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216156 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216698 
n_nop = 216568 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0635816
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216698 n_nop=216568 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=560 dram_eff=0.9143
bk0: 64a 216229i bk1: 64a 216233i bk2: 0a 216696i bk3: 0a 216698i bk4: 0a 216698i bk5: 0a 216698i bk6: 0a 216698i bk7: 0a 216698i bk8: 0a 216698i bk9: 0a 216698i bk10: 0a 216698i bk11: 0a 216698i bk12: 0a 216698i bk13: 0a 216698i bk14: 0a 216698i bk15: 0a 216699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002363 
total_CMD = 216698 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216156 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216698 
n_nop = 216568 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0534984
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216698 n_nop=216568 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=560 dram_eff=0.9143
bk0: 64a 216224i bk1: 64a 216233i bk2: 0a 216696i bk3: 0a 216698i bk4: 0a 216698i bk5: 0a 216698i bk6: 0a 216698i bk7: 0a 216698i bk8: 0a 216698i bk9: 0a 216698i bk10: 0a 216698i bk11: 0a 216698i bk12: 0a 216698i bk13: 0a 216698i bk14: 0a 216698i bk15: 0a 216699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002363 
total_CMD = 216698 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 216156 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216698 
n_nop = 216568 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0597975
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216698 n_nop=216568 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=562 dram_eff=0.911
bk0: 64a 216237i bk1: 64a 216236i bk2: 0a 216698i bk3: 0a 216698i bk4: 0a 216698i bk5: 0a 216698i bk6: 0a 216698i bk7: 0a 216698i bk8: 0a 216698i bk9: 0a 216698i bk10: 0a 216698i bk11: 0a 216698i bk12: 0a 216698i bk13: 0a 216698i bk14: 0a 216698i bk15: 0a 216698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.942699
Bank_Level_Parallism_Col = 1.942593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.942593 

BW Util details:
bwutil = 0.002363 
total_CMD = 216698 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216154 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216698 
n_nop = 216568 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050873 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0508726
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216698 n_nop=216568 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=562 dram_eff=0.911
bk0: 64a 216237i bk1: 64a 216222i bk2: 0a 216698i bk3: 0a 216698i bk4: 0a 216698i bk5: 0a 216698i bk6: 0a 216698i bk7: 0a 216698i bk8: 0a 216698i bk9: 0a 216698i bk10: 0a 216698i bk11: 0a 216698i bk12: 0a 216698i bk13: 0a 216698i bk14: 0a 216698i bk15: 0a 216698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002363 
total_CMD = 216698 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216154 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216698 
n_nop = 216568 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.060545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0605451
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=216698 n_nop=216568 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002363
n_activity=562 dram_eff=0.911
bk0: 64a 216237i bk1: 64a 216222i bk2: 0a 216698i bk3: 0a 216698i bk4: 0a 216698i bk5: 0a 216698i bk6: 0a 216698i bk7: 0a 216698i bk8: 0a 216698i bk9: 0a 216698i bk10: 0a 216698i bk11: 0a 216698i bk12: 0a 216698i bk13: 0a 216698i bk14: 0a 216698i bk15: 0a 216698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002363 
total_CMD = 216698 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 216154 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 216698 
n_nop = 216568 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000591 
Either_Row_CoL_Bus_Util = 0.000600 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0520309

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1920, Miss = 128, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 61440
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0667
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22528
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 34816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 36864
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=61440
icnt_total_pkts_simt_to_mem=61440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 61440
Req_Network_cycles = 70077
Req_Network_injected_packets_per_cycle =       0.8767 
Req_Network_conflicts_per_cycle =       0.4579
Req_Network_conflicts_per_cycle_util =       8.1437
Req_Bank_Level_Parallism =      15.5939
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3385
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0274

Reply_Network_injected_packets_num = 61440
Reply_Network_cycles = 70077
Reply_Network_injected_packets_per_cycle =        0.8767
Reply_Network_conflicts_per_cycle =        0.5947
Reply_Network_conflicts_per_cycle_util =       9.2595
Reply_Bank_Level_Parallism =      13.6503
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1609
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0191
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 157538 (inst/sec)
gpgpu_simulation_rate = 2695 (cycle/sec)
gpgpu_silicon_slowdown = 420037x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-13.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 13
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fcf8d000000
-local mem base_addr = 0x00007fcf8b000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-13.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 13
GPGPU-Sim uArch: Shader 32 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 36 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 41 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 42 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 43 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 44 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 28 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 29 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 30 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 13 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 13: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 13 
gpu_sim_cycle = 5784
gpu_sim_insn = 327680
gpu_ipc =      56.6528
gpu_tot_sim_cycle = 75861
gpu_tot_sim_insn = 4423680
gpu_tot_ipc =      58.3130
gpu_tot_issued_cta = 832
gpu_occupancy = 22.8416% 
gpu_tot_occupancy = 22.3864% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7082
partiton_level_parallism_total  =       0.8639
partiton_level_parallism_util =      13.5629
partiton_level_parallism_util_total  =      15.4493
L2_BW  =      25.6524 GB/Sec
L2_BW_total  =      31.2938 GB/Sec
gpu_total_sim_rate=157988

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[1]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 150
	L1D_cache_core[2]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 170
	L1D_cache_core[3]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[4]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[5]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[6]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 113
	L1D_cache_core[7]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 165
	L1D_cache_core[8]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[9]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[10]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[11]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 93
	L1D_cache_core[12]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[13]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 119
	L1D_cache_core[14]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 151
	L1D_cache_core[15]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[16]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[17]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 141
	L1D_cache_core[18]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 129
	L1D_cache_core[19]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 144
	L1D_cache_core[20]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 140
	L1D_cache_core[21]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[22]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 119
	L1D_cache_core[23]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 196
	L1D_cache_core[24]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[25]: Access = 1344, Miss = 1152, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 142
	L1D_cache_core[26]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 117
	L1D_cache_core[27]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 109
	L1D_cache_core[28]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[29]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 114
	L1D_cache_core[30]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 107
	L1D_cache_core[31]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 150
	L1D_cache_core[32]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 132
	L1D_cache_core[33]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 153
	L1D_cache_core[34]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 119
	L1D_cache_core[35]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[36]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 133
	L1D_cache_core[37]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[38]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[39]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 128
	L1D_cache_core[40]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[41]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[42]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 104
	L1D_cache_core[43]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[44]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 138
	L1D_cache_core[45]: Access = 1440, Miss = 1152, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 134
	L1D_total_cache_accesses = 65536
	L1D_total_cache_misses = 53248
	L1D_total_cache_miss_rate = 0.8125
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 6171
	L1D_cache_data_port_util = 0.028
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 13312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38912

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3583
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2588
ctas_completed 832, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
274, 274, 274, 274, 274, 274, 274, 274, 124, 124, 124, 124, 124, 124, 124, 124, 
gpgpu_n_tot_thrd_icount = 4489216
gpgpu_n_tot_w_icount = 140288
gpgpu_n_stall_shd_mem = 39936
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26624
gpgpu_n_mem_write_global = 38912
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 212992
gpgpu_n_store_insn = 212992
gpgpu_n_shmem_insn = 294912
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 12288
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27648
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:44163	W0_Idle:730050	W0_Scoreboard:849451	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:138240
single_issue_nums: WS0:35072	WS1:35072	WS2:35072	WS3:35072	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212992 {8:26624,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1556480 {40:38912,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1064960 {40:26624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 311296 {8:38912,}
maxmflatency = 648 
max_icnt2mem_latency = 156 
maxmrqlatency = 61 
max_icnt2sh_latency = 124 
averagemflatency = 273 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 7 
mrq_lat_table:40 	11 	59 	250 	572 	1116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31813 	31727 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	34080 	30982 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	37987 	13279 	6926 	4265 	1972 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5543      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5551         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5544      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5550      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3685      3687    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3708      3708    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3686      3675    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3699      3701    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3687      3680    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3684      3711    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3678      3680    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3681      3707    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3719      3690    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3709      3730    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3722      3685    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3702      3729    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3712      3695    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3703      3703    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3696      3687    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3702      3702    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        623       630       424       413         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        634       627       389       379         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        629       632       426       412         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        636       621       409       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        640       640       365       374         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       648       410       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        632       642       367       375         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        639       641       413       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        630       638       424       419         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       637       397       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        636       637       426       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        639       638       400       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        640       631       369       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        634       646       408       406         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        631       637       371       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        636       632       411       409         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234583 n_nop=234453 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=562 dram_eff=0.911
bk0: 64a 234122i bk1: 64a 234107i bk2: 0a 234583i bk3: 0a 234583i bk4: 0a 234583i bk5: 0a 234583i bk6: 0a 234583i bk7: 0a 234583i bk8: 0a 234583i bk9: 0a 234583i bk10: 0a 234583i bk11: 0a 234583i bk12: 0a 234583i bk13: 0a 234583i bk14: 0a 234583i bk15: 0a 234583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002183 
total_CMD = 234583 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 234039 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234583 
n_nop = 234453 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0523354
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234583 n_nop=234453 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=562 dram_eff=0.911
bk0: 64a 234121i bk1: 64a 234127i bk2: 0a 234581i bk3: 0a 234583i bk4: 0a 234583i bk5: 0a 234583i bk6: 0a 234583i bk7: 0a 234583i bk8: 0a 234583i bk9: 0a 234583i bk10: 0a 234583i bk11: 0a 234583i bk12: 0a 234583i bk13: 0a 234583i bk14: 0a 234583i bk15: 0a 234584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.933457
Bank_Level_Parallism_Col = 1.933333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.933333 

BW Util details:
bwutil = 0.002183 
total_CMD = 234583 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 234039 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234583 
n_nop = 234453 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.045583
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234583 n_nop=234453 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=560 dram_eff=0.9143
bk0: 64a 234109i bk1: 64a 234118i bk2: 0a 234581i bk3: 0a 234583i bk4: 0a 234583i bk5: 0a 234583i bk6: 0a 234583i bk7: 0a 234583i bk8: 0a 234583i bk9: 0a 234583i bk10: 0a 234583i bk11: 0a 234583i bk12: 0a 234583i bk13: 0a 234583i bk14: 0a 234583i bk15: 0a 234584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002183 
total_CMD = 234583 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 234041 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234583 
n_nop = 234453 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0526338
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234583 n_nop=234453 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=560 dram_eff=0.9143
bk0: 64a 234109i bk1: 64a 234118i bk2: 0a 234581i bk3: 0a 234583i bk4: 0a 234583i bk5: 0a 234583i bk6: 0a 234583i bk7: 0a 234583i bk8: 0a 234583i bk9: 0a 234583i bk10: 0a 234583i bk11: 0a 234583i bk12: 0a 234583i bk13: 0a 234583i bk14: 0a 234583i bk15: 0a 234584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002183 
total_CMD = 234583 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 234041 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234583 
n_nop = 234453 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0455361
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234583 n_nop=234453 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=560 dram_eff=0.9143
bk0: 64a 234109i bk1: 64a 234118i bk2: 0a 234581i bk3: 0a 234583i bk4: 0a 234583i bk5: 0a 234583i bk6: 0a 234583i bk7: 0a 234583i bk8: 0a 234583i bk9: 0a 234583i bk10: 0a 234583i bk11: 0a 234583i bk12: 0a 234583i bk13: 0a 234583i bk14: 0a 234583i bk15: 0a 234584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002183 
total_CMD = 234583 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 234041 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234583 
n_nop = 234453 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.061944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.061944
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234583 n_nop=234453 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=566 dram_eff=0.9046
bk0: 64a 234124i bk1: 64a 234121i bk2: 0a 234583i bk3: 0a 234583i bk4: 0a 234583i bk5: 0a 234583i bk6: 0a 234583i bk7: 0a 234583i bk8: 0a 234583i bk9: 0a 234583i bk10: 0a 234583i bk11: 0a 234583i bk12: 0a 234583i bk13: 0a 234583i bk14: 0a 234583i bk15: 0a 234583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.002183 
total_CMD = 234583 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 234035 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234583 
n_nop = 234453 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055132 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0551319
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234583 n_nop=234453 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=562 dram_eff=0.911
bk0: 64a 234122i bk1: 64a 234107i bk2: 0a 234583i bk3: 0a 234583i bk4: 0a 234583i bk5: 0a 234583i bk6: 0a 234583i bk7: 0a 234583i bk8: 0a 234583i bk9: 0a 234583i bk10: 0a 234583i bk11: 0a 234583i bk12: 0a 234583i bk13: 0a 234583i bk14: 0a 234583i bk15: 0a 234583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002183 
total_CMD = 234583 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 234039 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234583 
n_nop = 234453 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.063905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0639049
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234583 n_nop=234453 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=562 dram_eff=0.911
bk0: 64a 234122i bk1: 64a 234112i bk2: 0a 234583i bk3: 0a 234583i bk4: 0a 234583i bk5: 0a 234583i bk6: 0a 234583i bk7: 0a 234583i bk8: 0a 234583i bk9: 0a 234583i bk10: 0a 234583i bk11: 0a 234583i bk12: 0a 234583i bk13: 0a 234583i bk14: 0a 234583i bk15: 0a 234583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002183 
total_CMD = 234583 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 234039 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234583 
n_nop = 234453 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0531667
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234583 n_nop=234453 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=562 dram_eff=0.911
bk0: 64a 234122i bk1: 64a 234107i bk2: 0a 234583i bk3: 0a 234583i bk4: 0a 234583i bk5: 0a 234583i bk6: 0a 234583i bk7: 0a 234583i bk8: 0a 234583i bk9: 0a 234583i bk10: 0a 234583i bk11: 0a 234583i bk12: 0a 234583i bk13: 0a 234583i bk14: 0a 234583i bk15: 0a 234583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002183 
total_CMD = 234583 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 234039 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234583 
n_nop = 234453 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.056628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0566281
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234583 n_nop=234453 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=566 dram_eff=0.9046
bk0: 64a 234121i bk1: 64a 234124i bk2: 0a 234581i bk3: 0a 234583i bk4: 0a 234583i bk5: 0a 234583i bk6: 0a 234583i bk7: 0a 234583i bk8: 0a 234583i bk9: 0a 234583i bk10: 0a 234583i bk11: 0a 234583i bk12: 0a 234583i bk13: 0a 234583i bk14: 0a 234583i bk15: 0a 234584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.002183 
total_CMD = 234583 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 234035 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234583 
n_nop = 234453 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0515681
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234583 n_nop=234453 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=560 dram_eff=0.9143
bk0: 64a 234109i bk1: 64a 234118i bk2: 0a 234581i bk3: 0a 234583i bk4: 0a 234583i bk5: 0a 234583i bk6: 0a 234583i bk7: 0a 234583i bk8: 0a 234583i bk9: 0a 234583i bk10: 0a 234583i bk11: 0a 234583i bk12: 0a 234583i bk13: 0a 234583i bk14: 0a 234583i bk15: 0a 234584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002183 
total_CMD = 234583 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 234041 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234583 
n_nop = 234453 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.058734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.058734
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234583 n_nop=234453 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=560 dram_eff=0.9143
bk0: 64a 234114i bk1: 64a 234118i bk2: 0a 234581i bk3: 0a 234583i bk4: 0a 234583i bk5: 0a 234583i bk6: 0a 234583i bk7: 0a 234583i bk8: 0a 234583i bk9: 0a 234583i bk10: 0a 234583i bk11: 0a 234583i bk12: 0a 234583i bk13: 0a 234583i bk14: 0a 234583i bk15: 0a 234584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002183 
total_CMD = 234583 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 234041 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234583 
n_nop = 234453 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0494196
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234583 n_nop=234453 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=560 dram_eff=0.9143
bk0: 64a 234109i bk1: 64a 234118i bk2: 0a 234581i bk3: 0a 234583i bk4: 0a 234583i bk5: 0a 234583i bk6: 0a 234583i bk7: 0a 234583i bk8: 0a 234583i bk9: 0a 234583i bk10: 0a 234583i bk11: 0a 234583i bk12: 0a 234583i bk13: 0a 234583i bk14: 0a 234583i bk15: 0a 234584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002183 
total_CMD = 234583 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 234041 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234583 
n_nop = 234453 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0552384
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234583 n_nop=234453 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=562 dram_eff=0.911
bk0: 64a 234122i bk1: 64a 234121i bk2: 0a 234583i bk3: 0a 234583i bk4: 0a 234583i bk5: 0a 234583i bk6: 0a 234583i bk7: 0a 234583i bk8: 0a 234583i bk9: 0a 234583i bk10: 0a 234583i bk11: 0a 234583i bk12: 0a 234583i bk13: 0a 234583i bk14: 0a 234583i bk15: 0a 234583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.942699
Bank_Level_Parallism_Col = 1.942593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.942593 

BW Util details:
bwutil = 0.002183 
total_CMD = 234583 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 234039 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234583 
n_nop = 234453 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046994 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.046994
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234583 n_nop=234453 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=562 dram_eff=0.911
bk0: 64a 234122i bk1: 64a 234107i bk2: 0a 234583i bk3: 0a 234583i bk4: 0a 234583i bk5: 0a 234583i bk6: 0a 234583i bk7: 0a 234583i bk8: 0a 234583i bk9: 0a 234583i bk10: 0a 234583i bk11: 0a 234583i bk12: 0a 234583i bk13: 0a 234583i bk14: 0a 234583i bk15: 0a 234583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002183 
total_CMD = 234583 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 234039 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234583 
n_nop = 234453 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.055929
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=234583 n_nop=234453 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002183
n_activity=562 dram_eff=0.911
bk0: 64a 234122i bk1: 64a 234107i bk2: 0a 234583i bk3: 0a 234583i bk4: 0a 234583i bk5: 0a 234583i bk6: 0a 234583i bk7: 0a 234583i bk8: 0a 234583i bk9: 0a 234583i bk10: 0a 234583i bk11: 0a 234583i bk12: 0a 234583i bk13: 0a 234583i bk14: 0a 234583i bk15: 0a 234583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002183 
total_CMD = 234583 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 234039 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 234583 
n_nop = 234453 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000546 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.048064

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2048, Miss = 128, Miss_rate = 0.062, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 65536
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0625
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26624
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38912
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=65536
icnt_total_pkts_simt_to_mem=65536
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 65536
Req_Network_cycles = 75861
Req_Network_injected_packets_per_cycle =       0.8639 
Req_Network_conflicts_per_cycle =       0.4526
Req_Network_conflicts_per_cycle_util =       8.0945
Req_Bank_Level_Parallism =      15.4493
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3260
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0270

Reply_Network_injected_packets_num = 65536
Reply_Network_cycles = 75861
Reply_Network_injected_packets_per_cycle =        0.8639
Reply_Network_conflicts_per_cycle =        0.5886
Reply_Network_conflicts_per_cycle_util =       9.2354
Reply_Bank_Level_Parallism =      13.5545
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1537
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0188
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 157988 (inst/sec)
gpgpu_simulation_rate = 2709 (cycle/sec)
gpgpu_silicon_slowdown = 417866x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-14.traceg
-kernel name = _Z20transposeFineGrainedPfS_ii
-kernel id = 14
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 14
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fcf8d000000
-local mem base_addr = 0x00007fcf8b000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-14.traceg
launching kernel name: _Z20transposeFineGrainedPfS_ii uid: 14
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 34 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 35 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 36 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 41 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 42 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 43 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 44 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z20transposeFineGrainedPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 14: size 0
kernel_name = _Z20transposeFineGrainedPfS_ii 
kernel_launch_uid = 14 
gpu_sim_cycle = 5785
gpu_sim_insn = 327680
gpu_ipc =      56.6430
gpu_tot_sim_cycle = 81646
gpu_tot_sim_insn = 4751360
gpu_tot_ipc =      58.1946
gpu_tot_issued_cta = 896
gpu_occupancy = 22.7143% 
gpu_tot_occupancy = 22.4089% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.7080
partiton_level_parallism_total  =       0.8529
partiton_level_parallism_util =      14.1730
partiton_level_parallism_util_total  =      15.3679
L2_BW  =      25.6480 GB/Sec
L2_BW_total  =      30.8937 GB/Sec
gpu_total_sim_rate=158378

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 150
	L1D_cache_core[1]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 152
	L1D_cache_core[2]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 173
	L1D_cache_core[3]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 163
	L1D_cache_core[4]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 156
	L1D_cache_core[5]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 163
	L1D_cache_core[6]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 142
	L1D_cache_core[7]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 196
	L1D_cache_core[8]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 141
	L1D_cache_core[9]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 146
	L1D_cache_core[10]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 155
	L1D_cache_core[11]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 121
	L1D_cache_core[12]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 185
	L1D_cache_core[13]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 142
	L1D_cache_core[14]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 185
	L1D_cache_core[15]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[16]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[17]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[18]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 159
	L1D_cache_core[19]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 173
	L1D_cache_core[20]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 174
	L1D_cache_core[21]: Access = 1472, Miss = 1280, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 153
	L1D_cache_core[22]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[23]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 197
	L1D_cache_core[24]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 175
	L1D_cache_core[25]: Access = 1408, Miss = 1216, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 144
	L1D_cache_core[26]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 120
	L1D_cache_core[27]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 111
	L1D_cache_core[28]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[29]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 117
	L1D_cache_core[30]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 108
	L1D_cache_core[31]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 151
	L1D_cache_core[32]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 133
	L1D_cache_core[33]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 156
	L1D_cache_core[34]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[35]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 129
	L1D_cache_core[36]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 136
	L1D_cache_core[37]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 131
	L1D_cache_core[38]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[39]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 130
	L1D_cache_core[40]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 134
	L1D_cache_core[41]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 165
	L1D_cache_core[42]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[43]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[44]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 139
	L1D_cache_core[45]: Access = 1504, Miss = 1216, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 136
	L1D_total_cache_accesses = 69632
	L1D_total_cache_misses = 57344
	L1D_total_cache_miss_rate = 0.8235
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 6754
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 14336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40960

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3879
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2875
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
294, 294, 294, 294, 294, 294, 294, 294, 124, 124, 124, 124, 124, 124, 124, 124, 
gpgpu_n_tot_thrd_icount = 4816896
gpgpu_n_tot_w_icount = 150528
gpgpu_n_stall_shd_mem = 41984
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28672
gpgpu_n_mem_write_global = 40960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 229376
gpgpu_n_store_insn = 229376
gpgpu_n_shmem_insn = 327680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 13312
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 28672
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:46395	W0_Idle:783374	W0_Scoreboard:913367	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:148480
single_issue_nums: WS0:37632	WS1:37632	WS2:37632	WS3:37632	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 229376 {8:28672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1638400 {40:40960,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1146880 {40:28672,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 327680 {8:40960,}
maxmflatency = 648 
max_icnt2mem_latency = 156 
maxmrqlatency = 61 
max_icnt2sh_latency = 124 
averagemflatency = 272 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 7 
mrq_lat_table:40 	11 	59 	250 	572 	1116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	33833 	33803 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	36141 	33017 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	40634 	14137 	7353 	4426 	1975 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5543      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5551         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5544      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5550      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3955      3955    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3973      3972    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3955      3943    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3966      3967    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3948      3942    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3948      3977    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       3937      3942    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       3942      3971    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3978      3953    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       3973      3987    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3980      3946    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       3966      3987    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3971      3962    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       3970      3963    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       3954      3955    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       3972      3965    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        623       630       424       413         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        634       627       389       379         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        629       632       426       412         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        636       621       409       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        640       640       365       374         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       648       410       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        632       642       367       375         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        639       641       413       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        630       638       424       419         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       637       397       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        636       637       426       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        639       638       400       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        640       631       369       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        634       646       408       406         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        631       637       371       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        636       632       411       409         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252473 n_nop=252343 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=562 dram_eff=0.911
bk0: 64a 252012i bk1: 64a 251997i bk2: 0a 252473i bk3: 0a 252473i bk4: 0a 252473i bk5: 0a 252473i bk6: 0a 252473i bk7: 0a 252473i bk8: 0a 252473i bk9: 0a 252473i bk10: 0a 252473i bk11: 0a 252473i bk12: 0a 252473i bk13: 0a 252473i bk14: 0a 252473i bk15: 0a 252473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002028 
total_CMD = 252473 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 251929 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252473 
n_nop = 252343 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.048627
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252473 n_nop=252343 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=562 dram_eff=0.911
bk0: 64a 252011i bk1: 64a 252017i bk2: 0a 252471i bk3: 0a 252473i bk4: 0a 252473i bk5: 0a 252473i bk6: 0a 252473i bk7: 0a 252473i bk8: 0a 252473i bk9: 0a 252473i bk10: 0a 252473i bk11: 0a 252473i bk12: 0a 252473i bk13: 0a 252473i bk14: 0a 252473i bk15: 0a 252474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.933457
Bank_Level_Parallism_Col = 1.933333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.933333 

BW Util details:
bwutil = 0.002028 
total_CMD = 252473 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 251929 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252473 
n_nop = 252343 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.042353
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252473 n_nop=252343 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=560 dram_eff=0.9143
bk0: 64a 251999i bk1: 64a 252008i bk2: 0a 252471i bk3: 0a 252473i bk4: 0a 252473i bk5: 0a 252473i bk6: 0a 252473i bk7: 0a 252473i bk8: 0a 252473i bk9: 0a 252473i bk10: 0a 252473i bk11: 0a 252473i bk12: 0a 252473i bk13: 0a 252473i bk14: 0a 252473i bk15: 0a 252474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002028 
total_CMD = 252473 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 251931 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252473 
n_nop = 252343 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0489042
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252473 n_nop=252343 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=560 dram_eff=0.9143
bk0: 64a 251999i bk1: 64a 252008i bk2: 0a 252471i bk3: 0a 252473i bk4: 0a 252473i bk5: 0a 252473i bk6: 0a 252473i bk7: 0a 252473i bk8: 0a 252473i bk9: 0a 252473i bk10: 0a 252473i bk11: 0a 252473i bk12: 0a 252473i bk13: 0a 252473i bk14: 0a 252473i bk15: 0a 252474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002028 
total_CMD = 252473 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 251931 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252473 
n_nop = 252343 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0423095
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252473 n_nop=252343 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=560 dram_eff=0.9143
bk0: 64a 251999i bk1: 64a 252008i bk2: 0a 252471i bk3: 0a 252473i bk4: 0a 252473i bk5: 0a 252473i bk6: 0a 252473i bk7: 0a 252473i bk8: 0a 252473i bk9: 0a 252473i bk10: 0a 252473i bk11: 0a 252473i bk12: 0a 252473i bk13: 0a 252473i bk14: 0a 252473i bk15: 0a 252474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002028 
total_CMD = 252473 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 251931 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252473 
n_nop = 252343 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.057555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0575547
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252473 n_nop=252343 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=566 dram_eff=0.9046
bk0: 64a 252014i bk1: 64a 252011i bk2: 0a 252473i bk3: 0a 252473i bk4: 0a 252473i bk5: 0a 252473i bk6: 0a 252473i bk7: 0a 252473i bk8: 0a 252473i bk9: 0a 252473i bk10: 0a 252473i bk11: 0a 252473i bk12: 0a 252473i bk13: 0a 252473i bk14: 0a 252473i bk15: 0a 252473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.002028 
total_CMD = 252473 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 251925 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252473 
n_nop = 252343 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0512253
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252473 n_nop=252343 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=562 dram_eff=0.911
bk0: 64a 252012i bk1: 64a 251997i bk2: 0a 252473i bk3: 0a 252473i bk4: 0a 252473i bk5: 0a 252473i bk6: 0a 252473i bk7: 0a 252473i bk8: 0a 252473i bk9: 0a 252473i bk10: 0a 252473i bk11: 0a 252473i bk12: 0a 252473i bk13: 0a 252473i bk14: 0a 252473i bk15: 0a 252473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002028 
total_CMD = 252473 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 251929 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252473 
n_nop = 252343 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.059377 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0593766
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252473 n_nop=252343 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=562 dram_eff=0.911
bk0: 64a 252012i bk1: 64a 252002i bk2: 0a 252473i bk3: 0a 252473i bk4: 0a 252473i bk5: 0a 252473i bk6: 0a 252473i bk7: 0a 252473i bk8: 0a 252473i bk9: 0a 252473i bk10: 0a 252473i bk11: 0a 252473i bk12: 0a 252473i bk13: 0a 252473i bk14: 0a 252473i bk15: 0a 252473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002028 
total_CMD = 252473 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 251929 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252473 
n_nop = 252343 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0493993
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252473 n_nop=252343 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=562 dram_eff=0.911
bk0: 64a 252012i bk1: 64a 251997i bk2: 0a 252473i bk3: 0a 252473i bk4: 0a 252473i bk5: 0a 252473i bk6: 0a 252473i bk7: 0a 252473i bk8: 0a 252473i bk9: 0a 252473i bk10: 0a 252473i bk11: 0a 252473i bk12: 0a 252473i bk13: 0a 252473i bk14: 0a 252473i bk15: 0a 252473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002028 
total_CMD = 252473 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 251929 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252473 
n_nop = 252343 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.052616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0526155
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252473 n_nop=252343 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=566 dram_eff=0.9046
bk0: 64a 252011i bk1: 64a 252014i bk2: 0a 252471i bk3: 0a 252473i bk4: 0a 252473i bk5: 0a 252473i bk6: 0a 252473i bk7: 0a 252473i bk8: 0a 252473i bk9: 0a 252473i bk10: 0a 252473i bk11: 0a 252473i bk12: 0a 252473i bk13: 0a 252473i bk14: 0a 252473i bk15: 0a 252474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.002028 
total_CMD = 252473 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 251925 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252473 
n_nop = 252343 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.047914
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252473 n_nop=252343 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=560 dram_eff=0.9143
bk0: 64a 251999i bk1: 64a 252008i bk2: 0a 252471i bk3: 0a 252473i bk4: 0a 252473i bk5: 0a 252473i bk6: 0a 252473i bk7: 0a 252473i bk8: 0a 252473i bk9: 0a 252473i bk10: 0a 252473i bk11: 0a 252473i bk12: 0a 252473i bk13: 0a 252473i bk14: 0a 252473i bk15: 0a 252474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002028 
total_CMD = 252473 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 251931 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252473 
n_nop = 252343 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.054572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0545722
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252473 n_nop=252343 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=560 dram_eff=0.9143
bk0: 64a 252004i bk1: 64a 252008i bk2: 0a 252471i bk3: 0a 252473i bk4: 0a 252473i bk5: 0a 252473i bk6: 0a 252473i bk7: 0a 252473i bk8: 0a 252473i bk9: 0a 252473i bk10: 0a 252473i bk11: 0a 252473i bk12: 0a 252473i bk13: 0a 252473i bk14: 0a 252473i bk15: 0a 252474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002028 
total_CMD = 252473 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 251931 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252473 
n_nop = 252343 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0459178
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252473 n_nop=252343 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=560 dram_eff=0.9143
bk0: 64a 251999i bk1: 64a 252008i bk2: 0a 252471i bk3: 0a 252473i bk4: 0a 252473i bk5: 0a 252473i bk6: 0a 252473i bk7: 0a 252473i bk8: 0a 252473i bk9: 0a 252473i bk10: 0a 252473i bk11: 0a 252473i bk12: 0a 252473i bk13: 0a 252473i bk14: 0a 252473i bk15: 0a 252474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.002028 
total_CMD = 252473 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 251931 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252473 
n_nop = 252343 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0513243
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252473 n_nop=252343 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=562 dram_eff=0.911
bk0: 64a 252012i bk1: 64a 252011i bk2: 0a 252473i bk3: 0a 252473i bk4: 0a 252473i bk5: 0a 252473i bk6: 0a 252473i bk7: 0a 252473i bk8: 0a 252473i bk9: 0a 252473i bk10: 0a 252473i bk11: 0a 252473i bk12: 0a 252473i bk13: 0a 252473i bk14: 0a 252473i bk15: 0a 252473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.942699
Bank_Level_Parallism_Col = 1.942593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.942593 

BW Util details:
bwutil = 0.002028 
total_CMD = 252473 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 251929 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252473 
n_nop = 252343 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0436641
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252473 n_nop=252343 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=562 dram_eff=0.911
bk0: 64a 252012i bk1: 64a 251997i bk2: 0a 252473i bk3: 0a 252473i bk4: 0a 252473i bk5: 0a 252473i bk6: 0a 252473i bk7: 0a 252473i bk8: 0a 252473i bk9: 0a 252473i bk10: 0a 252473i bk11: 0a 252473i bk12: 0a 252473i bk13: 0a 252473i bk14: 0a 252473i bk15: 0a 252473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002028 
total_CMD = 252473 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 251929 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252473 
n_nop = 252343 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.051966
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=252473 n_nop=252343 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002028
n_activity=562 dram_eff=0.911
bk0: 64a 252012i bk1: 64a 251997i bk2: 0a 252473i bk3: 0a 252473i bk4: 0a 252473i bk5: 0a 252473i bk6: 0a 252473i bk7: 0a 252473i bk8: 0a 252473i bk9: 0a 252473i bk10: 0a 252473i bk11: 0a 252473i bk12: 0a 252473i bk13: 0a 252473i bk14: 0a 252473i bk15: 0a 252473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.002028 
total_CMD = 252473 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 251929 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 252473 
n_nop = 252343 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000515 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.044658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0446582

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2176, Miss = 128, Miss_rate = 0.059, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 69632
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0588
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26624
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38912
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28672
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40960
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=69632
icnt_total_pkts_simt_to_mem=69632
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 69632
Req_Network_cycles = 81646
Req_Network_injected_packets_per_cycle =       0.8529 
Req_Network_conflicts_per_cycle =       0.4507
Req_Network_conflicts_per_cycle_util =       8.1216
Req_Bank_Level_Parallism =      15.3679
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3166
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0267

Reply_Network_injected_packets_num = 69632
Reply_Network_cycles = 81646
Reply_Network_injected_packets_per_cycle =        0.8529
Reply_Network_conflicts_per_cycle =        0.5786
Reply_Network_conflicts_per_cycle_util =       9.1598
Reply_Bank_Level_Parallism =      13.5024
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1468
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0185
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 158378 (inst/sec)
gpgpu_simulation_rate = 2721 (cycle/sec)
gpgpu_silicon_slowdown = 416023x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-15.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 15
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fcf8d000000
-local mem base_addr = 0x00007fcf8b000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-15.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 15
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 28 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 34 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 35 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 36 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 37 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 38 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 43 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 44 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 45 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z17transposeDiagonalPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 15: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 15 
gpu_sim_cycle = 5904
gpu_sim_insn = 689920
gpu_ipc =     116.8564
gpu_tot_sim_cycle = 87550
gpu_tot_sim_insn = 5441280
gpu_tot_ipc =      62.1505
gpu_tot_issued_cta = 960
gpu_occupancy = 22.9425% 
gpu_tot_occupancy = 22.4481% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6938
partiton_level_parallism_total  =       0.8421
partiton_level_parallism_util =      12.8805
partiton_level_parallism_util_total  =      15.2048
L2_BW  =      25.1310 GB/Sec
L2_BW_total  =      30.5051 GB/Sec
gpu_total_sim_rate=170040

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 151
	L1D_cache_core[1]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 153
	L1D_cache_core[2]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 174
	L1D_cache_core[3]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 164
	L1D_cache_core[4]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 157
	L1D_cache_core[5]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 164
	L1D_cache_core[6]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 143
	L1D_cache_core[7]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 197
	L1D_cache_core[8]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 142
	L1D_cache_core[9]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[10]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 156
	L1D_cache_core[11]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[12]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 186
	L1D_cache_core[13]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 143
	L1D_cache_core[14]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 186
	L1D_cache_core[15]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 149
	L1D_cache_core[16]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[17]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 173
	L1D_cache_core[18]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[19]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 174
	L1D_cache_core[20]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 175
	L1D_cache_core[21]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 154
	L1D_cache_core[22]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[23]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 212
	L1D_cache_core[24]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 187
	L1D_cache_core[25]: Access = 1536, Miss = 1344, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 159
	L1D_cache_core[26]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[27]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[28]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 150
	L1D_cache_core[29]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 138
	L1D_cache_core[30]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[31]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 165
	L1D_cache_core[32]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 151
	L1D_cache_core[33]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 172
	L1D_cache_core[34]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 141
	L1D_cache_core[35]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 144
	L1D_cache_core[36]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[37]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 146
	L1D_cache_core[38]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[39]: Access = 1632, Miss = 1344, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 145
	L1D_cache_core[40]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 135
	L1D_cache_core[41]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 166
	L1D_cache_core[42]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 106
	L1D_cache_core[43]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[44]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 140
	L1D_cache_core[45]: Access = 1568, Miss = 1280, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 137
	L1D_total_cache_accesses = 73728
	L1D_total_cache_misses = 61440
	L1D_total_cache_miss_rate = 0.8333
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 7061
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15360
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43008

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3903
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3158
ctas_completed 960, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
339, 339, 339, 339, 339, 339, 339, 339, 124, 124, 124, 124, 124, 124, 124, 124, 
gpgpu_n_tot_thrd_icount = 5554176
gpgpu_n_tot_w_icount = 173568
gpgpu_n_stall_shd_mem = 44032
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30720
gpgpu_n_mem_write_global = 43008
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 245760
gpgpu_n_store_insn = 245760
gpgpu_n_shmem_insn = 360448
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 14336
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29696
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51664	W0_Idle:835398	W0_Scoreboard:984638	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:170040
single_issue_nums: WS0:43392	WS1:43392	WS2:43392	WS3:43392	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 245760 {8:30720,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720320 {40:43008,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1228800 {40:30720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344064 {8:43008,}
maxmflatency = 648 
max_icnt2mem_latency = 156 
maxmrqlatency = 61 
max_icnt2sh_latency = 124 
averagemflatency = 271 
avg_icnt2mem_latency = 68 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 7 
mrq_lat_table:40 	11 	59 	250 	572 	1116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36816 	34916 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	39282 	33972 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	43168 	15222 	7729 	4524 	1978 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5543      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5551         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5544      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5550      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4202      4201    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       4224      4217    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4201      4188    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4215      4212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4195      4189    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4196      4225    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       4184      4189    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4189      4218    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       4227      4199    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       4223      4234    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       4228      4193    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       4215      4233    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       4219      4208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       4220      4211    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       4201      4201    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       4221      4211    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        623       630       424       413         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        634       627       389       379         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        629       632       426       412         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        636       621       409       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        640       640       365       374         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       648       410       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        632       642       367       375         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        639       641       413       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        630       638       424       419         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       637       397       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        636       637       426       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        639       638       400       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        640       631       369       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        634       646       408       406         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        631       637       371       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        636       632       411       409         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270730 n_nop=270600 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001891
n_activity=562 dram_eff=0.911
bk0: 64a 270269i bk1: 64a 270254i bk2: 0a 270730i bk3: 0a 270730i bk4: 0a 270730i bk5: 0a 270730i bk6: 0a 270730i bk7: 0a 270730i bk8: 0a 270730i bk9: 0a 270730i bk10: 0a 270730i bk11: 0a 270730i bk12: 0a 270730i bk13: 0a 270730i bk14: 0a 270730i bk15: 0a 270730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001891 
total_CMD = 270730 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270186 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270730 
n_nop = 270600 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0453478
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270730 n_nop=270600 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001891
n_activity=562 dram_eff=0.911
bk0: 64a 270268i bk1: 64a 270274i bk2: 0a 270728i bk3: 0a 270730i bk4: 0a 270730i bk5: 0a 270730i bk6: 0a 270730i bk7: 0a 270730i bk8: 0a 270730i bk9: 0a 270730i bk10: 0a 270730i bk11: 0a 270730i bk12: 0a 270730i bk13: 0a 270730i bk14: 0a 270730i bk15: 0a 270731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.933457
Bank_Level_Parallism_Col = 1.933333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.933333 

BW Util details:
bwutil = 0.001891 
total_CMD = 270730 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270186 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270730 
n_nop = 270600 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0394969
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270730 n_nop=270600 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001891
n_activity=560 dram_eff=0.9143
bk0: 64a 270256i bk1: 64a 270265i bk2: 0a 270728i bk3: 0a 270730i bk4: 0a 270730i bk5: 0a 270730i bk6: 0a 270730i bk7: 0a 270730i bk8: 0a 270730i bk9: 0a 270730i bk10: 0a 270730i bk11: 0a 270730i bk12: 0a 270730i bk13: 0a 270730i bk14: 0a 270730i bk15: 0a 270731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001891 
total_CMD = 270730 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270188 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270730 
n_nop = 270600 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0456063
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270730 n_nop=270600 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001891
n_activity=560 dram_eff=0.9143
bk0: 64a 270256i bk1: 64a 270265i bk2: 0a 270728i bk3: 0a 270730i bk4: 0a 270730i bk5: 0a 270730i bk6: 0a 270730i bk7: 0a 270730i bk8: 0a 270730i bk9: 0a 270730i bk10: 0a 270730i bk11: 0a 270730i bk12: 0a 270730i bk13: 0a 270730i bk14: 0a 270730i bk15: 0a 270731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001891 
total_CMD = 270730 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270188 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270730 
n_nop = 270600 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0394563
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270730 n_nop=270600 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001891
n_activity=560 dram_eff=0.9143
bk0: 64a 270256i bk1: 64a 270265i bk2: 0a 270728i bk3: 0a 270730i bk4: 0a 270730i bk5: 0a 270730i bk6: 0a 270730i bk7: 0a 270730i bk8: 0a 270730i bk9: 0a 270730i bk10: 0a 270730i bk11: 0a 270730i bk12: 0a 270730i bk13: 0a 270730i bk14: 0a 270730i bk15: 0a 270731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001891 
total_CMD = 270730 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270188 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270730 
n_nop = 270600 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.053673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0536734
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270730 n_nop=270600 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001891
n_activity=566 dram_eff=0.9046
bk0: 64a 270271i bk1: 64a 270268i bk2: 0a 270730i bk3: 0a 270730i bk4: 0a 270730i bk5: 0a 270730i bk6: 0a 270730i bk7: 0a 270730i bk8: 0a 270730i bk9: 0a 270730i bk10: 0a 270730i bk11: 0a 270730i bk12: 0a 270730i bk13: 0a 270730i bk14: 0a 270730i bk15: 0a 270730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.001891 
total_CMD = 270730 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 270182 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270730 
n_nop = 270600 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0477708
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270730 n_nop=270600 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001891
n_activity=562 dram_eff=0.911
bk0: 64a 270269i bk1: 64a 270254i bk2: 0a 270730i bk3: 0a 270730i bk4: 0a 270730i bk5: 0a 270730i bk6: 0a 270730i bk7: 0a 270730i bk8: 0a 270730i bk9: 0a 270730i bk10: 0a 270730i bk11: 0a 270730i bk12: 0a 270730i bk13: 0a 270730i bk14: 0a 270730i bk15: 0a 270730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001891 
total_CMD = 270730 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270186 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270730 
n_nop = 270600 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.055373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0553725
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270730 n_nop=270600 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001891
n_activity=562 dram_eff=0.911
bk0: 64a 270269i bk1: 64a 270259i bk2: 0a 270730i bk3: 0a 270730i bk4: 0a 270730i bk5: 0a 270730i bk6: 0a 270730i bk7: 0a 270730i bk8: 0a 270730i bk9: 0a 270730i bk10: 0a 270730i bk11: 0a 270730i bk12: 0a 270730i bk13: 0a 270730i bk14: 0a 270730i bk15: 0a 270730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001891 
total_CMD = 270730 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270186 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270730 
n_nop = 270600 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.046068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.046068
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270730 n_nop=270600 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001891
n_activity=562 dram_eff=0.911
bk0: 64a 270269i bk1: 64a 270254i bk2: 0a 270730i bk3: 0a 270730i bk4: 0a 270730i bk5: 0a 270730i bk6: 0a 270730i bk7: 0a 270730i bk8: 0a 270730i bk9: 0a 270730i bk10: 0a 270730i bk11: 0a 270730i bk12: 0a 270730i bk13: 0a 270730i bk14: 0a 270730i bk15: 0a 270730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001891 
total_CMD = 270730 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270186 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270730 
n_nop = 270600 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.049067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.0490673
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270730 n_nop=270600 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001891
n_activity=566 dram_eff=0.9046
bk0: 64a 270268i bk1: 64a 270271i bk2: 0a 270728i bk3: 0a 270730i bk4: 0a 270730i bk5: 0a 270730i bk6: 0a 270730i bk7: 0a 270730i bk8: 0a 270730i bk9: 0a 270730i bk10: 0a 270730i bk11: 0a 270730i bk12: 0a 270730i bk13: 0a 270730i bk14: 0a 270730i bk15: 0a 270731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.001891 
total_CMD = 270730 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 270182 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270730 
n_nop = 270600 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.044683 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0446829
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270730 n_nop=270600 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001891
n_activity=560 dram_eff=0.9143
bk0: 64a 270256i bk1: 64a 270265i bk2: 0a 270728i bk3: 0a 270730i bk4: 0a 270730i bk5: 0a 270730i bk6: 0a 270730i bk7: 0a 270730i bk8: 0a 270730i bk9: 0a 270730i bk10: 0a 270730i bk11: 0a 270730i bk12: 0a 270730i bk13: 0a 270730i bk14: 0a 270730i bk15: 0a 270731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001891 
total_CMD = 270730 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270188 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270730 
n_nop = 270600 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.050892
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270730 n_nop=270600 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001891
n_activity=560 dram_eff=0.9143
bk0: 64a 270261i bk1: 64a 270265i bk2: 0a 270728i bk3: 0a 270730i bk4: 0a 270730i bk5: 0a 270730i bk6: 0a 270730i bk7: 0a 270730i bk8: 0a 270730i bk9: 0a 270730i bk10: 0a 270730i bk11: 0a 270730i bk12: 0a 270730i bk13: 0a 270730i bk14: 0a 270730i bk15: 0a 270731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001891 
total_CMD = 270730 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270188 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270730 
n_nop = 270600 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0428213
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270730 n_nop=270600 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001891
n_activity=560 dram_eff=0.9143
bk0: 64a 270256i bk1: 64a 270265i bk2: 0a 270728i bk3: 0a 270730i bk4: 0a 270730i bk5: 0a 270730i bk6: 0a 270730i bk7: 0a 270730i bk8: 0a 270730i bk9: 0a 270730i bk10: 0a 270730i bk11: 0a 270730i bk12: 0a 270730i bk13: 0a 270730i bk14: 0a 270730i bk15: 0a 270731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001891 
total_CMD = 270730 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 270188 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270730 
n_nop = 270600 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0478632
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270730 n_nop=270600 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001891
n_activity=562 dram_eff=0.911
bk0: 64a 270269i bk1: 64a 270268i bk2: 0a 270730i bk3: 0a 270730i bk4: 0a 270730i bk5: 0a 270730i bk6: 0a 270730i bk7: 0a 270730i bk8: 0a 270730i bk9: 0a 270730i bk10: 0a 270730i bk11: 0a 270730i bk12: 0a 270730i bk13: 0a 270730i bk14: 0a 270730i bk15: 0a 270730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.942699
Bank_Level_Parallism_Col = 1.942593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.942593 

BW Util details:
bwutil = 0.001891 
total_CMD = 270730 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270186 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270730 
n_nop = 270600 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0407195
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270730 n_nop=270600 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001891
n_activity=562 dram_eff=0.911
bk0: 64a 270269i bk1: 64a 270254i bk2: 0a 270730i bk3: 0a 270730i bk4: 0a 270730i bk5: 0a 270730i bk6: 0a 270730i bk7: 0a 270730i bk8: 0a 270730i bk9: 0a 270730i bk10: 0a 270730i bk11: 0a 270730i bk12: 0a 270730i bk13: 0a 270730i bk14: 0a 270730i bk15: 0a 270730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001891 
total_CMD = 270730 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270186 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270730 
n_nop = 270600 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.048462 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0484616
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=270730 n_nop=270600 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001891
n_activity=562 dram_eff=0.911
bk0: 64a 270269i bk1: 64a 270254i bk2: 0a 270730i bk3: 0a 270730i bk4: 0a 270730i bk5: 0a 270730i bk6: 0a 270730i bk7: 0a 270730i bk8: 0a 270730i bk9: 0a 270730i bk10: 0a 270730i bk11: 0a 270730i bk12: 0a 270730i bk13: 0a 270730i bk14: 0a 270730i bk15: 0a 270730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001891 
total_CMD = 270730 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 270186 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 270730 
n_nop = 270600 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041647 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0416467

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2304, Miss = 128, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 73728
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0556
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 40960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43008
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=73728
icnt_total_pkts_simt_to_mem=73728
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 73728
Req_Network_cycles = 87550
Req_Network_injected_packets_per_cycle =       0.8421 
Req_Network_conflicts_per_cycle =       0.4392
Req_Network_conflicts_per_cycle_util =       7.9305
Req_Bank_Level_Parallism =      15.2048
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3014
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0263

Reply_Network_injected_packets_num = 73728
Reply_Network_cycles = 87550
Reply_Network_injected_packets_per_cycle =        0.8421
Reply_Network_conflicts_per_cycle =        0.5697
Reply_Network_conflicts_per_cycle_util =       9.0823
Reply_Bank_Level_Parallism =      13.4246
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1400
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0183
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 170040 (inst/sec)
gpgpu_simulation_rate = 2735 (cycle/sec)
gpgpu_silicon_slowdown = 413893x
Processing kernel /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-16.traceg
-kernel name = _Z17transposeDiagonalPfS_ii
-kernel id = 16
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 1088
-nregs = 12
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007fcf8d000000
-local mem base_addr = 0x00007fcf8b000000
-nvbit version = 1.5.5
-accelsim tracer version = 3
Header info loaded for kernel command : /benchrun/accelsim-sass/sm86_rtx3070/cuda10-transpose/input-repeat1-dimx128-dimy128/results/traces/kernel-16.traceg
launching kernel name: _Z17transposeDiagonalPfS_ii uid: 16
GPGPU-Sim uArch: Shader 40 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 28 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 30 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 31 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 32 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 35 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 36 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 37 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 38 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 39 bind to kernel 16 '_Z17transposeDiagonalPfS_ii'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 16: size 0
kernel_name = _Z17transposeDiagonalPfS_ii 
kernel_launch_uid = 16 
gpu_sim_cycle = 5899
gpu_sim_insn = 689920
gpu_ipc =     116.9554
gpu_tot_sim_cycle = 93449
gpu_tot_sim_insn = 6131200
gpu_tot_ipc =      65.6101
gpu_tot_issued_cta = 1024
gpu_occupancy = 22.9675% 
gpu_tot_occupancy = 22.4837% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6944
partiton_level_parallism_total  =       0.8328
partiton_level_parallism_util =      13.3420
partiton_level_parallism_util_total  =      15.0939
L2_BW  =      25.1523 GB/Sec
L2_BW_total  =      30.1672 GB/Sec
gpu_total_sim_rate=175177

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 170
	L1D_cache_core[1]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 170
	L1D_cache_core[2]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 189
	L1D_cache_core[3]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 181
	L1D_cache_core[4]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 177
	L1D_cache_core[5]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 181
	L1D_cache_core[6]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[7]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 212
	L1D_cache_core[8]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[9]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 166
	L1D_cache_core[10]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 182
	L1D_cache_core[11]: Access = 1760, Miss = 1472, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 139
	L1D_cache_core[12]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 187
	L1D_cache_core[13]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 144
	L1D_cache_core[14]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 187
	L1D_cache_core[15]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 150
	L1D_cache_core[16]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 163
	L1D_cache_core[17]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 174
	L1D_cache_core[18]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 161
	L1D_cache_core[19]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 175
	L1D_cache_core[20]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 176
	L1D_cache_core[21]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 155
	L1D_cache_core[22]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 138
	L1D_cache_core[23]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 213
	L1D_cache_core[24]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 188
	L1D_cache_core[25]: Access = 1600, Miss = 1408, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 160
	L1D_cache_core[26]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 138
	L1D_cache_core[27]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[28]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 151
	L1D_cache_core[29]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 139
	L1D_cache_core[30]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 125
	L1D_cache_core[31]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 166
	L1D_cache_core[32]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 152
	L1D_cache_core[33]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 173
	L1D_cache_core[34]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 142
	L1D_cache_core[35]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 145
	L1D_cache_core[36]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 138
	L1D_cache_core[37]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 147
	L1D_cache_core[38]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[39]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 146
	L1D_cache_core[40]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 152
	L1D_cache_core[41]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 183
	L1D_cache_core[42]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 123
	L1D_cache_core[43]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 144
	L1D_cache_core[44]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 157
	L1D_cache_core[45]: Access = 1696, Miss = 1408, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 152
	L1D_total_cache_accesses = 77824
	L1D_total_cache_misses = 65536
	L1D_total_cache_miss_rate = 0.8421
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 7408
	L1D_cache_data_port_util = 0.022
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 12288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3485
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45056

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3923
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3485
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
384, 384, 384, 384, 384, 384, 384, 384, 169, 169, 169, 169, 169, 169, 169, 169, 
gpgpu_n_tot_thrd_icount = 6291456
gpgpu_n_tot_w_icount = 196608
gpgpu_n_stall_shd_mem = 46080
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32768
gpgpu_n_mem_write_global = 45056
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 393216
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15360
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 30720
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:56919	W0_Idle:887812	W0_Scoreboard:1055389	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:191600
single_issue_nums: WS0:49152	WS1:49152	WS2:49152	WS3:49152	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 262144 {8:32768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1802240 {40:45056,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1310720 {40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 360448 {8:45056,}
maxmflatency = 648 
max_icnt2mem_latency = 156 
maxmrqlatency = 61 
max_icnt2sh_latency = 124 
averagemflatency = 270 
avg_icnt2mem_latency = 67 
avg_mrq_latency = 31 
avg_icnt2sh_latency = 7 
mrq_lat_table:40 	11 	59 	250 	572 	1116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	39951 	35877 	1996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	42506 	34844 	474 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	45712 	16284 	8136 	4607 	1978 	1107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5543      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5545      5551         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5546      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5544      5546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5544      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5550      5544         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5545      5545         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5545      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5538      5543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5538      5538         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/32 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4447      4446    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       4470      4464    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       4446      4433    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       4459      4456    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4440      4435    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       4441      4471    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       4429      4434    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4434      4464    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       4471      4443    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       4470      4479    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       4474      4438    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       4462      4478    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       4463      4453    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       4463      4454    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       4444      4446    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       4464      4454    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        623       630       424       413         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        634       627       389       379         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        629       632       426       412         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        636       621       409       394         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        640       640       365       374         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        636       648       410       404         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        632       642       367       375         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        639       641       413       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        630       638       424       419         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        647       637       397       405         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        636       637       426       420         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        639       638       400       407         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        640       631       369       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        634       646       408       406         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        631       637       371       383         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        636       632       411       409         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288971 n_nop=288841 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=562 dram_eff=0.911
bk0: 64a 288510i bk1: 64a 288495i bk2: 0a 288971i bk3: 0a 288971i bk4: 0a 288971i bk5: 0a 288971i bk6: 0a 288971i bk7: 0a 288971i bk8: 0a 288971i bk9: 0a 288971i bk10: 0a 288971i bk11: 0a 288971i bk12: 0a 288971i bk13: 0a 288971i bk14: 0a 288971i bk15: 0a 288971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001772 
total_CMD = 288971 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 288427 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288971 
n_nop = 288841 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0424852
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288971 n_nop=288841 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=562 dram_eff=0.911
bk0: 64a 288509i bk1: 64a 288515i bk2: 0a 288969i bk3: 0a 288971i bk4: 0a 288971i bk5: 0a 288971i bk6: 0a 288971i bk7: 0a 288971i bk8: 0a 288971i bk9: 0a 288971i bk10: 0a 288971i bk11: 0a 288971i bk12: 0a 288971i bk13: 0a 288971i bk14: 0a 288971i bk15: 0a 288972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.933457
Bank_Level_Parallism_Col = 1.933333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.933333 

BW Util details:
bwutil = 0.001772 
total_CMD = 288971 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 288427 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288971 
n_nop = 288841 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.037004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0370037
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288971 n_nop=288841 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=560 dram_eff=0.9143
bk0: 64a 288497i bk1: 64a 288506i bk2: 0a 288969i bk3: 0a 288971i bk4: 0a 288971i bk5: 0a 288971i bk6: 0a 288971i bk7: 0a 288971i bk8: 0a 288971i bk9: 0a 288971i bk10: 0a 288971i bk11: 0a 288971i bk12: 0a 288971i bk13: 0a 288971i bk14: 0a 288971i bk15: 0a 288972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001772 
total_CMD = 288971 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 288429 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288971 
n_nop = 288841 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.042727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.0427275
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288971 n_nop=288841 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=560 dram_eff=0.9143
bk0: 64a 288497i bk1: 64a 288506i bk2: 0a 288969i bk3: 0a 288971i bk4: 0a 288971i bk5: 0a 288971i bk6: 0a 288971i bk7: 0a 288971i bk8: 0a 288971i bk9: 0a 288971i bk10: 0a 288971i bk11: 0a 288971i bk12: 0a 288971i bk13: 0a 288971i bk14: 0a 288971i bk15: 0a 288972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001772 
total_CMD = 288971 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 288429 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288971 
n_nop = 288841 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.036966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.0369656
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288971 n_nop=288841 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=560 dram_eff=0.9143
bk0: 64a 288497i bk1: 64a 288506i bk2: 0a 288969i bk3: 0a 288971i bk4: 0a 288971i bk5: 0a 288971i bk6: 0a 288971i bk7: 0a 288971i bk8: 0a 288971i bk9: 0a 288971i bk10: 0a 288971i bk11: 0a 288971i bk12: 0a 288971i bk13: 0a 288971i bk14: 0a 288971i bk15: 0a 288972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001772 
total_CMD = 288971 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 288429 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288971 
n_nop = 288841 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.050285 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0502853
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288971 n_nop=288841 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=566 dram_eff=0.9046
bk0: 64a 288512i bk1: 64a 288509i bk2: 0a 288971i bk3: 0a 288971i bk4: 0a 288971i bk5: 0a 288971i bk6: 0a 288971i bk7: 0a 288971i bk8: 0a 288971i bk9: 0a 288971i bk10: 0a 288971i bk11: 0a 288971i bk12: 0a 288971i bk13: 0a 288971i bk14: 0a 288971i bk15: 0a 288971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.001772 
total_CMD = 288971 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 288423 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288971 
n_nop = 288841 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.044755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.0447554
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288971 n_nop=288841 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=562 dram_eff=0.911
bk0: 64a 288510i bk1: 64a 288495i bk2: 0a 288971i bk3: 0a 288971i bk4: 0a 288971i bk5: 0a 288971i bk6: 0a 288971i bk7: 0a 288971i bk8: 0a 288971i bk9: 0a 288971i bk10: 0a 288971i bk11: 0a 288971i bk12: 0a 288971i bk13: 0a 288971i bk14: 0a 288971i bk15: 0a 288971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001772 
total_CMD = 288971 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 288427 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288971 
n_nop = 288841 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.051877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0518772
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288971 n_nop=288841 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=562 dram_eff=0.911
bk0: 64a 288510i bk1: 64a 288500i bk2: 0a 288971i bk3: 0a 288971i bk4: 0a 288971i bk5: 0a 288971i bk6: 0a 288971i bk7: 0a 288971i bk8: 0a 288971i bk9: 0a 288971i bk10: 0a 288971i bk11: 0a 288971i bk12: 0a 288971i bk13: 0a 288971i bk14: 0a 288971i bk15: 0a 288971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.959335
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001772 
total_CMD = 288971 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 288427 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288971 
n_nop = 288841 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.043160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.04316
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288971 n_nop=288841 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=562 dram_eff=0.911
bk0: 64a 288510i bk1: 64a 288495i bk2: 0a 288971i bk3: 0a 288971i bk4: 0a 288971i bk5: 0a 288971i bk6: 0a 288971i bk7: 0a 288971i bk8: 0a 288971i bk9: 0a 288971i bk10: 0a 288971i bk11: 0a 288971i bk12: 0a 288971i bk13: 0a 288971i bk14: 0a 288971i bk15: 0a 288971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001772 
total_CMD = 288971 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 288427 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288971 
n_nop = 288841 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.04597
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288971 n_nop=288841 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=566 dram_eff=0.9046
bk0: 64a 288509i bk1: 64a 288512i bk2: 0a 288969i bk3: 0a 288971i bk4: 0a 288971i bk5: 0a 288971i bk6: 0a 288971i bk7: 0a 288971i bk8: 0a 288971i bk9: 0a 288971i bk10: 0a 288971i bk11: 0a 288971i bk12: 0a 288971i bk13: 0a 288971i bk14: 0a 288971i bk15: 0a 288972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.924771
Bank_Level_Parallism_Col = 1.924632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.924632 

BW Util details:
bwutil = 0.001772 
total_CMD = 288971 
util_bw = 512 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 288423 

BW Util Bottlenecks: 
RCDc_limit = 35 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288971 
n_nop = 288841 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.041862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0418623
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288971 n_nop=288841 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=560 dram_eff=0.9143
bk0: 64a 288497i bk1: 64a 288506i bk2: 0a 288969i bk3: 0a 288971i bk4: 0a 288971i bk5: 0a 288971i bk6: 0a 288971i bk7: 0a 288971i bk8: 0a 288971i bk9: 0a 288971i bk10: 0a 288971i bk11: 0a 288971i bk12: 0a 288971i bk13: 0a 288971i bk14: 0a 288971i bk15: 0a 288972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001772 
total_CMD = 288971 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 288429 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288971 
n_nop = 288841 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.047680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.0476795
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288971 n_nop=288841 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=560 dram_eff=0.9143
bk0: 64a 288502i bk1: 64a 288506i bk2: 0a 288969i bk3: 0a 288971i bk4: 0a 288971i bk5: 0a 288971i bk6: 0a 288971i bk7: 0a 288971i bk8: 0a 288971i bk9: 0a 288971i bk10: 0a 288971i bk11: 0a 288971i bk12: 0a 288971i bk13: 0a 288971i bk14: 0a 288971i bk15: 0a 288972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.970315
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001772 
total_CMD = 288971 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 288429 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288971 
n_nop = 288841 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.040118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0401182
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288971 n_nop=288841 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=560 dram_eff=0.9143
bk0: 64a 288497i bk1: 64a 288506i bk2: 0a 288969i bk3: 0a 288971i bk4: 0a 288971i bk5: 0a 288971i bk6: 0a 288971i bk7: 0a 288971i bk8: 0a 288971i bk9: 0a 288971i bk10: 0a 288971i bk11: 0a 288971i bk12: 0a 288971i bk13: 0a 288971i bk14: 0a 288971i bk15: 0a 288972i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.979592
Bank_Level_Parallism_Col = 1.959108
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.959108 

BW Util details:
bwutil = 0.001772 
total_CMD = 288971 
util_bw = 512 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 288429 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288971 
n_nop = 288841 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.044842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0448419
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288971 n_nop=288841 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=562 dram_eff=0.911
bk0: 64a 288510i bk1: 64a 288509i bk2: 0a 288971i bk3: 0a 288971i bk4: 0a 288971i bk5: 0a 288971i bk6: 0a 288971i bk7: 0a 288971i bk8: 0a 288971i bk9: 0a 288971i bk10: 0a 288971i bk11: 0a 288971i bk12: 0a 288971i bk13: 0a 288971i bk14: 0a 288971i bk15: 0a 288971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.942699
Bank_Level_Parallism_Col = 1.942593
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.942593 

BW Util details:
bwutil = 0.001772 
total_CMD = 288971 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 288427 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288971 
n_nop = 288841 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.038149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0381492
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288971 n_nop=288841 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=562 dram_eff=0.911
bk0: 64a 288510i bk1: 64a 288495i bk2: 0a 288971i bk3: 0a 288971i bk4: 0a 288971i bk5: 0a 288971i bk6: 0a 288971i bk7: 0a 288971i bk8: 0a 288971i bk9: 0a 288971i bk10: 0a 288971i bk11: 0a 288971i bk12: 0a 288971i bk13: 0a 288971i bk14: 0a 288971i bk15: 0a 288971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001772 
total_CMD = 288971 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 288427 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288971 
n_nop = 288841 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.045402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.0454025
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=288971 n_nop=288841 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001772
n_activity=562 dram_eff=0.911
bk0: 64a 288510i bk1: 64a 288495i bk2: 0a 288971i bk3: 0a 288971i bk4: 0a 288971i bk5: 0a 288971i bk6: 0a 288971i bk7: 0a 288971i bk8: 0a 288971i bk9: 0a 288971i bk10: 0a 288971i bk11: 0a 288971i bk12: 0a 288971i bk13: 0a 288971i bk14: 0a 288971i bk15: 0a 288971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.968577
Bank_Level_Parallism_Col = 1.948148
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.948148 

BW Util details:
bwutil = 0.001772 
total_CMD = 288971 
util_bw = 512 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 288427 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 288971 
n_nop = 288841 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000443 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.039018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.0390178

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 2432, Miss = 128, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 77824
L2_total_cache_misses = 4096
L2_total_cache_miss_rate = 0.0526
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 43008
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32768
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45056
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=77824
icnt_total_pkts_simt_to_mem=77824
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 77824
Req_Network_cycles = 93449
Req_Network_injected_packets_per_cycle =       0.8328 
Req_Network_conflicts_per_cycle =       0.4293
Req_Network_conflicts_per_cycle_util =       7.7812
Req_Bank_Level_Parallism =      15.0939
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2876
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0260

Reply_Network_injected_packets_num = 77824
Reply_Network_cycles = 93449
Reply_Network_injected_packets_per_cycle =        0.8328
Reply_Network_conflicts_per_cycle =        0.5603
Reply_Network_conflicts_per_cycle_util =       9.0015
Reply_Bank_Level_Parallism =      13.3787
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1341
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0181
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 35 sec (35 sec)
gpgpu_simulation_rate = 175177 (inst/sec)
gpgpu_simulation_rate = 2669 (cycle/sec)
gpgpu_silicon_slowdown = 424128x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
