$date
	Sun Apr 03 15:27:02 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module counter_GTK $end
$scope module myRippleCounter $end
$var wire 1 ! rst $end
$var wire 4 " out [3:0] $end
$var wire 4 # flip [3:0] $end
$var wire 1 $ clk $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
b1111 #
b0 "
0!
$end
#20
0$
#40
1$
#60
1!
0$
#80
b0 #
b1111 "
1$
#100
0$
#120
b1 #
b1110 "
1$
#140
0$
#160
b10 #
b1101 "
1$
#180
0$
#200
b11 #
b1100 "
1$
#220
0$
#240
b100 #
b1011 "
1$
#260
0$
#280
b101 #
b1010 "
1$
#300
0$
#320
b110 #
b1001 "
1$
#340
0$
#360
b111 #
b1000 "
1$
#380
0$
#400
b1000 #
b111 "
1$
#420
0$
#440
b1001 #
b110 "
1$
#460
0$
#480
b1010 #
b101 "
1$
#500
0$
#520
b1011 #
b100 "
1$
#540
0$
#560
b1100 #
b11 "
1$
#580
0$
#600
b1101 #
b10 "
1$
#620
0$
#640
b1110 #
b1 "
1$
#660
0$
#680
b1111 #
b0 "
1$
#700
0$
#720
b0 #
b1111 "
1$
#740
0$
#760
b1 #
b1110 "
1$
#780
0$
#800
b10 #
b1101 "
1$
#820
0$
#840
b11 #
b1100 "
1$
#860
0$
#880
b100 #
b1011 "
1$
#900
0$
#920
b101 #
b1010 "
1$
#940
0$
#960
b110 #
b1001 "
1$
#980
0$
#1000
b111 #
b1000 "
1$
#1020
0$
#1040
b1000 #
b111 "
1$
#1060
0$
#1080
b1001 #
b110 "
1$
#1100
0$
#1120
b1010 #
b101 "
1$
#1140
0$
#1160
b1011 #
b100 "
1$
#1180
0$
#1200
b1100 #
b11 "
1$
#1220
0$
#1240
b1101 #
b10 "
1$
#1260
0$
#1280
b1110 #
b1 "
1$
#1300
0$
#1320
b1111 #
b0 "
1$
#1340
0$
#1360
b0 #
b1111 "
1$
#1380
0$
#1400
b1 #
b1110 "
1$
#1420
0$
#1440
b10 #
b1101 "
1$
#1480
