// Seed: 395825884
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output supply0 id_2;
  output wire id_1;
  assign id_2 = -1'd0;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire module_1;
  assign id_3 = id_2;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  wire  id_5;
  logic id_6;
endmodule
module module_2 (
    output supply1 id_0
    , id_3,
    output supply1 id_1
);
  wire  id_4;
  logic id_5;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
endmodule
