# IAC_CW
Implementation of MIPS CPU in Iverilog for IAC Coursework

Components:
- regfile : done
- ALU : done 
- skeleton : done
- testbench : work in progress

TODO:
- Control
- PC 
- sign extend
- shift left 2