
raspbian-preinstalled/mcookie:     file format elf32-littlearm


Disassembly of section .init:

00010edc <.init>:
   10edc:	push	{r3, lr}
   10ee0:	bl	1187c <strspn@plt+0x680>
   10ee4:	pop	{r3, pc}

Disassembly of section .plt:

00010ee8 <raise@plt-0x14>:
   10ee8:	push	{lr}		; (str lr, [sp, #-4]!)
   10eec:	ldr	lr, [pc, #4]	; 10ef8 <raise@plt-0x4>
   10ef0:	add	lr, pc, lr
   10ef4:	ldr	pc, [lr, #8]!
   10ef8:	andeq	r4, r1, r4, ror #31

00010efc <raise@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #20, 20	; 0x14000
   10f04:	ldr	pc, [ip, #4068]!	; 0xfe4

00010f08 <strcmp@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #20, 20	; 0x14000
   10f10:	ldr	pc, [ip, #4060]!	; 0xfdc

00010f14 <strtol@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #20, 20	; 0x14000
   10f1c:	ldr	pc, [ip, #4052]!	; 0xfd4

00010f20 <srandom@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #20, 20	; 0x14000
   10f28:	ldr	pc, [ip, #4044]!	; 0xfcc

00010f2c <strcspn@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #20, 20	; 0x14000
   10f34:	ldr	pc, [ip, #4036]!	; 0xfc4

00010f38 <read@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #20, 20	; 0x14000
   10f40:	ldr	pc, [ip, #4028]!	; 0xfbc

00010f44 <getuid@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #20, 20	; 0x14000
   10f4c:	ldr	pc, [ip, #4020]!	; 0xfb4

00010f50 <free@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #20, 20	; 0x14000
   10f58:	ldr	pc, [ip, #4012]!	; 0xfac

00010f5c <nanosleep@plt>:
   10f5c:	add	ip, pc, #0, 12
   10f60:	add	ip, ip, #20, 20	; 0x14000
   10f64:	ldr	pc, [ip, #4004]!	; 0xfa4

00010f68 <ferror@plt>:
   10f68:	add	ip, pc, #0, 12
   10f6c:	add	ip, ip, #20, 20	; 0x14000
   10f70:	ldr	pc, [ip, #3996]!	; 0xf9c

00010f74 <strndup@plt>:
   10f74:	add	ip, pc, #0, 12
   10f78:	add	ip, ip, #20, 20	; 0x14000
   10f7c:	ldr	pc, [ip, #3988]!	; 0xf94

00010f80 <_exit@plt>:
   10f80:	add	ip, pc, #0, 12
   10f84:	add	ip, ip, #20, 20	; 0x14000
   10f88:	ldr	pc, [ip, #3980]!	; 0xf8c

00010f8c <memcpy@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #20, 20	; 0x14000
   10f94:	ldr	pc, [ip, #3972]!	; 0xf84

00010f98 <__memset_chk@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #20, 20	; 0x14000
   10fa0:	ldr	pc, [ip, #3964]!	; 0xf7c

00010fa4 <__strtoull_internal@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #20, 20	; 0x14000
   10fac:	ldr	pc, [ip, #3956]!	; 0xf74

00010fb0 <jrand48@plt>:
   10fb0:	add	ip, pc, #0, 12
   10fb4:	add	ip, ip, #20, 20	; 0x14000
   10fb8:	ldr	pc, [ip, #3948]!	; 0xf6c

00010fbc <dcgettext@plt>:
   10fbc:	add	ip, pc, #0, 12
   10fc0:	add	ip, ip, #20, 20	; 0x14000
   10fc4:	ldr	pc, [ip, #3940]!	; 0xf64

00010fc8 <strdup@plt>:
   10fc8:	add	ip, pc, #0, 12
   10fcc:	add	ip, ip, #20, 20	; 0x14000
   10fd0:	ldr	pc, [ip, #3932]!	; 0xf5c

00010fd4 <__stack_chk_fail@plt>:
   10fd4:	add	ip, pc, #0, 12
   10fd8:	add	ip, ip, #20, 20	; 0x14000
   10fdc:	ldr	pc, [ip, #3924]!	; 0xf54

00010fe0 <textdomain@plt>:
   10fe0:	add	ip, pc, #0, 12
   10fe4:	add	ip, ip, #20, 20	; 0x14000
   10fe8:	ldr	pc, [ip, #3916]!	; 0xf4c

00010fec <err@plt>:
   10fec:	add	ip, pc, #0, 12
   10ff0:	add	ip, ip, #20, 20	; 0x14000
   10ff4:	ldr	pc, [ip, #3908]!	; 0xf44

00010ff8 <gettimeofday@plt>:
   10ff8:	add	ip, pc, #0, 12
   10ffc:	add	ip, ip, #20, 20	; 0x14000
   11000:	ldr	pc, [ip, #3900]!	; 0xf3c

00011004 <__fpending@plt>:
   11004:	add	ip, pc, #0, 12
   11008:	add	ip, ip, #20, 20	; 0x14000
   1100c:	ldr	pc, [ip, #3892]!	; 0xf34

00011010 <open64@plt>:
   11010:	add	ip, pc, #0, 12
   11014:	add	ip, ip, #20, 20	; 0x14000
   11018:	ldr	pc, [ip, #3884]!	; 0xf2c

0001101c <malloc@plt>:
   1101c:	add	ip, pc, #0, 12
   11020:	add	ip, ip, #20, 20	; 0x14000
   11024:	ldr	pc, [ip, #3876]!	; 0xf24

00011028 <__libc_start_main@plt>:
   11028:	add	ip, pc, #0, 12
   1102c:	add	ip, ip, #20, 20	; 0x14000
   11030:	ldr	pc, [ip, #3868]!	; 0xf1c

00011034 <__gmon_start__@plt>:
   11034:	add	ip, pc, #0, 12
   11038:	add	ip, ip, #20, 20	; 0x14000
   1103c:	ldr	pc, [ip, #3860]!	; 0xf14

00011040 <getopt_long@plt>:
   11040:	add	ip, pc, #0, 12
   11044:	add	ip, ip, #20, 20	; 0x14000
   11048:	ldr	pc, [ip, #3852]!	; 0xf0c

0001104c <__ctype_b_loc@plt>:
   1104c:	add	ip, pc, #0, 12
   11050:	add	ip, ip, #20, 20	; 0x14000
   11054:	ldr	pc, [ip, #3844]!	; 0xf04

00011058 <getpid@plt>:
   11058:	add	ip, pc, #0, 12
   1105c:	add	ip, ip, #20, 20	; 0x14000
   11060:	ldr	pc, [ip, #3836]!	; 0xefc

00011064 <exit@plt>:
   11064:	add	ip, pc, #0, 12
   11068:	add	ip, ip, #20, 20	; 0x14000
   1106c:	ldr	pc, [ip, #3828]!	; 0xef4

00011070 <syscall@plt>:
   11070:	add	ip, pc, #0, 12
   11074:	add	ip, ip, #20, 20	; 0x14000
   11078:	ldr	pc, [ip, #3820]!	; 0xeec

0001107c <strtoul@plt>:
   1107c:	add	ip, pc, #0, 12
   11080:	add	ip, ip, #20, 20	; 0x14000
   11084:	ldr	pc, [ip, #3812]!	; 0xee4

00011088 <strlen@plt>:
   11088:	add	ip, pc, #0, 12
   1108c:	add	ip, ip, #20, 20	; 0x14000
   11090:	ldr	pc, [ip, #3804]!	; 0xedc

00011094 <strchr@plt>:
   11094:	add	ip, pc, #0, 12
   11098:	add	ip, ip, #20, 20	; 0x14000
   1109c:	ldr	pc, [ip, #3796]!	; 0xed4

000110a0 <warnx@plt>:
   110a0:	add	ip, pc, #0, 12
   110a4:	add	ip, ip, #20, 20	; 0x14000
   110a8:	ldr	pc, [ip, #3788]!	; 0xecc

000110ac <__errno_location@plt>:
   110ac:	add	ip, pc, #0, 12
   110b0:	add	ip, ip, #20, 20	; 0x14000
   110b4:	ldr	pc, [ip, #3780]!	; 0xec4

000110b8 <__cxa_atexit@plt>:
   110b8:	add	ip, pc, #0, 12
   110bc:	add	ip, ip, #20, 20	; 0x14000
   110c0:	ldr	pc, [ip, #3772]!	; 0xebc

000110c4 <__vasprintf_chk@plt>:
   110c4:	add	ip, pc, #0, 12
   110c8:	add	ip, ip, #20, 20	; 0x14000
   110cc:	ldr	pc, [ip, #3764]!	; 0xeb4

000110d0 <memset@plt>:
   110d0:	add	ip, pc, #0, 12
   110d4:	add	ip, ip, #20, 20	; 0x14000
   110d8:	ldr	pc, [ip, #3756]!	; 0xeac

000110dc <fgetc@plt>:
   110dc:	add	ip, pc, #0, 12
   110e0:	add	ip, ip, #20, 20	; 0x14000
   110e4:	ldr	pc, [ip, #3748]!	; 0xea4

000110e8 <__printf_chk@plt>:
   110e8:	add	ip, pc, #0, 12
   110ec:	add	ip, ip, #20, 20	; 0x14000
   110f0:	ldr	pc, [ip, #3740]!	; 0xe9c

000110f4 <strtod@plt>:
   110f4:	add	ip, pc, #0, 12
   110f8:	add	ip, ip, #20, 20	; 0x14000
   110fc:	ldr	pc, [ip, #3732]!	; 0xe94

00011100 <__fprintf_chk@plt>:
   11100:	add	ip, pc, #0, 12
   11104:	add	ip, ip, #20, 20	; 0x14000
   11108:	ldr	pc, [ip, #3724]!	; 0xe8c

0001110c <fclose@plt>:
   1110c:	add	ip, pc, #0, 12
   11110:	add	ip, ip, #20, 20	; 0x14000
   11114:	ldr	pc, [ip, #3716]!	; 0xe84

00011118 <fcntl64@plt>:
   11118:	add	ip, pc, #0, 12
   1111c:	add	ip, ip, #20, 20	; 0x14000
   11120:	ldr	pc, [ip, #3708]!	; 0xe7c

00011124 <setlocale@plt>:
   11124:	add	ip, pc, #0, 12
   11128:	add	ip, ip, #20, 20	; 0x14000
   1112c:	ldr	pc, [ip, #3700]!	; 0xe74

00011130 <errx@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #20, 20	; 0x14000
   11138:	ldr	pc, [ip, #3692]!	; 0xe6c

0001113c <warn@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #20, 20	; 0x14000
   11144:	ldr	pc, [ip, #3684]!	; 0xe64

00011148 <fputc@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #20, 20	; 0x14000
   11150:	ldr	pc, [ip, #3676]!	; 0xe5c

00011154 <localeconv@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #20, 20	; 0x14000
   1115c:	ldr	pc, [ip, #3668]!	; 0xe54

00011160 <putc@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #20, 20	; 0x14000
   11168:	ldr	pc, [ip, #3660]!	; 0xe4c

0001116c <getppid@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #20, 20	; 0x14000
   11174:	ldr	pc, [ip, #3652]!	; 0xe44

00011178 <__strtoll_internal@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #20, 20	; 0x14000
   11180:	ldr	pc, [ip, #3644]!	; 0xe3c

00011184 <bindtextdomain@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #20, 20	; 0x14000
   1118c:	ldr	pc, [ip, #3636]!	; 0xe34

00011190 <__tls_get_addr@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #20, 20	; 0x14000
   11198:	ldr	pc, [ip, #3628]!	; 0xe2c

0001119c <getrandom@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #20, 20	; 0x14000
   111a4:	ldr	pc, [ip, #3620]!	; 0xe24

000111a8 <random@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #20, 20	; 0x14000
   111b0:	ldr	pc, [ip, #3612]!	; 0xe1c

000111b4 <fputs@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #20, 20	; 0x14000
   111bc:	ldr	pc, [ip, #3604]!	; 0xe14

000111c0 <strncmp@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #20, 20	; 0x14000
   111c8:	ldr	pc, [ip, #3596]!	; 0xe0c

000111cc <abort@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #20, 20	; 0x14000
   111d4:	ldr	pc, [ip, #3588]!	; 0xe04

000111d8 <close@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #20, 20	; 0x14000
   111e0:	ldr	pc, [ip, #3580]!	; 0xdfc

000111e4 <dcngettext@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #20, 20	; 0x14000
   111ec:	ldr	pc, [ip, #3572]!	; 0xdf4

000111f0 <__snprintf_chk@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #20, 20	; 0x14000
   111f8:	ldr	pc, [ip, #3564]!	; 0xdec

000111fc <strspn@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #20, 20	; 0x14000
   11204:	ldr	pc, [ip, #3556]!	; 0xde4

Disassembly of section .text:

00011208 <.text>:
   11208:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1120c:	sub	sp, sp, #292	; 0x124
   11210:	ldr	r9, [pc, #1424]	; 117a8 <strspn@plt+0x5ac>
   11214:	mov	r2, #112	; 0x70
   11218:	mov	r4, r0
   1121c:	ldr	r3, [r9]
   11220:	mov	r8, r1
   11224:	add	r0, sp, #24
   11228:	mov	r1, #0
   1122c:	str	r3, [sp, #284]	; 0x11c
   11230:	bl	110d0 <memset@plt>
   11234:	ldr	r1, [pc, #1392]	; 117ac <strspn@plt+0x5b0>
   11238:	mov	r0, #6
   1123c:	bl	11124 <setlocale@plt>
   11240:	ldr	r1, [pc, #1384]	; 117b0 <strspn@plt+0x5b4>
   11244:	ldr	r0, [pc, #1384]	; 117b4 <strspn@plt+0x5b8>
   11248:	bl	11184 <bindtextdomain@plt>
   1124c:	ldr	r0, [pc, #1376]	; 117b4 <strspn@plt+0x5b8>
   11250:	bl	10fe0 <textdomain@plt>
   11254:	ldr	r6, [pc, #1372]	; 117b8 <strspn@plt+0x5bc>
   11258:	ldr	r0, [pc, #1372]	; 117bc <strspn@plt+0x5c0>
   1125c:	ldr	r5, [pc, #1372]	; 117c0 <strspn@plt+0x5c4>
   11260:	ldr	sl, [pc, #1372]	; 117c4 <strspn@plt+0x5c8>
   11264:	ldr	fp, [pc, #1372]	; 117c8 <strspn@plt+0x5cc>
   11268:	bl	14fe0 <strspn@plt+0x3de4>
   1126c:	mov	r7, #0
   11270:	lsls	r3, r4, #2
   11274:	str	r3, [sp, #16]
   11278:	movne	r3, #1
   1127c:	moveq	r3, #0
   11280:	str	r3, [sp, #20]
   11284:	str	r7, [sp]
   11288:	mov	r3, r6
   1128c:	mov	r2, r5
   11290:	mov	r1, r8
   11294:	mov	r0, r4
   11298:	bl	11040 <getopt_long@plt>
   1129c:	cmn	r0, #1
   112a0:	beq	11404 <strspn@plt+0x208>
   112a4:	sub	r0, r0, #86	; 0x56
   112a8:	cmp	r0, #32
   112ac:	ldrls	pc, [pc, r0, lsl #2]
   112b0:	b	11714 <strspn@plt+0x518>
   112b4:	muleq	r1, ip, r3
   112b8:	andeq	r1, r1, r4, lsl r7
   112bc:	andeq	r1, r1, r4, lsl r7
   112c0:	andeq	r1, r1, r4, lsl r7
   112c4:	andeq	r1, r1, r4, lsl r7
   112c8:	andeq	r1, r1, r4, lsl r7
   112cc:	andeq	r1, r1, r4, lsl r7
   112d0:	andeq	r1, r1, r4, lsl r7
   112d4:	andeq	r1, r1, r4, lsl r7
   112d8:	andeq	r1, r1, r4, lsl r7
   112dc:	andeq	r1, r1, r4, lsl r7
   112e0:	andeq	r1, r1, r4, lsl r7
   112e4:	andeq	r1, r1, r4, lsl r7
   112e8:	andeq	r1, r1, r4, lsl r7
   112ec:	andeq	r1, r1, r4, lsl r7
   112f0:	andeq	r1, r1, r4, lsl r7
   112f4:	andeq	r1, r1, r8, ror r3
   112f8:	andeq	r1, r1, r4, lsl r7
   112fc:	ldrdeq	r1, [r1], -r0
   11300:	andeq	r1, r1, r4, lsl r7
   11304:	andeq	r1, r1, r4, lsl r7
   11308:	andeq	r1, r1, r4, lsl r7
   1130c:	andeq	r1, r1, r4, lsl r7
   11310:	andeq	r1, r1, r8, asr #6
   11314:	andeq	r1, r1, r4, lsl r7
   11318:	andeq	r1, r1, r4, lsl r7
   1131c:	andeq	r1, r1, r4, lsl r7
   11320:	andeq	r1, r1, r4, lsl r7
   11324:	andeq	r1, r1, r4, lsl r7
   11328:	andeq	r1, r1, r4, lsl r7
   1132c:	andeq	r1, r1, r4, lsl r7
   11330:	andeq	r1, r1, r4, lsl r7
   11334:	andeq	r1, r1, r8, lsr r3
   11338:	ldrb	r3, [sp, #128]	; 0x80
   1133c:	orr	r3, r3, #1
   11340:	strb	r3, [sp, #128]	; 0x80
   11344:	b	11284 <strspn@plt+0x88>
   11348:	ldr	r3, [sl]
   1134c:	mov	r2, #5
   11350:	mov	r1, fp
   11354:	mov	r0, #0
   11358:	str	r3, [sp, #12]
   1135c:	bl	10fbc <dcgettext@plt>
   11360:	ldr	r3, [sp, #12]
   11364:	mov	r1, r0
   11368:	mov	r0, r3
   1136c:	bl	13d3c <strspn@plt+0x2b40>
   11370:	strd	r0, [sp, #120]	; 0x78
   11374:	b	11284 <strspn@plt+0x88>
   11378:	ldr	r0, [sp, #112]	; 0x70
   1137c:	cmp	r0, #0
   11380:	beq	113e0 <strspn@plt+0x1e4>
   11384:	ldr	r3, [sp, #116]	; 0x74
   11388:	ldr	r2, [sl]
   1138c:	add	r1, r3, #1
   11390:	str	r1, [sp, #116]	; 0x74
   11394:	str	r2, [r0, r3, lsl #2]
   11398:	b	11284 <strspn@plt+0x88>
   1139c:	mov	r2, #5
   113a0:	ldr	r1, [pc, #1060]	; 117cc <strspn@plt+0x5d0>
   113a4:	mov	r0, #0
   113a8:	bl	10fbc <dcgettext@plt>
   113ac:	ldr	r2, [pc, #1052]	; 117d0 <strspn@plt+0x5d4>
   113b0:	ldr	r3, [pc, #1052]	; 117d4 <strspn@plt+0x5d8>
   113b4:	ldr	r2, [r2]
   113b8:	mov	r1, r0
   113bc:	mov	r0, #1
   113c0:	bl	110e8 <__printf_chk@plt>
   113c4:	ldr	r2, [sp, #284]	; 0x11c
   113c8:	ldr	r3, [r9]
   113cc:	mov	r0, #0
   113d0:	cmp	r2, r3
   113d4:	bne	11794 <strspn@plt+0x598>
   113d8:	add	sp, sp, #292	; 0x124
   113dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   113e0:	ldr	r0, [sp, #16]
   113e4:	bl	1101c <malloc@plt>
   113e8:	ldr	r3, [sp, #20]
   113ec:	cmp	r0, #0
   113f0:	movne	r3, #0
   113f4:	cmp	r3, #0
   113f8:	bne	11798 <strspn@plt+0x59c>
   113fc:	str	r0, [sp, #112]	; 0x70
   11400:	b	11384 <strspn@plt+0x188>
   11404:	ldrd	r2, [sp, #120]	; 0x78
   11408:	orrs	r3, r2, r3
   1140c:	beq	1141c <strspn@plt+0x220>
   11410:	ldr	r0, [sp, #116]	; 0x74
   11414:	cmp	r0, #0
   11418:	beq	115bc <strspn@plt+0x3c0>
   1141c:	add	r0, sp, #24
   11420:	bl	11c18 <strspn@plt+0xa1c>
   11424:	ldr	r3, [sp, #116]	; 0x74
   11428:	cmp	r3, #0
   1142c:	beq	11548 <strspn@plt+0x34c>
   11430:	ldr	fp, [pc, #928]	; 117d8 <strspn@plt+0x5dc>
   11434:	ldr	sl, [pc, #928]	; 117dc <strspn@plt+0x5e0>
   11438:	mov	r4, #0
   1143c:	b	11474 <strspn@plt+0x278>
   11440:	ldrsb	r6, [r5, #1]
   11444:	cmp	r6, #0
   11448:	bne	11488 <strspn@plt+0x28c>
   1144c:	mov	r1, r6
   11450:	add	r0, sp, #24
   11454:	bl	11930 <strspn@plt+0x734>
   11458:	ldrb	r3, [sp, #128]	; 0x80
   1145c:	tst	r3, #1
   11460:	bne	114ec <strspn@plt+0x2f0>
   11464:	ldr	r3, [sp, #116]	; 0x74
   11468:	add	r4, r4, #1
   1146c:	cmp	r4, r3
   11470:	bcs	11548 <strspn@plt+0x34c>
   11474:	ldr	r3, [sp, #112]	; 0x70
   11478:	ldr	r5, [r3, r4, lsl #2]
   1147c:	ldrsb	r3, [r5]
   11480:	cmp	r3, #45	; 0x2d
   11484:	beq	11440 <strspn@plt+0x244>
   11488:	mov	r1, #0
   1148c:	mov	r0, r5
   11490:	bl	11010 <open64@plt>
   11494:	subs	r6, r0, #0
   11498:	blt	1152c <strspn@plt+0x330>
   1149c:	mov	r1, r6
   114a0:	add	r0, sp, #24
   114a4:	bl	11930 <strspn@plt+0x734>
   114a8:	ldrb	r3, [sp, #128]	; 0x80
   114ac:	tst	r3, #1
   114b0:	bne	114ec <strspn@plt+0x2f0>
   114b4:	cmp	r6, #0
   114b8:	beq	11464 <strspn@plt+0x268>
   114bc:	mov	r0, r6
   114c0:	bl	111d8 <close@plt>
   114c4:	cmp	r0, #0
   114c8:	beq	11464 <strspn@plt+0x268>
   114cc:	mov	r2, #5
   114d0:	ldr	r1, [pc, #776]	; 117e0 <strspn@plt+0x5e4>
   114d4:	mov	r0, #0
   114d8:	bl	10fbc <dcgettext@plt>
   114dc:	mov	r2, r5
   114e0:	mov	r1, r0
   114e4:	mov	r0, #1
   114e8:	bl	10fec <err@plt>
   114ec:	mov	r3, #5
   114f0:	str	r3, [sp]
   114f4:	mov	r7, r0
   114f8:	mov	r3, r0
   114fc:	mov	r2, sl
   11500:	ldr	r1, [pc, #732]	; 117e4 <strspn@plt+0x5e8>
   11504:	mov	r0, #0
   11508:	ldr	r8, [fp]
   1150c:	bl	111e4 <dcngettext@plt>
   11510:	str	r5, [sp]
   11514:	mov	r3, r7
   11518:	mov	r1, #1
   1151c:	mov	r2, r0
   11520:	mov	r0, r8
   11524:	bl	11100 <__fprintf_chk@plt>
   11528:	b	114b4 <strspn@plt+0x2b8>
   1152c:	mov	r2, #5
   11530:	ldr	r1, [pc, #688]	; 117e8 <strspn@plt+0x5ec>
   11534:	mov	r0, #0
   11538:	bl	10fbc <dcgettext@plt>
   1153c:	mov	r1, r5
   11540:	bl	1113c <warn@plt>
   11544:	b	11464 <strspn@plt+0x268>
   11548:	ldr	r0, [sp, #112]	; 0x70
   1154c:	add	r5, sp, #156	; 0x9c
   11550:	bl	10f50 <free@plt>
   11554:	mov	r0, r5
   11558:	mov	r1, #128	; 0x80
   1155c:	bl	129a0 <strspn@plt+0x17a4>
   11560:	mov	r1, r5
   11564:	mov	r2, #128	; 0x80
   11568:	add	r0, sp, #24
   1156c:	bl	12658 <strspn@plt+0x145c>
   11570:	ldrb	r3, [sp, #128]	; 0x80
   11574:	tst	r3, #1
   11578:	bne	1174c <strspn@plt+0x550>
   1157c:	add	r1, sp, #24
   11580:	add	r0, sp, #140	; 0x8c
   11584:	bl	12758 <strspn@plt+0x155c>
   11588:	ldr	r6, [pc, #604]	; 117ec <strspn@plt+0x5f0>
   1158c:	add	r4, sp, #140	; 0x8c
   11590:	ldrb	r2, [r4], #1
   11594:	mov	r1, r6
   11598:	mov	r0, #1
   1159c:	bl	110e8 <__printf_chk@plt>
   115a0:	cmp	r5, r4
   115a4:	bne	11590 <strspn@plt+0x394>
   115a8:	ldr	r3, [pc, #576]	; 117f0 <strspn@plt+0x5f4>
   115ac:	mov	r0, #10
   115b0:	ldr	r1, [r3]
   115b4:	bl	11160 <putc@plt>
   115b8:	b	113c4 <strspn@plt+0x1c8>
   115bc:	mov	r2, #5
   115c0:	ldr	r1, [pc, #556]	; 117f4 <strspn@plt+0x5f8>
   115c4:	bl	10fbc <dcgettext@plt>
   115c8:	bl	110a0 <warnx@plt>
   115cc:	b	1141c <strspn@plt+0x220>
   115d0:	ldr	r3, [pc, #536]	; 117f0 <strspn@plt+0x5f4>
   115d4:	mov	r2, #5
   115d8:	ldr	r1, [pc, #536]	; 117f8 <strspn@plt+0x5fc>
   115dc:	ldr	r4, [r3]
   115e0:	mov	r0, #0
   115e4:	bl	10fbc <dcgettext@plt>
   115e8:	mov	r1, r4
   115ec:	bl	111b4 <fputs@plt>
   115f0:	mov	r2, #5
   115f4:	ldr	r1, [pc, #512]	; 117fc <strspn@plt+0x600>
   115f8:	mov	r0, #0
   115fc:	bl	10fbc <dcgettext@plt>
   11600:	ldr	r3, [pc, #456]	; 117d0 <strspn@plt+0x5d4>
   11604:	mov	r1, #1
   11608:	ldr	r3, [r3]
   1160c:	mov	r2, r0
   11610:	mov	r0, r4
   11614:	bl	11100 <__fprintf_chk@plt>
   11618:	mov	r1, r4
   1161c:	mov	r0, #10
   11620:	bl	11148 <fputc@plt>
   11624:	mov	r2, #5
   11628:	ldr	r1, [pc, #464]	; 11800 <strspn@plt+0x604>
   1162c:	mov	r0, #0
   11630:	bl	10fbc <dcgettext@plt>
   11634:	mov	r1, r4
   11638:	bl	111b4 <fputs@plt>
   1163c:	mov	r2, #5
   11640:	ldr	r1, [pc, #444]	; 11804 <strspn@plt+0x608>
   11644:	mov	r0, #0
   11648:	bl	10fbc <dcgettext@plt>
   1164c:	mov	r1, r4
   11650:	bl	111b4 <fputs@plt>
   11654:	mov	r2, #5
   11658:	ldr	r1, [pc, #424]	; 11808 <strspn@plt+0x60c>
   1165c:	mov	r0, #0
   11660:	bl	10fbc <dcgettext@plt>
   11664:	mov	r1, r4
   11668:	bl	111b4 <fputs@plt>
   1166c:	mov	r2, #5
   11670:	ldr	r1, [pc, #404]	; 1180c <strspn@plt+0x610>
   11674:	mov	r0, #0
   11678:	bl	10fbc <dcgettext@plt>
   1167c:	mov	r1, r4
   11680:	bl	111b4 <fputs@plt>
   11684:	mov	r2, #5
   11688:	ldr	r1, [pc, #384]	; 11810 <strspn@plt+0x614>
   1168c:	mov	r0, #0
   11690:	bl	10fbc <dcgettext@plt>
   11694:	mov	r1, r4
   11698:	bl	111b4 <fputs@plt>
   1169c:	mov	r1, r4
   116a0:	mov	r0, #10
   116a4:	bl	11148 <fputc@plt>
   116a8:	mov	r2, #5
   116ac:	ldr	r1, [pc, #352]	; 11814 <strspn@plt+0x618>
   116b0:	mov	r0, #0
   116b4:	bl	10fbc <dcgettext@plt>
   116b8:	mov	r2, #5
   116bc:	ldr	r1, [pc, #340]	; 11818 <strspn@plt+0x61c>
   116c0:	mov	r4, r0
   116c4:	mov	r0, #0
   116c8:	bl	10fbc <dcgettext@plt>
   116cc:	ldr	r2, [pc, #328]	; 1181c <strspn@plt+0x620>
   116d0:	mov	r3, r4
   116d4:	str	r2, [sp]
   116d8:	ldr	r1, [pc, #320]	; 11820 <strspn@plt+0x624>
   116dc:	ldr	r2, [pc, #320]	; 11824 <strspn@plt+0x628>
   116e0:	str	r0, [sp, #4]
   116e4:	mov	r0, #1
   116e8:	bl	110e8 <__printf_chk@plt>
   116ec:	mov	r2, #5
   116f0:	ldr	r1, [pc, #304]	; 11828 <strspn@plt+0x62c>
   116f4:	mov	r0, #0
   116f8:	bl	10fbc <dcgettext@plt>
   116fc:	ldr	r2, [pc, #296]	; 1182c <strspn@plt+0x630>
   11700:	mov	r1, r0
   11704:	mov	r0, #1
   11708:	bl	110e8 <__printf_chk@plt>
   1170c:	mov	r0, #0
   11710:	bl	11064 <exit@plt>
   11714:	ldr	r3, [pc, #188]	; 117d8 <strspn@plt+0x5dc>
   11718:	mov	r2, #5
   1171c:	ldr	r1, [pc, #268]	; 11830 <strspn@plt+0x634>
   11720:	mov	r0, #0
   11724:	ldr	r4, [r3]
   11728:	bl	10fbc <dcgettext@plt>
   1172c:	ldr	r3, [pc, #156]	; 117d0 <strspn@plt+0x5d4>
   11730:	mov	r1, #1
   11734:	ldr	r3, [r3]
   11738:	mov	r2, r0
   1173c:	mov	r0, r4
   11740:	bl	11100 <__fprintf_chk@plt>
   11744:	mov	r0, #1
   11748:	bl	11064 <exit@plt>
   1174c:	ldr	ip, [pc, #132]	; 117d8 <strspn@plt+0x5dc>
   11750:	mov	r3, #5
   11754:	str	r3, [sp]
   11758:	ldr	r2, [pc, #212]	; 11834 <strspn@plt+0x638>
   1175c:	mov	r3, #128	; 0x80
   11760:	ldr	r1, [pc, #208]	; 11838 <strspn@plt+0x63c>
   11764:	mov	r0, #0
   11768:	ldr	r4, [ip]
   1176c:	bl	111e4 <dcngettext@plt>
   11770:	mov	r6, r0
   11774:	bl	12c0c <strspn@plt+0x1a10>
   11778:	mov	r2, r6
   1177c:	mov	r3, #128	; 0x80
   11780:	mov	r1, #1
   11784:	str	r0, [sp]
   11788:	mov	r0, r4
   1178c:	bl	11100 <__fprintf_chk@plt>
   11790:	b	1157c <strspn@plt+0x380>
   11794:	bl	10fd4 <__stack_chk_fail@plt>
   11798:	ldr	r2, [sp, #16]
   1179c:	ldr	r1, [pc, #152]	; 1183c <strspn@plt+0x640>
   117a0:	mov	r0, #1
   117a4:	bl	10fec <err@plt>
   117a8:	ldrdeq	r5, [r2], -r8
   117ac:	andeq	r5, r1, ip, ror #1
   117b0:	andeq	r5, r1, r0, ror r0
   117b4:	andeq	r5, r1, r4, lsl #1
   117b8:	andeq	r5, r1, r4
   117bc:	andeq	r1, r1, r0, ror #21
   117c0:	andeq	r5, r1, ip, ror r2
   117c4:	andeq	r6, r2, r0, lsr #32
   117c8:	andeq	r5, r1, ip, lsr #1
   117cc:	andeq	r5, r1, r4, asr #1
   117d0:	andeq	r6, r2, r0, lsl r0
   117d4:	ldrdeq	r5, [r1], -r0
   117d8:	andeq	r6, r2, r8, lsl r0
   117dc:	andeq	r5, r1, r0, asr #5
   117e0:	strdeq	r5, [r1], -r0
   117e4:	ldrdeq	r5, [r1], -r8
   117e8:			; <UNDEFINED> instruction: 0x000152b0
   117ec:	andeq	r5, r1, r4, lsr r3
   117f0:	andeq	r6, r2, ip, lsl r0
   117f4:	andeq	r5, r1, r4, lsl #5
   117f8:	andeq	r5, r1, r4, ror #1
   117fc:	strdeq	r5, [r1], -r0
   11800:	andeq	r5, r1, r0, lsl #2
   11804:	andeq	r5, r1, r4, lsr #2
   11808:	andeq	r5, r1, r0, lsr r1
   1180c:	andeq	r5, r1, r4, ror #2
   11810:	andeq	r5, r1, r4, lsr #3
   11814:	ldrdeq	r5, [r1], -r8
   11818:	andeq	r5, r1, ip, ror #3
   1181c:	andeq	r5, r1, ip, lsl r2
   11820:	andeq	r5, r1, r8, lsl #4
   11824:	strdeq	r5, [r1], -ip
   11828:	andeq	r5, r1, ip, lsr #4
   1182c:	andeq	r5, r1, r8, asr #4
   11830:	andeq	r5, r1, r4, asr r2
   11834:	andeq	r5, r1, r4, lsl #6
   11838:	andeq	r5, r1, ip, lsl r3
   1183c:	muleq	r1, r0, r0
   11840:	mov	fp, #0
   11844:	mov	lr, #0
   11848:	pop	{r1}		; (ldr r1, [sp], #4)
   1184c:	mov	r2, sp
   11850:	push	{r2}		; (str r2, [sp, #-4]!)
   11854:	push	{r0}		; (str r0, [sp, #-4]!)
   11858:	ldr	ip, [pc, #16]	; 11870 <strspn@plt+0x674>
   1185c:	push	{ip}		; (str ip, [sp, #-4]!)
   11860:	ldr	r0, [pc, #12]	; 11874 <strspn@plt+0x678>
   11864:	ldr	r3, [pc, #12]	; 11878 <strspn@plt+0x67c>
   11868:	bl	11028 <__libc_start_main@plt>
   1186c:	bl	111cc <abort@plt>
   11870:	ldrdeq	r4, [r1], -ip
   11874:	andeq	r1, r1, r8, lsl #4
   11878:	andeq	r4, r1, ip, ror pc
   1187c:	ldr	r3, [pc, #20]	; 11898 <strspn@plt+0x69c>
   11880:	ldr	r2, [pc, #20]	; 1189c <strspn@plt+0x6a0>
   11884:	add	r3, pc, r3
   11888:	ldr	r2, [r3, r2]
   1188c:	cmp	r2, #0
   11890:	bxeq	lr
   11894:	b	11034 <__gmon_start__@plt>
   11898:	andeq	r4, r1, r0, asr r6
   1189c:	andeq	r0, r0, ip, lsl r1
   118a0:	ldr	r0, [pc, #24]	; 118c0 <strspn@plt+0x6c4>
   118a4:	ldr	r3, [pc, #24]	; 118c4 <strspn@plt+0x6c8>
   118a8:	cmp	r3, r0
   118ac:	bxeq	lr
   118b0:	ldr	r3, [pc, #16]	; 118c8 <strspn@plt+0x6cc>
   118b4:	cmp	r3, #0
   118b8:	bxeq	lr
   118bc:	bx	r3
   118c0:	andeq	r6, r2, ip
   118c4:	andeq	r6, r2, ip
   118c8:	andeq	r0, r0, r0
   118cc:	ldr	r0, [pc, #36]	; 118f8 <strspn@plt+0x6fc>
   118d0:	ldr	r1, [pc, #36]	; 118fc <strspn@plt+0x700>
   118d4:	sub	r1, r1, r0
   118d8:	asr	r1, r1, #2
   118dc:	add	r1, r1, r1, lsr #31
   118e0:	asrs	r1, r1, #1
   118e4:	bxeq	lr
   118e8:	ldr	r3, [pc, #16]	; 11900 <strspn@plt+0x704>
   118ec:	cmp	r3, #0
   118f0:	bxeq	lr
   118f4:	bx	r3
   118f8:	andeq	r6, r2, ip
   118fc:	andeq	r6, r2, ip
   11900:	andeq	r0, r0, r0
   11904:	push	{r4, lr}
   11908:	ldr	r4, [pc, #24]	; 11928 <strspn@plt+0x72c>
   1190c:	ldrb	r3, [r4]
   11910:	cmp	r3, #0
   11914:	popne	{r4, pc}
   11918:	bl	118a0 <strspn@plt+0x6a4>
   1191c:	mov	r3, #1
   11920:	strb	r3, [r4]
   11924:	pop	{r4, pc}
   11928:	andeq	r6, r2, r4, lsr #32
   1192c:	b	118cc <strspn@plt+0x6d0>
   11930:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11934:	sub	sp, sp, #4096	; 0x1000
   11938:	ldrd	sl, [r0, #96]	; 0x60
   1193c:	ldr	r3, [pc, #400]	; 11ad4 <strspn@plt+0x8d8>
   11940:	sub	sp, sp, #44	; 0x2c
   11944:	orrs	r2, sl, fp
   11948:	add	r2, sp, #4096	; 0x1000
   1194c:	ldr	r3, [r3]
   11950:	add	r2, r2, #36	; 0x24
   11954:	moveq	sl, #4096	; 0x1000
   11958:	moveq	fp, #0
   1195c:	mov	r6, #0
   11960:	mov	r7, #0
   11964:	str	r0, [sp, #16]
   11968:	str	r1, [sp, #20]
   1196c:	str	r3, [r2]
   11970:	subs	r3, sl, r6
   11974:	str	r3, [sp]
   11978:	sbc	r3, fp, r7
   1197c:	str	r3, [sp, #4]
   11980:	ldrd	r2, [sp]
   11984:	ldr	r0, [pc, #332]	; 11ad8 <strspn@plt+0x8dc>
   11988:	mov	r1, #0
   1198c:	cmp	r3, r1
   11990:	cmpeq	r2, r0
   11994:	bls	11a88 <strspn@plt+0x88c>
   11998:	mov	r2, #4096	; 0x1000
   1199c:	mov	r1, #0
   119a0:	add	r0, sp, #36	; 0x24
   119a4:	bl	110d0 <memset@plt>
   119a8:	mov	r4, #4096	; 0x1000
   119ac:	mov	r9, #0
   119b0:	mov	r8, r9
   119b4:	add	r5, sp, #36	; 0x24
   119b8:	add	r3, sp, #28
   119bc:	str	r3, [sp, #12]
   119c0:	mov	r2, r4
   119c4:	mov	r1, r5
   119c8:	ldr	r0, [sp, #20]
   119cc:	bl	10f38 <read@plt>
   119d0:	cmp	r0, #0
   119d4:	ble	119f0 <strspn@plt+0x7f4>
   119d8:	subs	r4, r4, r0
   119dc:	add	r5, r5, r0
   119e0:	add	r9, r9, r0
   119e4:	beq	11a60 <strspn@plt+0x864>
   119e8:	mov	r8, #0
   119ec:	b	119c0 <strspn@plt+0x7c4>
   119f0:	beq	11a10 <strspn@plt+0x814>
   119f4:	bl	110ac <__errno_location@plt>
   119f8:	ldr	r3, [r0]
   119fc:	cmp	r3, #4
   11a00:	cmpne	r3, #11
   11a04:	bne	11a10 <strspn@plt+0x814>
   11a08:	cmp	r8, #4
   11a0c:	ble	11ab0 <strspn@plt+0x8b4>
   11a10:	cmp	r9, #0
   11a14:	bne	11a60 <strspn@plt+0x864>
   11a18:	mov	r3, #0
   11a1c:	add	r1, sp, #36	; 0x24
   11a20:	ldr	r0, [sp, #16]
   11a24:	mov	r2, #1
   11a28:	strb	r3, [sp, #36]	; 0x24
   11a2c:	bl	12658 <strspn@plt+0x145c>
   11a30:	add	r3, sp, #4096	; 0x1000
   11a34:	add	r3, r3, #36	; 0x24
   11a38:	ldr	r2, [r3]
   11a3c:	ldr	r3, [pc, #144]	; 11ad4 <strspn@plt+0x8d8>
   11a40:	mov	r0, r6
   11a44:	mov	r1, r7
   11a48:	ldr	r3, [r3]
   11a4c:	cmp	r2, r3
   11a50:	bne	11ad0 <strspn@plt+0x8d4>
   11a54:	add	sp, sp, #4096	; 0x1000
   11a58:	add	sp, sp, #44	; 0x2c
   11a5c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11a60:	adds	r6, r6, r9
   11a64:	mov	r2, r9
   11a68:	adc	r7, r7, r9, asr #31
   11a6c:	add	r1, sp, #36	; 0x24
   11a70:	ldr	r0, [sp, #16]
   11a74:	bl	12658 <strspn@plt+0x145c>
   11a78:	cmp	fp, r7
   11a7c:	cmpeq	sl, r6
   11a80:	bhi	11970 <strspn@plt+0x774>
   11a84:	b	11a18 <strspn@plt+0x81c>
   11a88:	sub	r4, sl, r6
   11a8c:	mov	r2, r4
   11a90:	mov	r3, #4096	; 0x1000
   11a94:	mov	r1, #0
   11a98:	add	r0, sp, #36	; 0x24
   11a9c:	bl	10f98 <__memset_chk@plt>
   11aa0:	cmp	r4, #0
   11aa4:	bne	119ac <strspn@plt+0x7b0>
   11aa8:	mov	r2, r4
   11aac:	b	11a6c <strspn@plt+0x870>
   11ab0:	ldr	r3, [pc, #36]	; 11adc <strspn@plt+0x8e0>
   11ab4:	mov	r1, #0
   11ab8:	ldr	r0, [sp, #12]
   11abc:	add	r8, r8, #1
   11ac0:	str	r1, [sp, #28]
   11ac4:	str	r3, [sp, #32]
   11ac8:	bl	10f5c <nanosleep@plt>
   11acc:	b	119c0 <strspn@plt+0x7c4>
   11ad0:	bl	10fd4 <__stack_chk_fail@plt>
   11ad4:	ldrdeq	r5, [r2], -r8
   11ad8:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11adc:	cdpeq	2, 14, cr11, cr6, cr0, {4}
   11ae0:	ldr	r3, [pc, #292]	; 11c0c <strspn@plt+0xa10>
   11ae4:	push	{r4, r5, r6, lr}
   11ae8:	ldr	r4, [r3]
   11aec:	mov	r0, r4
   11af0:	bl	11004 <__fpending@plt>
   11af4:	mov	r6, r0
   11af8:	mov	r0, r4
   11afc:	bl	10f68 <ferror@plt>
   11b00:	mov	r5, r0
   11b04:	mov	r0, r4
   11b08:	bl	1110c <fclose@plt>
   11b0c:	cmp	r5, #0
   11b10:	mov	r4, r0
   11b14:	bne	11bbc <strspn@plt+0x9c0>
   11b18:	cmp	r0, #0
   11b1c:	beq	11b38 <strspn@plt+0x93c>
   11b20:	bl	110ac <__errno_location@plt>
   11b24:	cmp	r6, #0
   11b28:	ldr	r3, [r0]
   11b2c:	bne	11b94 <strspn@plt+0x998>
   11b30:	cmp	r3, #9
   11b34:	bne	11b94 <strspn@plt+0x998>
   11b38:	ldr	r3, [pc, #208]	; 11c10 <strspn@plt+0xa14>
   11b3c:	ldr	r4, [r3]
   11b40:	mov	r0, r4
   11b44:	bl	11004 <__fpending@plt>
   11b48:	mov	r6, r0
   11b4c:	mov	r0, r4
   11b50:	bl	10f68 <ferror@plt>
   11b54:	mov	r5, r0
   11b58:	mov	r0, r4
   11b5c:	bl	1110c <fclose@plt>
   11b60:	cmp	r5, #0
   11b64:	mov	r4, r0
   11b68:	bne	11bf0 <strspn@plt+0x9f4>
   11b6c:	cmp	r0, #0
   11b70:	popeq	{r4, r5, r6, pc}
   11b74:	cmp	r6, #0
   11b78:	bne	11b8c <strspn@plt+0x990>
   11b7c:	bl	110ac <__errno_location@plt>
   11b80:	ldr	r3, [r0]
   11b84:	cmp	r3, #9
   11b88:	popeq	{r4, r5, r6, pc}
   11b8c:	mov	r0, #1
   11b90:	bl	10f80 <_exit@plt>
   11b94:	cmp	r3, #32
   11b98:	beq	11b38 <strspn@plt+0x93c>
   11b9c:	cmp	r3, #0
   11ba0:	beq	11bd8 <strspn@plt+0x9dc>
   11ba4:	mov	r2, #5
   11ba8:	ldr	r1, [pc, #100]	; 11c14 <strspn@plt+0xa18>
   11bac:	mov	r0, #0
   11bb0:	bl	10fbc <dcgettext@plt>
   11bb4:	bl	1113c <warn@plt>
   11bb8:	b	11b8c <strspn@plt+0x990>
   11bbc:	bl	110ac <__errno_location@plt>
   11bc0:	cmp	r4, #0
   11bc4:	ldr	r3, [r0]
   11bc8:	bne	11b94 <strspn@plt+0x998>
   11bcc:	cmp	r3, #32
   11bd0:	strne	r4, [r0]
   11bd4:	beq	11b38 <strspn@plt+0x93c>
   11bd8:	mov	r2, #5
   11bdc:	ldr	r1, [pc, #48]	; 11c14 <strspn@plt+0xa18>
   11be0:	mov	r0, #0
   11be4:	bl	10fbc <dcgettext@plt>
   11be8:	bl	110a0 <warnx@plt>
   11bec:	b	11b8c <strspn@plt+0x990>
   11bf0:	cmp	r0, #0
   11bf4:	bne	11b8c <strspn@plt+0x990>
   11bf8:	bl	110ac <__errno_location@plt>
   11bfc:	ldr	r3, [r0]
   11c00:	cmp	r3, #32
   11c04:	strne	r4, [r0]
   11c08:	b	11b8c <strspn@plt+0x990>
   11c0c:	andeq	r6, r2, ip, lsl r0
   11c10:	andeq	r6, r2, r8, lsl r0
   11c14:	andeq	r5, r1, r4, rrx
   11c18:	ldr	r2, [pc, #40]	; 11c48 <strspn@plt+0xa4c>
   11c1c:	mov	r3, #0
   11c20:	push	{lr}		; (str lr, [sp, #-4]!)
   11c24:	ldr	ip, [pc, #32]	; 11c4c <strspn@plt+0xa50>
   11c28:	ldr	lr, [pc, #32]	; 11c50 <strspn@plt+0xa54>
   11c2c:	ldr	r1, [pc, #32]	; 11c54 <strspn@plt+0xa58>
   11c30:	str	lr, [r0]
   11c34:	str	ip, [r0, #4]
   11c38:	str	r1, [r0, #8]
   11c3c:	strd	r2, [r0, #12]
   11c40:	str	r3, [r0, #20]
   11c44:	pop	{pc}		; (ldr pc, [sp], #4)
   11c48:	eorsne	r5, r2, r6, ror r4
   11c4c:	svc	0x00cdab89
   11c50:	strbvs	r2, [r5, -r1, lsl #6]
   11c54:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   11c58:	ldr	ip, [r0, #12]
   11c5c:	ldr	r2, [r0, #8]
   11c60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11c64:	eor	r6, r2, ip
   11c68:	ldr	r2, [r0, #4]
   11c6c:	ldr	sl, [r1]
   11c70:	ldr	r3, [pc, #2276]	; 1255c <strspn@plt+0x1360>
   11c74:	and	r6, r6, r2
   11c78:	ldr	r2, [r0]
   11c7c:	add	r3, sl, r3
   11c80:	add	r3, r3, r2
   11c84:	eor	r6, r6, ip
   11c88:	ldr	lr, [r0, #8]
   11c8c:	ldr	ip, [r0, #4]
   11c90:	add	r6, r6, r3
   11c94:	ldr	r2, [r1, #4]
   11c98:	ldr	r3, [pc, #2240]	; 12560 <strspn@plt+0x1364>
   11c9c:	add	r6, ip, r6, ror #25
   11ca0:	eor	r5, ip, lr
   11ca4:	ldr	ip, [r0, #12]
   11ca8:	and	r5, r5, r6
   11cac:	add	r3, r2, r3
   11cb0:	add	r3, r3, ip
   11cb4:	eor	r5, r5, lr
   11cb8:	add	r5, r5, r3
   11cbc:	ldr	lr, [r0, #4]
   11cc0:	add	r5, r6, r5, ror #20
   11cc4:	ldr	r4, [r0, #4]
   11cc8:	eor	lr, lr, r6
   11ccc:	ldr	ip, [r1, #8]
   11cd0:	and	lr, lr, r5
   11cd4:	ldr	r3, [pc, #2184]	; 12564 <strspn@plt+0x1368>
   11cd8:	eor	lr, lr, r4
   11cdc:	ldr	r4, [r0, #8]
   11ce0:	add	r3, ip, r3
   11ce4:	add	r3, r3, r4
   11ce8:	sub	sp, sp, #44	; 0x2c
   11cec:	add	lr, lr, r3
   11cf0:	ldr	r4, [r1, #12]
   11cf4:	ldr	r3, [pc, #2156]	; 12568 <strspn@plt+0x136c>
   11cf8:	add	lr, r5, lr, ror #15
   11cfc:	ldr	r7, [r0, #4]
   11d00:	str	r2, [sp]
   11d04:	eor	r2, r6, r5
   11d08:	and	r2, r2, lr
   11d0c:	add	r3, r4, r3
   11d10:	add	r3, r3, r7
   11d14:	eor	r2, r2, r6
   11d18:	add	r2, r2, r3
   11d1c:	str	r4, [sp, #8]
   11d20:	ldr	r3, [r1, #16]
   11d24:	ldr	r4, [pc, #2112]	; 1256c <strspn@plt+0x1370>
   11d28:	add	r2, lr, r2, ror #10
   11d2c:	str	ip, [sp, #4]
   11d30:	eor	ip, r5, lr
   11d34:	add	r4, r3, r4
   11d38:	and	ip, ip, r2
   11d3c:	str	r3, [sp, #12]
   11d40:	add	r6, r4, r6
   11d44:	eor	r3, ip, r5
   11d48:	add	r3, r3, r6
   11d4c:	ldr	r7, [r1, #20]
   11d50:	ldr	r6, [pc, #2072]	; 12570 <strspn@plt+0x1374>
   11d54:	add	r3, r2, r3, ror #25
   11d58:	eor	ip, lr, r2
   11d5c:	add	r6, r7, r6
   11d60:	and	ip, ip, r3
   11d64:	add	r5, r6, r5
   11d68:	eor	r4, ip, lr
   11d6c:	add	r4, r4, r5
   11d70:	ldr	r8, [r1, #24]
   11d74:	ldr	r6, [pc, #2040]	; 12574 <strspn@plt+0x1378>
   11d78:	add	r4, r3, r4, ror #20
   11d7c:	eor	r5, r2, r3
   11d80:	add	r6, r8, r6
   11d84:	and	r5, r5, r4
   11d88:	add	lr, r6, lr
   11d8c:	eor	ip, r5, r2
   11d90:	add	ip, ip, lr
   11d94:	ldr	r9, [r1, #28]
   11d98:	ldr	r5, [pc, #2008]	; 12578 <strspn@plt+0x137c>
   11d9c:	add	ip, r4, ip, ror #15
   11da0:	eor	lr, r3, r4
   11da4:	add	r5, r9, r5
   11da8:	and	lr, lr, ip
   11dac:	str	r7, [sp, #16]
   11db0:	add	r2, r5, r2
   11db4:	eor	r7, lr, r3
   11db8:	add	r7, r7, r2
   11dbc:	ldr	r5, [r1, #32]
   11dc0:	ldr	lr, [pc, #1972]	; 1257c <strspn@plt+0x1380>
   11dc4:	add	r7, ip, r7, ror #10
   11dc8:	eor	r2, r4, ip
   11dcc:	add	lr, r5, lr
   11dd0:	and	r2, r2, r7
   11dd4:	str	r8, [sp, #20]
   11dd8:	add	r3, lr, r3
   11ddc:	eor	r8, r2, r4
   11de0:	add	r8, r8, r3
   11de4:	ldr	r6, [r1, #36]	; 0x24
   11de8:	ldr	r2, [pc, #1936]	; 12580 <strspn@plt+0x1384>
   11dec:	add	r8, r7, r8, ror #25
   11df0:	eor	r3, ip, r7
   11df4:	add	r2, r6, r2
   11df8:	and	r3, r3, r8
   11dfc:	str	r5, [sp, #24]
   11e00:	add	r4, r2, r4
   11e04:	eor	r5, r3, ip
   11e08:	str	r6, [sp, #28]
   11e0c:	add	r5, r5, r4
   11e10:	ldr	r6, [r1, #40]	; 0x28
   11e14:	add	r5, r8, r5, ror #20
   11e18:	eor	r3, r7, r8
   11e1c:	sub	r2, r6, #41984	; 0xa400
   11e20:	and	r3, r3, r5
   11e24:	sub	r2, r2, #79	; 0x4f
   11e28:	add	ip, r2, ip
   11e2c:	eor	lr, r3, r7
   11e30:	add	lr, lr, ip
   11e34:	ldr	r2, [r1, #44]	; 0x2c
   11e38:	ldr	r4, [pc, #1860]	; 12584 <strspn@plt+0x1388>
   11e3c:	add	lr, r5, lr, ror #15
   11e40:	eor	r3, r8, r5
   11e44:	add	r4, r2, r4
   11e48:	and	r3, r3, lr
   11e4c:	str	r2, [sp, #32]
   11e50:	add	r7, r4, r7
   11e54:	eor	r2, r3, r8
   11e58:	add	r2, r2, r7
   11e5c:	ldr	r4, [pc, #1828]	; 12588 <strspn@plt+0x138c>
   11e60:	ldr	r7, [r1, #48]	; 0x30
   11e64:	add	r2, lr, r2, ror #10
   11e68:	eor	ip, r5, lr
   11e6c:	add	r4, r7, r4
   11e70:	and	ip, ip, r2
   11e74:	add	r8, r4, r8
   11e78:	eor	r3, ip, r5
   11e7c:	add	r3, r3, r8
   11e80:	ldr	r4, [r1, #52]	; 0x34
   11e84:	ldr	r8, [pc, #1792]	; 1258c <strspn@plt+0x1390>
   11e88:	add	r3, r2, r3, ror #25
   11e8c:	eor	ip, lr, r2
   11e90:	add	r8, r4, r8
   11e94:	and	ip, ip, r3
   11e98:	str	r4, [sp, #36]	; 0x24
   11e9c:	add	r5, r8, r5
   11ea0:	eor	r4, ip, lr
   11ea4:	add	r4, r4, r5
   11ea8:	ldr	r8, [r1, #56]	; 0x38
   11eac:	ldr	fp, [pc, #1756]	; 12590 <strspn@plt+0x1394>
   11eb0:	add	r4, r3, r4, ror #20
   11eb4:	eor	r5, r2, r3
   11eb8:	add	fp, r8, fp
   11ebc:	and	r5, r5, r4
   11ec0:	add	lr, fp, lr
   11ec4:	eor	ip, r5, r2
   11ec8:	add	ip, ip, lr
   11ecc:	ldr	r5, [r1, #60]	; 0x3c
   11ed0:	ldr	fp, [pc, #1724]	; 12594 <strspn@plt+0x1398>
   11ed4:	add	ip, r4, ip, ror #15
   11ed8:	eor	r1, r3, r4
   11edc:	add	fp, r5, fp
   11ee0:	and	r1, r1, ip
   11ee4:	eor	r1, r1, r3
   11ee8:	add	r2, fp, r2
   11eec:	add	r2, r1, r2
   11ef0:	ldr	fp, [sp]
   11ef4:	add	r2, ip, r2, ror #10
   11ef8:	ldr	lr, [pc, #1688]	; 12598 <strspn@plt+0x139c>
   11efc:	eor	r1, ip, r2
   11f00:	add	lr, fp, lr
   11f04:	and	r1, r1, r4
   11f08:	add	r3, lr, r3
   11f0c:	eor	fp, r1, ip
   11f10:	add	fp, fp, r3
   11f14:	ldr	lr, [sp, #20]
   11f18:	add	fp, r2, fp, ror #27
   11f1c:	ldr	r1, [pc, #1656]	; 1259c <strspn@plt+0x13a0>
   11f20:	eor	r3, r2, fp
   11f24:	add	r1, lr, r1
   11f28:	and	r3, r3, ip
   11f2c:	eor	r3, r3, r2
   11f30:	add	r4, r1, r4
   11f34:	add	r4, r3, r4
   11f38:	ldr	r1, [sp, #32]
   11f3c:	add	r4, fp, r4, ror #23
   11f40:	ldr	lr, [pc, #1624]	; 125a0 <strspn@plt+0x13a4>
   11f44:	eor	r3, fp, r4
   11f48:	add	lr, r1, lr
   11f4c:	and	r3, r3, r2
   11f50:	add	ip, lr, ip
   11f54:	eor	lr, r3, fp
   11f58:	add	lr, lr, ip
   11f5c:	ldr	r1, [pc, #1600]	; 125a4 <strspn@plt+0x13a8>
   11f60:	add	lr, r4, lr, ror #18
   11f64:	eor	r3, r4, lr
   11f68:	add	r1, sl, r1
   11f6c:	and	r3, r3, fp
   11f70:	eor	r3, r3, r4
   11f74:	add	r2, r1, r2
   11f78:	add	r2, r3, r2
   11f7c:	ldr	ip, [sp, #16]
   11f80:	add	r2, lr, r2, ror #12
   11f84:	ldr	r3, [pc, #1564]	; 125a8 <strspn@plt+0x13ac>
   11f88:	eor	r1, lr, r2
   11f8c:	add	r3, ip, r3
   11f90:	and	r1, r1, r4
   11f94:	add	fp, r3, fp
   11f98:	eor	r3, r1, lr
   11f9c:	add	r3, r3, fp
   11fa0:	ldr	r1, [pc, #1540]	; 125ac <strspn@plt+0x13b0>
   11fa4:	add	r3, r2, r3, ror #27
   11fa8:	eor	ip, r2, r3
   11fac:	add	r1, r6, r1
   11fb0:	and	ip, ip, lr
   11fb4:	add	r4, r1, r4
   11fb8:	eor	r1, ip, r2
   11fbc:	add	r1, r1, r4
   11fc0:	ldr	ip, [pc, #1512]	; 125b0 <strspn@plt+0x13b4>
   11fc4:	add	r1, r3, r1, ror #23
   11fc8:	eor	r4, r3, r1
   11fcc:	add	ip, r5, ip
   11fd0:	and	r4, r4, r2
   11fd4:	add	lr, ip, lr
   11fd8:	eor	ip, r4, r3
   11fdc:	add	ip, ip, lr
   11fe0:	ldr	fp, [sp, #12]
   11fe4:	add	ip, r1, ip, ror #18
   11fe8:	ldr	r4, [pc, #1476]	; 125b4 <strspn@plt+0x13b8>
   11fec:	eor	lr, r1, ip
   11ff0:	add	r4, fp, r4
   11ff4:	and	lr, lr, r3
   11ff8:	eor	lr, lr, r1
   11ffc:	add	r2, r4, r2
   12000:	add	r2, lr, r2
   12004:	ldr	fp, [sp, #28]
   12008:	add	r2, ip, r2, ror #12
   1200c:	ldr	r4, [pc, #1444]	; 125b8 <strspn@plt+0x13bc>
   12010:	eor	lr, ip, r2
   12014:	add	r4, fp, r4
   12018:	and	lr, lr, r1
   1201c:	add	r3, r4, r3
   12020:	eor	fp, lr, ip
   12024:	add	fp, fp, r3
   12028:	ldr	lr, [pc, #1420]	; 125bc <strspn@plt+0x13c0>
   1202c:	add	fp, r2, fp, ror #27
   12030:	eor	r3, r2, fp
   12034:	add	lr, r8, lr
   12038:	and	r3, r3, ip
   1203c:	add	r1, lr, r1
   12040:	eor	r4, r3, r2
   12044:	add	r4, r4, r1
   12048:	ldr	lr, [pc, #1392]	; 125c0 <strspn@plt+0x13c4>
   1204c:	add	r4, fp, r4, ror #23
   12050:	ldr	r1, [sp, #8]
   12054:	eor	r3, fp, r4
   12058:	add	lr, r1, lr
   1205c:	and	r3, r3, r2
   12060:	add	ip, lr, ip
   12064:	eor	lr, r3, fp
   12068:	add	lr, lr, ip
   1206c:	ldr	r1, [pc, #1360]	; 125c4 <strspn@plt+0x13c8>
   12070:	add	lr, r4, lr, ror #18
   12074:	ldr	ip, [sp, #24]
   12078:	eor	r3, r4, lr
   1207c:	add	r1, ip, r1
   12080:	and	r3, r3, fp
   12084:	eor	r3, r3, r4
   12088:	add	r2, r1, r2
   1208c:	add	r2, r3, r2
   12090:	ldr	ip, [sp, #36]	; 0x24
   12094:	add	r2, lr, r2, ror #12
   12098:	ldr	r3, [pc, #1320]	; 125c8 <strspn@plt+0x13cc>
   1209c:	eor	r1, lr, r2
   120a0:	add	r3, ip, r3
   120a4:	and	r1, r1, r4
   120a8:	add	fp, r3, fp
   120ac:	eor	r3, r1, lr
   120b0:	add	r3, r3, fp
   120b4:	ldr	r1, [pc, #1296]	; 125cc <strspn@plt+0x13d0>
   120b8:	add	r3, r2, r3, ror #27
   120bc:	ldr	fp, [sp, #4]
   120c0:	eor	ip, r2, r3
   120c4:	add	r1, fp, r1
   120c8:	and	ip, ip, lr
   120cc:	add	r4, r1, r4
   120d0:	eor	r1, ip, r2
   120d4:	add	r1, r1, r4
   120d8:	ldr	ip, [pc, #1264]	; 125d0 <strspn@plt+0x13d4>
   120dc:	add	r1, r3, r1, ror #23
   120e0:	eor	r4, r3, r1
   120e4:	add	ip, r9, ip
   120e8:	and	r4, r4, r2
   120ec:	add	lr, ip, lr
   120f0:	eor	ip, r4, r3
   120f4:	add	ip, ip, lr
   120f8:	ldr	r4, [pc, #1236]	; 125d4 <strspn@plt+0x13d8>
   120fc:	add	ip, r1, ip, ror #18
   12100:	eor	fp, r1, ip
   12104:	add	r4, r7, r4
   12108:	and	lr, fp, r3
   1210c:	eor	lr, lr, r1
   12110:	add	r2, r4, r2
   12114:	add	r2, lr, r2
   12118:	ldr	r4, [pc, #1208]	; 125d8 <strspn@plt+0x13dc>
   1211c:	ldr	lr, [sp, #16]
   12120:	add	r2, ip, r2, ror #12
   12124:	add	r4, lr, r4
   12128:	eor	fp, fp, r2
   1212c:	add	r3, r4, r3
   12130:	add	r3, fp, r3
   12134:	ldr	r4, [sp, #24]
   12138:	ldr	fp, [pc, #1180]	; 125dc <strspn@plt+0x13e0>
   1213c:	add	r3, r2, r3, ror #28
   12140:	add	fp, r4, fp
   12144:	eor	lr, ip, r2
   12148:	eor	lr, lr, r3
   1214c:	add	r1, fp, r1
   12150:	add	r1, lr, r1
   12154:	ldr	r4, [pc, #1156]	; 125e0 <strspn@plt+0x13e4>
   12158:	ldr	lr, [sp, #32]
   1215c:	add	r1, r3, r1, ror #21
   12160:	add	r4, lr, r4
   12164:	eor	lr, r2, r3
   12168:	eor	lr, lr, r1
   1216c:	add	ip, r4, ip
   12170:	add	ip, lr, ip
   12174:	ldr	lr, [pc, #1128]	; 125e4 <strspn@plt+0x13e8>
   12178:	add	ip, r1, ip, ror #16
   1217c:	eor	fp, r3, r1
   12180:	add	lr, r8, lr
   12184:	add	r2, lr, r2
   12188:	eor	lr, fp, ip
   1218c:	add	lr, lr, r2
   12190:	ldr	fp, [pc, #1104]	; 125e8 <strspn@plt+0x13ec>
   12194:	ldr	r2, [sp]
   12198:	add	lr, ip, lr, ror #9
   1219c:	add	fp, r2, fp
   121a0:	eor	r2, r1, ip
   121a4:	add	r3, fp, r3
   121a8:	eor	fp, r2, lr
   121ac:	add	fp, fp, r3
   121b0:	ldr	r2, [pc, #1076]	; 125ec <strspn@plt+0x13f0>
   121b4:	ldr	r3, [sp, #12]
   121b8:	add	fp, lr, fp, ror #28
   121bc:	add	r2, r3, r2
   121c0:	eor	r3, ip, lr
   121c4:	eor	r3, r3, fp
   121c8:	add	r1, r2, r1
   121cc:	add	r1, r3, r1
   121d0:	ldr	r4, [pc, #1048]	; 125f0 <strspn@plt+0x13f4>
   121d4:	add	r1, fp, r1, ror #21
   121d8:	eor	r3, lr, fp
   121dc:	add	r4, r9, r4
   121e0:	add	ip, r4, ip
   121e4:	eor	r4, r3, r1
   121e8:	add	r4, r4, ip
   121ec:	ldr	r2, [pc, #1024]	; 125f4 <strspn@plt+0x13f8>
   121f0:	add	r4, r1, r4, ror #16
   121f4:	eor	r3, fp, r1
   121f8:	add	r2, r6, r2
   121fc:	add	lr, r2, lr
   12200:	eor	r2, r3, r4
   12204:	ldr	ip, [sp, #36]	; 0x24
   12208:	add	r2, r2, lr
   1220c:	ldr	r3, [pc, #996]	; 125f8 <strspn@plt+0x13fc>
   12210:	add	r2, r4, r2, ror #9
   12214:	add	r3, ip, r3
   12218:	eor	ip, r1, r4
   1221c:	eor	ip, ip, r2
   12220:	add	fp, r3, fp
   12224:	add	fp, ip, fp
   12228:	ldr	lr, [pc, #972]	; 125fc <strspn@plt+0x1400>
   1222c:	add	fp, r2, fp, ror #28
   12230:	eor	r3, r4, r2
   12234:	add	lr, sl, lr
   12238:	add	r1, lr, r1
   1223c:	eor	lr, r3, fp
   12240:	add	lr, lr, r1
   12244:	ldr	r3, [pc, #948]	; 12600 <strspn@plt+0x1404>
   12248:	ldr	r1, [sp, #8]
   1224c:	add	lr, fp, lr, ror #21
   12250:	add	r3, r1, r3
   12254:	eor	r1, r2, fp
   12258:	add	r4, r3, r4
   1225c:	eor	r3, r1, lr
   12260:	add	r3, r3, r4
   12264:	ldr	r1, [sp, #20]
   12268:	ldr	ip, [pc, #916]	; 12604 <strspn@plt+0x1408>
   1226c:	add	r3, lr, r3, ror #16
   12270:	add	ip, r1, ip
   12274:	eor	r1, fp, lr
   12278:	eor	r1, r1, r3
   1227c:	add	r2, ip, r2
   12280:	add	r2, r1, r2
   12284:	ldr	ip, [pc, #892]	; 12608 <strspn@plt+0x140c>
   12288:	ldr	r1, [sp, #28]
   1228c:	add	r2, r3, r2, ror #9
   12290:	add	ip, r1, ip
   12294:	eor	r1, lr, r3
   12298:	add	fp, ip, fp
   1229c:	eor	ip, r1, r2
   122a0:	add	ip, ip, fp
   122a4:	ldr	r1, [pc, #864]	; 1260c <strspn@plt+0x1410>
   122a8:	add	ip, r2, ip, ror #28
   122ac:	eor	r4, r3, r2
   122b0:	add	r1, r7, r1
   122b4:	add	lr, r1, lr
   122b8:	eor	r1, r4, ip
   122bc:	add	r1, r1, lr
   122c0:	ldr	lr, [pc, #840]	; 12610 <strspn@plt+0x1414>
   122c4:	add	r1, ip, r1, ror #21
   122c8:	eor	r4, r2, ip
   122cc:	add	lr, r5, lr
   122d0:	add	r3, lr, r3
   122d4:	eor	lr, r4, r1
   122d8:	add	lr, lr, r3
   122dc:	ldr	r4, [pc, #816]	; 12614 <strspn@plt+0x1418>
   122e0:	ldr	r3, [sp, #4]
   122e4:	add	lr, r1, lr, ror #16
   122e8:	add	r4, r3, r4
   122ec:	eor	r3, ip, r1
   122f0:	eor	r3, r3, lr
   122f4:	add	r2, r4, r2
   122f8:	add	r2, r3, r2
   122fc:	ldr	r4, [pc, #788]	; 12618 <strspn@plt+0x141c>
   12300:	add	r2, lr, r2, ror #9
   12304:	mvn	r3, r1
   12308:	add	r4, sl, r4
   1230c:	orr	r3, r3, r2
   12310:	eor	r3, r3, lr
   12314:	add	ip, r4, ip
   12318:	add	ip, r3, ip
   1231c:	ldr	fp, [pc, #760]	; 1261c <strspn@plt+0x1420>
   12320:	add	ip, r2, ip, ror #26
   12324:	mvn	sl, lr
   12328:	add	fp, r9, fp
   1232c:	orr	sl, sl, ip
   12330:	eor	sl, sl, r2
   12334:	add	r1, fp, r1
   12338:	add	r1, sl, r1
   1233c:	ldr	r3, [pc, #732]	; 12620 <strspn@plt+0x1424>
   12340:	add	r1, ip, r1, ror #22
   12344:	mvn	r4, r2
   12348:	add	r3, r8, r3
   1234c:	orr	r4, r4, r1
   12350:	eor	r4, r4, ip
   12354:	add	lr, r3, lr
   12358:	add	lr, r4, lr
   1235c:	ldr	sl, [sp, #16]
   12360:	ldr	r9, [pc, #700]	; 12624 <strspn@plt+0x1428>
   12364:	add	lr, r1, lr, ror #17
   12368:	mvn	r8, ip
   1236c:	add	r9, sl, r9
   12370:	orr	r8, r8, lr
   12374:	eor	r8, r8, r1
   12378:	add	r2, r9, r2
   1237c:	add	r2, r8, r2
   12380:	ldr	r4, [pc, #672]	; 12628 <strspn@plt+0x142c>
   12384:	add	r2, lr, r2, ror #11
   12388:	mvn	r3, r1
   1238c:	add	r4, r7, r4
   12390:	orr	r3, r3, r2
   12394:	eor	r3, r3, lr
   12398:	add	ip, r4, ip
   1239c:	add	ip, r3, ip
   123a0:	ldr	r4, [sp, #8]
   123a4:	ldr	fp, [pc, #640]	; 1262c <strspn@plt+0x1430>
   123a8:	add	ip, r2, ip, ror #26
   123ac:	mvn	r7, lr
   123b0:	add	fp, r4, fp
   123b4:	orr	r7, r7, ip
   123b8:	eor	r7, r7, r2
   123bc:	add	r1, fp, r1
   123c0:	add	r1, r7, r1
   123c4:	ldr	r3, [pc, #612]	; 12630 <strspn@plt+0x1434>
   123c8:	add	r1, ip, r1, ror #22
   123cc:	mvn	r4, r2
   123d0:	add	r3, r6, r3
   123d4:	orr	r4, r4, r1
   123d8:	eor	r4, r4, ip
   123dc:	add	lr, r3, lr
   123e0:	add	lr, r4, lr
   123e4:	ldr	fp, [sp]
   123e8:	ldr	r9, [pc, #580]	; 12634 <strspn@plt+0x1438>
   123ec:	add	lr, r1, lr, ror #17
   123f0:	mvn	r6, ip
   123f4:	add	r9, fp, r9
   123f8:	orr	r6, r6, lr
   123fc:	eor	r6, r6, r1
   12400:	add	r2, r9, r2
   12404:	add	r2, r6, r2
   12408:	ldr	r4, [pc, #552]	; 12638 <strspn@plt+0x143c>
   1240c:	ldr	r6, [sp, #24]
   12410:	add	r2, lr, r2, ror #11
   12414:	mvn	r3, r1
   12418:	add	r4, r6, r4
   1241c:	orr	r3, r3, r2
   12420:	eor	r3, r3, lr
   12424:	add	ip, r4, ip
   12428:	add	ip, r3, ip
   1242c:	ldr	fp, [pc, #520]	; 1263c <strspn@plt+0x1440>
   12430:	add	ip, r2, ip, ror #26
   12434:	mvn	r6, lr
   12438:	add	fp, r5, fp
   1243c:	orr	r6, r6, ip
   12440:	eor	r6, r6, r2
   12444:	add	r1, fp, r1
   12448:	add	r1, r6, r1
   1244c:	ldr	r8, [sp, #20]
   12450:	ldr	r3, [pc, #488]	; 12640 <strspn@plt+0x1444>
   12454:	add	r1, ip, r1, ror #22
   12458:	mvn	r4, r2
   1245c:	add	r3, r8, r3
   12460:	orr	r4, r4, r1
   12464:	eor	r4, r4, ip
   12468:	add	lr, r3, lr
   1246c:	add	lr, r4, lr
   12470:	ldr	r7, [sp, #36]	; 0x24
   12474:	ldr	r9, [pc, #456]	; 12644 <strspn@plt+0x1448>
   12478:	add	lr, r1, lr, ror #17
   1247c:	mvn	r5, ip
   12480:	add	r9, r7, r9
   12484:	orr	r5, r5, lr
   12488:	eor	r5, r5, r1
   1248c:	add	r2, r9, r2
   12490:	add	r2, r5, r2
   12494:	ldr	fp, [sp, #12]
   12498:	ldr	r4, [pc, #424]	; 12648 <strspn@plt+0x144c>
   1249c:	add	r2, lr, r2, ror #11
   124a0:	mvn	r3, r1
   124a4:	orr	r3, r3, r2
   124a8:	add	r4, fp, r4
   124ac:	add	r4, r4, ip
   124b0:	eor	ip, r3, lr
   124b4:	add	ip, ip, r4
   124b8:	ldr	fp, [pc, #396]	; 1264c <strspn@plt+0x1450>
   124bc:	ldr	r4, [sp, #32]
   124c0:	add	ip, r2, ip, ror #26
   124c4:	mvn	r3, lr
   124c8:	orr	r3, r3, ip
   124cc:	add	fp, r4, fp
   124d0:	add	fp, fp, r1
   124d4:	eor	r1, r3, r2
   124d8:	add	r1, r1, fp
   124dc:	ldr	r5, [sp, #4]
   124e0:	ldr	r3, [pc, #360]	; 12650 <strspn@plt+0x1454>
   124e4:	add	r1, ip, r1, ror #22
   124e8:	mvn	r4, r2
   124ec:	orr	r4, r4, r1
   124f0:	add	r3, r5, r3
   124f4:	add	r3, r3, lr
   124f8:	eor	lr, r4, ip
   124fc:	add	lr, lr, r3
   12500:	ldr	r6, [sp, #28]
   12504:	ldr	r3, [pc, #328]	; 12654 <strspn@plt+0x1458>
   12508:	add	lr, r1, lr, ror #17
   1250c:	add	r3, r6, r3
   12510:	mvn	r9, ip
   12514:	add	r2, r3, r2
   12518:	orr	r9, r9, lr
   1251c:	ldr	r3, [r0, #4]
   12520:	eor	r9, r9, r1
   12524:	add	r9, r9, r2
   12528:	add	r2, r3, lr
   1252c:	ldr	r3, [r0]
   12530:	add	r2, r2, r9, ror #11
   12534:	add	ip, r3, ip
   12538:	ldr	r3, [r0, #12]
   1253c:	str	ip, [r0]
   12540:	add	r1, r3, r1
   12544:	ldr	r3, [r0, #8]
   12548:	str	r1, [r0, #12]
   1254c:	add	lr, r3, lr
   12550:	stmib	r0, {r2, lr}
   12554:	add	sp, sp, #44	; 0x2c
   12558:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1255c:			; <UNDEFINED> instruction: 0xd76aa478
   12560:	stmia	r7, {r1, r2, r4, r6, r8, r9, sl, ip, sp, pc}^
   12564:	strtcs	r7, [r0], #-219	; 0xffffff25
   12568:			; <UNDEFINED> instruction: 0xc1bdceee
   1256c:			; <UNDEFINED> instruction: 0xf57c0faf
   12570:	strmi	ip, [r7, sl, lsr #12]
   12574:	ldmdage	r0!, {r0, r1, r4, r9, sl, lr}
   12578:	stc2l	5, cr9, [r6, #-4]
   1257c:	stmibvs	r0, {r3, r4, r6, r7, fp, ip, pc}
   12580:	blhi	1150444 <optarg@@GLIBC_2.4+0x112a424>
   12584:	ldmdbhi	ip, {r1, r2, r3, r4, r5, r7, r8, r9, sl, ip, lr, pc}^
   12588:	blvs	fe416a18 <optarg@@GLIBC_2.4+0xfe3f09f8>
   1258c:	ldc2	1, cr7, [r8, #588]	; 0x24c
   12590:	ldrbtge	r4, [r9], -lr, lsl #7
   12594:	ldmibmi	r4!, {r0, r5, fp}
   12598:			; <UNDEFINED> instruction: 0xf61e2562
   1259c:	subgt	fp, r0, r0, asr #6
   125a0:			; <UNDEFINED> instruction: 0x265e5a51
   125a4:	ldmib	r6!, {r1, r3, r5, r7, r8, r9, sl, lr, pc}
   125a8:			; <UNDEFINED> instruction: 0xd62f105d
   125ac:	subeq	r1, r4, #1392508928	; 0x53000000
   125b0:	stmiale	r1!, {r0, r7, r9, sl, sp, lr, pc}
   125b4:	ldrb	pc, [r3, r8, asr #23]	; <UNPREDICTABLE>
   125b8:	mvncs	ip, r6, ror #27
   125bc:	teqgt	r7, #56098816	; 0x3580000
   125c0:			; <UNDEFINED> instruction: 0xf4d50d87
   125c4:	ldrbmi	r1, [sl, #-1261]	; 0xfffffb13
   125c8:	stmibge	r3!, {r0, r2, r8, fp, sp, lr, pc}^
   125cc:	stc2l	3, cr10, [pc], #992	; 129b4 <strspn@plt+0x17b8>
   125d0:			; <UNDEFINED> instruction: 0x676f02d9
   125d4:	stchi	12, cr4, [sl, #-552]!	; 0xfffffdd8
   125d8:			; <UNDEFINED> instruction: 0xfffa3942
   125dc:	ldrbhi	pc, [r1, -r1, lsl #13]!	; <UNPREDICTABLE>
   125e0:	ldfvss	f6, [sp, #136]	; 0x88
   125e4:	vcmla.f16	d19, d5, d12, #270
   125e8:	ldrtge	lr, [lr], #2628	; 0xa44
   125ec:	blmi	ff7c6498 <optarg@@GLIBC_2.4+0xff7a0478>
   125f0:			; <UNDEFINED> instruction: 0xf6bb4b60
   125f4:	mrclt	12, 5, fp, cr15, cr0, {3}
   125f8:	ldmcs	fp, {r1, r2, r6, r7, r9, sl, fp, ip, sp, lr}
   125fc:	b	fe85c5ec <optarg@@GLIBC_2.4+0xfe8365cc>
   12600:	strbtle	r3, [pc], #133	; 12608 <strspn@plt+0x140c>
   12604:	streq	r1, [r8], #3333	; 0xd05
   12608:	ldmible	r4, {r0, r3, r4, r5, ip, lr, pc}^
   1260c:	ldrb	r9, [fp], r5, ror #19
   12610:	svcne	0x00a27cf8
   12614:	strtgt	r5, [ip], #1637	; 0x665
   12618:	vld1.16	{d2-d5}, [r9], r4
   1261c:	msrmi	CPSR_fx, #604	; 0x25c
   12620:	blge	fe51b4c4 <optarg@@GLIBC_2.4+0xfe4f54a4>
   12624:	ldc2	0, cr10, [r3], {57}	; 0x39
   12628:	ldrbvs	r5, [fp, #-2499]	; 0xfffff63d
   1262c:	svchi	0x000ccc92
   12630:			; <UNDEFINED> instruction: 0xffeff47d
   12634:	strhi	r5, [r4, #3537]	; 0xdd1
   12638:	svcvs	0x00a87e4f
   1263c:	cdp2	6, 2, cr14, cr12, cr0, {7}
   12640:	movwge	r4, #4884	; 0x1314
   12644:	adfmi<illegal precision>p	f1, f0, f1
   12648:			; <UNDEFINED> instruction: 0xf7537e82
   1264c:	lfmlt	f7, 1, [sl, #-212]!	; 0xffffff2c
   12650:	bcs	ff607144 <optarg@@GLIBC_2.4+0xff5e1124>
   12654:	bl	fe1c74a0 <optarg@@GLIBC_2.4+0xfe1a1480>
   12658:	ldr	r3, [r0, #16]
   1265c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12660:	mov	r8, r2
   12664:	lsl	r2, r2, #3
   12668:	adds	r2, r2, r3
   1266c:	str	r2, [r0, #16]
   12670:	ldr	r2, [r0, #20]
   12674:	lsr	r3, r3, #3
   12678:	addcs	r2, r2, #1
   1267c:	add	r2, r2, r8, lsr #29
   12680:	ands	r7, r3, #63	; 0x3f
   12684:	mov	r6, r0
   12688:	mov	r4, r1
   1268c:	str	r2, [r0, #20]
   12690:	add	r5, r0, #24
   12694:	beq	126c8 <strspn@plt+0x14cc>
   12698:	rsb	r9, r7, #64	; 0x40
   1269c:	cmp	r8, r9
   126a0:	add	r0, r5, r7
   126a4:	bcc	12744 <strspn@plt+0x1548>
   126a8:	mov	r2, r9
   126ac:	bl	10f8c <memcpy@plt>
   126b0:	mov	r1, r5
   126b4:	mov	r0, r6
   126b8:	bl	11c58 <strspn@plt+0xa5c>
   126bc:	sub	r8, r8, #64	; 0x40
   126c0:	add	r4, r4, r9
   126c4:	add	r8, r7, r8
   126c8:	cmp	r8, #63	; 0x3f
   126cc:	bls	12750 <strspn@plt+0x1554>
   126d0:	sub	r7, r8, #64	; 0x40
   126d4:	bic	r7, r7, #63	; 0x3f
   126d8:	add	r7, r7, #64	; 0x40
   126dc:	add	r7, r4, r7
   126e0:	add	lr, r4, #64	; 0x40
   126e4:	mov	r3, r5
   126e8:	ldr	ip, [r4]
   126ec:	ldr	r0, [r4, #4]
   126f0:	ldr	r1, [r4, #8]
   126f4:	ldr	r2, [r4, #12]
   126f8:	add	r4, r4, #16
   126fc:	cmp	r4, lr
   12700:	str	ip, [r3]
   12704:	str	r0, [r3, #4]
   12708:	str	r1, [r3, #8]
   1270c:	str	r2, [r3, #12]
   12710:	add	r3, r3, #16
   12714:	bne	126e8 <strspn@plt+0x14ec>
   12718:	mov	r1, r5
   1271c:	mov	r0, r6
   12720:	bl	11c58 <strspn@plt+0xa5c>
   12724:	cmp	r4, r7
   12728:	bne	126e0 <strspn@plt+0x14e4>
   1272c:	and	r8, r8, #63	; 0x3f
   12730:	mov	r2, r8
   12734:	mov	r1, r7
   12738:	mov	r0, r5
   1273c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   12740:	b	10f8c <memcpy@plt>
   12744:	mov	r2, r8
   12748:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1274c:	b	10f8c <memcpy@plt>
   12750:	mov	r7, r4
   12754:	b	12730 <strspn@plt+0x1534>
   12758:	ldr	r3, [r1, #16]
   1275c:	push	{r4, r5, r6, lr}
   12760:	add	r6, r1, #24
   12764:	lsr	r3, r3, #3
   12768:	and	r3, r3, #63	; 0x3f
   1276c:	rsb	r2, r3, #63	; 0x3f
   12770:	mov	r4, r1
   12774:	mov	r5, r0
   12778:	mvn	r1, #127	; 0x7f
   1277c:	add	r0, r6, r3
   12780:	cmp	r2, #7
   12784:	strb	r1, [r6, r3]
   12788:	add	r0, r0, #1
   1278c:	bhi	12800 <strspn@plt+0x1604>
   12790:	mov	r1, #0
   12794:	bl	110d0 <memset@plt>
   12798:	mov	r1, r6
   1279c:	mov	r0, r4
   127a0:	bl	11c58 <strspn@plt+0xa5c>
   127a4:	mov	r2, #56	; 0x38
   127a8:	mov	r1, #0
   127ac:	mov	r0, r6
   127b0:	bl	110d0 <memset@plt>
   127b4:	ldr	r2, [r4, #16]
   127b8:	ldr	r3, [r4, #20]
   127bc:	mov	r1, r6
   127c0:	str	r2, [r4, #80]	; 0x50
   127c4:	str	r3, [r4, #84]	; 0x54
   127c8:	mov	r0, r4
   127cc:	bl	11c58 <strspn@plt+0xa5c>
   127d0:	ldr	r1, [r4, #4]
   127d4:	ldr	r2, [r4, #8]
   127d8:	ldr	ip, [r4]
   127dc:	ldr	r3, [r4, #12]
   127e0:	str	r1, [r5, #4]
   127e4:	str	r2, [r5, #8]
   127e8:	str	ip, [r5]
   127ec:	str	r3, [r5, #12]
   127f0:	mov	r2, #88	; 0x58
   127f4:	mov	r1, #0
   127f8:	pop	{r4, r5, r6, lr}
   127fc:	b	110d0 <memset@plt>
   12800:	rsb	r2, r3, #55	; 0x37
   12804:	mov	r1, #0
   12808:	bl	110d0 <memset@plt>
   1280c:	b	127b4 <strspn@plt+0x15b8>
   12810:	ldr	r3, [pc, #212]	; 128ec <strspn@plt+0x16f0>
   12814:	ldr	r2, [pc, #212]	; 128f0 <strspn@plt+0x16f4>
   12818:	add	r3, pc, r3
   1281c:	push	{r4, r5, r6, lr}
   12820:	sub	sp, sp, #16
   12824:	ldr	r5, [r3, r2]
   12828:	add	r4, sp, #4
   1282c:	mov	r1, #0
   12830:	ldr	r3, [r5]
   12834:	mov	r0, r4
   12838:	str	r3, [sp, #12]
   1283c:	bl	10ff8 <gettimeofday@plt>
   12840:	bl	11058 <getpid@plt>
   12844:	mov	r6, r0
   12848:	bl	10f44 <getuid@plt>
   1284c:	ldrd	r2, [sp, #4]
   12850:	eor	r3, r3, r2
   12854:	eor	r0, r0, r3
   12858:	eor	r0, r0, r6, lsl #16
   1285c:	bl	10f20 <srandom@plt>
   12860:	bl	11058 <getpid@plt>
   12864:	mov	r6, r0
   12868:	ldr	r0, [pc, #132]	; 128f4 <strspn@plt+0x16f8>
   1286c:	add	r0, pc, r0
   12870:	bl	11190 <__tls_get_addr@plt>
   12874:	ldr	r2, [pc, #124]	; 128f8 <strspn@plt+0x16fc>
   12878:	ldr	r3, [sp, #4]
   1287c:	eor	r3, r3, r6
   12880:	strh	r3, [r0, r2]
   12884:	add	r6, r0, r2
   12888:	bl	1116c <getppid@plt>
   1288c:	ldr	r2, [sp, #8]
   12890:	ldr	r3, [sp, #4]
   12894:	mov	r1, #0
   12898:	eor	r3, r3, r2
   1289c:	asr	r3, r3, #16
   128a0:	strh	r3, [r6, #4]
   128a4:	eor	r2, r2, r0
   128a8:	mov	r0, r4
   128ac:	strh	r2, [r6, #2]
   128b0:	bl	10ff8 <gettimeofday@plt>
   128b4:	ldmib	sp, {r3, r4}
   128b8:	eor	r4, r4, r3
   128bc:	ands	r4, r4, #31
   128c0:	beq	128d0 <strspn@plt+0x16d4>
   128c4:	bl	111a8 <random@plt>
   128c8:	subs	r4, r4, #1
   128cc:	bne	128c4 <strspn@plt+0x16c8>
   128d0:	ldr	r2, [sp, #12]
   128d4:	ldr	r3, [r5]
   128d8:	cmp	r2, r3
   128dc:	bne	128e8 <strspn@plt+0x16ec>
   128e0:	add	sp, sp, #16
   128e4:	pop	{r4, r5, r6, pc}
   128e8:	bl	10fd4 <__stack_chk_fail@plt>
   128ec:			; <UNDEFINED> instruction: 0x000136bc
   128f0:	andeq	r0, r0, r8, lsl r1
   128f4:	andeq	r3, r1, r8, ror r7
   128f8:	andeq	r0, r0, r0
   128fc:	push	{r4, r5, r6, lr}
   12900:	mov	r5, r0
   12904:	mov	r4, r1
   12908:	bl	111a8 <random@plt>
   1290c:	sub	r1, r4, r5
   12910:	add	r1, r1, #1
   12914:	bl	14de8 <strspn@plt+0x3bec>
   12918:	add	r0, r1, r5
   1291c:	pop	{r4, r5, r6, pc}
   12920:	ldr	r0, [pc, #108]	; 12994 <strspn@plt+0x1798>
   12924:	push	{r4, lr}
   12928:	mov	r1, #524288	; 0x80000
   1292c:	add	r0, pc, r0
   12930:	bl	11010 <open64@plt>
   12934:	cmn	r0, #1
   12938:	movne	r4, r0
   1293c:	beq	1297c <strspn@plt+0x1780>
   12940:	cmp	r4, #0
   12944:	bge	12954 <strspn@plt+0x1758>
   12948:	bl	12810 <strspn@plt+0x1614>
   1294c:	mov	r0, r4
   12950:	pop	{r4, pc}
   12954:	mov	r1, #1
   12958:	mov	r0, r4
   1295c:	bl	11118 <fcntl64@plt>
   12960:	cmp	r0, #0
   12964:	blt	12948 <strspn@plt+0x174c>
   12968:	orr	r2, r0, #1
   1296c:	mov	r1, #2
   12970:	mov	r0, r4
   12974:	bl	11118 <fcntl64@plt>
   12978:	b	12948 <strspn@plt+0x174c>
   1297c:	ldr	r0, [pc, #20]	; 12998 <strspn@plt+0x179c>
   12980:	ldr	r1, [pc, #20]	; 1299c <strspn@plt+0x17a0>
   12984:	add	r0, pc, r0
   12988:	bl	11010 <open64@plt>
   1298c:	mov	r4, r0
   12990:	b	12940 <strspn@plt+0x1744>
   12994:	andeq	r2, r0, ip, lsr #20
   12998:	andeq	r2, r0, r4, ror #19
   1299c:	andeq	r0, r8, r0, lsl #16
   129a0:	ldr	r3, [pc, #584]	; 12bf0 <strspn@plt+0x19f4>
   129a4:	ldr	r2, [pc, #584]	; 12bf4 <strspn@plt+0x19f8>
   129a8:	add	r3, pc, r3
   129ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   129b0:	sub	sp, sp, #36	; 0x24
   129b4:	ldr	r2, [r3, r2]
   129b8:	mov	sl, r1
   129bc:	mov	r7, r0
   129c0:	ldr	r3, [r2]
   129c4:	str	r2, [sp, #4]
   129c8:	str	r3, [sp, #28]
   129cc:	bl	110ac <__errno_location@plt>
   129d0:	cmp	sl, #0
   129d4:	mov	r8, r0
   129d8:	beq	12bac <strspn@plt+0x19b0>
   129dc:	mov	r6, #0
   129e0:	ldr	fp, [pc, #528]	; 12bf8 <strspn@plt+0x19fc>
   129e4:	mov	r9, r6
   129e8:	mov	r4, sl
   129ec:	mov	r5, r7
   129f0:	str	r9, [r8]
   129f4:	mov	r2, #1
   129f8:	mov	r1, r4
   129fc:	mov	r0, r5
   12a00:	bl	1119c <getrandom@plt>
   12a04:	cmp	r0, #0
   12a08:	ble	12a20 <strspn@plt+0x1824>
   12a0c:	subs	r4, r4, r0
   12a10:	add	r5, r5, r0
   12a14:	beq	12a4c <strspn@plt+0x1850>
   12a18:	mov	r6, #0
   12a1c:	b	129f0 <strspn@plt+0x17f4>
   12a20:	ldr	r3, [r8]
   12a24:	cmp	r6, #7
   12a28:	cmple	r3, #11
   12a2c:	bne	12a50 <strspn@plt+0x1854>
   12a30:	mov	r1, #0
   12a34:	add	r0, sp, #12
   12a38:	str	r9, [sp, #12]
   12a3c:	str	fp, [sp, #16]
   12a40:	add	r6, r6, #1
   12a44:	bl	10f5c <nanosleep@plt>
   12a48:	b	129f0 <strspn@plt+0x17f4>
   12a4c:	ldr	r3, [r8]
   12a50:	cmp	r3, #38	; 0x26
   12a54:	beq	12b0c <strspn@plt+0x1910>
   12a58:	bl	12810 <strspn@plt+0x1614>
   12a5c:	mov	r5, r7
   12a60:	mov	r4, #0
   12a64:	bl	111a8 <random@plt>
   12a68:	ldrb	r3, [r5], #1
   12a6c:	add	r4, r4, #1
   12a70:	cmp	sl, r4
   12a74:	eor	r0, r3, r0, asr #7
   12a78:	strb	r0, [r5, #-1]
   12a7c:	bhi	12a64 <strspn@plt+0x1868>
   12a80:	ldr	r0, [pc, #372]	; 12bfc <strspn@plt+0x1a00>
   12a84:	ldr	r6, [pc, #372]	; 12c00 <strspn@plt+0x1a04>
   12a88:	add	r0, pc, r0
   12a8c:	bl	11190 <__tls_get_addr@plt>
   12a90:	mov	r4, #0
   12a94:	add	r5, sp, #20
   12a98:	add	r8, r6, r0
   12a9c:	ldm	r8, {r0, r1}
   12aa0:	ldrsh	r9, [r8, #4]
   12aa4:	str	r0, [sp, #20]
   12aa8:	mov	r0, #224	; 0xe0
   12aac:	strh	r1, [sp, #24]
   12ab0:	bl	11070 <syscall@plt>
   12ab4:	eor	r0, r0, r9
   12ab8:	strh	r0, [r8, #4]
   12abc:	mov	r0, r5
   12ac0:	bl	10fb0 <jrand48@plt>
   12ac4:	ldrb	r3, [r7], #1
   12ac8:	add	r4, r4, #1
   12acc:	cmp	sl, r4
   12ad0:	eor	r0, r3, r0, asr #7
   12ad4:	strb	r0, [r7, #-1]
   12ad8:	bhi	12abc <strspn@plt+0x18c0>
   12adc:	ldr	r0, [pc, #288]	; 12c04 <strspn@plt+0x1a08>
   12ae0:	add	r0, pc, r0
   12ae4:	bl	11190 <__tls_get_addr@plt>
   12ae8:	ldr	r3, [sp, #4]
   12aec:	ldr	r1, [sp, #28]
   12af0:	ldr	r2, [r3]
   12af4:	ldr	r3, [sp, #20]
   12af8:	cmp	r1, r2
   12afc:	str	r3, [r6, r0]
   12b00:	bne	12bec <strspn@plt+0x19f0>
   12b04:	add	sp, sp, #36	; 0x24
   12b08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12b0c:	bl	12920 <strspn@plt+0x1724>
   12b10:	subs	r6, r0, #0
   12b14:	blt	12a58 <strspn@plt+0x185c>
   12b18:	cmp	r4, #0
   12b1c:	beq	12b60 <strspn@plt+0x1964>
   12b20:	ldr	fp, [pc, #208]	; 12bf8 <strspn@plt+0x19fc>
   12b24:	mov	r8, #0
   12b28:	add	r9, sp, #12
   12b2c:	mov	r2, r4
   12b30:	mov	r1, r5
   12b34:	mov	r0, r6
   12b38:	bl	10f38 <read@plt>
   12b3c:	cmp	r0, #0
   12b40:	ble	12b58 <strspn@plt+0x195c>
   12b44:	subs	r4, r4, r0
   12b48:	add	r5, r5, r0
   12b4c:	beq	12b60 <strspn@plt+0x1964>
   12b50:	mov	r8, #0
   12b54:	b	12b2c <strspn@plt+0x1930>
   12b58:	cmp	r8, #8
   12b5c:	ble	12bc0 <strspn@plt+0x19c4>
   12b60:	mov	r0, r6
   12b64:	bl	111d8 <close@plt>
   12b68:	bl	12810 <strspn@plt+0x1614>
   12b6c:	cmp	sl, #0
   12b70:	bne	12a5c <strspn@plt+0x1860>
   12b74:	ldr	r0, [pc, #140]	; 12c08 <strspn@plt+0x1a0c>
   12b78:	ldr	r6, [pc, #128]	; 12c00 <strspn@plt+0x1a04>
   12b7c:	add	r0, pc, r0
   12b80:	bl	11190 <__tls_get_addr@plt>
   12b84:	add	r4, r6, r0
   12b88:	ldm	r4, {r0, r1}
   12b8c:	ldrsh	r5, [r4, #4]
   12b90:	str	r0, [sp, #20]
   12b94:	mov	r0, #224	; 0xe0
   12b98:	strh	r1, [sp, #24]
   12b9c:	bl	11070 <syscall@plt>
   12ba0:	eor	r0, r0, r5
   12ba4:	strh	r0, [r4, #4]
   12ba8:	b	12adc <strspn@plt+0x18e0>
   12bac:	ldr	r3, [r0]
   12bb0:	cmp	r3, #38	; 0x26
   12bb4:	beq	12bdc <strspn@plt+0x19e0>
   12bb8:	bl	12810 <strspn@plt+0x1614>
   12bbc:	b	12b74 <strspn@plt+0x1978>
   12bc0:	mov	r1, #0
   12bc4:	mov	r0, r9
   12bc8:	add	r8, r8, #1
   12bcc:	str	r1, [sp, #12]
   12bd0:	str	fp, [sp, #16]
   12bd4:	bl	10f5c <nanosleep@plt>
   12bd8:	b	12b2c <strspn@plt+0x1930>
   12bdc:	bl	12920 <strspn@plt+0x1724>
   12be0:	subs	r6, r0, #0
   12be4:	bge	12b60 <strspn@plt+0x1964>
   12be8:	b	12bb8 <strspn@plt+0x19bc>
   12bec:	bl	10fd4 <__stack_chk_fail@plt>
   12bf0:	andeq	r3, r1, ip, lsr #10
   12bf4:	andeq	r0, r0, r8, lsl r1
   12bf8:	ldrbeq	r5, [r3, -r0, asr #18]!
   12bfc:	andeq	r3, r1, ip, asr r5
   12c00:	andeq	r0, r0, r0
   12c04:	andeq	r3, r1, r4, lsl #10
   12c08:	andeq	r3, r1, r8, ror #8
   12c0c:	ldr	r1, [pc, #12]	; 12c20 <strspn@plt+0x1a24>
   12c10:	mov	r2, #5
   12c14:	add	r1, pc, r1
   12c18:	mov	r0, #0
   12c1c:	b	10fbc <dcgettext@plt>
   12c20:	andeq	r2, r0, r0, ror #14
   12c24:	andeq	r0, r0, r0
   12c28:	cmp	r0, #0
   12c2c:	mov	r3, #0
   12c30:	str	r3, [r1]
   12c34:	bxeq	lr
   12c38:	ldrsb	r2, [r0]
   12c3c:	cmp	r2, #47	; 0x2f
   12c40:	bne	12c7c <strspn@plt+0x1a80>
   12c44:	ldrsb	r3, [r0, #1]
   12c48:	cmp	r3, #47	; 0x2f
   12c4c:	bne	12c84 <strspn@plt+0x1a88>
   12c50:	add	r3, r0, #1
   12c54:	b	12c64 <strspn@plt+0x1a68>
   12c58:	ldrsb	r2, [r3]
   12c5c:	cmp	r2, #47	; 0x2f
   12c60:	bne	12c84 <strspn@plt+0x1a88>
   12c64:	cmp	r3, #0
   12c68:	mov	r0, r3
   12c6c:	bxeq	lr
   12c70:	ldrsb	r2, [r3], #1
   12c74:	cmp	r2, #47	; 0x2f
   12c78:	beq	12c58 <strspn@plt+0x1a5c>
   12c7c:	cmp	r2, #0
   12c80:	beq	12cc0 <strspn@plt+0x1ac4>
   12c84:	mov	r3, #1
   12c88:	str	r3, [r1]
   12c8c:	ldrsb	r3, [r0, #1]
   12c90:	add	r2, r0, #1
   12c94:	cmp	r3, #47	; 0x2f
   12c98:	cmpne	r3, #0
   12c9c:	bxeq	lr
   12ca0:	rsb	r3, r0, #1
   12ca4:	add	ip, r2, r3
   12ca8:	str	ip, [r1]
   12cac:	ldrsb	ip, [r2, #1]!
   12cb0:	cmp	ip, #0
   12cb4:	cmpne	ip, #47	; 0x2f
   12cb8:	bne	12ca4 <strspn@plt+0x1aa8>
   12cbc:	bx	lr
   12cc0:	mov	r0, r2
   12cc4:	bx	lr
   12cc8:	push	{r4, r5, r6, r7, r8, lr}
   12ccc:	mov	r7, r1
   12cd0:	ldrsb	r1, [r0]
   12cd4:	cmp	r1, #0
   12cd8:	movne	r5, r0
   12cdc:	movne	r4, #0
   12ce0:	beq	12d4c <strspn@plt+0x1b50>
   12ce4:	cmp	r1, #92	; 0x5c
   12ce8:	addne	r6, r5, r4
   12cec:	beq	12d1c <strspn@plt+0x1b20>
   12cf0:	mov	r0, r7
   12cf4:	bl	11094 <strchr@plt>
   12cf8:	cmp	r0, #0
   12cfc:	bne	12d44 <strspn@plt+0x1b48>
   12d00:	ldrsb	r1, [r6, #1]!
   12d04:	add	r4, r4, #1
   12d08:	mov	r0, r4
   12d0c:	cmp	r1, #0
   12d10:	popeq	{r4, r5, r6, r7, r8, pc}
   12d14:	cmp	r1, #92	; 0x5c
   12d18:	bne	12cf0 <strspn@plt+0x1af4>
   12d1c:	add	r3, r5, r4
   12d20:	ldrsb	r3, [r3, #1]
   12d24:	cmp	r3, #0
   12d28:	beq	12d44 <strspn@plt+0x1b48>
   12d2c:	add	r4, r4, #2
   12d30:	mov	r0, r4
   12d34:	ldrsb	r1, [r5, r4]
   12d38:	cmp	r1, #0
   12d3c:	bne	12ce4 <strspn@plt+0x1ae8>
   12d40:	pop	{r4, r5, r6, r7, r8, pc}
   12d44:	mov	r0, r4
   12d48:	pop	{r4, r5, r6, r7, r8, pc}
   12d4c:	mov	r0, r1
   12d50:	pop	{r4, r5, r6, r7, r8, pc}
   12d54:	ldr	ip, [pc, #244]	; 12e50 <strspn@plt+0x1c54>
   12d58:	push	{r4, r5, r6, r7, r8, r9, lr}
   12d5c:	add	ip, pc, ip
   12d60:	ldr	lr, [pc, #236]	; 12e54 <strspn@plt+0x1c58>
   12d64:	sub	sp, sp, #12
   12d68:	mov	r5, #0
   12d6c:	ldr	r7, [ip, lr]
   12d70:	mov	r4, r0
   12d74:	mov	r8, r1
   12d78:	ldr	r3, [r7]
   12d7c:	mov	r0, ip
   12d80:	mov	r9, r2
   12d84:	str	r5, [sp]
   12d88:	str	r3, [sp, #4]
   12d8c:	bl	110ac <__errno_location@plt>
   12d90:	cmp	r4, r5
   12d94:	str	r5, [r0]
   12d98:	beq	12da8 <strspn@plt+0x1bac>
   12d9c:	ldrsb	r3, [r4]
   12da0:	cmp	r3, r5
   12da4:	bne	12dc8 <strspn@plt+0x1bcc>
   12da8:	ldr	r1, [pc, #168]	; 12e58 <strspn@plt+0x1c5c>
   12dac:	mov	r3, r4
   12db0:	add	r1, pc, r1
   12db4:	mov	r2, r8
   12db8:	ldr	r0, [r1]
   12dbc:	ldr	r1, [pc, #152]	; 12e5c <strspn@plt+0x1c60>
   12dc0:	add	r1, pc, r1
   12dc4:	bl	11130 <errx@plt>
   12dc8:	mov	r6, r0
   12dcc:	mov	r2, r9
   12dd0:	mov	r3, r5
   12dd4:	mov	r1, sp
   12dd8:	mov	r0, r4
   12ddc:	bl	10fa4 <__strtoull_internal@plt>
   12de0:	ldr	r2, [r6]
   12de4:	cmp	r2, r5
   12de8:	bne	12e24 <strspn@plt+0x1c28>
   12dec:	ldr	r3, [sp]
   12df0:	cmp	r3, r4
   12df4:	beq	12da8 <strspn@plt+0x1bac>
   12df8:	cmp	r3, r5
   12dfc:	beq	12e0c <strspn@plt+0x1c10>
   12e00:	ldrsb	r3, [r3]
   12e04:	cmp	r3, r5
   12e08:	bne	12da8 <strspn@plt+0x1bac>
   12e0c:	ldr	r2, [sp, #4]
   12e10:	ldr	r3, [r7]
   12e14:	cmp	r2, r3
   12e18:	bne	12e4c <strspn@plt+0x1c50>
   12e1c:	add	sp, sp, #12
   12e20:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12e24:	ldr	r3, [pc, #52]	; 12e60 <strspn@plt+0x1c64>
   12e28:	cmp	r2, #34	; 0x22
   12e2c:	add	r3, pc, r3
   12e30:	ldr	r0, [r3]
   12e34:	bne	12da8 <strspn@plt+0x1bac>
   12e38:	ldr	r1, [pc, #36]	; 12e64 <strspn@plt+0x1c68>
   12e3c:	mov	r3, r4
   12e40:	mov	r2, r8
   12e44:	add	r1, pc, r1
   12e48:	bl	10fec <err@plt>
   12e4c:	bl	10fd4 <__stack_chk_fail@plt>
   12e50:	andeq	r3, r1, r8, ror r1
   12e54:	andeq	r0, r0, r8, lsl r1
   12e58:	andeq	r3, r1, r0, asr r2
   12e5c:	andeq	r2, r0, ip, asr #11
   12e60:	ldrdeq	r3, [r1], -r4
   12e64:	andeq	r2, r0, r8, asr #10
   12e68:	push	{r4, lr}
   12e6c:	mov	r5, r0
   12e70:	mov	r4, r1
   12e74:	bl	110ac <__errno_location@plt>
   12e78:	ldr	ip, [pc, #32]	; 12ea0 <strspn@plt+0x1ca4>
   12e7c:	ldr	r1, [pc, #32]	; 12ea4 <strspn@plt+0x1ca8>
   12e80:	add	ip, pc, ip
   12e84:	mov	lr, #34	; 0x22
   12e88:	mov	r3, r5
   12e8c:	mov	r2, r4
   12e90:	add	r1, pc, r1
   12e94:	str	lr, [r0]
   12e98:	ldr	r0, [ip]
   12e9c:	bl	10fec <err@plt>
   12ea0:	andeq	r3, r1, r0, lsl #3
   12ea4:	strdeq	r2, [r0], -ip
   12ea8:	push	{r4, r5, r6, lr}
   12eac:	mov	r4, r0
   12eb0:	mov	r5, r1
   12eb4:	bl	12d54 <strspn@plt+0x1b58>
   12eb8:	mov	r3, #0
   12ebc:	mvn	r2, #0
   12ec0:	cmp	r1, r3
   12ec4:	cmpeq	r0, r2
   12ec8:	popls	{r4, r5, r6, pc}
   12ecc:	mov	r1, r5
   12ed0:	mov	r0, r4
   12ed4:	bl	12e68 <strspn@plt+0x1c6c>
   12ed8:	ldr	r3, [pc, #8]	; 12ee8 <strspn@plt+0x1cec>
   12edc:	add	r3, pc, r3
   12ee0:	str	r0, [r3]
   12ee4:	bx	lr
   12ee8:	andeq	r3, r1, r4, lsr #2
   12eec:	ldr	r3, [pc, #1648]	; 13564 <strspn@plt+0x2368>
   12ef0:	ldr	ip, [pc, #1648]	; 13568 <strspn@plt+0x236c>
   12ef4:	add	r3, pc, r3
   12ef8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12efc:	mov	r5, r1
   12f00:	ldr	r1, [r3, ip]
   12f04:	sub	sp, sp, #52	; 0x34
   12f08:	mov	ip, r1
   12f0c:	mov	r8, r0
   12f10:	str	r1, [sp, #24]
   12f14:	mov	r0, #0
   12f18:	mov	r1, #0
   12f1c:	ldr	r3, [ip]
   12f20:	strd	r0, [r5]
   12f24:	mov	r9, r2
   12f28:	str	r3, [sp, #44]	; 0x2c
   12f2c:	bl	110ac <__errno_location@plt>
   12f30:	cmp	r8, #0
   12f34:	mov	r4, r0
   12f38:	beq	13118 <strspn@plt+0x1f1c>
   12f3c:	ldrsb	fp, [r8]
   12f40:	cmp	fp, #0
   12f44:	beq	13118 <strspn@plt+0x1f1c>
   12f48:	bl	1104c <__ctype_b_loc@plt>
   12f4c:	mov	r2, r8
   12f50:	ldr	r1, [r0]
   12f54:	b	12f5c <strspn@plt+0x1d60>
   12f58:	ldrsb	fp, [r2, #1]!
   12f5c:	uxtb	r3, fp
   12f60:	lsl	r3, r3, #1
   12f64:	ldrh	ip, [r1, r3]
   12f68:	ands	ip, ip, #8192	; 0x2000
   12f6c:	bne	12f58 <strspn@plt+0x1d5c>
   12f70:	cmp	fp, #45	; 0x2d
   12f74:	beq	13118 <strspn@plt+0x1f1c>
   12f78:	add	fp, sp, #40	; 0x28
   12f7c:	mov	r3, ip
   12f80:	mov	r2, ip
   12f84:	str	ip, [r4]
   12f88:	mov	r1, fp
   12f8c:	mov	r0, r8
   12f90:	str	ip, [sp, #40]	; 0x28
   12f94:	bl	10fa4 <__strtoull_internal@plt>
   12f98:	ldr	sl, [sp, #40]	; 0x28
   12f9c:	cmp	sl, r8
   12fa0:	mov	r2, r0
   12fa4:	mov	r3, r1
   12fa8:	ldr	r0, [r4]
   12fac:	strd	r2, [sp, #16]
   12fb0:	beq	13298 <strspn@plt+0x209c>
   12fb4:	cmp	r0, #0
   12fb8:	bne	13140 <strspn@plt+0x1f44>
   12fbc:	cmp	sl, #0
   12fc0:	beq	132cc <strspn@plt+0x20d0>
   12fc4:	ldrsb	r0, [sl]
   12fc8:	cmp	r0, #0
   12fcc:	beq	132c0 <strspn@plt+0x20c4>
   12fd0:	mov	r8, #0
   12fd4:	mov	r2, #0
   12fd8:	mov	r3, #0
   12fdc:	str	r9, [sp, #32]
   12fe0:	mov	r6, fp
   12fe4:	mov	r9, sl
   12fe8:	mov	r7, r8
   12fec:	mov	sl, r2
   12ff0:	mov	fp, r3
   12ff4:	str	r5, [sp, #28]
   12ff8:	ldrsb	r2, [r9, #1]
   12ffc:	cmp	r2, #105	; 0x69
   13000:	beq	13184 <strspn@plt+0x1f88>
   13004:	bic	r1, r2, #32
   13008:	cmp	r1, #66	; 0x42
   1300c:	bne	132a4 <strspn@plt+0x20a8>
   13010:	ldrsb	r2, [r9, #2]
   13014:	cmp	r2, #0
   13018:	beq	13488 <strspn@plt+0x228c>
   1301c:	bl	11154 <localeconv@plt>
   13020:	cmp	r0, #0
   13024:	beq	13118 <strspn@plt+0x1f1c>
   13028:	ldr	r2, [r0]
   1302c:	cmp	r2, #0
   13030:	beq	13118 <strspn@plt+0x1f1c>
   13034:	mov	r0, r2
   13038:	str	r2, [sp]
   1303c:	bl	11088 <strlen@plt>
   13040:	orrs	r3, sl, fp
   13044:	mov	r5, r0
   13048:	bne	13118 <strspn@plt+0x1f1c>
   1304c:	ldrsb	r1, [r9]
   13050:	cmp	r1, #0
   13054:	beq	13118 <strspn@plt+0x1f1c>
   13058:	ldr	r2, [sp]
   1305c:	mov	r1, r9
   13060:	mov	r0, r2
   13064:	mov	r2, r5
   13068:	bl	111c0 <strncmp@plt>
   1306c:	cmp	r0, #0
   13070:	bne	13118 <strspn@plt+0x1f1c>
   13074:	ldrsb	r2, [r9, r5]
   13078:	add	r5, r9, r5
   1307c:	cmp	r2, #48	; 0x30
   13080:	bne	130a0 <strspn@plt+0x1ea4>
   13084:	add	r8, r8, #1
   13088:	sub	r1, r8, r5
   1308c:	mov	r3, r5
   13090:	add	r8, r3, r1
   13094:	ldrsb	r2, [r3, #1]!
   13098:	cmp	r2, #48	; 0x30
   1309c:	beq	13090 <strspn@plt+0x1e94>
   130a0:	mov	r3, #0
   130a4:	str	r7, [r4]
   130a8:	mov	r2, r3
   130ac:	mov	r1, r6
   130b0:	mov	r0, r5
   130b4:	str	r7, [sp, #40]	; 0x28
   130b8:	bl	10fa4 <__strtoull_internal@plt>
   130bc:	ldr	r9, [sp, #40]	; 0x28
   130c0:	cmp	r9, r5
   130c4:	mov	sl, r0
   130c8:	mov	fp, r1
   130cc:	beq	13294 <strspn@plt+0x2098>
   130d0:	ldr	ip, [r4]
   130d4:	cmp	ip, #0
   130d8:	beq	13170 <strspn@plt+0x1f74>
   130dc:	subs	r3, r0, #1
   130e0:	str	r3, [sp, #8]
   130e4:	sbc	r3, r1, #0
   130e8:	str	r3, [sp, #12]
   130ec:	ldrd	r2, [sp, #8]
   130f0:	mvn	r1, #0
   130f4:	mvn	r0, #2
   130f8:	cmp	r3, r1
   130fc:	cmpeq	r2, r0
   13100:	bhi	134c4 <strspn@plt+0x22c8>
   13104:	cmp	r9, #0
   13108:	beq	13118 <strspn@plt+0x1f1c>
   1310c:	ldrsb	r2, [r9]
   13110:	cmp	r2, #0
   13114:	bne	12ff8 <strspn@plt+0x1dfc>
   13118:	mov	r3, #22
   1311c:	mvn	r0, #21
   13120:	str	r3, [r4]
   13124:	ldr	r3, [sp, #24]
   13128:	ldr	r2, [sp, #44]	; 0x2c
   1312c:	ldr	r3, [r3]
   13130:	cmp	r2, r3
   13134:	bne	13560 <strspn@plt+0x2364>
   13138:	add	sp, sp, #52	; 0x34
   1313c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13140:	subs	r6, r2, #1
   13144:	sbc	r7, r3, #0
   13148:	mvn	r3, #0
   1314c:	mvn	r2, #2
   13150:	cmp	r7, r3
   13154:	cmpeq	r6, r2
   13158:	bls	12fbc <strspn@plt+0x1dc0>
   1315c:	rsb	r0, r0, #0
   13160:	cmp	r0, #0
   13164:	bge	13124 <strspn@plt+0x1f28>
   13168:	rsb	r3, r0, #0
   1316c:	b	13120 <strspn@plt+0x1f24>
   13170:	orrs	r3, sl, fp
   13174:	bne	13104 <strspn@plt+0x1f08>
   13178:	ldrsb	r2, [r9, #1]
   1317c:	cmp	r2, #105	; 0x69
   13180:	bne	13004 <strspn@plt+0x1e08>
   13184:	ldrsb	r2, [r9, #2]
   13188:	bic	r2, r2, #32
   1318c:	cmp	r2, #66	; 0x42
   13190:	bne	1301c <strspn@plt+0x1e20>
   13194:	ldrsb	r2, [r9, #3]
   13198:	cmp	r2, #0
   1319c:	bne	1301c <strspn@plt+0x1e20>
   131a0:	strd	sl, [sp]
   131a4:	mov	sl, r9
   131a8:	ldr	r9, [sp, #32]
   131ac:	mov	r3, #1024	; 0x400
   131b0:	ldr	r5, [sp, #28]
   131b4:	str	r3, [sp, #28]
   131b8:	ldrsb	r7, [sl]
   131bc:	ldr	r6, [pc, #936]	; 1356c <strspn@plt+0x2370>
   131c0:	add	r6, pc, r6
   131c4:	mov	r1, r7
   131c8:	mov	r0, r6
   131cc:	bl	11094 <strchr@plt>
   131d0:	cmp	r0, #0
   131d4:	beq	134a4 <strspn@plt+0x22a8>
   131d8:	sub	ip, r0, r6
   131dc:	add	fp, ip, #1
   131e0:	cmp	fp, #0
   131e4:	beq	132b0 <strspn@plt+0x20b4>
   131e8:	ldr	r3, [sp, #20]
   131ec:	ldr	r6, [sp, #28]
   131f0:	cmp	r3, #0
   131f4:	mov	r0, #0
   131f8:	asr	r7, r6, #31
   131fc:	mov	r1, #0
   13200:	bne	13500 <strspn@plt+0x2304>
   13204:	orrs	r3, r0, r1
   13208:	bne	132f4 <strspn@plt+0x20f8>
   1320c:	str	fp, [sp, #32]
   13210:	sub	ip, ip, #1
   13214:	str	r8, [sp, #36]	; 0x24
   13218:	mov	fp, r4
   1321c:	ldrd	r0, [sp, #16]
   13220:	mov	lr, r5
   13224:	mov	sl, r9
   13228:	b	13238 <strspn@plt+0x203c>
   1322c:	orrs	r3, r4, r5
   13230:	sub	ip, ip, #1
   13234:	bne	132dc <strspn@plt+0x20e0>
   13238:	mul	r2, r0, r7
   1323c:	cmn	ip, #1
   13240:	mla	r2, r6, r1, r2
   13244:	umull	r0, r1, r0, r6
   13248:	add	r2, r2, r1
   1324c:	mov	r1, r2
   13250:	beq	13468 <strspn@plt+0x226c>
   13254:	cmp	r2, #0
   13258:	mov	r4, #0
   1325c:	mov	r5, #0
   13260:	beq	1322c <strspn@plt+0x2030>
   13264:	umull	r2, r3, r6, r2
   13268:	umull	r8, r9, r0, r6
   1326c:	strd	r2, [sp, #8]
   13270:	mov	r8, r9
   13274:	ldr	r3, [sp, #12]
   13278:	adds	r8, r2, r8
   1327c:	mov	r2, #0
   13280:	adc	r3, r3, r2
   13284:	cmp	r3, r2
   13288:	movne	r4, #1
   1328c:	movne	r5, #0
   13290:	b	1322c <strspn@plt+0x2030>
   13294:	ldr	r0, [r4]
   13298:	cmp	r0, #0
   1329c:	beq	13118 <strspn@plt+0x1f1c>
   132a0:	b	1315c <strspn@plt+0x1f60>
   132a4:	cmp	r2, #0
   132a8:	bne	1301c <strspn@plt+0x1e20>
   132ac:	b	131a0 <strspn@plt+0x1fa4>
   132b0:	cmp	r9, #0
   132b4:	movne	r0, fp
   132b8:	bne	13300 <strspn@plt+0x2104>
   132bc:	mov	r0, r9
   132c0:	ldrd	r2, [sp, #16]
   132c4:	strd	r2, [r5]
   132c8:	b	13124 <strspn@plt+0x1f28>
   132cc:	ldrd	r2, [sp, #16]
   132d0:	mov	r0, sl
   132d4:	strd	r2, [r5]
   132d8:	b	13124 <strspn@plt+0x1f28>
   132dc:	mov	r4, fp
   132e0:	ldr	r8, [sp, #36]	; 0x24
   132e4:	ldr	fp, [sp, #32]
   132e8:	mov	r5, lr
   132ec:	mov	r9, sl
   132f0:	strd	r0, [sp, #16]
   132f4:	mvn	r0, #33	; 0x21
   132f8:	cmp	r9, #0
   132fc:	beq	13304 <strspn@plt+0x2108>
   13300:	str	fp, [r9]
   13304:	ldrd	r2, [sp]
   13308:	mov	r1, r2
   1330c:	orrs	r3, r1, r3
   13310:	movne	r3, #1
   13314:	moveq	r3, #0
   13318:	cmp	fp, #0
   1331c:	moveq	r3, #0
   13320:	cmp	r3, #0
   13324:	beq	1345c <strspn@plt+0x2260>
   13328:	ldr	r3, [pc, #576]	; 13570 <strspn@plt+0x2374>
   1332c:	ldr	r1, [pc, #576]	; 13574 <strspn@plt+0x2378>
   13330:	umull	ip, r3, r3, r8
   13334:	smull	ip, r1, r1, r8
   13338:	lsr	r3, r3, #1
   1333c:	rsb	r1, r1, r8, asr #31
   13340:	add	r3, r3, r3, lsl #1
   13344:	add	r1, r1, fp
   13348:	subs	r3, r8, r3
   1334c:	sub	r6, r1, #1
   13350:	bne	134cc <strspn@plt+0x22d0>
   13354:	ldrd	r8, [sp]
   13358:	adds	r3, r8, r8
   1335c:	adc	r2, r9, r9
   13360:	adds	r3, r3, r8
   13364:	adc	r2, r2, r9
   13368:	lsl	ip, r3, #5
   1336c:	lsl	lr, r2, #5
   13370:	orr	lr, lr, r3, lsr #27
   13374:	adds	r3, r3, ip
   13378:	adc	r2, r2, lr
   1337c:	adds	r3, r8, r3
   13380:	str	r3, [sp]
   13384:	ldr	r3, [sp, #4]
   13388:	adc	r3, r3, r2
   1338c:	str	r3, [sp, #4]
   13390:	cmp	r6, #0
   13394:	blt	13118 <strspn@plt+0x1f1c>
   13398:	beq	13440 <strspn@plt+0x2244>
   1339c:	ldr	r3, [sp, #4]
   133a0:	ldr	r8, [sp, #28]
   133a4:	cmp	r3, #0
   133a8:	mov	r6, #0
   133ac:	asr	r9, r8, #31
   133b0:	mov	r7, #0
   133b4:	bne	13534 <strspn@plt+0x2338>
   133b8:	orrs	r3, r6, r7
   133bc:	bne	13440 <strspn@plt+0x2244>
   133c0:	sub	r1, r1, #3
   133c4:	ldrd	r2, [sp]
   133c8:	mov	lr, r4
   133cc:	str	r5, [sp, #8]
   133d0:	b	133e0 <strspn@plt+0x21e4>
   133d4:	orrs	ip, r6, r7
   133d8:	sub	r1, r1, #1
   133dc:	bne	13434 <strspn@plt+0x2238>
   133e0:	mul	ip, r2, r9
   133e4:	cmn	r1, #1
   133e8:	mla	ip, r8, r3, ip
   133ec:	umull	r2, r3, r2, r8
   133f0:	add	ip, ip, r3
   133f4:	mov	r3, ip
   133f8:	beq	13434 <strspn@plt+0x2238>
   133fc:	cmp	ip, #0
   13400:	mov	r6, #0
   13404:	mov	r7, #0
   13408:	beq	133d4 <strspn@plt+0x21d8>
   1340c:	umull	sl, fp, r2, r8
   13410:	umull	r4, r5, r8, ip
   13414:	mov	ip, fp
   13418:	adds	ip, r4, ip
   1341c:	mov	ip, #0
   13420:	adc	ip, r5, ip
   13424:	cmp	ip, #0
   13428:	movne	r6, #1
   1342c:	movne	r7, #0
   13430:	b	133d4 <strspn@plt+0x21d8>
   13434:	ldr	r5, [sp, #8]
   13438:	mov	r4, lr
   1343c:	strd	r2, [sp]
   13440:	ldrd	r2, [sp]
   13444:	ldr	r1, [sp, #16]
   13448:	adds	r1, r1, r2
   1344c:	str	r1, [sp, #16]
   13450:	ldr	r1, [sp, #20]
   13454:	adc	r3, r1, r3
   13458:	str	r3, [sp, #20]
   1345c:	ldrd	r2, [sp, #16]
   13460:	strd	r2, [r5]
   13464:	b	13160 <strspn@plt+0x1f64>
   13468:	mov	r4, fp
   1346c:	strd	r0, [sp, #16]
   13470:	ldr	r8, [sp, #36]	; 0x24
   13474:	ldr	fp, [sp, #32]
   13478:	mov	r5, lr
   1347c:	mov	r9, sl
   13480:	mov	r0, #0
   13484:	b	132f8 <strspn@plt+0x20fc>
   13488:	mov	r3, #1000	; 0x3e8
   1348c:	strd	sl, [sp]
   13490:	ldr	r5, [sp, #28]
   13494:	mov	sl, r9
   13498:	str	r3, [sp, #28]
   1349c:	ldr	r9, [sp, #32]
   134a0:	b	131b8 <strspn@plt+0x1fbc>
   134a4:	ldr	r6, [pc, #204]	; 13578 <strspn@plt+0x237c>
   134a8:	mov	r1, r7
   134ac:	add	r6, pc, r6
   134b0:	mov	r0, r6
   134b4:	bl	11094 <strchr@plt>
   134b8:	cmp	r0, #0
   134bc:	bne	131d8 <strspn@plt+0x1fdc>
   134c0:	b	13118 <strspn@plt+0x1f1c>
   134c4:	mov	r0, ip
   134c8:	b	1315c <strspn@plt+0x1f60>
   134cc:	cmp	r3, #1
   134d0:	bne	13390 <strspn@plt+0x2194>
   134d4:	ldrd	r8, [sp]
   134d8:	lsl	r2, r9, #2
   134dc:	lsl	r3, r8, #2
   134e0:	adds	r3, r3, r8
   134e4:	orr	r2, r2, r8, lsr #30
   134e8:	adc	r2, r2, r9
   134ec:	adds	r3, r3, r3
   134f0:	str	r3, [sp]
   134f4:	adc	r3, r2, r2
   134f8:	str	r3, [sp, #4]
   134fc:	b	13390 <strspn@plt+0x2194>
   13500:	ldr	lr, [sp, #28]
   13504:	ldr	r3, [sp, #16]
   13508:	ldr	sl, [sp, #20]
   1350c:	umull	r2, r3, r3, lr
   13510:	str	r3, [sp, #8]
   13514:	mov	r3, #0
   13518:	str	r3, [sp, #12]
   1351c:	ldrd	r2, [sp, #8]
   13520:	umlal	r2, r3, sl, lr
   13524:	cmp	r3, #0
   13528:	movne	r0, #1
   1352c:	movne	r1, #0
   13530:	b	13204 <strspn@plt+0x2008>
   13534:	ldr	r3, [sp]
   13538:	ldr	ip, [sp, #28]
   1353c:	ldr	lr, [sp, #4]
   13540:	umull	sl, fp, r3, ip
   13544:	mov	r3, #0
   13548:	mov	r2, fp
   1354c:	umlal	r2, r3, lr, ip
   13550:	cmp	r3, #0
   13554:	movne	r6, #1
   13558:	movne	r7, #0
   1355c:	b	133b8 <strspn@plt+0x21bc>
   13560:	bl	10fd4 <__stack_chk_fail@plt>
   13564:	andeq	r2, r1, r0, ror #31
   13568:	andeq	r0, r0, r8, lsl r1
   1356c:	ldrdeq	r2, [r0], -r8
   13570:	bge	feabe024 <optarg@@GLIBC_2.4+0xfea98004>
   13574:	ldrbpl	r5, [r5, #-1366]	; 0xfffffaaa
   13578:	strdeq	r1, [r0], -r8
   1357c:	mov	r2, #0
   13580:	b	12eec <strspn@plt+0x1cf0>
   13584:	push	{r4, r5, r6, lr}
   13588:	subs	r5, r0, #0
   1358c:	mov	r6, r1
   13590:	beq	135fc <strspn@plt+0x2400>
   13594:	ldrsb	r4, [r5]
   13598:	cmp	r4, #0
   1359c:	beq	13610 <strspn@plt+0x2414>
   135a0:	bl	1104c <__ctype_b_loc@plt>
   135a4:	mov	r3, r5
   135a8:	ldr	r0, [r0]
   135ac:	b	135c4 <strspn@plt+0x23c8>
   135b0:	adds	r3, r3, #1
   135b4:	beq	135fc <strspn@plt+0x2400>
   135b8:	ldrsb	r4, [r3]
   135bc:	cmp	r4, #0
   135c0:	beq	135d8 <strspn@plt+0x23dc>
   135c4:	uxtb	r4, r4
   135c8:	lsl	r4, r4, #1
   135cc:	ldrh	r2, [r0, r4]
   135d0:	tst	r2, #2048	; 0x800
   135d4:	bne	135b0 <strspn@plt+0x23b4>
   135d8:	cmp	r6, #0
   135dc:	strne	r3, [r6]
   135e0:	cmp	r5, r3
   135e4:	bcs	13608 <strspn@plt+0x240c>
   135e8:	ldrsb	r3, [r3]
   135ec:	cmp	r3, #0
   135f0:	bne	13608 <strspn@plt+0x240c>
   135f4:	mov	r0, #1
   135f8:	pop	{r4, r5, r6, pc}
   135fc:	cmp	r6, #0
   13600:	movne	r3, #0
   13604:	strne	r3, [r6]
   13608:	mov	r0, #0
   1360c:	pop	{r4, r5, r6, pc}
   13610:	cmp	r1, #0
   13614:	strne	r5, [r1]
   13618:	b	13608 <strspn@plt+0x240c>
   1361c:	push	{r4, r5, r6, lr}
   13620:	subs	r5, r0, #0
   13624:	mov	r6, r1
   13628:	beq	13694 <strspn@plt+0x2498>
   1362c:	ldrsb	r4, [r5]
   13630:	cmp	r4, #0
   13634:	beq	136a8 <strspn@plt+0x24ac>
   13638:	bl	1104c <__ctype_b_loc@plt>
   1363c:	mov	r3, r5
   13640:	ldr	r0, [r0]
   13644:	b	1365c <strspn@plt+0x2460>
   13648:	adds	r3, r3, #1
   1364c:	beq	13694 <strspn@plt+0x2498>
   13650:	ldrsb	r4, [r3]
   13654:	cmp	r4, #0
   13658:	beq	13670 <strspn@plt+0x2474>
   1365c:	uxtb	r4, r4
   13660:	lsl	r4, r4, #1
   13664:	ldrh	r2, [r0, r4]
   13668:	tst	r2, #4096	; 0x1000
   1366c:	bne	13648 <strspn@plt+0x244c>
   13670:	cmp	r6, #0
   13674:	strne	r3, [r6]
   13678:	cmp	r5, r3
   1367c:	bcs	136a0 <strspn@plt+0x24a4>
   13680:	ldrsb	r3, [r3]
   13684:	cmp	r3, #0
   13688:	bne	136a0 <strspn@plt+0x24a4>
   1368c:	mov	r0, #1
   13690:	pop	{r4, r5, r6, pc}
   13694:	cmp	r6, #0
   13698:	movne	r3, #0
   1369c:	strne	r3, [r6]
   136a0:	mov	r0, #0
   136a4:	pop	{r4, r5, r6, pc}
   136a8:	cmp	r1, #0
   136ac:	strne	r5, [r1]
   136b0:	b	136a0 <strspn@plt+0x24a4>
   136b4:	push	{r1, r2, r3}
   136b8:	ldr	r3, [pc, #188]	; 1377c <strspn@plt+0x2580>
   136bc:	ldr	r2, [pc, #188]	; 13780 <strspn@plt+0x2584>
   136c0:	add	r3, pc, r3
   136c4:	push	{r4, r5, r6, r7, r8, lr}
   136c8:	sub	sp, sp, #12
   136cc:	ldr	r7, [r3, r2]
   136d0:	ldr	r8, [sp, #36]	; 0x24
   136d4:	mov	r6, r0
   136d8:	ldr	r3, [r7]
   136dc:	add	r4, sp, #48	; 0x30
   136e0:	str	r3, [sp, #4]
   136e4:	b	13700 <strspn@plt+0x2504>
   136e8:	mov	r1, r5
   136ec:	mov	r0, r6
   136f0:	bl	10f08 <strcmp@plt>
   136f4:	add	r4, r4, #8
   136f8:	cmp	r0, #0
   136fc:	beq	13738 <strspn@plt+0x253c>
   13700:	ldr	r1, [r4, #-8]
   13704:	sub	r3, r4, #4
   13708:	cmp	r1, #0
   1370c:	str	r3, [sp]
   13710:	beq	13758 <strspn@plt+0x255c>
   13714:	ldr	r5, [r4, #-4]
   13718:	str	r4, [sp]
   1371c:	cmp	r5, #0
   13720:	beq	13758 <strspn@plt+0x255c>
   13724:	mov	r0, r6
   13728:	bl	10f08 <strcmp@plt>
   1372c:	cmp	r0, #0
   13730:	bne	136e8 <strspn@plt+0x24ec>
   13734:	mov	r0, #1
   13738:	ldr	r2, [sp, #4]
   1373c:	ldr	r3, [r7]
   13740:	cmp	r2, r3
   13744:	bne	13778 <strspn@plt+0x257c>
   13748:	add	sp, sp, #12
   1374c:	pop	{r4, r5, r6, r7, r8, lr}
   13750:	add	sp, sp, #12
   13754:	bx	lr
   13758:	ldr	r1, [pc, #36]	; 13784 <strspn@plt+0x2588>
   1375c:	mov	r3, r6
   13760:	add	r1, pc, r1
   13764:	mov	r2, r8
   13768:	ldr	r0, [r1]
   1376c:	ldr	r1, [pc, #20]	; 13788 <strspn@plt+0x258c>
   13770:	add	r1, pc, r1
   13774:	bl	11130 <errx@plt>
   13778:	bl	10fd4 <__stack_chk_fail@plt>
   1377c:	andeq	r2, r1, r4, lsl r8
   13780:	andeq	r0, r0, r8, lsl r1
   13784:	andeq	r2, r1, r0, lsr #17
   13788:	andeq	r1, r0, ip, lsl ip
   1378c:	cmp	r1, #0
   13790:	beq	137dc <strspn@plt+0x25e0>
   13794:	ldrsb	r3, [r0]
   13798:	cmp	r3, #0
   1379c:	beq	137dc <strspn@plt+0x25e0>
   137a0:	sxtb	r2, r2
   137a4:	cmp	r3, r2
   137a8:	bxeq	lr
   137ac:	add	r1, r0, r1
   137b0:	add	r3, r0, #1
   137b4:	b	137d0 <strspn@plt+0x25d4>
   137b8:	ldrsb	ip, [r3]
   137bc:	add	r3, r3, #1
   137c0:	cmp	ip, #0
   137c4:	beq	137dc <strspn@plt+0x25e0>
   137c8:	cmp	ip, r2
   137cc:	bxeq	lr
   137d0:	cmp	r3, r1
   137d4:	mov	r0, r3
   137d8:	bne	137b8 <strspn@plt+0x25bc>
   137dc:	mov	r0, #0
   137e0:	bx	lr
   137e4:	push	{r4, r5, r6, lr}
   137e8:	mov	r2, #10
   137ec:	mov	r4, r0
   137f0:	mov	r5, r1
   137f4:	bl	12ea8 <strspn@plt+0x1cac>
   137f8:	cmp	r0, #65536	; 0x10000
   137fc:	bcs	13808 <strspn@plt+0x260c>
   13800:	uxth	r0, r0
   13804:	pop	{r4, r5, r6, pc}
   13808:	mov	r1, r5
   1380c:	mov	r0, r4
   13810:	bl	12e68 <strspn@plt+0x1c6c>
   13814:	push	{r4, r5, r6, lr}
   13818:	mov	r2, #16
   1381c:	mov	r4, r0
   13820:	mov	r5, r1
   13824:	bl	12ea8 <strspn@plt+0x1cac>
   13828:	cmp	r0, #65536	; 0x10000
   1382c:	bcs	13838 <strspn@plt+0x263c>
   13830:	uxth	r0, r0
   13834:	pop	{r4, r5, r6, pc}
   13838:	mov	r1, r5
   1383c:	mov	r0, r4
   13840:	bl	12e68 <strspn@plt+0x1c6c>
   13844:	mov	r2, #10
   13848:	b	12ea8 <strspn@plt+0x1cac>
   1384c:	mov	r2, #16
   13850:	b	12ea8 <strspn@plt+0x1cac>
   13854:	ldr	r2, [pc, #236]	; 13948 <strspn@plt+0x274c>
   13858:	ldr	ip, [pc, #236]	; 1394c <strspn@plt+0x2750>
   1385c:	add	r2, pc, r2
   13860:	push	{r4, r5, r6, r7, r8, lr}
   13864:	sub	sp, sp, #8
   13868:	ldr	r7, [r2, ip]
   1386c:	mov	r5, #0
   13870:	mov	r4, r0
   13874:	ldr	r3, [r7]
   13878:	mov	r8, r1
   1387c:	str	r5, [sp]
   13880:	str	r3, [sp, #4]
   13884:	bl	110ac <__errno_location@plt>
   13888:	cmp	r4, r5
   1388c:	str	r5, [r0]
   13890:	beq	138a0 <strspn@plt+0x26a4>
   13894:	ldrsb	r3, [r4]
   13898:	cmp	r3, r5
   1389c:	bne	138c0 <strspn@plt+0x26c4>
   138a0:	ldr	r1, [pc, #168]	; 13950 <strspn@plt+0x2754>
   138a4:	mov	r3, r4
   138a8:	add	r1, pc, r1
   138ac:	mov	r2, r8
   138b0:	ldr	r0, [r1]
   138b4:	ldr	r1, [pc, #152]	; 13954 <strspn@plt+0x2758>
   138b8:	add	r1, pc, r1
   138bc:	bl	11130 <errx@plt>
   138c0:	mov	r6, r0
   138c4:	mov	r2, #10
   138c8:	mov	r3, r5
   138cc:	mov	r1, sp
   138d0:	mov	r0, r4
   138d4:	bl	11178 <__strtoll_internal@plt>
   138d8:	ldr	r2, [r6]
   138dc:	cmp	r2, r5
   138e0:	bne	1391c <strspn@plt+0x2720>
   138e4:	ldr	r3, [sp]
   138e8:	cmp	r3, r4
   138ec:	beq	138a0 <strspn@plt+0x26a4>
   138f0:	cmp	r3, r5
   138f4:	beq	13904 <strspn@plt+0x2708>
   138f8:	ldrsb	r3, [r3]
   138fc:	cmp	r3, r5
   13900:	bne	138a0 <strspn@plt+0x26a4>
   13904:	ldr	r2, [sp, #4]
   13908:	ldr	r3, [r7]
   1390c:	cmp	r2, r3
   13910:	bne	13944 <strspn@plt+0x2748>
   13914:	add	sp, sp, #8
   13918:	pop	{r4, r5, r6, r7, r8, pc}
   1391c:	ldr	r3, [pc, #52]	; 13958 <strspn@plt+0x275c>
   13920:	cmp	r2, #34	; 0x22
   13924:	add	r3, pc, r3
   13928:	ldr	r0, [r3]
   1392c:	bne	138a0 <strspn@plt+0x26a4>
   13930:	ldr	r1, [pc, #36]	; 1395c <strspn@plt+0x2760>
   13934:	mov	r3, r4
   13938:	mov	r2, r8
   1393c:	add	r1, pc, r1
   13940:	bl	10fec <err@plt>
   13944:	bl	10fd4 <__stack_chk_fail@plt>
   13948:	andeq	r2, r1, r8, ror r6
   1394c:	andeq	r0, r0, r8, lsl r1
   13950:	andeq	r2, r1, r8, asr r7
   13954:	ldrdeq	r1, [r0], -r4
   13958:	ldrdeq	r2, [r1], -ip
   1395c:	andeq	r1, r0, r0, asr sl
   13960:	push	{r4, r5, r6, r7, r8, lr}
   13964:	mov	r7, r0
   13968:	mov	r6, r1
   1396c:	bl	13854 <strspn@plt+0x2658>
   13970:	mov	r3, #0
   13974:	mvn	r2, #0
   13978:	adds	r4, r0, #-2147483648	; 0x80000000
   1397c:	adc	r5, r1, #0
   13980:	cmp	r5, r3
   13984:	cmpeq	r4, r2
   13988:	popls	{r4, r5, r6, r7, r8, pc}
   1398c:	bl	110ac <__errno_location@plt>
   13990:	ldr	ip, [pc, #32]	; 139b8 <strspn@plt+0x27bc>
   13994:	ldr	r1, [pc, #32]	; 139bc <strspn@plt+0x27c0>
   13998:	add	ip, pc, ip
   1399c:	mov	lr, #34	; 0x22
   139a0:	mov	r3, r7
   139a4:	mov	r2, r6
   139a8:	add	r1, pc, r1
   139ac:	str	lr, [r0]
   139b0:	ldr	r0, [ip]
   139b4:	bl	10fec <err@plt>
   139b8:	andeq	r2, r1, r8, ror #12
   139bc:	andeq	r1, r0, r4, ror #19
   139c0:	push	{r4, r5, r6, lr}
   139c4:	mov	r5, r0
   139c8:	mov	r4, r1
   139cc:	bl	13960 <strspn@plt+0x2764>
   139d0:	add	r3, r0, #32768	; 0x8000
   139d4:	cmp	r3, #65536	; 0x10000
   139d8:	bcs	139e4 <strspn@plt+0x27e8>
   139dc:	sxth	r0, r0
   139e0:	pop	{r4, r5, r6, pc}
   139e4:	bl	110ac <__errno_location@plt>
   139e8:	ldr	ip, [pc, #32]	; 13a10 <strspn@plt+0x2814>
   139ec:	ldr	r1, [pc, #32]	; 13a14 <strspn@plt+0x2818>
   139f0:	add	ip, pc, ip
   139f4:	mov	lr, #34	; 0x22
   139f8:	mov	r3, r5
   139fc:	mov	r2, r4
   13a00:	add	r1, pc, r1
   13a04:	str	lr, [r0]
   13a08:	ldr	r0, [ip]
   13a0c:	bl	10fec <err@plt>
   13a10:	andeq	r2, r1, r0, lsl r6
   13a14:	andeq	r1, r0, ip, lsl #19
   13a18:	mov	r2, #10
   13a1c:	b	12d54 <strspn@plt+0x1b58>
   13a20:	mov	r2, #16
   13a24:	b	12d54 <strspn@plt+0x1b58>
   13a28:	ldr	r2, [pc, #228]	; 13b14 <strspn@plt+0x2918>
   13a2c:	ldr	r3, [pc, #228]	; 13b18 <strspn@plt+0x291c>
   13a30:	add	r2, pc, r2
   13a34:	push	{r4, r5, r6, r7, r8, lr}
   13a38:	sub	sp, sp, #8
   13a3c:	ldr	r7, [r2, r3]
   13a40:	mov	r5, #0
   13a44:	mov	r4, r0
   13a48:	ldr	r3, [r7]
   13a4c:	mov	r8, r1
   13a50:	str	r5, [sp]
   13a54:	str	r3, [sp, #4]
   13a58:	bl	110ac <__errno_location@plt>
   13a5c:	cmp	r4, r5
   13a60:	str	r5, [r0]
   13a64:	beq	13a74 <strspn@plt+0x2878>
   13a68:	ldrsb	r3, [r4]
   13a6c:	cmp	r3, r5
   13a70:	bne	13a94 <strspn@plt+0x2898>
   13a74:	ldr	r1, [pc, #160]	; 13b1c <strspn@plt+0x2920>
   13a78:	mov	r3, r4
   13a7c:	add	r1, pc, r1
   13a80:	mov	r2, r8
   13a84:	ldr	r0, [r1]
   13a88:	ldr	r1, [pc, #144]	; 13b20 <strspn@plt+0x2924>
   13a8c:	add	r1, pc, r1
   13a90:	bl	11130 <errx@plt>
   13a94:	mov	r6, r0
   13a98:	mov	r1, sp
   13a9c:	mov	r0, r4
   13aa0:	bl	110f4 <strtod@plt>
   13aa4:	ldr	r2, [r6]
   13aa8:	cmp	r2, r5
   13aac:	bne	13ae8 <strspn@plt+0x28ec>
   13ab0:	ldr	r3, [sp]
   13ab4:	cmp	r3, r4
   13ab8:	beq	13a74 <strspn@plt+0x2878>
   13abc:	cmp	r3, r5
   13ac0:	beq	13ad0 <strspn@plt+0x28d4>
   13ac4:	ldrsb	r3, [r3]
   13ac8:	cmp	r3, r5
   13acc:	bne	13a74 <strspn@plt+0x2878>
   13ad0:	ldr	r2, [sp, #4]
   13ad4:	ldr	r3, [r7]
   13ad8:	cmp	r2, r3
   13adc:	bne	13b10 <strspn@plt+0x2914>
   13ae0:	add	sp, sp, #8
   13ae4:	pop	{r4, r5, r6, r7, r8, pc}
   13ae8:	ldr	r3, [pc, #52]	; 13b24 <strspn@plt+0x2928>
   13aec:	cmp	r2, #34	; 0x22
   13af0:	add	r3, pc, r3
   13af4:	ldr	r0, [r3]
   13af8:	bne	13a74 <strspn@plt+0x2878>
   13afc:	ldr	r1, [pc, #36]	; 13b28 <strspn@plt+0x292c>
   13b00:	mov	r3, r4
   13b04:	mov	r2, r8
   13b08:	add	r1, pc, r1
   13b0c:	bl	10fec <err@plt>
   13b10:	bl	10fd4 <__stack_chk_fail@plt>
   13b14:	andeq	r2, r1, r4, lsr #9
   13b18:	andeq	r0, r0, r8, lsl r1
   13b1c:	andeq	r2, r1, r4, lsl #11
   13b20:	andeq	r1, r0, r0, lsl #18
   13b24:	andeq	r2, r1, r0, lsl r5
   13b28:	andeq	r1, r0, r4, lsl #17
   13b2c:	ldr	r2, [pc, #232]	; 13c1c <strspn@plt+0x2a20>
   13b30:	ldr	r3, [pc, #232]	; 13c20 <strspn@plt+0x2a24>
   13b34:	add	r2, pc, r2
   13b38:	push	{r4, r5, r6, r7, r8, lr}
   13b3c:	sub	sp, sp, #8
   13b40:	ldr	r7, [r2, r3]
   13b44:	mov	r5, #0
   13b48:	mov	r4, r0
   13b4c:	ldr	r3, [r7]
   13b50:	mov	r8, r1
   13b54:	str	r5, [sp]
   13b58:	str	r3, [sp, #4]
   13b5c:	bl	110ac <__errno_location@plt>
   13b60:	cmp	r4, r5
   13b64:	str	r5, [r0]
   13b68:	beq	13b78 <strspn@plt+0x297c>
   13b6c:	ldrsb	r3, [r4]
   13b70:	cmp	r3, r5
   13b74:	bne	13b98 <strspn@plt+0x299c>
   13b78:	ldr	r1, [pc, #164]	; 13c24 <strspn@plt+0x2a28>
   13b7c:	mov	r3, r4
   13b80:	add	r1, pc, r1
   13b84:	mov	r2, r8
   13b88:	ldr	r0, [r1]
   13b8c:	ldr	r1, [pc, #148]	; 13c28 <strspn@plt+0x2a2c>
   13b90:	add	r1, pc, r1
   13b94:	bl	11130 <errx@plt>
   13b98:	mov	r6, r0
   13b9c:	mov	r2, #10
   13ba0:	mov	r1, sp
   13ba4:	mov	r0, r4
   13ba8:	bl	10f14 <strtol@plt>
   13bac:	ldr	r2, [r6]
   13bb0:	cmp	r2, r5
   13bb4:	bne	13bf0 <strspn@plt+0x29f4>
   13bb8:	ldr	r3, [sp]
   13bbc:	cmp	r3, r4
   13bc0:	beq	13b78 <strspn@plt+0x297c>
   13bc4:	cmp	r3, r5
   13bc8:	beq	13bd8 <strspn@plt+0x29dc>
   13bcc:	ldrsb	r3, [r3]
   13bd0:	cmp	r3, r5
   13bd4:	bne	13b78 <strspn@plt+0x297c>
   13bd8:	ldr	r2, [sp, #4]
   13bdc:	ldr	r3, [r7]
   13be0:	cmp	r2, r3
   13be4:	bne	13c18 <strspn@plt+0x2a1c>
   13be8:	add	sp, sp, #8
   13bec:	pop	{r4, r5, r6, r7, r8, pc}
   13bf0:	ldr	r3, [pc, #52]	; 13c2c <strspn@plt+0x2a30>
   13bf4:	cmp	r2, #34	; 0x22
   13bf8:	add	r3, pc, r3
   13bfc:	ldr	r0, [r3]
   13c00:	bne	13b78 <strspn@plt+0x297c>
   13c04:	ldr	r1, [pc, #36]	; 13c30 <strspn@plt+0x2a34>
   13c08:	mov	r3, r4
   13c0c:	mov	r2, r8
   13c10:	add	r1, pc, r1
   13c14:	bl	10fec <err@plt>
   13c18:	bl	10fd4 <__stack_chk_fail@plt>
   13c1c:	andeq	r2, r1, r0, lsr #7
   13c20:	andeq	r0, r0, r8, lsl r1
   13c24:	andeq	r2, r1, r0, lsl #9
   13c28:	strdeq	r1, [r0], -ip
   13c2c:	andeq	r2, r1, r8, lsl #8
   13c30:	andeq	r1, r0, ip, ror r7
   13c34:	ldr	r2, [pc, #232]	; 13d24 <strspn@plt+0x2b28>
   13c38:	ldr	r3, [pc, #232]	; 13d28 <strspn@plt+0x2b2c>
   13c3c:	add	r2, pc, r2
   13c40:	push	{r4, r5, r6, r7, r8, lr}
   13c44:	sub	sp, sp, #8
   13c48:	ldr	r7, [r2, r3]
   13c4c:	mov	r5, #0
   13c50:	mov	r4, r0
   13c54:	ldr	r3, [r7]
   13c58:	mov	r8, r1
   13c5c:	str	r5, [sp]
   13c60:	str	r3, [sp, #4]
   13c64:	bl	110ac <__errno_location@plt>
   13c68:	cmp	r4, r5
   13c6c:	str	r5, [r0]
   13c70:	beq	13c80 <strspn@plt+0x2a84>
   13c74:	ldrsb	r3, [r4]
   13c78:	cmp	r3, r5
   13c7c:	bne	13ca0 <strspn@plt+0x2aa4>
   13c80:	ldr	r1, [pc, #164]	; 13d2c <strspn@plt+0x2b30>
   13c84:	mov	r3, r4
   13c88:	add	r1, pc, r1
   13c8c:	mov	r2, r8
   13c90:	ldr	r0, [r1]
   13c94:	ldr	r1, [pc, #148]	; 13d30 <strspn@plt+0x2b34>
   13c98:	add	r1, pc, r1
   13c9c:	bl	11130 <errx@plt>
   13ca0:	mov	r6, r0
   13ca4:	mov	r2, #10
   13ca8:	mov	r1, sp
   13cac:	mov	r0, r4
   13cb0:	bl	1107c <strtoul@plt>
   13cb4:	ldr	r2, [r6]
   13cb8:	cmp	r2, r5
   13cbc:	bne	13cf8 <strspn@plt+0x2afc>
   13cc0:	ldr	r3, [sp]
   13cc4:	cmp	r3, r4
   13cc8:	beq	13c80 <strspn@plt+0x2a84>
   13ccc:	cmp	r3, r5
   13cd0:	beq	13ce0 <strspn@plt+0x2ae4>
   13cd4:	ldrsb	r3, [r3]
   13cd8:	cmp	r3, r5
   13cdc:	bne	13c80 <strspn@plt+0x2a84>
   13ce0:	ldr	r2, [sp, #4]
   13ce4:	ldr	r3, [r7]
   13ce8:	cmp	r2, r3
   13cec:	bne	13d20 <strspn@plt+0x2b24>
   13cf0:	add	sp, sp, #8
   13cf4:	pop	{r4, r5, r6, r7, r8, pc}
   13cf8:	ldr	r3, [pc, #52]	; 13d34 <strspn@plt+0x2b38>
   13cfc:	cmp	r2, #34	; 0x22
   13d00:	add	r3, pc, r3
   13d04:	ldr	r0, [r3]
   13d08:	bne	13c80 <strspn@plt+0x2a84>
   13d0c:	ldr	r1, [pc, #36]	; 13d38 <strspn@plt+0x2b3c>
   13d10:	mov	r3, r4
   13d14:	mov	r2, r8
   13d18:	add	r1, pc, r1
   13d1c:	bl	10fec <err@plt>
   13d20:	bl	10fd4 <__stack_chk_fail@plt>
   13d24:	muleq	r1, r8, r2
   13d28:	andeq	r0, r0, r8, lsl r1
   13d2c:	andeq	r2, r1, r8, ror r3
   13d30:	strdeq	r1, [r0], -r4
   13d34:	andeq	r2, r1, r0, lsl #6
   13d38:	andeq	r1, r0, r4, ror r6
   13d3c:	ldr	r3, [pc, #140]	; 13dd0 <strspn@plt+0x2bd4>
   13d40:	ldr	r2, [pc, #140]	; 13dd4 <strspn@plt+0x2bd8>
   13d44:	add	r3, pc, r3
   13d48:	push	{r4, r5, r6, lr}
   13d4c:	sub	sp, sp, #16
   13d50:	ldr	r4, [r3, r2]
   13d54:	mov	r5, r1
   13d58:	mov	r1, sp
   13d5c:	ldr	r3, [r4]
   13d60:	mov	r6, r0
   13d64:	str	r3, [sp, #12]
   13d68:	bl	1357c <strspn@plt+0x2380>
   13d6c:	cmp	r0, #0
   13d70:	beq	13db0 <strspn@plt+0x2bb4>
   13d74:	bl	110ac <__errno_location@plt>
   13d78:	ldr	r3, [pc, #88]	; 13dd8 <strspn@plt+0x2bdc>
   13d7c:	mov	r2, r5
   13d80:	ldr	r1, [pc, r3]
   13d84:	ldr	r3, [r0]
   13d88:	mov	r0, r1
   13d8c:	cmp	r3, #0
   13d90:	mov	r3, r6
   13d94:	beq	13da4 <strspn@plt+0x2ba8>
   13d98:	ldr	r1, [pc, #60]	; 13ddc <strspn@plt+0x2be0>
   13d9c:	add	r1, pc, r1
   13da0:	bl	10fec <err@plt>
   13da4:	ldr	r1, [pc, #52]	; 13de0 <strspn@plt+0x2be4>
   13da8:	add	r1, pc, r1
   13dac:	bl	11130 <errx@plt>
   13db0:	ldr	r2, [sp, #12]
   13db4:	ldr	r3, [r4]
   13db8:	ldrd	r0, [sp]
   13dbc:	cmp	r2, r3
   13dc0:	bne	13dcc <strspn@plt+0x2bd0>
   13dc4:	add	sp, sp, #16
   13dc8:	pop	{r4, r5, r6, pc}
   13dcc:	bl	10fd4 <__stack_chk_fail@plt>
   13dd0:	muleq	r1, r0, r1
   13dd4:	andeq	r0, r0, r8, lsl r1
   13dd8:	andeq	r2, r1, r0, lsl #5
   13ddc:	strdeq	r1, [r0], -r0
   13de0:	andeq	r1, r0, r4, ror #11
   13de4:	push	{r4, lr}
   13de8:	mov	r4, r1
   13dec:	mov	r1, r2
   13df0:	bl	13a28 <strspn@plt+0x282c>
   13df4:	vldr	d6, [pc, #28]	; 13e18 <strspn@plt+0x2c1c>
   13df8:	vcvt.s32.f64	s15, d0
   13dfc:	vcvt.f64.s32	d5, s15
   13e00:	vstr	s15, [r4]
   13e04:	vsub.f64	d0, d0, d5
   13e08:	vmul.f64	d0, d0, d6
   13e0c:	vcvt.s32.f64	s0, d0
   13e10:	vstr	s0, [r4, #4]
   13e14:	pop	{r4, pc}
   13e18:	andeq	r0, r0, r0
   13e1c:	smlawbmi	lr, r0, r4, r8
   13e20:	and	r2, r0, #61440	; 0xf000
   13e24:	cmp	r2, #16384	; 0x4000
   13e28:	moveq	r2, r1
   13e2c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13e30:	moveq	sl, #100	; 0x64
   13e34:	mov	r3, r0
   13e38:	add	r9, r1, #1
   13e3c:	add	r8, r1, #2
   13e40:	add	r7, r1, #3
   13e44:	add	r6, r1, #4
   13e48:	add	r5, r1, #5
   13e4c:	add	r4, r1, #6
   13e50:	add	lr, r1, #7
   13e54:	add	ip, r1, #8
   13e58:	add	r0, r1, #9
   13e5c:	strbeq	sl, [r2], #10
   13e60:	beq	13f04 <strspn@plt+0x2d08>
   13e64:	cmp	r2, #40960	; 0xa000
   13e68:	moveq	r2, r1
   13e6c:	moveq	sl, #108	; 0x6c
   13e70:	strbeq	sl, [r2], #10
   13e74:	beq	13f04 <strspn@plt+0x2d08>
   13e78:	cmp	r2, #8192	; 0x2000
   13e7c:	moveq	r2, r1
   13e80:	moveq	sl, #99	; 0x63
   13e84:	strbeq	sl, [r2], #10
   13e88:	beq	13f04 <strspn@plt+0x2d08>
   13e8c:	cmp	r2, #24576	; 0x6000
   13e90:	moveq	r2, r1
   13e94:	moveq	sl, #98	; 0x62
   13e98:	strbeq	sl, [r2], #10
   13e9c:	beq	13f04 <strspn@plt+0x2d08>
   13ea0:	cmp	r2, #49152	; 0xc000
   13ea4:	moveq	r2, r1
   13ea8:	moveq	sl, #115	; 0x73
   13eac:	strbeq	sl, [r2], #10
   13eb0:	beq	13f04 <strspn@plt+0x2d08>
   13eb4:	cmp	r2, #4096	; 0x1000
   13eb8:	moveq	r2, r1
   13ebc:	moveq	sl, #112	; 0x70
   13ec0:	strbeq	sl, [r2], #10
   13ec4:	beq	13f04 <strspn@plt+0x2d08>
   13ec8:	cmp	r2, #32768	; 0x8000
   13ecc:	moveq	r2, r1
   13ed0:	moveq	sl, #45	; 0x2d
   13ed4:	strbeq	sl, [r2], #10
   13ed8:	beq	13f04 <strspn@plt+0x2d08>
   13edc:	mov	r2, r0
   13ee0:	mov	r0, ip
   13ee4:	mov	ip, lr
   13ee8:	mov	lr, r4
   13eec:	mov	r4, r5
   13ef0:	mov	r5, r6
   13ef4:	mov	r6, r7
   13ef8:	mov	r7, r8
   13efc:	mov	r8, r9
   13f00:	mov	r9, r1
   13f04:	tst	r3, #256	; 0x100
   13f08:	movne	fp, #114	; 0x72
   13f0c:	moveq	fp, #45	; 0x2d
   13f10:	tst	r3, #128	; 0x80
   13f14:	movne	sl, #119	; 0x77
   13f18:	moveq	sl, #45	; 0x2d
   13f1c:	tst	r3, #2048	; 0x800
   13f20:	strb	fp, [r9]
   13f24:	and	r9, r3, #64	; 0x40
   13f28:	strb	sl, [r8]
   13f2c:	beq	13fc8 <strspn@plt+0x2dcc>
   13f30:	cmp	r9, #0
   13f34:	movne	r9, #115	; 0x73
   13f38:	moveq	r9, #83	; 0x53
   13f3c:	tst	r3, #32
   13f40:	movne	r8, #114	; 0x72
   13f44:	moveq	r8, #45	; 0x2d
   13f48:	tst	r3, #16
   13f4c:	strb	r9, [r7]
   13f50:	movne	r7, #119	; 0x77
   13f54:	moveq	r7, #45	; 0x2d
   13f58:	tst	r3, #1024	; 0x400
   13f5c:	strb	r8, [r6]
   13f60:	and	r6, r3, #8
   13f64:	strb	r7, [r5]
   13f68:	beq	13fd8 <strspn@plt+0x2ddc>
   13f6c:	cmp	r6, #0
   13f70:	movne	r6, #115	; 0x73
   13f74:	moveq	r6, #83	; 0x53
   13f78:	tst	r3, #4
   13f7c:	movne	r5, #114	; 0x72
   13f80:	moveq	r5, #45	; 0x2d
   13f84:	tst	r3, #2
   13f88:	strb	r6, [r4]
   13f8c:	movne	r4, #119	; 0x77
   13f90:	moveq	r4, #45	; 0x2d
   13f94:	tst	r3, #512	; 0x200
   13f98:	strb	r5, [lr]
   13f9c:	and	r3, r3, #1
   13fa0:	strb	r4, [ip]
   13fa4:	beq	13fe8 <strspn@plt+0x2dec>
   13fa8:	cmp	r3, #0
   13fac:	movne	ip, #116	; 0x74
   13fb0:	moveq	ip, #84	; 0x54
   13fb4:	mov	r3, #0
   13fb8:	strb	ip, [r0]
   13fbc:	mov	r0, r1
   13fc0:	strb	r3, [r2]
   13fc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13fc8:	cmp	r9, #0
   13fcc:	movne	r9, #120	; 0x78
   13fd0:	moveq	r9, #45	; 0x2d
   13fd4:	b	13f3c <strspn@plt+0x2d40>
   13fd8:	cmp	r6, #0
   13fdc:	movne	r6, #120	; 0x78
   13fe0:	moveq	r6, #45	; 0x2d
   13fe4:	b	13f78 <strspn@plt+0x2d7c>
   13fe8:	cmp	r3, #0
   13fec:	movne	ip, #120	; 0x78
   13ff0:	moveq	ip, #45	; 0x2d
   13ff4:	b	13fb4 <strspn@plt+0x2db8>
   13ff8:	ldr	r1, [pc, #680]	; 142a8 <strspn@plt+0x30ac>
   13ffc:	ldr	ip, [pc, #680]	; 142ac <strspn@plt+0x30b0>
   14000:	add	r1, pc, r1
   14004:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14008:	sub	sp, sp, #108	; 0x6c
   1400c:	ldr	r8, [r1, ip]
   14010:	tst	r0, #2
   14014:	strd	r2, [sp, #32]
   14018:	ldr	r1, [r8]
   1401c:	addeq	r9, sp, #60	; 0x3c
   14020:	str	r1, [sp, #100]	; 0x64
   14024:	ldrd	r2, [sp, #32]
   14028:	movne	r1, #32
   1402c:	strbne	r1, [sp, #60]	; 0x3c
   14030:	addne	ip, sp, #61	; 0x3d
   14034:	addne	r9, sp, #60	; 0x3c
   14038:	moveq	ip, r9
   1403c:	mov	r1, #10
   14040:	mov	sl, #1
   14044:	sub	lr, r1, #32
   14048:	lsl	r4, sl, r1
   1404c:	lsl	r5, sl, lr
   14050:	rsb	lr, r1, #32
   14054:	orr	r5, r5, sl, lsr lr
   14058:	cmp	r3, r5
   1405c:	cmpeq	r2, r4
   14060:	bcc	1421c <strspn@plt+0x3020>
   14064:	add	r1, r1, #10
   14068:	cmp	r1, #70	; 0x46
   1406c:	bne	14044 <strspn@plt+0x2e48>
   14070:	mov	lr, ip
   14074:	strd	r2, [sp, #32]
   14078:	mov	r4, r2
   1407c:	tst	r0, #1
   14080:	mov	r2, #69	; 0x45
   14084:	bic	r5, r3, #-268435456	; 0xf0000000
   14088:	lsr	sl, r3, #28
   1408c:	strb	r2, [lr], #1
   14090:	bne	14204 <strspn@plt+0x3008>
   14094:	orrs	r3, r4, r5
   14098:	mov	r3, #0
   1409c:	strb	r3, [lr]
   140a0:	beq	14244 <strspn@plt+0x3048>
   140a4:	sub	r2, r1, #20
   140a8:	rsb	r0, r2, #32
   140ac:	lsr	r3, r4, r2
   140b0:	sub	r1, r1, #52	; 0x34
   140b4:	orr	r3, r3, r5, lsl r0
   140b8:	orr	r3, r3, r5, lsr r1
   140bc:	lsr	r2, r5, r2
   140c0:	adds	r6, r3, #50	; 0x32
   140c4:	adc	r7, r2, #0
   140c8:	mov	r3, #0
   140cc:	mov	r2, #100	; 0x64
   140d0:	mov	r0, r6
   140d4:	mov	r1, r7
   140d8:	bl	14e08 <strspn@plt+0x3c0c>
   140dc:	cmp	r1, #0
   140e0:	cmpeq	r0, #10
   140e4:	mov	r2, r0
   140e8:	mov	r3, r1
   140ec:	addeq	sl, sl, #1
   140f0:	beq	14244 <strspn@plt+0x3048>
   140f4:	cmp	r7, #0
   140f8:	cmpeq	r6, #99	; 0x63
   140fc:	strd	r2, [sp, #32]
   14100:	bls	14244 <strspn@plt+0x3048>
   14104:	bl	11154 <localeconv@plt>
   14108:	ldrd	r2, [sp, #32]
   1410c:	cmp	r0, #0
   14110:	beq	1428c <strspn@plt+0x3090>
   14114:	ldr	r0, [r0]
   14118:	cmp	r0, #0
   1411c:	beq	14298 <strspn@plt+0x309c>
   14120:	ldrsb	r1, [r0]
   14124:	cmp	r1, #0
   14128:	ldreq	r0, [pc, #384]	; 142b0 <strspn@plt+0x30b4>
   1412c:	addeq	r0, pc, r0
   14130:	ldr	r1, [pc, #380]	; 142b4 <strspn@plt+0x30b8>
   14134:	strd	r2, [sp, #16]
   14138:	add	r1, pc, r1
   1413c:	add	r4, sp, #68	; 0x44
   14140:	mov	r3, #32
   14144:	str	r0, [sp, #8]
   14148:	str	r1, [sp]
   1414c:	str	r9, [sp, #24]
   14150:	str	sl, [sp, #4]
   14154:	mov	r0, r4
   14158:	mov	r1, r3
   1415c:	mov	r2, #1
   14160:	bl	111f0 <__snprintf_chk@plt>
   14164:	b	1426c <strspn@plt+0x3070>
   14168:	ldr	r4, [pc, #328]	; 142b8 <strspn@plt+0x30bc>
   1416c:	mvn	sl, #0
   14170:	ldr	fp, [pc, #324]	; 142bc <strspn@plt+0x30c0>
   14174:	umull	r2, r3, lr, r4
   14178:	sub	r4, r1, #42	; 0x2a
   1417c:	strd	r2, [sp, #40]	; 0x28
   14180:	ldr	r3, [sp, #44]	; 0x2c
   14184:	lsl	r2, sl, lr
   14188:	lsr	r3, r3, #3
   1418c:	str	r3, [sp, #52]	; 0x34
   14190:	ldr	r3, [sp, #32]
   14194:	str	r4, [sp, #48]	; 0x30
   14198:	orr	r4, r2, sl, lsl r4
   1419c:	lsr	r2, r3, lr
   141a0:	mov	r3, r2
   141a4:	ldr	r2, [sp, #52]	; 0x34
   141a8:	add	fp, pc, fp
   141ac:	str	r4, [sp, #40]	; 0x28
   141b0:	ldrsb	fp, [fp, r2]
   141b4:	mov	r2, r3
   141b8:	ldr	r3, [sp, #36]	; 0x24
   141bc:	rsb	r5, lr, #32
   141c0:	ldr	r4, [sp, #40]	; 0x28
   141c4:	orr	r2, r2, r3, lsl r5
   141c8:	orr	r4, r4, sl, lsr r5
   141cc:	ldr	r3, [sp, #32]
   141d0:	str	r4, [sp, #40]	; 0x28
   141d4:	cmp	r0, #0
   141d8:	bic	r4, r3, sl, lsl lr
   141dc:	ldr	r0, [sp, #36]	; 0x24
   141e0:	ldr	r3, [sp, #48]	; 0x30
   141e4:	mov	lr, ip
   141e8:	orr	sl, r2, r0, lsr r3
   141ec:	ldr	r3, [sp, #40]	; 0x28
   141f0:	strb	fp, [lr], #1
   141f4:	bic	r5, r0, r3
   141f8:	beq	14094 <strspn@plt+0x2e98>
   141fc:	cmp	fp, #66	; 0x42
   14200:	beq	14094 <strspn@plt+0x2e98>
   14204:	mov	r3, #105	; 0x69
   14208:	strb	r3, [ip, #1]
   1420c:	mov	r3, #66	; 0x42
   14210:	add	lr, ip, #3
   14214:	strb	r3, [ip, #2]
   14218:	b	14094 <strspn@plt+0x2e98>
   1421c:	subs	lr, r1, #10
   14220:	strd	r2, [sp, #32]
   14224:	and	r0, r0, #1
   14228:	bne	14168 <strspn@plt+0x2f6c>
   1422c:	ldr	sl, [sp, #32]
   14230:	cmp	r0, #0
   14234:	movne	r0, lr
   14238:	mov	r3, #66	; 0x42
   1423c:	strb	r0, [ip, #1]
   14240:	strb	r3, [ip]
   14244:	ldr	r2, [pc, #116]	; 142c0 <strspn@plt+0x30c4>
   14248:	add	r4, sp, #68	; 0x44
   1424c:	add	r2, pc, r2
   14250:	mov	r3, #32
   14254:	stm	sp, {r2, sl}
   14258:	str	r9, [sp, #8]
   1425c:	mov	r0, r4
   14260:	mov	r1, r3
   14264:	mov	r2, #1
   14268:	bl	111f0 <__snprintf_chk@plt>
   1426c:	mov	r0, r4
   14270:	bl	10fc8 <strdup@plt>
   14274:	ldr	r2, [sp, #100]	; 0x64
   14278:	ldr	r3, [r8]
   1427c:	cmp	r2, r3
   14280:	bne	142a4 <strspn@plt+0x30a8>
   14284:	add	sp, sp, #108	; 0x6c
   14288:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1428c:	ldr	r0, [pc, #48]	; 142c4 <strspn@plt+0x30c8>
   14290:	add	r0, pc, r0
   14294:	b	14130 <strspn@plt+0x2f34>
   14298:	ldr	r0, [pc, #40]	; 142c8 <strspn@plt+0x30cc>
   1429c:	add	r0, pc, r0
   142a0:	b	14130 <strspn@plt+0x2f34>
   142a4:	bl	10fd4 <__stack_chk_fail@plt>
   142a8:	ldrdeq	r1, [r1], -r4
   142ac:	andeq	r0, r0, r8, lsl r1
   142b0:	andeq	r1, r0, r4, lsl #5
   142b4:	andeq	r1, r0, r4, lsl #5
   142b8:	stclgt	12, cr12, [ip], {205}	; 0xcd
   142bc:	andeq	r1, r0, ip, lsl #4
   142c0:	andeq	r1, r0, ip, ror r1
   142c4:	andeq	r1, r0, r0, lsr #2
   142c8:	andeq	r1, r0, r4, lsl r1
   142cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   142d0:	subs	r4, r0, #0
   142d4:	beq	143a4 <strspn@plt+0x31a8>
   142d8:	ldrsb	lr, [r4]
   142dc:	cmp	lr, #0
   142e0:	beq	143a4 <strspn@plt+0x31a8>
   142e4:	cmp	r1, #0
   142e8:	clz	ip, r2
   142ec:	lsr	ip, ip, #5
   142f0:	moveq	r0, #1
   142f4:	movne	r0, ip
   142f8:	cmp	r3, #0
   142fc:	moveq	r0, #1
   14300:	cmp	r0, #0
   14304:	bne	143a4 <strspn@plt+0x31a8>
   14308:	mov	r8, r3
   1430c:	mov	r7, r2
   14310:	mov	r9, r1
   14314:	mov	r5, r0
   14318:	b	14374 <strspn@plt+0x3178>
   1431c:	cmp	r3, #0
   14320:	bne	14360 <strspn@plt+0x3164>
   14324:	cmn	r4, #1
   14328:	add	r6, r4, #1
   1432c:	beq	143ac <strspn@plt+0x31b0>
   14330:	cmp	r0, r6
   14334:	bcs	143a4 <strspn@plt+0x31a8>
   14338:	sub	r1, r6, r0
   1433c:	blx	r8
   14340:	cmn	r0, #1
   14344:	beq	143a4 <strspn@plt+0x31a8>
   14348:	str	r0, [r9, r5, lsl #2]
   1434c:	ldrsb	r3, [r6]
   14350:	add	r5, r5, #1
   14354:	cmp	r3, #0
   14358:	beq	143ac <strspn@plt+0x31b0>
   1435c:	mov	r0, #0
   14360:	cmn	r4, #1
   14364:	beq	143ac <strspn@plt+0x31b0>
   14368:	ldrsb	lr, [r4, #1]!
   1436c:	cmp	lr, #0
   14370:	beq	143ac <strspn@plt+0x31b0>
   14374:	cmp	r7, r5
   14378:	mov	r6, r4
   1437c:	bls	143b4 <strspn@plt+0x31b8>
   14380:	cmp	r0, #0
   14384:	moveq	r0, r4
   14388:	cmp	lr, #44	; 0x2c
   1438c:	ldrsb	r3, [r4, #1]
   14390:	bne	1431c <strspn@plt+0x3120>
   14394:	cmp	r3, #0
   14398:	beq	14324 <strspn@plt+0x3128>
   1439c:	cmp	r0, r6
   143a0:	bcc	14338 <strspn@plt+0x313c>
   143a4:	mvn	r0, #0
   143a8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   143ac:	mov	r0, r5
   143b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   143b4:	mvn	r0, #1
   143b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   143bc:	cmp	r0, #0
   143c0:	beq	1442c <strspn@plt+0x3230>
   143c4:	push	{r4, lr}
   143c8:	mov	r4, r3
   143cc:	cmp	r4, #0
   143d0:	ldrsb	ip, [r0]
   143d4:	clz	r3, ip
   143d8:	lsr	r3, r3, #5
   143dc:	moveq	r3, #1
   143e0:	cmp	r3, #0
   143e4:	bne	14424 <strspn@plt+0x3228>
   143e8:	ldr	lr, [r4]
   143ec:	cmp	lr, r2
   143f0:	bhi	14424 <strspn@plt+0x3228>
   143f4:	cmp	ip, #43	; 0x2b
   143f8:	strne	r3, [r4]
   143fc:	addeq	r0, r0, #1
   14400:	ldr	r3, [sp, #8]
   14404:	addeq	r1, r1, lr, lsl #2
   14408:	subeq	r2, r2, lr
   1440c:	bl	142cc <strspn@plt+0x30d0>
   14410:	cmp	r0, #0
   14414:	ldrgt	r3, [r4]
   14418:	addgt	r3, r3, r0
   1441c:	strgt	r3, [r4]
   14420:	pop	{r4, pc}
   14424:	mvn	r0, #0
   14428:	pop	{r4, pc}
   1442c:	mvn	r0, #0
   14430:	bx	lr
   14434:	cmp	r2, #0
   14438:	clz	r3, r1
   1443c:	lsr	r3, r3, #5
   14440:	moveq	r3, #1
   14444:	cmp	r0, #0
   14448:	moveq	r3, #1
   1444c:	cmp	r3, #0
   14450:	bne	1451c <strspn@plt+0x3320>
   14454:	push	{r4, r5, r6, r7, r8, lr}
   14458:	mov	r6, r2
   1445c:	mov	r2, r3
   14460:	ldrsb	r3, [r0]
   14464:	mov	r8, r1
   14468:	mov	r4, r0
   1446c:	mov	r7, #1
   14470:	cmp	r3, #0
   14474:	beq	144e4 <strspn@plt+0x32e8>
   14478:	cmp	r2, #0
   1447c:	moveq	r2, r4
   14480:	cmp	r3, #44	; 0x2c
   14484:	mov	r5, r4
   14488:	ldrsb	r3, [r4, #1]!
   1448c:	beq	144ec <strspn@plt+0x32f0>
   14490:	cmp	r3, #0
   14494:	bne	1450c <strspn@plt+0x3310>
   14498:	mov	r5, r4
   1449c:	cmp	r2, r5
   144a0:	sub	r1, r5, r2
   144a4:	mov	r0, r2
   144a8:	bcs	14504 <strspn@plt+0x3308>
   144ac:	blx	r6
   144b0:	mov	r2, r4
   144b4:	cmp	r0, #0
   144b8:	and	r1, r0, #7
   144bc:	poplt	{r4, r5, r6, r7, r8, pc}
   144c0:	ldrb	r3, [r8, r0, asr #3]
   144c4:	orr	r3, r3, r7, lsl r1
   144c8:	strb	r3, [r8, r0, asr #3]
   144cc:	ldrsb	r3, [r5]
   144d0:	cmp	r3, #0
   144d4:	beq	144e4 <strspn@plt+0x32e8>
   144d8:	ldrsb	r3, [r4]
   144dc:	cmp	r3, #0
   144e0:	bne	14480 <strspn@plt+0x3284>
   144e4:	mov	r0, #0
   144e8:	pop	{r4, r5, r6, r7, r8, pc}
   144ec:	cmp	r3, #0
   144f0:	moveq	r5, r4
   144f4:	cmp	r2, r5
   144f8:	sub	r1, r5, r2
   144fc:	mov	r0, r2
   14500:	bcc	144ac <strspn@plt+0x32b0>
   14504:	mvn	r0, #0
   14508:	pop	{r4, r5, r6, r7, r8, pc}
   1450c:	adds	r4, r5, #1
   14510:	bne	14470 <strspn@plt+0x3274>
   14514:	mov	r0, #0
   14518:	pop	{r4, r5, r6, r7, r8, pc}
   1451c:	mvn	r0, #21
   14520:	bx	lr
   14524:	cmp	r2, #0
   14528:	clz	r3, r1
   1452c:	lsr	r3, r3, #5
   14530:	moveq	r3, #1
   14534:	cmp	r0, #0
   14538:	moveq	r3, #1
   1453c:	cmp	r3, #0
   14540:	bne	14604 <strspn@plt+0x3408>
   14544:	push	{r4, r5, r6, r7, r8, lr}
   14548:	mov	r6, r2
   1454c:	mov	r2, r3
   14550:	ldrsb	r3, [r0]
   14554:	mov	r7, r1
   14558:	mov	r4, r0
   1455c:	cmp	r3, #0
   14560:	beq	145cc <strspn@plt+0x33d0>
   14564:	cmp	r2, #0
   14568:	moveq	r2, r4
   1456c:	cmp	r3, #44	; 0x2c
   14570:	mov	r5, r4
   14574:	ldrsb	r3, [r4, #1]!
   14578:	beq	145d4 <strspn@plt+0x33d8>
   1457c:	cmp	r3, #0
   14580:	bne	145f4 <strspn@plt+0x33f8>
   14584:	mov	r5, r4
   14588:	cmp	r2, r5
   1458c:	sub	r1, r5, r2
   14590:	mov	r0, r2
   14594:	bcs	145ec <strspn@plt+0x33f0>
   14598:	blx	r6
   1459c:	mov	r2, r4
   145a0:	cmp	r0, #0
   145a4:	poplt	{r4, r5, r6, r7, r8, pc}
   145a8:	ldr	r3, [r7]
   145ac:	orr	r3, r3, r0
   145b0:	str	r3, [r7]
   145b4:	ldrsb	r3, [r5]
   145b8:	cmp	r3, #0
   145bc:	beq	145cc <strspn@plt+0x33d0>
   145c0:	ldrsb	r3, [r4]
   145c4:	cmp	r3, #0
   145c8:	bne	1456c <strspn@plt+0x3370>
   145cc:	mov	r0, #0
   145d0:	pop	{r4, r5, r6, r7, r8, pc}
   145d4:	cmp	r3, #0
   145d8:	moveq	r5, r4
   145dc:	cmp	r2, r5
   145e0:	sub	r1, r5, r2
   145e4:	mov	r0, r2
   145e8:	bcc	14598 <strspn@plt+0x339c>
   145ec:	mvn	r0, #0
   145f0:	pop	{r4, r5, r6, r7, r8, pc}
   145f4:	adds	r4, r5, #1
   145f8:	bne	1455c <strspn@plt+0x3360>
   145fc:	mov	r0, #0
   14600:	pop	{r4, r5, r6, r7, r8, pc}
   14604:	mvn	r0, #21
   14608:	bx	lr
   1460c:	ldr	ip, [pc, #396]	; 147a0 <strspn@plt+0x35a4>
   14610:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14614:	add	ip, pc, ip
   14618:	ldr	lr, [pc, #388]	; 147a4 <strspn@plt+0x35a8>
   1461c:	sub	sp, sp, #8
   14620:	mov	r9, r3
   14624:	ldr	r5, [ip, lr]
   14628:	mov	sl, #0
   1462c:	subs	r4, r0, #0
   14630:	ldr	r3, [r5]
   14634:	mov	r7, r1
   14638:	str	sl, [sp]
   1463c:	mov	r1, ip
   14640:	str	r3, [sp, #4]
   14644:	beq	146b8 <strspn@plt+0x34bc>
   14648:	str	r9, [r7]
   1464c:	str	r9, [r2]
   14650:	mov	r6, r2
   14654:	bl	110ac <__errno_location@plt>
   14658:	str	sl, [r0]
   1465c:	ldrsb	r3, [r4]
   14660:	mov	r8, r0
   14664:	cmp	r3, #58	; 0x3a
   14668:	beq	146d4 <strspn@plt+0x34d8>
   1466c:	mov	sl, sp
   14670:	mov	r1, sl
   14674:	mov	r2, #10
   14678:	mov	r0, r4
   1467c:	bl	10f14 <strtol@plt>
   14680:	str	r0, [r7]
   14684:	str	r0, [r6]
   14688:	ldr	r0, [r8]
   1468c:	cmp	r0, #0
   14690:	bne	14724 <strspn@plt+0x3528>
   14694:	ldr	r2, [sp]
   14698:	cmp	r2, #0
   1469c:	cmpne	r2, r4
   146a0:	beq	14724 <strspn@plt+0x3528>
   146a4:	ldrsb	r3, [r2]
   146a8:	cmp	r3, #58	; 0x3a
   146ac:	beq	1472c <strspn@plt+0x3530>
   146b0:	cmp	r3, #45	; 0x2d
   146b4:	beq	1473c <strspn@plt+0x3540>
   146b8:	mov	r0, #0
   146bc:	ldr	r2, [sp, #4]
   146c0:	ldr	r3, [r5]
   146c4:	cmp	r2, r3
   146c8:	bne	1479c <strspn@plt+0x35a0>
   146cc:	add	sp, sp, #8
   146d0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   146d4:	add	r4, r4, #1
   146d8:	mov	r0, r4
   146dc:	mov	r2, #10
   146e0:	mov	r1, sp
   146e4:	bl	10f14 <strtol@plt>
   146e8:	str	r0, [r6]
   146ec:	ldr	r3, [r8]
   146f0:	cmp	r3, #0
   146f4:	bne	14724 <strspn@plt+0x3528>
   146f8:	ldr	r3, [sp]
   146fc:	cmp	r3, #0
   14700:	beq	14724 <strspn@plt+0x3528>
   14704:	ldrsb	r2, [r3]
   14708:	sub	r3, r3, r4
   1470c:	clz	r3, r3
   14710:	cmp	r2, #0
   14714:	lsr	r3, r3, #5
   14718:	movne	r3, #1
   1471c:	cmp	r3, #0
   14720:	beq	146b8 <strspn@plt+0x34bc>
   14724:	mvn	r0, #0
   14728:	b	146bc <strspn@plt+0x34c0>
   1472c:	ldrsb	r3, [r2, #1]
   14730:	cmp	r3, #0
   14734:	streq	r9, [r6]
   14738:	beq	146bc <strspn@plt+0x34c0>
   1473c:	mov	r3, #0
   14740:	add	r4, r2, #1
   14744:	str	r3, [r8]
   14748:	mov	r1, sl
   1474c:	mov	r0, r4
   14750:	mov	r2, #10
   14754:	str	r3, [sp]
   14758:	bl	10f14 <strtol@plt>
   1475c:	str	r0, [r6]
   14760:	ldr	r3, [r8]
   14764:	cmp	r3, #0
   14768:	bne	14724 <strspn@plt+0x3528>
   1476c:	ldr	r2, [sp]
   14770:	cmp	r2, #0
   14774:	beq	14724 <strspn@plt+0x3528>
   14778:	ldrsb	r3, [r2]
   1477c:	sub	r2, r2, r4
   14780:	clz	r2, r2
   14784:	cmp	r3, #0
   14788:	lsr	r2, r2, #5
   1478c:	movne	r2, #1
   14790:	cmp	r2, #0
   14794:	beq	146b8 <strspn@plt+0x34bc>
   14798:	b	14724 <strspn@plt+0x3528>
   1479c:	bl	10fd4 <__stack_chk_fail@plt>
   147a0:	andeq	r1, r1, r0, asr #17
   147a4:	andeq	r0, r0, r8, lsl r1
   147a8:	ldr	r3, [pc, #244]	; 148a4 <strspn@plt+0x36a8>
   147ac:	ldr	r2, [pc, #244]	; 148a8 <strspn@plt+0x36ac>
   147b0:	add	r3, pc, r3
   147b4:	push	{r4, r5, r6, r7, r8, r9, lr}
   147b8:	sub	sp, sp, #20
   147bc:	ldr	r9, [r3, r2]
   147c0:	cmp	r0, #0
   147c4:	cmpne	r1, #0
   147c8:	ldr	r3, [r9]
   147cc:	str	r3, [sp, #12]
   147d0:	beq	14898 <strspn@plt+0x369c>
   147d4:	mov	r4, r1
   147d8:	add	r8, sp, #4
   147dc:	add	r7, sp, #8
   147e0:	b	14820 <strspn@plt+0x3624>
   147e4:	cmp	r4, r3
   147e8:	bne	14898 <strspn@plt+0x369c>
   147ec:	mov	r2, r4
   147f0:	mov	r1, r6
   147f4:	mov	r0, r5
   147f8:	bl	111c0 <strncmp@plt>
   147fc:	cmp	r0, #0
   14800:	bne	14898 <strspn@plt+0x369c>
   14804:	adds	r0, r5, r4
   14808:	moveq	r3, #0
   1480c:	movne	r3, #1
   14810:	adds	r4, r6, r4
   14814:	moveq	r3, #0
   14818:	cmp	r3, #0
   1481c:	beq	14898 <strspn@plt+0x369c>
   14820:	mov	r1, r8
   14824:	bl	12c28 <strspn@plt+0x1a2c>
   14828:	mov	r1, r7
   1482c:	mov	r5, r0
   14830:	mov	r0, r4
   14834:	bl	12c28 <strspn@plt+0x1a2c>
   14838:	ldr	r4, [sp, #4]
   1483c:	ldr	r3, [sp, #8]
   14840:	mov	r6, r0
   14844:	adds	r0, r4, r3
   14848:	beq	1487c <strspn@plt+0x3680>
   1484c:	cmp	r0, #1
   14850:	bne	147e4 <strspn@plt+0x35e8>
   14854:	cmp	r5, #0
   14858:	beq	14868 <strspn@plt+0x366c>
   1485c:	ldrsb	r2, [r5]
   14860:	cmp	r2, #47	; 0x2f
   14864:	beq	14880 <strspn@plt+0x3684>
   14868:	cmp	r6, #0
   1486c:	beq	147e4 <strspn@plt+0x35e8>
   14870:	ldrsb	r2, [r6]
   14874:	cmp	r2, #47	; 0x2f
   14878:	bne	147e4 <strspn@plt+0x35e8>
   1487c:	mov	r0, #1
   14880:	ldr	r2, [sp, #12]
   14884:	ldr	r3, [r9]
   14888:	cmp	r2, r3
   1488c:	bne	148a0 <strspn@plt+0x36a4>
   14890:	add	sp, sp, #20
   14894:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14898:	mov	r0, #0
   1489c:	b	14880 <strspn@plt+0x3684>
   148a0:	bl	10fd4 <__stack_chk_fail@plt>
   148a4:	andeq	r1, r1, r4, lsr #14
   148a8:	andeq	r0, r0, r8, lsl r1
   148ac:	orrs	r3, r0, r1
   148b0:	beq	1492c <strspn@plt+0x3730>
   148b4:	cmp	r0, #0
   148b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   148bc:	mov	r4, r1
   148c0:	mov	r5, r0
   148c4:	beq	14938 <strspn@plt+0x373c>
   148c8:	cmp	r1, #0
   148cc:	beq	14948 <strspn@plt+0x374c>
   148d0:	mov	r6, r2
   148d4:	bl	11088 <strlen@plt>
   148d8:	mvn	r3, r0
   148dc:	cmp	r6, r3
   148e0:	mov	r7, r0
   148e4:	movhi	r8, #0
   148e8:	bhi	14924 <strspn@plt+0x3728>
   148ec:	add	r9, r6, r0
   148f0:	add	r0, r9, #1
   148f4:	bl	1101c <malloc@plt>
   148f8:	subs	r8, r0, #0
   148fc:	beq	14924 <strspn@plt+0x3728>
   14900:	mov	r1, r5
   14904:	mov	r2, r7
   14908:	bl	10f8c <memcpy@plt>
   1490c:	mov	r2, r6
   14910:	mov	r1, r4
   14914:	add	r0, r8, r7
   14918:	bl	10f8c <memcpy@plt>
   1491c:	mov	r3, #0
   14920:	strb	r3, [r8, r9]
   14924:	mov	r0, r8
   14928:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1492c:	ldr	r0, [pc, #28]	; 14950 <strspn@plt+0x3754>
   14930:	add	r0, pc, r0
   14934:	b	10fc8 <strdup@plt>
   14938:	mov	r0, r4
   1493c:	mov	r1, r2
   14940:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   14944:	b	10f74 <strndup@plt>
   14948:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1494c:	b	10fc8 <strdup@plt>
   14950:			; <UNDEFINED> instruction: 0x000007b4
   14954:	push	{r4, r5, r6, lr}
   14958:	subs	r4, r1, #0
   1495c:	mov	r5, r0
   14960:	moveq	r2, r4
   14964:	beq	14974 <strspn@plt+0x3778>
   14968:	mov	r0, r4
   1496c:	bl	11088 <strlen@plt>
   14970:	mov	r2, r0
   14974:	mov	r1, r4
   14978:	mov	r0, r5
   1497c:	pop	{r4, r5, r6, lr}
   14980:	b	148ac <strspn@plt+0x36b0>
   14984:	push	{r1, r2, r3}
   14988:	ldr	r1, [pc, #132]	; 14a14 <strspn@plt+0x3818>
   1498c:	ldr	r3, [pc, #132]	; 14a18 <strspn@plt+0x381c>
   14990:	add	r1, pc, r1
   14994:	push	{r4, r5, lr}
   14998:	mov	r5, r0
   1499c:	ldr	r4, [r1, r3]
   149a0:	sub	sp, sp, #16
   149a4:	add	ip, sp, #32
   149a8:	ldr	r0, [r4]
   149ac:	ldr	r2, [sp, #28]
   149b0:	str	r0, [sp, #12]
   149b4:	mov	r3, ip
   149b8:	add	r0, sp, #8
   149bc:	mov	r1, #1
   149c0:	str	ip, [sp, #4]
   149c4:	bl	110c4 <__vasprintf_chk@plt>
   149c8:	subs	r2, r0, #0
   149cc:	movlt	r5, #0
   149d0:	blt	149ec <strspn@plt+0x37f0>
   149d4:	mov	r0, r5
   149d8:	ldr	r1, [sp, #8]
   149dc:	bl	148ac <strspn@plt+0x36b0>
   149e0:	mov	r5, r0
   149e4:	ldr	r0, [sp, #8]
   149e8:	bl	10f50 <free@plt>
   149ec:	ldr	r2, [sp, #12]
   149f0:	ldr	r3, [r4]
   149f4:	mov	r0, r5
   149f8:	cmp	r2, r3
   149fc:	bne	14a10 <strspn@plt+0x3814>
   14a00:	add	sp, sp, #16
   14a04:	pop	{r4, r5, lr}
   14a08:	add	sp, sp, #12
   14a0c:	bx	lr
   14a10:	bl	10fd4 <__stack_chk_fail@plt>
   14a14:	andeq	r1, r1, r4, asr #10
   14a18:	andeq	r0, r0, r8, lsl r1
   14a1c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14a20:	mov	r6, r0
   14a24:	ldr	r0, [pc, #348]	; 14b88 <strspn@plt+0x398c>
   14a28:	ldr	ip, [pc, #348]	; 14b8c <strspn@plt+0x3990>
   14a2c:	add	r0, pc, r0
   14a30:	ldr	r5, [r6]
   14a34:	ldr	r8, [r0, ip]
   14a38:	sub	sp, sp, #8
   14a3c:	ldrsb	r4, [r5]
   14a40:	mov	r9, r2
   14a44:	ldr	r2, [r8]
   14a48:	cmp	r4, #0
   14a4c:	mov	r7, r1
   14a50:	str	r2, [sp, #4]
   14a54:	mov	r1, r0
   14a58:	beq	14b08 <strspn@plt+0x390c>
   14a5c:	mov	r0, r5
   14a60:	mov	r1, r9
   14a64:	mov	sl, r3
   14a68:	bl	111fc <strspn@plt>
   14a6c:	add	r4, r5, r0
   14a70:	ldrsb	r5, [r5, r0]
   14a74:	cmp	r5, #0
   14a78:	beq	14b70 <strspn@plt+0x3974>
   14a7c:	cmp	sl, #0
   14a80:	beq	14b24 <strspn@plt+0x3928>
   14a84:	ldr	r0, [pc, #260]	; 14b90 <strspn@plt+0x3994>
   14a88:	mov	r1, r5
   14a8c:	add	r0, pc, r0
   14a90:	bl	11094 <strchr@plt>
   14a94:	cmp	r0, #0
   14a98:	beq	14b40 <strspn@plt+0x3944>
   14a9c:	add	sl, r4, #1
   14aa0:	mov	r3, #0
   14aa4:	mov	r0, sl
   14aa8:	mov	r1, sp
   14aac:	strb	r5, [sp]
   14ab0:	strb	r3, [sp, #1]
   14ab4:	bl	12cc8 <strspn@plt+0x1acc>
   14ab8:	add	r3, r4, r0
   14abc:	str	r0, [r7]
   14ac0:	ldrsb	r3, [r3, #1]
   14ac4:	subs	r5, r5, r3
   14ac8:	movne	r5, #1
   14acc:	cmp	r3, #0
   14ad0:	moveq	r5, #1
   14ad4:	cmp	r5, #0
   14ad8:	bne	14b70 <strspn@plt+0x3974>
   14adc:	add	r0, r0, #2
   14ae0:	add	r5, r4, r0
   14ae4:	ldrsb	r1, [r4, r0]
   14ae8:	cmp	r1, #0
   14aec:	beq	14b00 <strspn@plt+0x3904>
   14af0:	mov	r0, r9
   14af4:	bl	11094 <strchr@plt>
   14af8:	cmp	r0, #0
   14afc:	beq	14b70 <strspn@plt+0x3974>
   14b00:	mov	r4, sl
   14b04:	str	r5, [r6]
   14b08:	ldr	r2, [sp, #4]
   14b0c:	ldr	r3, [r8]
   14b10:	mov	r0, r4
   14b14:	cmp	r2, r3
   14b18:	bne	14b84 <strspn@plt+0x3988>
   14b1c:	add	sp, sp, #8
   14b20:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14b24:	mov	r1, r9
   14b28:	mov	r0, r4
   14b2c:	bl	10f2c <strcspn@plt>
   14b30:	add	r3, r4, r0
   14b34:	str	r0, [r7]
   14b38:	str	r3, [r6]
   14b3c:	b	14b08 <strspn@plt+0x390c>
   14b40:	mov	r1, r9
   14b44:	mov	r0, r4
   14b48:	bl	12cc8 <strspn@plt+0x1acc>
   14b4c:	str	r0, [r7]
   14b50:	ldrsb	r1, [r4, r0]
   14b54:	add	r5, r4, r0
   14b58:	cmp	r1, #0
   14b5c:	beq	14b7c <strspn@plt+0x3980>
   14b60:	mov	r0, r9
   14b64:	bl	11094 <strchr@plt>
   14b68:	cmp	r0, #0
   14b6c:	bne	14b7c <strspn@plt+0x3980>
   14b70:	str	r4, [r6]
   14b74:	mov	r4, #0
   14b78:	b	14b08 <strspn@plt+0x390c>
   14b7c:	str	r5, [r6]
   14b80:	b	14b08 <strspn@plt+0x390c>
   14b84:	bl	10fd4 <__stack_chk_fail@plt>
   14b88:	andeq	r1, r1, r8, lsr #9
   14b8c:	andeq	r0, r0, r8, lsl r1
   14b90:	andeq	r0, r0, r4, asr #18
   14b94:	push	{r4, lr}
   14b98:	mov	r4, r0
   14b9c:	b	14ba8 <strspn@plt+0x39ac>
   14ba0:	cmp	r0, #10
   14ba4:	beq	14bc0 <strspn@plt+0x39c4>
   14ba8:	mov	r0, r4
   14bac:	bl	110dc <fgetc@plt>
   14bb0:	cmn	r0, #1
   14bb4:	bne	14ba0 <strspn@plt+0x39a4>
   14bb8:	mov	r0, #1
   14bbc:	pop	{r4, pc}
   14bc0:	mov	r0, #0
   14bc4:	pop	{r4, pc}
   14bc8:	cmp	r1, #0
   14bcc:	beq	14dd8 <strspn@plt+0x3bdc>
   14bd0:	eor	ip, r0, r1
   14bd4:	rsbmi	r1, r1, #0
   14bd8:	subs	r2, r1, #1
   14bdc:	beq	14da4 <strspn@plt+0x3ba8>
   14be0:	movs	r3, r0
   14be4:	rsbmi	r3, r0, #0
   14be8:	cmp	r3, r1
   14bec:	bls	14db0 <strspn@plt+0x3bb4>
   14bf0:	tst	r1, r2
   14bf4:	beq	14dc0 <strspn@plt+0x3bc4>
   14bf8:	clz	r2, r3
   14bfc:	clz	r0, r1
   14c00:	sub	r2, r0, r2
   14c04:	rsbs	r2, r2, #31
   14c08:	addne	r2, r2, r2, lsl #1
   14c0c:	mov	r0, #0
   14c10:	addne	pc, pc, r2, lsl #2
   14c14:	nop			; (mov r0, r0)
   14c18:	cmp	r3, r1, lsl #31
   14c1c:	adc	r0, r0, r0
   14c20:	subcs	r3, r3, r1, lsl #31
   14c24:	cmp	r3, r1, lsl #30
   14c28:	adc	r0, r0, r0
   14c2c:	subcs	r3, r3, r1, lsl #30
   14c30:	cmp	r3, r1, lsl #29
   14c34:	adc	r0, r0, r0
   14c38:	subcs	r3, r3, r1, lsl #29
   14c3c:	cmp	r3, r1, lsl #28
   14c40:	adc	r0, r0, r0
   14c44:	subcs	r3, r3, r1, lsl #28
   14c48:	cmp	r3, r1, lsl #27
   14c4c:	adc	r0, r0, r0
   14c50:	subcs	r3, r3, r1, lsl #27
   14c54:	cmp	r3, r1, lsl #26
   14c58:	adc	r0, r0, r0
   14c5c:	subcs	r3, r3, r1, lsl #26
   14c60:	cmp	r3, r1, lsl #25
   14c64:	adc	r0, r0, r0
   14c68:	subcs	r3, r3, r1, lsl #25
   14c6c:	cmp	r3, r1, lsl #24
   14c70:	adc	r0, r0, r0
   14c74:	subcs	r3, r3, r1, lsl #24
   14c78:	cmp	r3, r1, lsl #23
   14c7c:	adc	r0, r0, r0
   14c80:	subcs	r3, r3, r1, lsl #23
   14c84:	cmp	r3, r1, lsl #22
   14c88:	adc	r0, r0, r0
   14c8c:	subcs	r3, r3, r1, lsl #22
   14c90:	cmp	r3, r1, lsl #21
   14c94:	adc	r0, r0, r0
   14c98:	subcs	r3, r3, r1, lsl #21
   14c9c:	cmp	r3, r1, lsl #20
   14ca0:	adc	r0, r0, r0
   14ca4:	subcs	r3, r3, r1, lsl #20
   14ca8:	cmp	r3, r1, lsl #19
   14cac:	adc	r0, r0, r0
   14cb0:	subcs	r3, r3, r1, lsl #19
   14cb4:	cmp	r3, r1, lsl #18
   14cb8:	adc	r0, r0, r0
   14cbc:	subcs	r3, r3, r1, lsl #18
   14cc0:	cmp	r3, r1, lsl #17
   14cc4:	adc	r0, r0, r0
   14cc8:	subcs	r3, r3, r1, lsl #17
   14ccc:	cmp	r3, r1, lsl #16
   14cd0:	adc	r0, r0, r0
   14cd4:	subcs	r3, r3, r1, lsl #16
   14cd8:	cmp	r3, r1, lsl #15
   14cdc:	adc	r0, r0, r0
   14ce0:	subcs	r3, r3, r1, lsl #15
   14ce4:	cmp	r3, r1, lsl #14
   14ce8:	adc	r0, r0, r0
   14cec:	subcs	r3, r3, r1, lsl #14
   14cf0:	cmp	r3, r1, lsl #13
   14cf4:	adc	r0, r0, r0
   14cf8:	subcs	r3, r3, r1, lsl #13
   14cfc:	cmp	r3, r1, lsl #12
   14d00:	adc	r0, r0, r0
   14d04:	subcs	r3, r3, r1, lsl #12
   14d08:	cmp	r3, r1, lsl #11
   14d0c:	adc	r0, r0, r0
   14d10:	subcs	r3, r3, r1, lsl #11
   14d14:	cmp	r3, r1, lsl #10
   14d18:	adc	r0, r0, r0
   14d1c:	subcs	r3, r3, r1, lsl #10
   14d20:	cmp	r3, r1, lsl #9
   14d24:	adc	r0, r0, r0
   14d28:	subcs	r3, r3, r1, lsl #9
   14d2c:	cmp	r3, r1, lsl #8
   14d30:	adc	r0, r0, r0
   14d34:	subcs	r3, r3, r1, lsl #8
   14d38:	cmp	r3, r1, lsl #7
   14d3c:	adc	r0, r0, r0
   14d40:	subcs	r3, r3, r1, lsl #7
   14d44:	cmp	r3, r1, lsl #6
   14d48:	adc	r0, r0, r0
   14d4c:	subcs	r3, r3, r1, lsl #6
   14d50:	cmp	r3, r1, lsl #5
   14d54:	adc	r0, r0, r0
   14d58:	subcs	r3, r3, r1, lsl #5
   14d5c:	cmp	r3, r1, lsl #4
   14d60:	adc	r0, r0, r0
   14d64:	subcs	r3, r3, r1, lsl #4
   14d68:	cmp	r3, r1, lsl #3
   14d6c:	adc	r0, r0, r0
   14d70:	subcs	r3, r3, r1, lsl #3
   14d74:	cmp	r3, r1, lsl #2
   14d78:	adc	r0, r0, r0
   14d7c:	subcs	r3, r3, r1, lsl #2
   14d80:	cmp	r3, r1, lsl #1
   14d84:	adc	r0, r0, r0
   14d88:	subcs	r3, r3, r1, lsl #1
   14d8c:	cmp	r3, r1
   14d90:	adc	r0, r0, r0
   14d94:	subcs	r3, r3, r1
   14d98:	cmp	ip, #0
   14d9c:	rsbmi	r0, r0, #0
   14da0:	bx	lr
   14da4:	teq	ip, r0
   14da8:	rsbmi	r0, r0, #0
   14dac:	bx	lr
   14db0:	movcc	r0, #0
   14db4:	asreq	r0, ip, #31
   14db8:	orreq	r0, r0, #1
   14dbc:	bx	lr
   14dc0:	clz	r2, r1
   14dc4:	rsb	r2, r2, #31
   14dc8:	cmp	ip, #0
   14dcc:	lsr	r0, r3, r2
   14dd0:	rsbmi	r0, r0, #0
   14dd4:	bx	lr
   14dd8:	cmp	r0, #0
   14ddc:	mvngt	r0, #-2147483648	; 0x80000000
   14de0:	movlt	r0, #-2147483648	; 0x80000000
   14de4:	b	14e44 <strspn@plt+0x3c48>
   14de8:	cmp	r1, #0
   14dec:	beq	14dd8 <strspn@plt+0x3bdc>
   14df0:	push	{r0, r1, lr}
   14df4:	bl	14bd0 <strspn@plt+0x39d4>
   14df8:	pop	{r1, r2, lr}
   14dfc:	mul	r3, r2, r0
   14e00:	sub	r1, r1, r3
   14e04:	bx	lr
   14e08:	cmp	r3, #0
   14e0c:	cmpeq	r2, #0
   14e10:	bne	14e28 <strspn@plt+0x3c2c>
   14e14:	cmp	r1, #0
   14e18:	cmpeq	r0, #0
   14e1c:	mvnne	r1, #0
   14e20:	mvnne	r0, #0
   14e24:	b	14e44 <strspn@plt+0x3c48>
   14e28:	sub	sp, sp, #8
   14e2c:	push	{sp, lr}
   14e30:	bl	14e54 <strspn@plt+0x3c58>
   14e34:	ldr	lr, [sp, #4]
   14e38:	add	sp, sp, #8
   14e3c:	pop	{r2, r3}
   14e40:	bx	lr
   14e44:	push	{r1, lr}
   14e48:	mov	r0, #8
   14e4c:	bl	10efc <raise@plt>
   14e50:	pop	{r1, pc}
   14e54:	cmp	r1, r3
   14e58:	cmpeq	r0, r2
   14e5c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14e60:	mov	r4, r0
   14e64:	movcc	r0, #0
   14e68:	mov	r5, r1
   14e6c:	ldr	lr, [sp, #36]	; 0x24
   14e70:	movcc	r1, r0
   14e74:	bcc	14f70 <strspn@plt+0x3d74>
   14e78:	cmp	r3, #0
   14e7c:	clzeq	ip, r2
   14e80:	clzne	ip, r3
   14e84:	addeq	ip, ip, #32
   14e88:	cmp	r5, #0
   14e8c:	clzeq	r1, r4
   14e90:	addeq	r1, r1, #32
   14e94:	clzne	r1, r5
   14e98:	sub	ip, ip, r1
   14e9c:	sub	sl, ip, #32
   14ea0:	lsl	r9, r3, ip
   14ea4:	rsb	fp, ip, #32
   14ea8:	orr	r9, r9, r2, lsl sl
   14eac:	orr	r9, r9, r2, lsr fp
   14eb0:	lsl	r8, r2, ip
   14eb4:	cmp	r5, r9
   14eb8:	cmpeq	r4, r8
   14ebc:	movcc	r0, #0
   14ec0:	movcc	r1, r0
   14ec4:	bcc	14ee0 <strspn@plt+0x3ce4>
   14ec8:	mov	r0, #1
   14ecc:	subs	r4, r4, r8
   14ed0:	lsl	r1, r0, sl
   14ed4:	orr	r1, r1, r0, lsr fp
   14ed8:	lsl	r0, r0, ip
   14edc:	sbc	r5, r5, r9
   14ee0:	cmp	ip, #0
   14ee4:	beq	14f70 <strspn@plt+0x3d74>
   14ee8:	lsr	r6, r8, #1
   14eec:	orr	r6, r6, r9, lsl #31
   14ef0:	lsr	r7, r9, #1
   14ef4:	mov	r2, ip
   14ef8:	b	14f1c <strspn@plt+0x3d20>
   14efc:	subs	r3, r4, r6
   14f00:	sbc	r8, r5, r7
   14f04:	adds	r3, r3, r3
   14f08:	adc	r8, r8, r8
   14f0c:	adds	r4, r3, #1
   14f10:	adc	r5, r8, #0
   14f14:	subs	r2, r2, #1
   14f18:	beq	14f38 <strspn@plt+0x3d3c>
   14f1c:	cmp	r5, r7
   14f20:	cmpeq	r4, r6
   14f24:	bcs	14efc <strspn@plt+0x3d00>
   14f28:	adds	r4, r4, r4
   14f2c:	adc	r5, r5, r5
   14f30:	subs	r2, r2, #1
   14f34:	bne	14f1c <strspn@plt+0x3d20>
   14f38:	lsr	r3, r4, ip
   14f3c:	orr	r3, r3, r5, lsl fp
   14f40:	lsr	r2, r5, ip
   14f44:	orr	r3, r3, r5, lsr sl
   14f48:	adds	r0, r0, r4
   14f4c:	mov	r4, r3
   14f50:	lsl	r3, r2, ip
   14f54:	orr	r3, r3, r4, lsl sl
   14f58:	lsl	ip, r4, ip
   14f5c:	orr	r3, r3, r4, lsr fp
   14f60:	adc	r1, r1, r5
   14f64:	subs	r0, r0, ip
   14f68:	mov	r5, r2
   14f6c:	sbc	r1, r1, r3
   14f70:	cmp	lr, #0
   14f74:	strdne	r4, [lr]
   14f78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14f7c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14f80:	mov	r7, r0
   14f84:	ldr	r6, [pc, #72]	; 14fd4 <strspn@plt+0x3dd8>
   14f88:	ldr	r5, [pc, #72]	; 14fd8 <strspn@plt+0x3ddc>
   14f8c:	add	r6, pc, r6
   14f90:	add	r5, pc, r5
   14f94:	sub	r6, r6, r5
   14f98:	mov	r8, r1
   14f9c:	mov	r9, r2
   14fa0:	bl	10edc <raise@plt-0x20>
   14fa4:	asrs	r6, r6, #2
   14fa8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14fac:	mov	r4, #0
   14fb0:	add	r4, r4, #1
   14fb4:	ldr	r3, [r5], #4
   14fb8:	mov	r2, r9
   14fbc:	mov	r1, r8
   14fc0:	mov	r0, r7
   14fc4:	blx	r3
   14fc8:	cmp	r6, r4
   14fcc:	bne	14fb0 <strspn@plt+0x3db4>
   14fd0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14fd4:	andeq	r0, r1, r0, asr #28
   14fd8:	andeq	r0, r1, r8, lsr lr
   14fdc:	bx	lr
   14fe0:	ldr	r3, [pc, #12]	; 14ff4 <strspn@plt+0x3df8>
   14fe4:	mov	r1, #0
   14fe8:	add	r3, pc, r3
   14fec:	ldr	r2, [r3]
   14ff0:	b	110b8 <__cxa_atexit@plt>
   14ff4:	andeq	r1, r1, r4, lsl r0

Disassembly of section .fini:

00014ff8 <.fini>:
   14ff8:	push	{r3, lr}
   14ffc:	pop	{r3, pc}
