- ğŸ‘‹ Hi, Iâ€™m Bochen, a Master student in TU/e, Netherlands.
- ğŸ‘€ Iâ€™m interested in ASIC/SoC/FPGA Design.
- ğŸ¤” I'm also looking for PhD position or full-time postion at company in related area.
- ğŸ”­ Iâ€™m currently working on a new protocol @ NXP. Before that, I am a intern @ Synopsys for ECC hardware codec.
- ğŸŒ± I plan to learn SoC, ASIC accelerator for deep learning, Neuromorphic hardware, Multi-core Architecture with NoC.
- ğŸ’ï¸ Iâ€™m looking to collaborate on RTL design/verification.
- ğŸ“« How to reach me: b.ye@student.tue.nl / y19966505415@163.com
