// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dpu_keygen_dpu_pack_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        this_0_address0,
        this_0_ce0,
        this_0_we0,
        this_0_d0,
        this_0_q0,
        p_read,
        addr,
        sk_address0,
        sk_ce0,
        sk_we0,
        sk_d0,
        sk_q0,
        sk_address1,
        sk_ce1,
        sk_we1,
        sk_d1,
        sk_q1,
        ptrs,
        type_r,
        itr,
        ptr_i,
        ptr_o,
        ptr_o_ap_vld,
        ap_return
);

parameter    ap_ST_fsm_state1 = 25'd1;
parameter    ap_ST_fsm_state2 = 25'd2;
parameter    ap_ST_fsm_state3 = 25'd4;
parameter    ap_ST_fsm_state4 = 25'd8;
parameter    ap_ST_fsm_state5 = 25'd16;
parameter    ap_ST_fsm_state6 = 25'd32;
parameter    ap_ST_fsm_state7 = 25'd64;
parameter    ap_ST_fsm_state8 = 25'd128;
parameter    ap_ST_fsm_state9 = 25'd256;
parameter    ap_ST_fsm_state10 = 25'd512;
parameter    ap_ST_fsm_state11 = 25'd1024;
parameter    ap_ST_fsm_state12 = 25'd2048;
parameter    ap_ST_fsm_state13 = 25'd4096;
parameter    ap_ST_fsm_state14 = 25'd8192;
parameter    ap_ST_fsm_state15 = 25'd16384;
parameter    ap_ST_fsm_state16 = 25'd32768;
parameter    ap_ST_fsm_state17 = 25'd65536;
parameter    ap_ST_fsm_state18 = 25'd131072;
parameter    ap_ST_fsm_state19 = 25'd262144;
parameter    ap_ST_fsm_state20 = 25'd524288;
parameter    ap_ST_fsm_state21 = 25'd1048576;
parameter    ap_ST_fsm_state22 = 25'd2097152;
parameter    ap_ST_fsm_state23 = 25'd4194304;
parameter    ap_ST_fsm_state24 = 25'd8388608;
parameter    ap_ST_fsm_state25 = 25'd16777216;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] this_0_address0;
output   this_0_ce0;
output  [1023:0] this_0_we0;
output  [8191:0] this_0_d0;
input  [8191:0] this_0_q0;
input  [8191:0] p_read;
input  [5:0] addr;
output  [11:0] sk_address0;
output   sk_ce0;
output   sk_we0;
output  [7:0] sk_d0;
input  [7:0] sk_q0;
output  [11:0] sk_address1;
output   sk_ce1;
output   sk_we1;
output  [7:0] sk_d1;
input  [7:0] sk_q1;
input  [10:0] ptrs;
input  [2:0] type_r;
input  [2:0] itr;
input  [31:0] ptr_i;
output  [31:0] ptr_o;
output   ptr_o_ap_vld;
output  [8191:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] this_0_address0;
reg this_0_ce0;
reg[1023:0] this_0_we0;
reg[8191:0] this_0_d0;
reg[11:0] sk_address0;
reg sk_ce0;
reg sk_we0;
reg[7:0] sk_d0;
reg[11:0] sk_address1;
reg sk_ce1;
reg sk_we1;
reg[7:0] sk_d1;
reg[31:0] ptr_o;
reg ptr_o_ap_vld;
reg[8191:0] ap_return;

(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [8191:0] reg_321;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state21;
reg   [2:0] j_13_reg_726;
wire    ap_CS_fsm_state2;
wire   [5:0] addr_8_fu_419_p2;
reg   [5:0] addr_8_reg_742;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln515_fu_436_p2;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln545_fu_482_p2;
reg   [2:0] j_7_reg_779;
wire    ap_CS_fsm_state16;
wire   [5:0] addr_4_fu_552_p2;
reg   [5:0] addr_4_reg_795;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln452_fu_569_p2;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ap_start;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ap_done;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ap_idle;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ap_ready;
wire   [11:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_sk_address0;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_sk_ce0;
wire   [11:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_sk_address1;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_sk_ce1;
wire   [8191:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_this_5_7_out;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_this_5_7_out_ap_vld;
wire   [31:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ptr_o;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ptr_o_ap_vld;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_start;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_done;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_idle;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_ready;
wire   [7:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_this_0_address0;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_this_0_ce0;
wire   [1023:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_this_0_we0;
wire   [8191:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_this_0_d0;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_start;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_done;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_idle;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_ready;
wire   [8191:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_this_5_9_out;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_this_5_9_out_ap_vld;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ap_start;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ap_done;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ap_idle;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ap_ready;
wire   [11:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_address0;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_ce0;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_we0;
wire   [7:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_d0;
wire   [11:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_address1;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_ce1;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_we1;
wire   [7:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_d1;
wire   [31:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ptr_o;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ptr_o_ap_vld;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_start;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_done;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_idle;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_ready;
wire   [8191:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_this_5_13_out;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_this_5_13_out_ap_vld;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ap_start;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ap_done;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ap_idle;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ap_ready;
wire   [11:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_sk_address0;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_sk_ce0;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_sk_we0;
wire   [7:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_sk_d0;
wire   [31:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ptr_o;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ptr_o_ap_vld;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ap_start;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ap_done;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ap_idle;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ap_ready;
wire   [11:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_sk_address0;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_sk_ce0;
wire   [11:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_sk_address1;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_sk_ce1;
wire   [8191:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_this_5_11_out;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_this_5_11_out_ap_vld;
wire   [31:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ptr_o;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ptr_o_ap_vld;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_start;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_done;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_idle;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_ready;
wire   [7:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_this_0_address0;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_this_0_ce0;
wire   [1023:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_this_0_we0;
wire   [8191:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_this_0_d0;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_start;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_done;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_idle;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_ready;
wire   [8191:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_this_5_5_out;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_this_5_5_out_ap_vld;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ap_start;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ap_done;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ap_idle;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ap_ready;
wire   [11:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_address0;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_ce0;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_we0;
wire   [7:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_d0;
wire   [11:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_address1;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_ce1;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_we1;
wire   [7:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_d1;
wire   [31:0] grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ptr_o;
wire    grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ptr_o_ap_vld;
reg   [8191:0] this_5_31_reg_219;
wire   [0:0] icmp_ln532_fu_528_p2;
wire   [0:0] icmp_ln489_fu_395_p2;
reg    grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_start_reg;
wire    ap_CS_fsm_state13;
reg    grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ap_start_reg;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg    grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ap_start_reg;
wire    ap_CS_fsm_state17;
reg    grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_start_reg;
wire    ap_CS_fsm_state19;
reg    grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_start_reg;
wire    ap_CS_fsm_state22;
reg    grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ap_start_reg;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire   [63:0] idxprom_i84_fu_457_p1;
wire   [63:0] idxprom_i102_fu_502_p1;
wire   [63:0] idxprom_i66_fu_590_p1;
wire   [31:0] ptrs_cast_fu_328_p1;
reg   [2:0] j_4_fu_120;
wire   [2:0] j_14_fu_401_p2;
wire   [2:0] type_read_read_fu_166_p2;
reg   [8191:0] this_5_6_fu_124;
reg   [2:0] j_3_fu_128;
wire   [2:0] j_12_fu_442_p2;
reg   [8191:0] this_5_8_fu_132;
reg   [2:0] j_2_fu_136;
wire   [2:0] j_10_fu_487_p2;
reg   [8191:0] this_5_12_fu_140;
reg   [2:0] j_1_fu_144;
wire   [2:0] j_8_fu_534_p2;
reg   [8191:0] this_5_10_fu_148;
reg   [2:0] j_fu_152;
wire   [2:0] j_6_fu_575_p2;
reg   [8191:0] this_5_4_fu_156;
wire   [5:0] zext_ln511_fu_416_p1;
wire   [5:0] zext_ln516_fu_448_p1;
wire   [5:0] addr_7_fu_452_p2;
wire   [5:0] zext_ln546_fu_493_p1;
wire   [5:0] addr_6_fu_497_p2;
wire   [5:0] zext_ln541_fu_549_p1;
wire   [5:0] zext_ln453_fu_581_p1;
wire   [5:0] addr_1_fu_585_p2;
reg   [8191:0] ap_return_preg;
wire    ap_CS_fsm_state25;
reg   [24:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
reg    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
#0 grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ap_start_reg = 1'b0;
#0 grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_start_reg = 1'b0;
#0 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_start_reg = 1'b0;
#0 grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ap_start_reg = 1'b0;
#0 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_start_reg = 1'b0;
#0 grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ap_start_reg = 1'b0;
#0 grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ap_start_reg = 1'b0;
#0 grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_start_reg = 1'b0;
#0 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_start_reg = 1'b0;
#0 grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ap_start_reg = 1'b0;
#0 ap_return_preg = 8192'd0;
end

dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_490_8 grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ap_start),
    .ap_done(grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ap_done),
    .ap_idle(grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ap_idle),
    .ap_ready(grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ap_ready),
    .this_5_6(this_5_6_fu_124),
    .sk_address0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_sk_address0),
    .sk_ce0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_sk_ce0),
    .sk_q0(sk_q0),
    .sk_address1(grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_sk_address1),
    .sk_ce1(grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_sk_ce1),
    .sk_q1(sk_q1),
    .this_5_7_out(grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_this_5_7_out),
    .this_5_7_out_ap_vld(grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_this_5_7_out_ap_vld),
    .ptr_i(ptr_i),
    .ptr_o(grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ptr_o),
    .ptr_o_ap_vld(grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ptr_o_ap_vld)
);

dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_91_1 grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_start),
    .ap_done(grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_done),
    .ap_idle(grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_idle),
    .ap_ready(grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_ready),
    .this_0_address0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_this_0_address0),
    .this_0_ce0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_this_0_ce0),
    .this_0_we0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_this_0_we0),
    .this_0_d0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_this_0_d0),
    .idxprom2_i75(addr_8_reg_742),
    .this_5_7_reload(grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_this_5_7_out)
);

dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_13 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_start),
    .ap_done(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_done),
    .ap_idle(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_idle),
    .ap_ready(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_ready),
    .this_5_8(this_5_8_fu_132),
    .this_0_load_2(reg_321),
    .this_5_9_out(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_this_5_9_out),
    .this_5_9_out_ap_vld(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_this_5_9_out_ap_vld)
);

dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_517_10 grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ap_start),
    .ap_done(grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ap_done),
    .ap_idle(grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ap_idle),
    .ap_ready(grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ap_ready),
    .this_5_9_reload(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_this_5_9_out),
    .sk_address0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_address0),
    .sk_ce0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_ce0),
    .sk_we0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_we0),
    .sk_d0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_d0),
    .sk_address1(grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_address1),
    .sk_ce1(grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_ce1),
    .sk_we1(grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_we1),
    .sk_d1(grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_d1),
    .ptr_i(ptr_i),
    .ptr_o(grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ptr_o),
    .ptr_o_ap_vld(grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ptr_o_ap_vld)
);

dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_15 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_start),
    .ap_done(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_done),
    .ap_idle(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_idle),
    .ap_ready(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_ready),
    .this_5_12(this_5_12_fu_140),
    .this_0_load_1(reg_321),
    .this_5_13_out(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_this_5_13_out),
    .this_5_13_out_ap_vld(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_this_5_13_out_ap_vld)
);

dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_547_14 grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ap_start),
    .ap_done(grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ap_done),
    .ap_idle(grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ap_idle),
    .ap_ready(grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ap_ready),
    .this_5_13_reload(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_this_5_13_out),
    .sk_address0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_sk_address0),
    .sk_ce0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_sk_ce0),
    .sk_we0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_sk_we0),
    .sk_d0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_sk_d0),
    .ptr_i(ptr_i),
    .ptr_o(grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ptr_o),
    .ptr_o_ap_vld(grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ptr_o_ap_vld)
);

dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_533_12 grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ap_start),
    .ap_done(grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ap_done),
    .ap_idle(grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ap_idle),
    .ap_ready(grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ap_ready),
    .this_5_10(this_5_10_fu_148),
    .sk_address0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_sk_address0),
    .sk_ce0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_sk_ce0),
    .sk_q0(sk_q0),
    .sk_address1(grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_sk_address1),
    .sk_ce1(grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_sk_ce1),
    .sk_q1(sk_q1),
    .this_5_11_out(grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_this_5_11_out),
    .this_5_11_out_ap_vld(grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_this_5_11_out_ap_vld),
    .ptr_i(ptr_i),
    .ptr_o(grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ptr_o),
    .ptr_o_ap_vld(grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ptr_o_ap_vld)
);

dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_91_14 grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_start),
    .ap_done(grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_done),
    .ap_idle(grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_idle),
    .ap_ready(grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_ready),
    .this_0_address0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_this_0_address0),
    .this_0_ce0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_this_0_ce0),
    .this_0_we0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_this_0_we0),
    .this_0_d0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_this_0_d0),
    .idxprom2_i93(addr_4_reg_795),
    .this_5_11_reload(grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_this_5_11_out)
);

dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_1 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_start),
    .ap_done(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_done),
    .ap_idle(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_idle),
    .ap_ready(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_ready),
    .this_5_4(this_5_4_fu_156),
    .this_0_load(reg_321),
    .this_5_5_out(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_this_5_5_out),
    .this_5_5_out_ap_vld(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_this_5_5_out_ap_vld)
);

dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_454_6 grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ap_start),
    .ap_done(grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ap_done),
    .ap_idle(grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ap_idle),
    .ap_ready(grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ap_ready),
    .this_5_5_reload(grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_this_5_5_out),
    .sk_address0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_address0),
    .sk_ce0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_ce0),
    .sk_we0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_we0),
    .sk_d0(grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_d0),
    .sk_address1(grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_address1),
    .sk_ce1(grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_ce1),
    .sk_we1(grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_we1),
    .sk_d1(grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_d1),
    .ptr_i(ptr_i),
    .ptr_o(grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ptr_o),
    .ptr_o_ap_vld(grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ptr_o_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 8192'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state25)) begin
            ap_return_preg <= this_5_31_reg_219;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state23)) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ap_ready == 1'b1)) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln489_fu_395_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ap_ready == 1'b1)) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ap_ready == 1'b1)) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln532_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ap_ready == 1'b1)) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ap_ready == 1'b1)) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_ready == 1'b1)) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state12)) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_ready == 1'b1)) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_ready == 1'b1)) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_ready == 1'b1)) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_start_reg <= 1'b1;
        end else if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_ready == 1'b1)) begin
            grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((type_read_read_fu_166_p2 == 3'd5) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_1_fu_144 <= 3'd0;
    end else if (((icmp_ln532_fu_528_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        j_1_fu_144 <= j_8_fu_534_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((type_read_read_fu_166_p2 == 3'd6) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_2_fu_136 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln545_fu_482_p2 == 1'd0))) begin
        j_2_fu_136 <= j_10_fu_487_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((type_read_read_fu_166_p2 == 3'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_3_fu_128 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln515_fu_436_p2 == 1'd0))) begin
        j_3_fu_128 <= j_12_fu_442_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((type_read_read_fu_166_p2 == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_4_fu_120 <= 3'd0;
    end else if (((icmp_ln489_fu_395_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_4_fu_120 <= j_14_fu_401_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(type_read_read_fu_166_p2 == 3'd5) & ~(type_read_read_fu_166_p2 == 3'd6) & ~(type_read_read_fu_166_p2 == 3'd4) & ~(type_read_read_fu_166_p2 == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_fu_152 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln452_fu_569_p2 == 1'd0))) begin
        j_fu_152 <= j_6_fu_575_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((type_read_read_fu_166_p2 == 3'd5) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        this_5_10_fu_148 <= p_read;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        this_5_10_fu_148 <= grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_this_5_11_out;
    end
end

always @ (posedge ap_clk) begin
    if (((type_read_read_fu_166_p2 == 3'd6) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        this_5_12_fu_140 <= p_read;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        this_5_12_fu_140 <= grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_this_5_13_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln452_fu_569_p2 == 1'd1))) begin
        this_5_31_reg_219 <= this_5_4_fu_156;
    end else if (((icmp_ln489_fu_395_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        this_5_31_reg_219 <= this_5_6_fu_124;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln515_fu_436_p2 == 1'd1))) begin
        this_5_31_reg_219 <= this_5_8_fu_132;
    end else if (((icmp_ln532_fu_528_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        this_5_31_reg_219 <= this_5_10_fu_148;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln545_fu_482_p2 == 1'd1))) begin
        this_5_31_reg_219 <= this_5_12_fu_140;
    end
end

always @ (posedge ap_clk) begin
    if ((~(type_read_read_fu_166_p2 == 3'd5) & ~(type_read_read_fu_166_p2 == 3'd6) & ~(type_read_read_fu_166_p2 == 3'd4) & ~(type_read_read_fu_166_p2 == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        this_5_4_fu_156 <= p_read;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        this_5_4_fu_156 <= grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_this_5_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((type_read_read_fu_166_p2 == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        this_5_6_fu_124 <= p_read;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        this_5_6_fu_124 <= grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_this_5_7_out;
    end
end

always @ (posedge ap_clk) begin
    if (((type_read_read_fu_166_p2 == 3'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        this_5_8_fu_132 <= p_read;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        this_5_8_fu_132 <= grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_this_5_9_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        addr_4_reg_795 <= addr_4_fu_552_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_8_reg_742 <= addr_8_fu_419_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        j_13_reg_726 <= j_4_fu_120;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        j_7_reg_779 <= j_1_fu_144;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_321 <= this_0_q0;
    end
end

always @ (*) begin
    if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_done == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ap_done == 1'b0)) begin
        ap_ST_fsm_state24_blk = 1'b1;
    end else begin
        ap_ST_fsm_state24_blk = 1'b0;
    end
end

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        ap_return = this_5_31_reg_219;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        ptr_o = ptrs_cast_fu_328_p1;
    end else if (((grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ptr_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        ptr_o = grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ptr_o;
    end else if (((grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ptr_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        ptr_o = grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ptr_o;
    end else if (((grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ptr_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        ptr_o = grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ptr_o;
    end else if (((grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ptr_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        ptr_o = grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ptr_o;
    end else if (((1'b1 == ap_CS_fsm_state3) & (grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ptr_o_ap_vld == 1'b1))) begin
        ptr_o = grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ptr_o;
    end else begin
        ptr_o = ptr_i;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ptr_o_ap_vld = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        ptr_o_ap_vld = grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ptr_o_ap_vld;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        ptr_o_ap_vld = grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ptr_o_ap_vld;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        ptr_o_ap_vld = grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ptr_o_ap_vld;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        ptr_o_ap_vld = grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ptr_o_ap_vld;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        ptr_o_ap_vld = grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ptr_o_ap_vld;
    end else begin
        ptr_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        sk_address0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sk_address0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_sk_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sk_address0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_sk_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sk_address0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sk_address0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_sk_address0;
    end else begin
        sk_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        sk_address1 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_address1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sk_address1 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_sk_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sk_address1 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sk_address1 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_sk_address1;
    end else begin
        sk_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        sk_ce0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sk_ce0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_sk_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sk_ce0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_sk_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sk_ce0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sk_ce0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_sk_ce0;
    end else begin
        sk_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        sk_ce1 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_ce1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        sk_ce1 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_sk_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sk_ce1 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sk_ce1 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_sk_ce1;
    end else begin
        sk_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        sk_d0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sk_d0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_sk_d0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sk_d0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_d0;
    end else begin
        sk_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        sk_d1 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_d1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sk_d1 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_d1;
    end else begin
        sk_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        sk_we0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sk_we0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_sk_we0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sk_we0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_we0;
    end else begin
        sk_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        sk_we1 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_sk_we1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        sk_we1 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_sk_we1;
    end else begin
        sk_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        this_0_address0 = idxprom_i66_fu_590_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        this_0_address0 = idxprom_i102_fu_502_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        this_0_address0 = idxprom_i84_fu_457_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        this_0_address0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_this_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        this_0_address0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_this_0_address0;
    end else begin
        this_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6))) begin
        this_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        this_0_ce0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_this_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        this_0_ce0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_this_0_ce0;
    end else begin
        this_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        this_0_d0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_this_0_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        this_0_d0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_this_0_d0;
    end else begin
        this_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        this_0_we0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_this_0_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        this_0_we0 = grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_this_0_we0;
    end else begin
        this_0_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~(type_read_read_fu_166_p2 == 3'd5) & ~(type_read_read_fu_166_p2 == 3'd6) & ~(type_read_read_fu_166_p2 == 3'd4) & ~(type_read_read_fu_166_p2 == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if (((type_read_read_fu_166_p2 == 3'd5) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((type_read_read_fu_166_p2 == 3'd6) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((type_read_read_fu_166_p2 == 3'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((type_read_read_fu_166_p2 == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln489_fu_395_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln515_fu_436_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln545_fu_482_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            if (((grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln532_fu_528_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln452_fu_569_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign addr_1_fu_585_p2 = (zext_ln453_fu_581_p1 + addr);

assign addr_4_fu_552_p2 = (zext_ln541_fu_549_p1 + addr);

assign addr_6_fu_497_p2 = (zext_ln546_fu_493_p1 + addr);

assign addr_7_fu_452_p2 = (zext_ln516_fu_448_p1 + addr);

assign addr_8_fu_419_p2 = (zext_ln511_fu_416_p1 + addr);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ap_start = grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312_ap_start_reg;

assign grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ap_start = grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234_ap_start_reg;

assign grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ap_start = grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260_ap_start_reg;

assign grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ap_start = grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286_ap_start_reg;

assign grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ap_start = grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277_ap_start_reg;

assign grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_start = grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252_ap_start_reg;

assign grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_start = grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269_ap_start_reg;

assign grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_start = grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304_ap_start_reg;

assign grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_start = grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296_ap_start_reg;

assign grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_start = grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244_ap_start_reg;

assign icmp_ln452_fu_569_p2 = ((j_fu_152 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln489_fu_395_p2 = ((j_4_fu_120 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln515_fu_436_p2 = ((j_3_fu_128 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln532_fu_528_p2 = ((j_1_fu_144 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln545_fu_482_p2 = ((j_2_fu_136 == itr) ? 1'b1 : 1'b0);

assign idxprom_i102_fu_502_p1 = addr_6_fu_497_p2;

assign idxprom_i66_fu_590_p1 = addr_1_fu_585_p2;

assign idxprom_i84_fu_457_p1 = addr_7_fu_452_p2;

assign j_10_fu_487_p2 = (j_2_fu_136 + 3'd1);

assign j_12_fu_442_p2 = (j_3_fu_128 + 3'd1);

assign j_14_fu_401_p2 = (j_4_fu_120 + 3'd1);

assign j_6_fu_575_p2 = (j_fu_152 + 3'd1);

assign j_8_fu_534_p2 = (j_1_fu_144 + 3'd1);

assign ptrs_cast_fu_328_p1 = ptrs;

assign type_read_read_fu_166_p2 = type_r;

assign zext_ln453_fu_581_p1 = j_fu_152;

assign zext_ln511_fu_416_p1 = j_13_reg_726;

assign zext_ln516_fu_448_p1 = j_3_fu_128;

assign zext_ln541_fu_549_p1 = j_7_reg_779;

assign zext_ln546_fu_493_p1 = j_2_fu_136;

endmodule //dpu_keygen_dpu_pack_4
