0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/alu.v,1580374472,verilog,,C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/controller1.v,,alu,,,../../../../pipelined-RV32IMC.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/controller1.v,1580187602,verilog,,C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/core.v,,controller1,,,../../../../pipelined-RV32IMC.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/core.v,1580384551,verilog,,C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/datamem.v,,core,,,../../../../pipelined-RV32IMC.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/datamem.v,1580187602,verilog,,C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/instmem.v,,datamem,,,../../../../pipelined-RV32IMC.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/instmem.v,1580187602,verilog,,C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/loadblock.v,,instmem,,,../../../../pipelined-RV32IMC.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/loadblock.v,1580187602,verilog,,C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/pc.v,,loadblock,,,../../../../pipelined-RV32IMC.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/pc.v,1580381302,verilog,,C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/pipereg_exe_mem.v,,pc,,,../../../../pipelined-RV32IMC.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/pipereg_exe_mem.v,1580374472,verilog,,C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/pipereg_id_exe.v,,pipereg_exe_mem,,,../../../../pipelined-RV32IMC.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/pipereg_id_exe.v,1580374472,verilog,,C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/pipereg_if_id.v,,pipereg_id_exe,,,../../../../pipelined-RV32IMC.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/pipereg_if_id.v,1580380174,verilog,,C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/pipereg_mem_wb.v,,pipereg_if_id,,,../../../../pipelined-RV32IMC.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/pipereg_mem_wb.v,1580187602,verilog,,C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/regfile.v,,pipereg_mem_wb,,,../../../../pipelined-RV32IMC.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/regfile.v,1580187602,verilog,,C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/sf_controller.v,,regfile,,,../../../../pipelined-RV32IMC.srcs/sources_1/ip/clk_wiz_0,,,,,
,,,,C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/shiftsignshuff.v,,sf_controller,,,,,,,,
C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/shiftsignshuff.v,1580187602,verilog,,C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/storeblock.v,,shiftsignshuff,,,../../../../pipelined-RV32IMC.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Baseline processor/storeblock.v,1580187602,verilog,,C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Vivado Project/pipelined-RV32IMC.srcs/sim_1/new/tb_core.v,,storeblock,,,../../../../pipelined-RV32IMC.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Vivado Project/pipelined-RV32IMC.sim/sim_1/behav/xsim/glbl.v,1580202598,verilog,,,,glbl,,,,,,,,
C:/Users/Emman/Documents/GitHub/pipelined-RV32IMC/Vivado Project/pipelined-RV32IMC.srcs/sim_1/new/tb_core.v,1580373982,verilog,,,,answerkey;tb_core,,,../../../../pipelined-RV32IMC.srcs/sources_1/ip/clk_wiz_0,,,,,
