{ "Warning" "WFLOW_SR_MISSING_FILE" "auk_dspip_avalon_streaming_sink_fir_130.vhd " "Can't find design file auk_dspip_avalon_streaming_sink_fir_130.vhd" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021525950 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "auk_dspip_avalon_streaming_source_fir_130.vhd " "Can't find design file auk_dspip_avalon_streaming_source_fir_130.vhd" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021525961 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "auk_dspip_avalon_streaming_controller_fir_130.vhd " "Can't find design file auk_dspip_avalon_streaming_controller_fir_130.vhd" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021525962 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "lc_store_cen.v " "Can't find design file lc_store_cen.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021525963 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "tdl_da_lc.v " "Can't find design file tdl_da_lc.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021525963 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "msft_lt_32.v " "Can't find design file msft_lt_32.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021525964 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "mlu_inf_2reg.v " "Can't find design file mlu_inf_2reg.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021525965 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "mac_tl.v " "Can't find design file mac_tl.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021525966 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "sadd_c_cen.v " "Can't find design file sadd_c_cen.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021525966 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "sadd_cen.v " "Can't find design file sadd_cen.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021525967 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "scv_ctrl.v " "Can't find design file scv_ctrl.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021525968 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "auk_dspip_avalon_streaming_sink_fir_130.vhd " "Can't find design file auk_dspip_avalon_streaming_sink_fir_130.vhd" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526042 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "auk_dspip_avalon_streaming_source_fir_130.vhd " "Can't find design file auk_dspip_avalon_streaming_source_fir_130.vhd" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526053 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "auk_dspip_avalon_streaming_controller_fir_130.vhd " "Can't find design file auk_dspip_avalon_streaming_controller_fir_130.vhd" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526054 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "lc_store_cen.v " "Can't find design file lc_store_cen.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526055 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "tdl_da_lc.v " "Can't find design file tdl_da_lc.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526056 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "msft_lt_32.v " "Can't find design file msft_lt_32.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526057 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "mlu_inf_2reg.v " "Can't find design file mlu_inf_2reg.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526058 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "mac_tl.v " "Can't find design file mac_tl.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526058 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "sadd_c_cen.v " "Can't find design file sadd_c_cen.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526059 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "sadd_cen.v " "Can't find design file sadd_cen.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526060 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "scv_ctrl.v " "Can't find design file scv_ctrl.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526061 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "auk_dspip_avalon_streaming_sink_fir_130.vhd " "Can't find design file auk_dspip_avalon_streaming_sink_fir_130.vhd" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526136 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "auk_dspip_avalon_streaming_source_fir_130.vhd " "Can't find design file auk_dspip_avalon_streaming_source_fir_130.vhd" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526146 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "auk_dspip_avalon_streaming_controller_fir_130.vhd " "Can't find design file auk_dspip_avalon_streaming_controller_fir_130.vhd" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526147 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "lc_store_cen.v " "Can't find design file lc_store_cen.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526148 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "tdl_da_lc.v " "Can't find design file tdl_da_lc.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526149 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "msft_lt_32.v " "Can't find design file msft_lt_32.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526150 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "mlu_inf_2reg.v " "Can't find design file mlu_inf_2reg.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526150 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "mac_tl.v " "Can't find design file mac_tl.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526151 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "sadd_c_cen.v " "Can't find design file sadd_c_cen.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526152 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "sadd_cen.v " "Can't find design file sadd_cen.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526153 ""}
{ "Warning" "WFLOW_SR_MISSING_FILE" "scv_ctrl.v " "Can't find design file scv_ctrl.v" {  } {  } 0 293002 "Can't find design file %1!s!" 0 0 "Quartus II" 0 -1 1441021526154 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1441021528357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1441021528357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 21:45:26 2015 " "Processing started: Mon Aug 31 21:45:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1441021528357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1441021528357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SYSTEM -c SYSTEM " "Command: quartus_map --read_settings_files=on --write_settings_files=off SYSTEM -c SYSTEM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1441021528358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1441021531239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_filter " "Found entity 1: fir_filter" {  } { { "Source/IP/FIR_FILTER/fir_filter.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021531338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021531338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_130 " "Found design unit 1: auk_dspip_lib_pkg_fir_130" {  } { { "Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021532821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021532821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_130 " "Found design unit 1: auk_dspip_math_pkg_fir_130" {  } { { "Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021533572 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_130-body " "Found design unit 2: auk_dspip_math_pkg_fir_130-body" {  } { { "Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021533572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021533572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_filter_st.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_filter_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_st " "Found entity 1: fir_filter_st" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021533597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021533597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_filter_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/ip/fir_filter/fir_filter_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter_ast-struct " "Found design unit 1: fir_filter_ast-struct" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021533600 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter_ast " "Found entity 1: fir_filter_ast" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021533600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021533600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/clk_pll/clkpll.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/clk_pll/clkpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLKPLL " "Found entity 1: CLKPLL" {  } { { "Source/IP/CLK_PLL/CLKPLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/CLK_PLL/CLKPLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021533606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021533606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fifo/fifo_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fifo/fifo_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_IP " "Found entity 1: FIFO_IP" {  } { { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021533611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021533611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/spi_master_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/spi_master_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER_UC " "Found entity 1: SPI_MASTER_UC" {  } { { "Source/SPI_Master_UC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_UC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021533616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021533616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/spi_master_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/spi_master_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_MASTER_ADC " "Found entity 1: SPI_MASTER_ADC" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_ADC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021533621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021533621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/hex encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/hex encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_ENCODER " "Found entity 1: HEX_ENCODER" {  } { { "Source/Hex Encoder.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/Hex Encoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021533626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021533626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/main.v 1 1 " "Found 1 design units, including 1 entities, in source file source/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021533631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021533631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fifo_norm/fifo_norm.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fifo_norm/fifo_norm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_NORM " "Found entity 1: FIFO_NORM" {  } { { "Source/IP/FIFO_NORM/FIFO_NORM.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO_NORM/FIFO_NORM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021533635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021533635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/compare_neg/compare_negative.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/compare_neg/compare_negative.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMPARE_NEGATIVE " "Found entity 1: COMPARE_NEGATIVE" {  } { { "Source/IP/COMPARE_NEG/COMPARE_NEGATIVE.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/COMPARE_NEG/COMPARE_NEGATIVE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021533641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021533641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/compare_huge/compare_huge.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/compare_huge/compare_huge.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMPARE_HUGE " "Found entity 1: COMPARE_HUGE" {  } { { "Source/IP/COMPARE_HUGE/COMPARE_HUGE.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/COMPARE_HUGE/COMPARE_HUGE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021533645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021533645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "coef_ld fir_filter_st.v(7120) " "Verilog HDL Implicit Net warning at fir_filter_st.v(7120): created implicit net for \"coef_ld\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 7120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441021533647 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1441021533864 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK_MAN main.v(42) " "Verilog HDL or VHDL warning at main.v(42): object \"CLK_MAN\" assigned a value but never read" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1441021533866 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 main.v(55) " "Verilog HDL assignment warning at main.v(55): truncated value with size 32 to match size of target (10)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441021533866 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 main.v(60) " "Verilog HDL assignment warning at main.v(60): truncated value with size 32 to match size of target (10)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441021533866 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(87) " "Verilog HDL assignment warning at main.v(87): truncated value with size 32 to match size of target (8)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441021533866 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(96) " "Verilog HDL assignment warning at main.v(96): truncated value with size 32 to match size of target (1)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441021533866 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(107) " "Verilog HDL assignment warning at main.v(107): truncated value with size 32 to match size of target (1)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441021533866 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 main.v(190) " "Verilog HDL assignment warning at main.v(190): truncated value with size 32 to match size of target (9)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441021533866 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(225) " "Verilog HDL assignment warning at main.v(225): truncated value with size 32 to match size of target (1)" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441021533866 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[15..0\] main.v(10) " "Output port \"oLEDR\[15..0\]\" at main.v(10) has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1441021533866 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[6..2\] main.v(11) " "Output port \"oLEDG\[6..2\]\" at main.v(11) has no driver" {  } { { "Source/main.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1441021533866 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKPLL CLKPLL:CLKPLL_inst " "Elaborating entity \"CLKPLL\" for hierarchy \"CLKPLL:CLKPLL_inst\"" {  } { { "Source/main.v" "CLKPLL_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CLKPLL:CLKPLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"CLKPLL:CLKPLL_inst\|altpll:altpll_component\"" {  } { { "Source/IP/CLK_PLL/CLKPLL.v" "altpll_component" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/CLK_PLL/CLKPLL.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLKPLL:CLKPLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"CLKPLL:CLKPLL_inst\|altpll:altpll_component\"" {  } { { "Source/IP/CLK_PLL/CLKPLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/CLK_PLL/CLKPLL.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441021533915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLKPLL:CLKPLL_inst\|altpll:altpll_component " "Instantiated megafunction \"CLKPLL:CLKPLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 7 " "Parameter \"clk0_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50000000 " "Parameter \"clk1_divide_by\" = \"50000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 41176471 " "Parameter \"clk1_multiply_by\" = \"41176471\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=CLKPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=CLKPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533916 ""}  } { { "Source/IP/CLK_PLL/CLKPLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/CLK_PLL/CLKPLL.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1441021533916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_MASTER_ADC SPI_MASTER_ADC:ADC0_instant " "Elaborating entity \"SPI_MASTER_ADC\" for hierarchy \"SPI_MASTER_ADC:ADC0_instant\"" {  } { { "Source/main.v" "ADC0_instant" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SPI_Master_ADC.v(29) " "Verilog HDL assignment warning at SPI_Master_ADC.v(29): truncated value with size 32 to match size of target (2)" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_ADC.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441021533924 "|main|SPI_MASTER_ADC:ADC0_instant"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_Master_ADC.v(63) " "Verilog HDL assignment warning at SPI_Master_ADC.v(63): truncated value with size 32 to match size of target (6)" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_ADC.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441021533924 "|main|SPI_MASTER_ADC:ADC0_instant"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_Master_ADC.v(91) " "Verilog HDL assignment warning at SPI_Master_ADC.v(91): truncated value with size 32 to match size of target (6)" {  } { { "Source/SPI_Master_ADC.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/SPI_Master_ADC.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1441021533924 "|main|SPI_MASTER_ADC:ADC0_instant"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_IP FIFO_IP:FIFO_IP_inst " "Elaborating entity \"FIFO_IP\" for hierarchy \"FIFO_IP:FIFO_IP_inst\"" {  } { { "Source/main.v" "FIFO_IP_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\"" {  } { { "Source/IP/FIFO/FIFO_IP.v" "scfifo_component" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\"" {  } { { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441021533984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021533984 ""}  } { { "Source/IP/FIFO/FIFO_IP.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO/FIFO_IP.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1441021533984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5e31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5e31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5e31 " "Found entity 1: scfifo_5e31" {  } { { "db/scfifo_5e31.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_5e31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021534050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021534050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5e31 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_5e31:auto_generated " "Elaborating entity \"scfifo_5e31\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_5e31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021534053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_o531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_o531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_o531 " "Found entity 1: a_dpfifo_o531" {  } { { "db/a_dpfifo_o531.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_o531.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021534068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021534068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_o531 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_5e31:auto_generated\|a_dpfifo_o531:dpfifo " "Elaborating entity \"a_dpfifo_o531\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_5e31:auto_generated\|a_dpfifo_o531:dpfifo\"" {  } { { "db/scfifo_5e31.tdf" "dpfifo" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_5e31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021534071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_2be.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_2be.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_2be " "Found entity 1: a_fefifo_2be" {  } { { "db/a_fefifo_2be.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_fefifo_2be.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021534087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021534087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_2be FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_5e31:auto_generated\|a_dpfifo_o531:dpfifo\|a_fefifo_2be:fifo_state " "Elaborating entity \"a_fefifo_2be\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_5e31:auto_generated\|a_dpfifo_o531:dpfifo\|a_fefifo_2be:fifo_state\"" {  } { { "db/a_dpfifo_o531.tdf" "fifo_state" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_o531.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021534090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8l7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8l7 " "Found entity 1: cntr_8l7" {  } { { "db/cntr_8l7.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cntr_8l7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021534158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021534158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8l7 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_5e31:auto_generated\|a_dpfifo_o531:dpfifo\|a_fefifo_2be:fifo_state\|cntr_8l7:count_usedw " "Elaborating entity \"cntr_8l7\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_5e31:auto_generated\|a_dpfifo_o531:dpfifo\|a_fefifo_2be:fifo_state\|cntr_8l7:count_usedw\"" {  } { { "db/a_fefifo_2be.tdf" "count_usedw" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_fefifo_2be.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021534160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_q011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_q011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_q011 " "Found entity 1: dpram_q011" {  } { { "db/dpram_q011.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_q011.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021534225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021534225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_q011 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_5e31:auto_generated\|a_dpfifo_o531:dpfifo\|dpram_q011:FIFOram " "Elaborating entity \"dpram_q011\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_5e31:auto_generated\|a_dpfifo_o531:dpfifo\|dpram_q011:FIFOram\"" {  } { { "db/a_dpfifo_o531.tdf" "FIFOram" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_o531.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021534227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u1k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u1k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u1k1 " "Found entity 1: altsyncram_u1k1" {  } { { "db/altsyncram_u1k1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_u1k1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021534295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021534295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u1k1 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_5e31:auto_generated\|a_dpfifo_o531:dpfifo\|dpram_q011:FIFOram\|altsyncram_u1k1:altsyncram2 " "Elaborating entity \"altsyncram_u1k1\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_5e31:auto_generated\|a_dpfifo_o531:dpfifo\|dpram_q011:FIFOram\|altsyncram_u1k1:altsyncram2\"" {  } { { "db/dpram_q011.tdf" "altsyncram2" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_q011.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021534298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vrc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vrc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vrc1 " "Found entity 1: altsyncram_vrc1" {  } { { "db/altsyncram_vrc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_vrc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021534367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021534367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vrc1 FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_5e31:auto_generated\|a_dpfifo_o531:dpfifo\|dpram_q011:FIFOram\|altsyncram_u1k1:altsyncram2\|altsyncram_vrc1:altsyncram3 " "Elaborating entity \"altsyncram_vrc1\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_5e31:auto_generated\|a_dpfifo_o531:dpfifo\|dpram_q011:FIFOram\|altsyncram_u1k1:altsyncram2\|altsyncram_vrc1:altsyncram3\"" {  } { { "db/altsyncram_u1k1.tdf" "altsyncram3" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_u1k1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021534369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_skb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_skb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_skb " "Found entity 1: cntr_skb" {  } { { "db/cntr_skb.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cntr_skb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021534435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021534435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_skb FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_5e31:auto_generated\|a_dpfifo_o531:dpfifo\|cntr_skb:rd_ptr_count " "Elaborating entity \"cntr_skb\" for hierarchy \"FIFO_IP:FIFO_IP_inst\|scfifo:scfifo_component\|scfifo_5e31:auto_generated\|a_dpfifo_o531:dpfifo\|cntr_skb:rd_ptr_count\"" {  } { { "db/a_dpfifo_o531.tdf" "rd_ptr_count" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_o531.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021534437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter fir_filter:FIR_inst " "Elaborating entity \"fir_filter\" for hierarchy \"fir_filter:FIR_inst\"" {  } { { "Source/main.v" "FIR_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021534449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter_ast fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst " "Elaborating entity \"fir_filter_ast\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\"" {  } { { "Source/IP/FIR_FILTER/fir_filter.v" "fir_filter_ast_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021534456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fir_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fir_130-rtl" {  } { { "auk_dspip_avalon_streaming_sink_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021535252 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fir_130 " "Found entity 1: auk_dspip_avalon_streaming_sink_fir_130" {  } { { "auk_dspip_avalon_streaming_sink_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021535252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021535252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fir_130 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_fir_130\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "sink" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021535631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "auk_dspip_avalon_streaming_sink_fir_130.vhd" "\\normal_fifo:fifo_eab_off:in_fifo" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_sink_fir_130.vhd" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021536854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021536874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_ff:data_node\[0\]\[3\] " "Elaborating entity \"lpm_ff\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_ff:data_node\[0\]\[3\]\"" {  } { { "a_fffifo.tdf" "data_node\[0\]\[3\]" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 94 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021536892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\] " "Elaborating entity \"lpm_mux\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\"" {  } { { "a_fffifo.tdf" "row_data_out_mux\[0\]" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 95 19 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021536919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_doc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_doc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_doc " "Found entity 1: mux_doc" {  } { { "db/mux_doc.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mux_doc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021536984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021536984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_doc fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\|mux_doc:auto_generated " "Elaborating entity \"mux_doc\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\|mux_doc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021536986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux\"" {  } { { "a_fffifo.tdf" "col_data_out_mux" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 96 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021536993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021537053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021537053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9oc fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux\|mux_9oc:auto_generated " "Elaborating entity \"mux_9oc\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux\|mux_9oc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021537056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021537102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g6f " "Found entity 1: cntr_g6f" {  } { { "db/cntr_g6f.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cntr_g6f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021537164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021537164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g6f fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_g6f:auto_generated " "Elaborating entity \"cntr_g6f\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_g6f:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021537166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021537191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021537215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mag " "Found entity 1: cmpr_mag" {  } { { "db/cmpr_mag.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cmpr_mag.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021537283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021537283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mag fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_mag:auto_generated " "Elaborating entity \"cmpr_mag\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_mag:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021537285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_sink_fir_130:sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021537292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fir_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fir_130-rtl" {  } { { "auk_dspip_avalon_streaming_source_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021538092 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fir_130 " "Found entity 1: auk_dspip_avalon_streaming_source_fir_130" {  } { { "auk_dspip_avalon_streaming_source_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_source_fir_130.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021538092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021538092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fir_130 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_source_fir_130:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_fir_130\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_source_fir_130:source\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "source" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021538457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fir_130-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fir_130-struct" {  } { { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021539565 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fir_130 " "Found entity 1: auk_dspip_avalon_streaming_controller_fir_130" {  } { { "auk_dspip_avalon_streaming_controller_fir_130.vhd" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/auk_dspip_avalon_streaming_controller_fir_130.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021539565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021539565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fir_130 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_fir_130\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|auk_dspip_avalon_streaming_controller_fir_130:intf_ctrl\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "intf_ctrl" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021539940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter_st fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore " "Elaborating entity \"fir_filter_st\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_ast.vhd" "fircore" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_ast.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021540321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/lc_store_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/lc_store_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 lc_store_cen " "Found entity 1: lc_store_cen" {  } { { "lc_store_cen.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/lc_store_cen.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021541135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021541135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lc_store_cen fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|lc_store_cen:Udin " "Elaborating entity \"lc_store_cen\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|lc_store_cen:Udin\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Udin" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021541501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/tdl_da_lc.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/tdl_da_lc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tdl_da_lc " "Found entity 1: tdl_da_lc" {  } { { "tdl_da_lc.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/tdl_da_lc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021542605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021542605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdl_da_lc fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|tdl_da_lc:tdl_ff_0_ch_0_n " "Elaborating entity \"tdl_da_lc\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|tdl_da_lc:tdl_ff_0_ch_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "tdl_ff_0_ch_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021542965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/msft_lt_32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/msft_lt_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 msft_lt_32 " "Found entity 1: msft_lt_32" {  } { { "msft_lt_32.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/msft_lt_32.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021544334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021544334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_0_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021544708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_1_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_1_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_1_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_2_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_2_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_2_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_3_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_3_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_3_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_4_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_4_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_4_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_5_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_5_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_5_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_6_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_6_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_6_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_7_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_7_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_7_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_8_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_8_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_8_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_9_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_9_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_9_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_10_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_10_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_10_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_11_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_11_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_11_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_12_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_12_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_12_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_13_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_13_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_13_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_14_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_14_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_14_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_15_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_15_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_15_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_16_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_16_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_16_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_17_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_17_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_17_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_18_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_18_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_18_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_19_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_19_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_19_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_21_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_21_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_21_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_22_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_22_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_22_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_23_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_23_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_23_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_24_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_24_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_24_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_25_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_25_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_25_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_26_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_26_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_26_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_27_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_27_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_27_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_29_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_29_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_29_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_30_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_30_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_30_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_31_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_31_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_31_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_32_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_32_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_32_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_33_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_33_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_33_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_34_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_34_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_34_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_35_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_35_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_35_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_36_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_36_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_36_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_37_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_37_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_37_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_38_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_38_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_38_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_39_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_39_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_39_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_40_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_40_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_40_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_41_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_41_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_41_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_42_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_42_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_42_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_43_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_43_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_43_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_44_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_44_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_44_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_45_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_45_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_45_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_46_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_46_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_46_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_47_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_47_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_47_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_48_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_48_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_48_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_49_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_49_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_49_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_50_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_50_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_50_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_51_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_51_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_51_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_53_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_53_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_53_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_54_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_54_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_54_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_55_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_55_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_55_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_56_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_56_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_56_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_57_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_57_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_57_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_59_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_59_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_59_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_60_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_60_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_60_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_61_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_61_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_61_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_62_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_62_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_62_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_63_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_63_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_63_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_64_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_64_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_64_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_65_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_65_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_65_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_66_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_66_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_66_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_67_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_67_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_67_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_68_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_68_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_68_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_69_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_69_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_69_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_70_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_70_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_70_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_71_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_71_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_71_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_72_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_72_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_72_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_73_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_73_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_73_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_74_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_74_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_74_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_75_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_75_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_75_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_76_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_76_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_76_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_77_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_77_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_77_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_78_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_78_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_78_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_79_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_79_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_79_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_80_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_80_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_80_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_81_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_81_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_81_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_82_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_82_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_82_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_83_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_83_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_83_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_84_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_84_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_84_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_85_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_85_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_85_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_86_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_86_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_86_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_87_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_87_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_87_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_88_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_88_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_88_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_89_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_89_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_89_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_90_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_90_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_90_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_91_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_91_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_91_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_92_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_92_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_92_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_93_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_93_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_93_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_94_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_94_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_94_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_95_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_95_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_95_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_96_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_96_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_96_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_97_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_97_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_97_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_98_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_98_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_98_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_99_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_99_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_99_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_100_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_100_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_100_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_101_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_101_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_101_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_102_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_102_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_102_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_103_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_103_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_103_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_104_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_104_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_104_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_105_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_105_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_105_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_108_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_108_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_108_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_109_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_109_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_109_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_110_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_110_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_110_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_111_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_111_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_111_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_112_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_112_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_112_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_113_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_113_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_113_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_114_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_114_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_114_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_115_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_115_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_115_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_116_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_116_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_116_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_117_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_117_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_117_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_119_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_119_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_119_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_120_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_120_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_120_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_121_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_121_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_121_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_122_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_122_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_122_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_123_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_123_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_123_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_124_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_124_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_124_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_125_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_125_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_125_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_126_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_126_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_126_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_127_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_127_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_127_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_129_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_129_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_129_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_130_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_130_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_130_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_131_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_131_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_131_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_132_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_132_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_132_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_133_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_133_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_133_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_134_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_134_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_134_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_135_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_135_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_135_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_136_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_136_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_136_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_137_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_137_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_137_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_138_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_138_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_138_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_139_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_139_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_139_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_140_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_140_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_140_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_141_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_141_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_141_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_142_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_142_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_142_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_143_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_143_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_143_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_144_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_144_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_144_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 1996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_145_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_145_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_145_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_146_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_146_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_146_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_147_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_147_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_147_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_149_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_149_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_149_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_150_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_150_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_150_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_151_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_151_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_151_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_152_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_152_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_152_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_153_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_153_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_153_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_154_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_154_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_154_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_155_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_155_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_155_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_156_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_156_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_156_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_157_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_157_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_157_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_158_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_158_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_158_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_159_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_159_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_159_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_160_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_160_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_160_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_161_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_161_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_161_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_162_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_162_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_162_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_163_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_163_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_163_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_164_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_164_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_164_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_165_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_165_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_165_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_166_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_166_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_166_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_168_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_168_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_168_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_169_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_169_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_169_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_170_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_170_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_170_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_171_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_171_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_171_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_172_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_172_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_172_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_173_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_173_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_173_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_174_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_174_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_174_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_176_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_176_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_176_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_177_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_177_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_177_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_178_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_178_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_178_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_179_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_179_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_179_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_180_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_180_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_180_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_182_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_182_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_182_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021545998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_183_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_183_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_183_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_184_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_184_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_184_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_186_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_186_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_186_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_187_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_187_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_187_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_188_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_188_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_188_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_190_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_190_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_190_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_191_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_191_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_191_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_193_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_193_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_193_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_196_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_196_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_196_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_197_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_197_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_197_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_198_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_198_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_198_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_199_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_199_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_199_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_200_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_200_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_200_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_201_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_201_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_201_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_203_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_203_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_203_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_204_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_204_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_204_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_205_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_205_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_205_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_206_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_206_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_206_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_207_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_207_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_207_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_208_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_208_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_208_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_209_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_209_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_209_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_210_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_210_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_210_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_212_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_212_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_212_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_213_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_213_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_213_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_214_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_214_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_214_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_216_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_216_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_216_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_217_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_217_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_217_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_218_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_218_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_218_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_219_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_219_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_219_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_220_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_220_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_220_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_221_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_221_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_221_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_222_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_222_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_222_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_224_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_224_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_224_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_226_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_226_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_226_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_227_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_227_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_227_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_228_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_228_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_228_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_229_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_229_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_229_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_231_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_231_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_231_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_232_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_232_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_232_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_233_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_233_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_233_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_234_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_234_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_234_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_235_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_235_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_235_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_236_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_236_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_236_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_237_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_237_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_237_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_238_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_238_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_238_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_240_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_240_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_240_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_241_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_241_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_241_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_243_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_243_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_243_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_245_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_245_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_245_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_247_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_247_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_247_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_248_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_248_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_248_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_249_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_249_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_249_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_252_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_252_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_252_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_253_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_253_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_253_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_254_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_254_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_254_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_255_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_255_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_255_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_256_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_256_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_256_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msft_lt_32 fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_258_n " "Elaborating entity \"msft_lt_32\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|msft_lt_32:Ucoef_258_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ucoef_258_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021546599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/mlu_inf_2reg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/mlu_inf_2reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mlu_inf_2reg " "Found entity 1: mlu_inf_2reg" {  } { { "mlu_inf_2reg.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mlu_inf_2reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021547344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021547344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mlu_inf_2reg fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_0_n " "Elaborating entity \"mlu_inf_2reg\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mlu_inf_2reg:Umlu_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Umlu_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021547706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/mac_tl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/mac_tl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac_tl " "Found entity 1: mac_tl" {  } { { "mac_tl.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/mac_tl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021548803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021548803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_tl fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mac_tl:Umtl_0_n " "Elaborating entity \"mac_tl\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|mac_tl:Umtl_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Umtl_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 2932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021549164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/sadd_c_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/sadd_c_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_c_cen " "Found entity 1: sadd_c_cen" {  } { { "sadd_c_cen.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/sadd_c_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021551695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021551695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_c_cen fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_c_cen:Uaddl_0_n_0_n " "Elaborating entity \"sadd_c_cen\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_c_cen:Uaddl_0_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_0_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 6044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021552562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/sadd_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/sadd_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sadd_cen " "Found entity 1: sadd_cen" {  } { { "sadd_cen.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/sadd_cen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021553794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021553794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_cen fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_1_n_0_n " "Elaborating entity \"sadd_cen\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_1_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_1_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 6565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021554158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_cen fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_2_n_0_n " "Elaborating entity \"sadd_cen\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_2_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_2_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 6826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021554595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_cen fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_3_n_0_n " "Elaborating entity \"sadd_cen\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_3_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_3_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 6959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021554630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_cen fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_4_n_0_n " "Elaborating entity \"sadd_cen\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_4_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_4_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 7028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021554651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_cen fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_5_n_0_n " "Elaborating entity \"sadd_cen\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_5_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_5_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 7065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021554663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_cen fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_6_n_0_n " "Elaborating entity \"sadd_cen\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_6_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_6_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 7086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021554669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_cen fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_7_n_0_n " "Elaborating entity \"sadd_cen\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_7_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_7_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 7099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021554674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sadd_cen fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_8_n_0_n " "Elaborating entity \"sadd_cen\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|sadd_cen:Uaddl_8_n_0_n\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Uaddl_8_n_0_n" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 7108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021554677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lc_store_cen fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|lc_store_cen:Ures_reg " "Elaborating entity \"lc_store_cen\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|lc_store_cen:Ures_reg\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "Ures_reg" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 7117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021554680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/ip/fir_filter/fir_compiler-library/scv_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/ip/fir_filter/fir_compiler-library/scv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 scv_ctrl " "Found entity 1: scv_ctrl" {  } { { "scv_ctrl.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_compiler-library/scv_ctrl.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021555429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021555429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scv_ctrl fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|scv_ctrl:ctrl " "Elaborating entity \"scv_ctrl\" for hierarchy \"fir_filter:FIR_inst\|fir_filter_ast:fir_filter_ast_inst\|fir_filter_st:fircore\|scv_ctrl:ctrl\"" {  } { { "Source/IP/FIR_FILTER/fir_filter_st.v" "ctrl" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIR_FILTER/fir_filter_st.v" 7121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021555795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_NORM FIFO_NORM:FIFO_NORM_inst " "Elaborating entity \"FIFO_NORM\" for hierarchy \"FIFO_NORM:FIFO_NORM_inst\"" {  } { { "Source/main.v" "FIFO_NORM_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component\"" {  } { { "Source/IP/FIFO_NORM/FIFO_NORM.v" "scfifo_component" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO_NORM/FIFO_NORM.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component\"" {  } { { "Source/IP/FIFO_NORM/FIFO_NORM.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO_NORM/FIFO_NORM.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441021556200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556200 ""}  } { { "Source/IP/FIFO_NORM/FIFO_NORM.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/FIFO_NORM/FIFO_NORM.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1441021556200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bs21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bs21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bs21 " "Found entity 1: scfifo_bs21" {  } { { "db/scfifo_bs21.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_bs21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021556261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021556261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bs21 FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component\|scfifo_bs21:auto_generated " "Elaborating entity \"scfifo_bs21\" for hierarchy \"FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component\|scfifo_bs21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_i231.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_i231.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_i231 " "Found entity 1: a_dpfifo_i231" {  } { { "db/a_dpfifo_i231.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_i231.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021556276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021556276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_i231 FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component\|scfifo_bs21:auto_generated\|a_dpfifo_i231:dpfifo " "Elaborating entity \"a_dpfifo_i231\" for hierarchy \"FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component\|scfifo_bs21:auto_generated\|a_dpfifo_i231:dpfifo\"" {  } { { "db/scfifo_bs21.tdf" "dpfifo" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/scfifo_bs21.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_t7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_t7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_t7e " "Found entity 1: a_fefifo_t7e" {  } { { "db/a_fefifo_t7e.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_fefifo_t7e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021556292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021556292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_t7e FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component\|scfifo_bs21:auto_generated\|a_dpfifo_i231:dpfifo\|a_fefifo_t7e:fifo_state " "Elaborating entity \"a_fefifo_t7e\" for hierarchy \"FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component\|scfifo_bs21:auto_generated\|a_dpfifo_i231:dpfifo\|a_fefifo_t7e:fifo_state\"" {  } { { "db/a_dpfifo_i231.tdf" "fifo_state" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_i231.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uj7 " "Found entity 1: cntr_uj7" {  } { { "db/cntr_uj7.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cntr_uj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021556357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021556357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uj7 FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component\|scfifo_bs21:auto_generated\|a_dpfifo_i231:dpfifo\|a_fefifo_t7e:fifo_state\|cntr_uj7:count_usedw " "Elaborating entity \"cntr_uj7\" for hierarchy \"FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component\|scfifo_bs21:auto_generated\|a_dpfifo_i231:dpfifo\|a_fefifo_t7e:fifo_state\|cntr_uj7:count_usedw\"" {  } { { "db/a_fefifo_t7e.tdf" "count_usedw" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_fefifo_t7e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_fv01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_fv01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_fv01 " "Found entity 1: dpram_fv01" {  } { { "db/dpram_fv01.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_fv01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021556422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021556422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_fv01 FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component\|scfifo_bs21:auto_generated\|a_dpfifo_i231:dpfifo\|dpram_fv01:FIFOram " "Elaborating entity \"dpram_fv01\" for hierarchy \"FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component\|scfifo_bs21:auto_generated\|a_dpfifo_i231:dpfifo\|dpram_fv01:FIFOram\"" {  } { { "db/a_dpfifo_i231.tdf" "FIFOram" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_i231.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_avj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_avj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_avj1 " "Found entity 1: altsyncram_avj1" {  } { { "db/altsyncram_avj1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_avj1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021556487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021556487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_avj1 FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component\|scfifo_bs21:auto_generated\|a_dpfifo_i231:dpfifo\|dpram_fv01:FIFOram\|altsyncram_avj1:altsyncram2 " "Elaborating entity \"altsyncram_avj1\" for hierarchy \"FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component\|scfifo_bs21:auto_generated\|a_dpfifo_i231:dpfifo\|dpram_fv01:FIFOram\|altsyncram_avj1:altsyncram2\"" {  } { { "db/dpram_fv01.tdf" "altsyncram2" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/dpram_fv01.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_apc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_apc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_apc1 " "Found entity 1: altsyncram_apc1" {  } { { "db/altsyncram_apc1.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_apc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021556558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021556558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_apc1 FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component\|scfifo_bs21:auto_generated\|a_dpfifo_i231:dpfifo\|dpram_fv01:FIFOram\|altsyncram_avj1:altsyncram2\|altsyncram_apc1:altsyncram3 " "Elaborating entity \"altsyncram_apc1\" for hierarchy \"FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component\|scfifo_bs21:auto_generated\|a_dpfifo_i231:dpfifo\|dpram_fv01:FIFOram\|altsyncram_avj1:altsyncram2\|altsyncram_apc1:altsyncram3\"" {  } { { "db/altsyncram_avj1.tdf" "altsyncram3" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/altsyncram_avj1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ijb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ijb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ijb " "Found entity 1: cntr_ijb" {  } { { "db/cntr_ijb.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cntr_ijb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021556625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021556625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ijb FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component\|scfifo_bs21:auto_generated\|a_dpfifo_i231:dpfifo\|cntr_ijb:rd_ptr_count " "Elaborating entity \"cntr_ijb\" for hierarchy \"FIFO_NORM:FIFO_NORM_inst\|scfifo:scfifo_component\|scfifo_bs21:auto_generated\|a_dpfifo_i231:dpfifo\|cntr_ijb:rd_ptr_count\"" {  } { { "db/a_dpfifo_i231.tdf" "rd_ptr_count" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/a_dpfifo_i231.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARE_NEGATIVE COMPARE_NEGATIVE:compare_neg_inst " "Elaborating entity \"COMPARE_NEGATIVE\" for hierarchy \"COMPARE_NEGATIVE:compare_neg_inst\"" {  } { { "Source/main.v" "compare_neg_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare COMPARE_NEGATIVE:compare_neg_inst\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"COMPARE_NEGATIVE:compare_neg_inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Source/IP/COMPARE_NEG/COMPARE_NEGATIVE.v" "LPM_COMPARE_component" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/COMPARE_NEG/COMPARE_NEGATIVE.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COMPARE_NEGATIVE:compare_neg_inst\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"COMPARE_NEGATIVE:compare_neg_inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Source/IP/COMPARE_NEG/COMPARE_NEGATIVE.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/COMPARE_NEG/COMPARE_NEGATIVE.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441021556642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COMPARE_NEGATIVE:compare_neg_inst\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"COMPARE_NEGATIVE:compare_neg_inst\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 28 " "Parameter \"lpm_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556642 ""}  } { { "Source/IP/COMPARE_NEG/COMPARE_NEGATIVE.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/COMPARE_NEG/COMPARE_NEGATIVE.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1441021556642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ehi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ehi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ehi " "Found entity 1: cmpr_ehi" {  } { { "db/cmpr_ehi.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cmpr_ehi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021556705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021556705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ehi COMPARE_NEGATIVE:compare_neg_inst\|lpm_compare:LPM_COMPARE_component\|cmpr_ehi:auto_generated " "Elaborating entity \"cmpr_ehi\" for hierarchy \"COMPARE_NEGATIVE:compare_neg_inst\|lpm_compare:LPM_COMPARE_component\|cmpr_ehi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARE_HUGE COMPARE_HUGE:compare_huge_inst " "Elaborating entity \"COMPARE_HUGE\" for hierarchy \"COMPARE_HUGE:compare_huge_inst\"" {  } { { "Source/main.v" "compare_huge_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare COMPARE_HUGE:compare_huge_inst\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"COMPARE_HUGE:compare_huge_inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Source/IP/COMPARE_HUGE/COMPARE_HUGE.v" "LPM_COMPARE_component" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/COMPARE_HUGE/COMPARE_HUGE.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COMPARE_HUGE:compare_huge_inst\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"COMPARE_HUGE:compare_huge_inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "Source/IP/COMPARE_HUGE/COMPARE_HUGE.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/COMPARE_HUGE/COMPARE_HUGE.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1441021556737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COMPARE_HUGE:compare_huge_inst\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"COMPARE_HUGE:compare_huge_inst\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 56 " "Parameter \"lpm_width\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556737 ""}  } { { "Source/IP/COMPARE_HUGE/COMPARE_HUGE.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/IP/COMPARE_HUGE/COMPARE_HUGE.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1441021556737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2jg " "Found entity 1: cmpr_2jg" {  } { { "db/cmpr_2jg.tdf" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/db/cmpr_2jg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1441021556797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1441021556797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2jg COMPARE_HUGE:compare_huge_inst\|lpm_compare:LPM_COMPARE_component\|cmpr_2jg:auto_generated " "Elaborating entity \"cmpr_2jg\" for hierarchy \"COMPARE_HUGE:compare_huge_inst\|lpm_compare:LPM_COMPARE_component\|cmpr_2jg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_ENCODER HEX_ENCODER:hex3 " "Elaborating entity \"HEX_ENCODER\" for hierarchy \"HEX_ENCODER:hex3\"" {  } { { "Source/main.v" "hex3" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021556806 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "alb compare_huge_inst " "Port \"alb\" does not exist in macrofunction \"compare_huge_inst\"" {  } { { "Source/main.v" "compare_huge_inst" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SYSTEM/Source/main.v" 219 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1441021558462 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1441021559026 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 15 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "752 " "Peak virtual memory: 752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1441021575129 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 31 21:46:15 2015 " "Processing ended: Mon Aug 31 21:46:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1441021575129 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1441021575129 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1441021575129 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441021575129 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 48 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 48 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1441021575853 ""}
