<profile>

<section name = "Vivado HLS Report for 'Fullc2_Cal'" level="0">
<item name = "Date">Wed Aug 19 09:56:56 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">Lenet_HLS_Final</item>
<item name = "Solution">conv_optimization</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.691 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">27496, 27496, 0.275 ms, 0.275 ms, 27496, 27496, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- FULL2_LEN3">27495, 27495, 423, -, -, 65, no</column>
<column name=" + FULL2_LEN2">420, 420, 5, -, -, 84, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 198, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">3, -, 4, 5, -</column>
<column name="Multiplexer">-, -, -, 98, -</column>
<column name="Register">-, -, 132, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="Lenet_HLS_mul_mulibs_U29">Lenet_HLS_mul_mulibs, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="bias2_V_U">Fullc2_Cal_bias2_V, 0, 4, 5, 0, 65, 4, 1, 260</column>
<column name="weight2_V_U">Fullc2_Cal_weightjbC, 3, 0, 0, 0, 5460, 6, 1, 32760</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1116_fu_201_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln1192_1_fu_246_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln190_fu_156_p2">+, 0, 0, 17, 13, 7</column>
<column name="i_fu_168_p2">+, 0, 0, 15, 7, 1</column>
<column name="j_fu_191_p2">+, 0, 0, 15, 7, 1</column>
<column name="p_Val2_10_fu_305_p2">+, 0, 0, 12, 12, 12</column>
<column name="ret_V_fu_241_p2">+, 0, 0, 26, 19, 19</column>
<column name="and_ln415_fu_295_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln781_fu_386_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln786_fu_416_p2">and, 0, 0, 2, 1, 1</column>
<column name="carry_1_fu_326_p2">and, 0, 0, 2, 1, 1</column>
<column name="deleted_ones_fu_380_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_fu_410_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_434_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln190_fu_162_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="icmp_ln193_fu_185_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="r_fu_269_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="or_ln340_fu_440_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln406_fu_282_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln416_1_fu_368_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln416_fu_374_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln785_fu_398_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln786_fu_422_p2">or, 0, 0, 2, 1, 1</column>
<column name="xor_ln416_1_fu_320_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln416_2_fu_362_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln779_fu_356_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln785_1_fu_404_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln785_fu_392_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln786_fu_428_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="flatten3_V_d0">27, 5, 12, 60</column>
<column name="i_0_reg_121">9, 2, 7, 14</column>
<column name="j_0_reg_144">9, 2, 7, 14</column>
<column name="phi_mul_reg_132">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln190_reg_454">13, 0, 13, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="flatten3_V_addr_reg_472">7, 0, 7, 0</column>
<column name="i_0_reg_121">7, 0, 7, 0</column>
<column name="i_reg_462">7, 0, 7, 0</column>
<column name="j_0_reg_144">7, 0, 7, 0</column>
<column name="j_reg_480">7, 0, 7, 0</column>
<column name="or_ln340_reg_529">1, 0, 1, 0</column>
<column name="overflow_reg_521">1, 0, 1, 0</column>
<column name="p_Val2_s_reg_506">12, 0, 12, 0</column>
<column name="phi_mul_reg_132">13, 0, 13, 0</column>
<column name="r_V_reg_500">19, 0, 19, 0</column>
<column name="trunc_ln1192_reg_511">18, 0, 18, 0</column>
<column name="trunc_ln718_reg_516">5, 0, 5, 0</column>
<column name="underflow_reg_525">1, 0, 1, 0</column>
<column name="weight2_V_load_reg_490">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Fullc2_Cal, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Fullc2_Cal, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Fullc2_Cal, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Fullc2_Cal, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Fullc2_Cal, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Fullc2_Cal, return value</column>
<column name="flatten3_V_address0">out, 7, ap_memory, flatten3_V, array</column>
<column name="flatten3_V_ce0">out, 1, ap_memory, flatten3_V, array</column>
<column name="flatten3_V_we0">out, 1, ap_memory, flatten3_V, array</column>
<column name="flatten3_V_d0">out, 12, ap_memory, flatten3_V, array</column>
<column name="flatten3_V_q0">in, 12, ap_memory, flatten3_V, array</column>
<column name="flatten2_V_address0">out, 7, ap_memory, flatten2_V, array</column>
<column name="flatten2_V_ce0">out, 1, ap_memory, flatten2_V, array</column>
<column name="flatten2_V_q0">in, 12, ap_memory, flatten2_V, array</column>
</table>
</item>
</section>
</profile>
