// Seed: 104571534
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  assign module_1._id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd49
) (
    input tri id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri _id_3,
    input supply0 id_4,
    input supply0 id_5
);
  bit id_7;
  final id_7 = 1;
  supply1 [id_3 : 1 'd0] id_8;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  assign id_2 = 1'd0;
  logic   id_9 = -1;
  supply1 id_10;
  parameter id_11 = 1;
  wire id_12, id_13;
  assign id_8  = -1;
  assign id_10 = -1;
endmodule
