INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dct_top glbl -prj dct.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s dct -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/AESL_automem_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/AESL_automem_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dct_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct_col_inbuf_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_col_inbuf_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct_col_inbuf_0_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_col_inbuf_0_memcore_ram
INFO: [VRFC 10-311] analyzing module dct_col_inbuf_0_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct_mac_muladd_14lbW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_14lbW_DSP48_2
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_14lbW
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct_mac_muladd_15kbM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_15kbM_DSP48_1
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_15kbM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct_mac_muladd_15mb6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_15mb6_DSP48_3
INFO: [VRFC 10-311] analyzing module dct_mac_muladd_15mb6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct_mul_mul_15s_1jbC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_mul_mul_15s_1jbC_DSP48_0
INFO: [VRFC 10-311] analyzing module dct_mul_mul_15s_1jbC
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct_row_outbuf_i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_row_outbuf_i
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/dct_row_outbuf_i_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_row_outbuf_i_memcore_ram
INFO: [VRFC 10-311] analyzing module dct_row_outbuf_i_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Col_DCT_Loop_pr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Col_DCT_Loop_pr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Row_DCT_Loopbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loopbkb_rom
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loopbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Row_DCT_Loopcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loopcud_rom
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loopcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Row_DCT_LoopdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_LoopdEe_rom
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_LoopdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Row_DCT_LoopeOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_LoopeOg_rom
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_LoopeOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Row_DCT_LoopfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_LoopfYi_rom
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_LoopfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Row_DCT_Loopg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loopg8j_rom
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loopg8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Row_DCT_Loophbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loophbi_rom
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loophbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Row_DCT_Loopibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loopibs_rom
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loopibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Row_DCT_Loop_pr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Row_DCT_Loop_pr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Xpose_Col_Outer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Xpose_Col_Outer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/Loop_Xpose_Row_Outer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_Xpose_Row_Outer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/read_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/9m/HLS/laba/lab1/dct_prj/solution6/sim/verilog/write_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_data
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dct_row_outbuf_i_memcore_ram
Compiling module xil_defaultlib.dct_row_outbuf_i_memcore
Compiling module xil_defaultlib.dct_row_outbuf_i(AddressRange=64...
Compiling module xil_defaultlib.dct_col_inbuf_0_memcore_ram
Compiling module xil_defaultlib.dct_col_inbuf_0_memcore
Compiling module xil_defaultlib.dct_col_inbuf_0(AddressRange=8)
Compiling module xil_defaultlib.read_data
Compiling module xil_defaultlib.Loop_Row_DCT_Loopbkb_rom
Compiling module xil_defaultlib.Loop_Row_DCT_Loopbkb(DataWidth=1...
Compiling module xil_defaultlib.Loop_Row_DCT_Loopcud_rom
Compiling module xil_defaultlib.Loop_Row_DCT_Loopcud(DataWidth=1...
Compiling module xil_defaultlib.Loop_Row_DCT_LoopdEe_rom
Compiling module xil_defaultlib.Loop_Row_DCT_LoopdEe(DataWidth=1...
Compiling module xil_defaultlib.Loop_Row_DCT_LoopeOg_rom
Compiling module xil_defaultlib.Loop_Row_DCT_LoopeOg(DataWidth=1...
Compiling module xil_defaultlib.Loop_Row_DCT_LoopfYi_rom
Compiling module xil_defaultlib.Loop_Row_DCT_LoopfYi(DataWidth=1...
Compiling module xil_defaultlib.Loop_Row_DCT_Loopg8j_rom
Compiling module xil_defaultlib.Loop_Row_DCT_Loopg8j(DataWidth=1...
Compiling module xil_defaultlib.Loop_Row_DCT_Loophbi_rom
Compiling module xil_defaultlib.Loop_Row_DCT_Loophbi(DataWidth=1...
Compiling module xil_defaultlib.Loop_Row_DCT_Loopibs_rom
Compiling module xil_defaultlib.Loop_Row_DCT_Loopibs(DataWidth=1...
Compiling module xil_defaultlib.dct_mul_mul_15s_1jbC_DSP48_0
Compiling module xil_defaultlib.dct_mul_mul_15s_1jbC(ID=1,NUM_ST...
Compiling module xil_defaultlib.dct_mac_muladd_15kbM_DSP48_1
Compiling module xil_defaultlib.dct_mac_muladd_15kbM(ID=1,NUM_ST...
Compiling module xil_defaultlib.dct_mac_muladd_14lbW_DSP48_2
Compiling module xil_defaultlib.dct_mac_muladd_14lbW(ID=1,NUM_ST...
Compiling module xil_defaultlib.dct_mac_muladd_15mb6_DSP48_3
Compiling module xil_defaultlib.dct_mac_muladd_15mb6(ID=1,NUM_ST...
Compiling module xil_defaultlib.Loop_Row_DCT_Loop_pr
Compiling module xil_defaultlib.Loop_Xpose_Row_Outer
Compiling module xil_defaultlib.Loop_Col_DCT_Loop_pr
Compiling module xil_defaultlib.Loop_Xpose_Col_Outer
Compiling module xil_defaultlib.write_data
Compiling module xil_defaultlib.dct
Compiling module xil_defaultlib.AESL_automem_input_r
Compiling module xil_defaultlib.AESL_automem_output_r
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_dct_top
Compiling module work.glbl
Built simulation snapshot dct
