
Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3ac  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  0800a584  0800a584  0000b584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a594  0800a594  0000c2c8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800a594  0800a594  0000c2c8  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800a594  0800a594  0000c2c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a594  0800a594  0000b594  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a598  0800a598  0000b598  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002c8  20000000  0800a59c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000854  200002c8  0800a864  0000c2c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b1c  0800a864  0000cb1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c2c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f3e7  00000000  00000000  0000c2f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c78  00000000  00000000  0002b6df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a48  00000000  00000000  0002f358  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001439  00000000  00000000  00030da0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022888  00000000  00000000  000321d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dd48  00000000  00000000  00054a61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000def80  00000000  00000000  000727a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00151729  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007048  00000000  00000000  0015176c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  001587b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	200002c8 	.word	0x200002c8
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800a56c 	.word	0x0800a56c

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	200002cc 	.word	0x200002cc
 8000214:	0800a56c 	.word	0x0800a56c

08000218 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b092      	sub	sp, #72	@ 0x48
 800021c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800021e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000222:	2200      	movs	r2, #0
 8000224:	601a      	str	r2, [r3, #0]
 8000226:	605a      	str	r2, [r3, #4]
 8000228:	609a      	str	r2, [r3, #8]
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 800022a:	f107 0320 	add.w	r3, r7, #32
 800022e:	2200      	movs	r2, #0
 8000230:	601a      	str	r2, [r3, #0]
 8000232:	605a      	str	r2, [r3, #4]
 8000234:	609a      	str	r2, [r3, #8]
 8000236:	60da      	str	r2, [r3, #12]
 8000238:	611a      	str	r2, [r3, #16]
 800023a:	615a      	str	r2, [r3, #20]
 800023c:	619a      	str	r2, [r3, #24]
  ADC_ChannelConfTypeDef sConfig = {0};
 800023e:	463b      	mov	r3, r7
 8000240:	2220      	movs	r2, #32
 8000242:	2100      	movs	r1, #0
 8000244:	4618      	mov	r0, r3
 8000246:	f00a f94e 	bl	800a4e6 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800024a:	4b3e      	ldr	r3, [pc, #248]	@ (8000344 <MX_ADC1_Init+0x12c>)
 800024c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000250:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000252:	4b3c      	ldr	r3, [pc, #240]	@ (8000344 <MX_ADC1_Init+0x12c>)
 8000254:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000258:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800025a:	4b3a      	ldr	r3, [pc, #232]	@ (8000344 <MX_ADC1_Init+0x12c>)
 800025c:	2200      	movs	r2, #0
 800025e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000260:	4b38      	ldr	r3, [pc, #224]	@ (8000344 <MX_ADC1_Init+0x12c>)
 8000262:	2200      	movs	r2, #0
 8000264:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000266:	4b37      	ldr	r3, [pc, #220]	@ (8000344 <MX_ADC1_Init+0x12c>)
 8000268:	2200      	movs	r2, #0
 800026a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800026c:	4b35      	ldr	r3, [pc, #212]	@ (8000344 <MX_ADC1_Init+0x12c>)
 800026e:	2200      	movs	r2, #0
 8000270:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000272:	4b34      	ldr	r3, [pc, #208]	@ (8000344 <MX_ADC1_Init+0x12c>)
 8000274:	2204      	movs	r2, #4
 8000276:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000278:	4b32      	ldr	r3, [pc, #200]	@ (8000344 <MX_ADC1_Init+0x12c>)
 800027a:	2200      	movs	r2, #0
 800027c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800027e:	4b31      	ldr	r3, [pc, #196]	@ (8000344 <MX_ADC1_Init+0x12c>)
 8000280:	2200      	movs	r2, #0
 8000282:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000284:	4b2f      	ldr	r3, [pc, #188]	@ (8000344 <MX_ADC1_Init+0x12c>)
 8000286:	2201      	movs	r2, #1
 8000288:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800028a:	4b2e      	ldr	r3, [pc, #184]	@ (8000344 <MX_ADC1_Init+0x12c>)
 800028c:	2200      	movs	r2, #0
 800028e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000292:	4b2c      	ldr	r3, [pc, #176]	@ (8000344 <MX_ADC1_Init+0x12c>)
 8000294:	2200      	movs	r2, #0
 8000296:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000298:	4b2a      	ldr	r3, [pc, #168]	@ (8000344 <MX_ADC1_Init+0x12c>)
 800029a:	2200      	movs	r2, #0
 800029c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800029e:	4b29      	ldr	r3, [pc, #164]	@ (8000344 <MX_ADC1_Init+0x12c>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80002a6:	4b27      	ldr	r3, [pc, #156]	@ (8000344 <MX_ADC1_Init+0x12c>)
 80002a8:	2200      	movs	r2, #0
 80002aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80002ac:	4b25      	ldr	r3, [pc, #148]	@ (8000344 <MX_ADC1_Init+0x12c>)
 80002ae:	2200      	movs	r2, #0
 80002b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002b4:	4823      	ldr	r0, [pc, #140]	@ (8000344 <MX_ADC1_Init+0x12c>)
 80002b6:	f001 f985 	bl	80015c4 <HAL_ADC_Init>
 80002ba:	4603      	mov	r3, r0
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d001      	beq.n	80002c4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80002c0:	f000 fb15 	bl	80008ee <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80002c4:	2300      	movs	r3, #0
 80002c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80002c8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80002cc:	4619      	mov	r1, r3
 80002ce:	481d      	ldr	r0, [pc, #116]	@ (8000344 <MX_ADC1_Init+0x12c>)
 80002d0:	f002 fb88 	bl	80029e4 <HAL_ADCEx_MultiModeConfigChannel>
 80002d4:	4603      	mov	r3, r0
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d001      	beq.n	80002de <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 80002da:	f000 fb08 	bl	80008ee <Error_Handler>
  }

  /** Configure Analog WatchDog 1
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_1;
 80002de:	4b1a      	ldr	r3, [pc, #104]	@ (8000348 <MX_ADC1_Init+0x130>)
 80002e0:	623b      	str	r3, [r7, #32]
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_ALL_REG;
 80002e2:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80002e6:	627b      	str	r3, [r7, #36]	@ 0x24
  AnalogWDGConfig.ITMode = DISABLE;
 80002e8:	2300      	movs	r3, #0
 80002ea:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  AnalogWDGConfig.HighThreshold = 0;
 80002ee:	2300      	movs	r3, #0
 80002f0:	633b      	str	r3, [r7, #48]	@ 0x30
  AnalogWDGConfig.LowThreshold = 0;
 80002f2:	2300      	movs	r3, #0
 80002f4:	637b      	str	r3, [r7, #52]	@ 0x34
  AnalogWDGConfig.FilteringConfig = ADC_AWD_FILTERING_NONE;
 80002f6:	2300      	movs	r3, #0
 80002f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80002fa:	f107 0320 	add.w	r3, r7, #32
 80002fe:	4619      	mov	r1, r3
 8000300:	4810      	ldr	r0, [pc, #64]	@ (8000344 <MX_ADC1_Init+0x12c>)
 8000302:	f002 f90b 	bl	800251c <HAL_ADC_AnalogWDGConfig>
 8000306:	4603      	mov	r3, r0
 8000308:	2b00      	cmp	r3, #0
 800030a:	d001      	beq.n	8000310 <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 800030c:	f000 faef 	bl	80008ee <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000310:	4b0e      	ldr	r3, [pc, #56]	@ (800034c <MX_ADC1_Init+0x134>)
 8000312:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000314:	2306      	movs	r3, #6
 8000316:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000318:	2300      	movs	r3, #0
 800031a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800031c:	237f      	movs	r3, #127	@ 0x7f
 800031e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000320:	2304      	movs	r3, #4
 8000322:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000324:	2300      	movs	r3, #0
 8000326:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000328:	463b      	mov	r3, r7
 800032a:	4619      	mov	r1, r3
 800032c:	4805      	ldr	r0, [pc, #20]	@ (8000344 <MX_ADC1_Init+0x12c>)
 800032e:	f001 fd05 	bl	8001d3c <HAL_ADC_ConfigChannel>
 8000332:	4603      	mov	r3, r0
 8000334:	2b00      	cmp	r3, #0
 8000336:	d001      	beq.n	800033c <MX_ADC1_Init+0x124>
  {
    Error_Handler();
 8000338:	f000 fad9 	bl	80008ee <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800033c:	bf00      	nop
 800033e:	3748      	adds	r7, #72	@ 0x48
 8000340:	46bd      	mov	sp, r7
 8000342:	bd80      	pop	{r7, pc}
 8000344:	200002e4 	.word	0x200002e4
 8000348:	7dc00000 	.word	0x7dc00000
 800034c:	04300002 	.word	0x04300002

08000350 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b09a      	sub	sp, #104	@ 0x68
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000358:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800035c:	2200      	movs	r2, #0
 800035e:	601a      	str	r2, [r3, #0]
 8000360:	605a      	str	r2, [r3, #4]
 8000362:	609a      	str	r2, [r3, #8]
 8000364:	60da      	str	r2, [r3, #12]
 8000366:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000368:	f107 0310 	add.w	r3, r7, #16
 800036c:	2244      	movs	r2, #68	@ 0x44
 800036e:	2100      	movs	r1, #0
 8000370:	4618      	mov	r0, r3
 8000372:	f00a f8b8 	bl	800a4e6 <memset>
  if(adcHandle->Instance==ADC1)
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	681b      	ldr	r3, [r3, #0]
 800037a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800037e:	d13c      	bne.n	80003fa <HAL_ADC_MspInit+0xaa>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000380:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000384:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000386:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800038a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800038c:	f107 0310 	add.w	r3, r7, #16
 8000390:	4618      	mov	r0, r3
 8000392:	f004 fa43 	bl	800481c <HAL_RCCEx_PeriphCLKConfig>
 8000396:	4603      	mov	r3, r0
 8000398:	2b00      	cmp	r3, #0
 800039a:	d001      	beq.n	80003a0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800039c:	f000 faa7 	bl	80008ee <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80003a0:	4b18      	ldr	r3, [pc, #96]	@ (8000404 <HAL_ADC_MspInit+0xb4>)
 80003a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003a4:	4a17      	ldr	r2, [pc, #92]	@ (8000404 <HAL_ADC_MspInit+0xb4>)
 80003a6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80003aa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80003ac:	4b15      	ldr	r3, [pc, #84]	@ (8000404 <HAL_ADC_MspInit+0xb4>)
 80003ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80003b4:	60fb      	str	r3, [r7, #12]
 80003b6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003b8:	4b12      	ldr	r3, [pc, #72]	@ (8000404 <HAL_ADC_MspInit+0xb4>)
 80003ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003bc:	4a11      	ldr	r2, [pc, #68]	@ (8000404 <HAL_ADC_MspInit+0xb4>)
 80003be:	f043 0301 	orr.w	r3, r3, #1
 80003c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80003c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000404 <HAL_ADC_MspInit+0xb4>)
 80003c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003c8:	f003 0301 	and.w	r3, r3, #1
 80003cc:	60bb      	str	r3, [r7, #8]
 80003ce:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80003d0:	2307      	movs	r3, #7
 80003d2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80003d4:	2303      	movs	r3, #3
 80003d6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003d8:	2300      	movs	r3, #0
 80003da:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003dc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80003e0:	4619      	mov	r1, r3
 80003e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003e6:	f002 fcb1 	bl	8002d4c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 2, 0);
 80003ea:	2200      	movs	r2, #0
 80003ec:	2102      	movs	r1, #2
 80003ee:	2012      	movs	r0, #18
 80003f0:	f002 fc77 	bl	8002ce2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80003f4:	2012      	movs	r0, #18
 80003f6:	f002 fc8e 	bl	8002d16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80003fa:	bf00      	nop
 80003fc:	3768      	adds	r7, #104	@ 0x68
 80003fe:	46bd      	mov	sp, r7
 8000400:	bd80      	pop	{r7, pc}
 8000402:	bf00      	nop
 8000404:	40021000 	.word	0x40021000

08000408 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b08a      	sub	sp, #40	@ 0x28
 800040c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800040e:	f107 0314 	add.w	r3, r7, #20
 8000412:	2200      	movs	r2, #0
 8000414:	601a      	str	r2, [r3, #0]
 8000416:	605a      	str	r2, [r3, #4]
 8000418:	609a      	str	r2, [r3, #8]
 800041a:	60da      	str	r2, [r3, #12]
 800041c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800041e:	4b54      	ldr	r3, [pc, #336]	@ (8000570 <MX_GPIO_Init+0x168>)
 8000420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000422:	4a53      	ldr	r2, [pc, #332]	@ (8000570 <MX_GPIO_Init+0x168>)
 8000424:	f043 0304 	orr.w	r3, r3, #4
 8000428:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800042a:	4b51      	ldr	r3, [pc, #324]	@ (8000570 <MX_GPIO_Init+0x168>)
 800042c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800042e:	f003 0304 	and.w	r3, r3, #4
 8000432:	613b      	str	r3, [r7, #16]
 8000434:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000436:	4b4e      	ldr	r3, [pc, #312]	@ (8000570 <MX_GPIO_Init+0x168>)
 8000438:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800043a:	4a4d      	ldr	r2, [pc, #308]	@ (8000570 <MX_GPIO_Init+0x168>)
 800043c:	f043 0320 	orr.w	r3, r3, #32
 8000440:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000442:	4b4b      	ldr	r3, [pc, #300]	@ (8000570 <MX_GPIO_Init+0x168>)
 8000444:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000446:	f003 0320 	and.w	r3, r3, #32
 800044a:	60fb      	str	r3, [r7, #12]
 800044c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800044e:	4b48      	ldr	r3, [pc, #288]	@ (8000570 <MX_GPIO_Init+0x168>)
 8000450:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000452:	4a47      	ldr	r2, [pc, #284]	@ (8000570 <MX_GPIO_Init+0x168>)
 8000454:	f043 0301 	orr.w	r3, r3, #1
 8000458:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800045a:	4b45      	ldr	r3, [pc, #276]	@ (8000570 <MX_GPIO_Init+0x168>)
 800045c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800045e:	f003 0301 	and.w	r3, r3, #1
 8000462:	60bb      	str	r3, [r7, #8]
 8000464:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000466:	4b42      	ldr	r3, [pc, #264]	@ (8000570 <MX_GPIO_Init+0x168>)
 8000468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800046a:	4a41      	ldr	r2, [pc, #260]	@ (8000570 <MX_GPIO_Init+0x168>)
 800046c:	f043 0302 	orr.w	r3, r3, #2
 8000470:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000472:	4b3f      	ldr	r3, [pc, #252]	@ (8000570 <MX_GPIO_Init+0x168>)
 8000474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000476:	f003 0302 	and.w	r3, r3, #2
 800047a:	607b      	str	r3, [r7, #4]
 800047c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(XSHUT2_GPIO_Port, XSHUT2_Pin, GPIO_PIN_RESET);
 800047e:	2200      	movs	r2, #0
 8000480:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000484:	483b      	ldr	r0, [pc, #236]	@ (8000574 <MX_GPIO_Init+0x16c>)
 8000486:	f002 fde3 	bl	8003050 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(XSHUT1_GPIO_Port, XSHUT1_Pin, GPIO_PIN_RESET);
 800048a:	2200      	movs	r2, #0
 800048c:	2101      	movs	r1, #1
 800048e:	483a      	ldr	r0, [pc, #232]	@ (8000578 <MX_GPIO_Init+0x170>)
 8000490:	f002 fdde 	bl	8003050 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|STARTER_Pin|XSHUT3_Pin|XSHUT4_Pin
 8000494:	2200      	movs	r2, #0
 8000496:	21f8      	movs	r1, #248	@ 0xf8
 8000498:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800049c:	f002 fdd8 	bl	8003050 <HAL_GPIO_WritePin>
                          |M1_OUT1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M1_OUT2_Pin|M2_OUT1_Pin|M2_OUT2_Pin, GPIO_PIN_RESET);
 80004a0:	2200      	movs	r2, #0
 80004a2:	21c1      	movs	r1, #193	@ 0xc1
 80004a4:	4835      	ldr	r0, [pc, #212]	@ (800057c <MX_GPIO_Init+0x174>)
 80004a6:	f002 fdd3 	bl	8003050 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EXTI1_Pin EXTI2_Pin */
  GPIO_InitStruct.Pin = EXTI1_Pin|EXTI2_Pin;
 80004aa:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80004ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80004b0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80004b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004b6:	2300      	movs	r3, #0
 80004b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80004ba:	f107 0314 	add.w	r3, r7, #20
 80004be:	4619      	mov	r1, r3
 80004c0:	482c      	ldr	r0, [pc, #176]	@ (8000574 <MX_GPIO_Init+0x16c>)
 80004c2:	f002 fc43 	bl	8002d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : XSHUT2_Pin */
  GPIO_InitStruct.Pin = XSHUT2_Pin;
 80004c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80004ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004cc:	2301      	movs	r3, #1
 80004ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d0:	2300      	movs	r3, #0
 80004d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004d4:	2300      	movs	r3, #0
 80004d6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(XSHUT2_GPIO_Port, &GPIO_InitStruct);
 80004d8:	f107 0314 	add.w	r3, r7, #20
 80004dc:	4619      	mov	r1, r3
 80004de:	4825      	ldr	r0, [pc, #148]	@ (8000574 <MX_GPIO_Init+0x16c>)
 80004e0:	f002 fc34 	bl	8002d4c <HAL_GPIO_Init>

  /*Configure GPIO pin : XSHUT1_Pin */
  GPIO_InitStruct.Pin = XSHUT1_Pin;
 80004e4:	2301      	movs	r3, #1
 80004e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004e8:	2301      	movs	r3, #1
 80004ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ec:	2300      	movs	r3, #0
 80004ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004f0:	2300      	movs	r3, #0
 80004f2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(XSHUT1_GPIO_Port, &GPIO_InitStruct);
 80004f4:	f107 0314 	add.w	r3, r7, #20
 80004f8:	4619      	mov	r1, r3
 80004fa:	481f      	ldr	r0, [pc, #124]	@ (8000578 <MX_GPIO_Init+0x170>)
 80004fc:	f002 fc26 	bl	8002d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin STARTER_Pin XSHUT3_Pin XSHUT4_Pin
                           M1_OUT1_Pin */
  GPIO_InitStruct.Pin = LED_Pin|STARTER_Pin|XSHUT3_Pin|XSHUT4_Pin
 8000500:	23f8      	movs	r3, #248	@ 0xf8
 8000502:	617b      	str	r3, [r7, #20]
                          |M1_OUT1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000504:	2301      	movs	r3, #1
 8000506:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000508:	2300      	movs	r3, #0
 800050a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800050c:	2300      	movs	r3, #0
 800050e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000510:	f107 0314 	add.w	r3, r7, #20
 8000514:	4619      	mov	r1, r3
 8000516:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800051a:	f002 fc17 	bl	8002d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : M1_OUT2_Pin M2_OUT1_Pin M2_OUT2_Pin */
  GPIO_InitStruct.Pin = M1_OUT2_Pin|M2_OUT1_Pin|M2_OUT2_Pin;
 800051e:	23c1      	movs	r3, #193	@ 0xc1
 8000520:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000522:	2301      	movs	r3, #1
 8000524:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000526:	2300      	movs	r3, #0
 8000528:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800052a:	2300      	movs	r3, #0
 800052c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800052e:	f107 0314 	add.w	r3, r7, #20
 8000532:	4619      	mov	r1, r3
 8000534:	4811      	ldr	r0, [pc, #68]	@ (800057c <MX_GPIO_Init+0x174>)
 8000536:	f002 fc09 	bl	8002d4c <HAL_GPIO_Init>

  /*Configure GPIO pins : EXTI4_Pin EXTI3_Pin */
  GPIO_InitStruct.Pin = EXTI4_Pin|EXTI3_Pin;
 800053a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800053e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000540:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000544:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000546:	2300      	movs	r3, #0
 8000548:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800054a:	f107 0314 	add.w	r3, r7, #20
 800054e:	4619      	mov	r1, r3
 8000550:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000554:	f002 fbfa 	bl	8002d4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 8000558:	2200      	movs	r2, #0
 800055a:	2102      	movs	r1, #2
 800055c:	2028      	movs	r0, #40	@ 0x28
 800055e:	f002 fbc0 	bl	8002ce2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000562:	2028      	movs	r0, #40	@ 0x28
 8000564:	f002 fbd7 	bl	8002d16 <HAL_NVIC_EnableIRQ>

}
 8000568:	bf00      	nop
 800056a:	3728      	adds	r7, #40	@ 0x28
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	40021000 	.word	0x40021000
 8000574:	48000800 	.word	0x48000800
 8000578:	48001400 	.word	0x48001400
 800057c:	48000400 	.word	0x48000400

08000580 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000584:	4b1b      	ldr	r3, [pc, #108]	@ (80005f4 <MX_I2C1_Init+0x74>)
 8000586:	4a1c      	ldr	r2, [pc, #112]	@ (80005f8 <MX_I2C1_Init+0x78>)
 8000588:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x509170A3;
 800058a:	4b1a      	ldr	r3, [pc, #104]	@ (80005f4 <MX_I2C1_Init+0x74>)
 800058c:	4a1b      	ldr	r2, [pc, #108]	@ (80005fc <MX_I2C1_Init+0x7c>)
 800058e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000590:	4b18      	ldr	r3, [pc, #96]	@ (80005f4 <MX_I2C1_Init+0x74>)
 8000592:	2200      	movs	r2, #0
 8000594:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000596:	4b17      	ldr	r3, [pc, #92]	@ (80005f4 <MX_I2C1_Init+0x74>)
 8000598:	2201      	movs	r2, #1
 800059a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800059c:	4b15      	ldr	r3, [pc, #84]	@ (80005f4 <MX_I2C1_Init+0x74>)
 800059e:	2200      	movs	r2, #0
 80005a0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80005a2:	4b14      	ldr	r3, [pc, #80]	@ (80005f4 <MX_I2C1_Init+0x74>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80005a8:	4b12      	ldr	r3, [pc, #72]	@ (80005f4 <MX_I2C1_Init+0x74>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005ae:	4b11      	ldr	r3, [pc, #68]	@ (80005f4 <MX_I2C1_Init+0x74>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005b4:	4b0f      	ldr	r3, [pc, #60]	@ (80005f4 <MX_I2C1_Init+0x74>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005ba:	480e      	ldr	r0, [pc, #56]	@ (80005f4 <MX_I2C1_Init+0x74>)
 80005bc:	f002 fd9d 	bl	80030fa <HAL_I2C_Init>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d001      	beq.n	80005ca <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80005c6:	f000 f992 	bl	80008ee <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 80005ca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80005ce:	4809      	ldr	r0, [pc, #36]	@ (80005f4 <MX_I2C1_Init+0x74>)
 80005d0:	f003 fae2 	bl	8003b98 <HAL_I2CEx_ConfigAnalogFilter>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80005da:	f000 f988 	bl	80008ee <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80005de:	2100      	movs	r1, #0
 80005e0:	4804      	ldr	r0, [pc, #16]	@ (80005f4 <MX_I2C1_Init+0x74>)
 80005e2:	f003 fb24 	bl	8003c2e <HAL_I2CEx_ConfigDigitalFilter>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80005ec:	f000 f97f 	bl	80008ee <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80005f0:	bf00      	nop
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	20000350 	.word	0x20000350
 80005f8:	40005400 	.word	0x40005400
 80005fc:	509170a3 	.word	0x509170a3

08000600 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000604:	4b1b      	ldr	r3, [pc, #108]	@ (8000674 <MX_I2C2_Init+0x74>)
 8000606:	4a1c      	ldr	r2, [pc, #112]	@ (8000678 <MX_I2C2_Init+0x78>)
 8000608:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x509170A3;
 800060a:	4b1a      	ldr	r3, [pc, #104]	@ (8000674 <MX_I2C2_Init+0x74>)
 800060c:	4a1b      	ldr	r2, [pc, #108]	@ (800067c <MX_I2C2_Init+0x7c>)
 800060e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000610:	4b18      	ldr	r3, [pc, #96]	@ (8000674 <MX_I2C2_Init+0x74>)
 8000612:	2200      	movs	r2, #0
 8000614:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000616:	4b17      	ldr	r3, [pc, #92]	@ (8000674 <MX_I2C2_Init+0x74>)
 8000618:	2201      	movs	r2, #1
 800061a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800061c:	4b15      	ldr	r3, [pc, #84]	@ (8000674 <MX_I2C2_Init+0x74>)
 800061e:	2200      	movs	r2, #0
 8000620:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000622:	4b14      	ldr	r3, [pc, #80]	@ (8000674 <MX_I2C2_Init+0x74>)
 8000624:	2200      	movs	r2, #0
 8000626:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000628:	4b12      	ldr	r3, [pc, #72]	@ (8000674 <MX_I2C2_Init+0x74>)
 800062a:	2200      	movs	r2, #0
 800062c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800062e:	4b11      	ldr	r3, [pc, #68]	@ (8000674 <MX_I2C2_Init+0x74>)
 8000630:	2200      	movs	r2, #0
 8000632:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000634:	4b0f      	ldr	r3, [pc, #60]	@ (8000674 <MX_I2C2_Init+0x74>)
 8000636:	2200      	movs	r2, #0
 8000638:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800063a:	480e      	ldr	r0, [pc, #56]	@ (8000674 <MX_I2C2_Init+0x74>)
 800063c:	f002 fd5d 	bl	80030fa <HAL_I2C_Init>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000646:	f000 f952 	bl	80008ee <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 800064a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800064e:	4809      	ldr	r0, [pc, #36]	@ (8000674 <MX_I2C2_Init+0x74>)
 8000650:	f003 faa2 	bl	8003b98 <HAL_I2CEx_ConfigAnalogFilter>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d001      	beq.n	800065e <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 800065a:	f000 f948 	bl	80008ee <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800065e:	2100      	movs	r1, #0
 8000660:	4804      	ldr	r0, [pc, #16]	@ (8000674 <MX_I2C2_Init+0x74>)
 8000662:	f003 fae4 	bl	8003c2e <HAL_I2CEx_ConfigDigitalFilter>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d001      	beq.n	8000670 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 800066c:	f000 f93f 	bl	80008ee <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000670:	bf00      	nop
 8000672:	bd80      	pop	{r7, pc}
 8000674:	200003a4 	.word	0x200003a4
 8000678:	40005800 	.word	0x40005800
 800067c:	509170a3 	.word	0x509170a3

08000680 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b09e      	sub	sp, #120	@ 0x78
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000688:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	605a      	str	r2, [r3, #4]
 8000692:	609a      	str	r2, [r3, #8]
 8000694:	60da      	str	r2, [r3, #12]
 8000696:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000698:	f107 0320 	add.w	r3, r7, #32
 800069c:	2244      	movs	r2, #68	@ 0x44
 800069e:	2100      	movs	r1, #0
 80006a0:	4618      	mov	r0, r3
 80006a2:	f009 ff20 	bl	800a4e6 <memset>
  if(i2cHandle->Instance==I2C1)
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	4a4d      	ldr	r2, [pc, #308]	@ (80007e0 <HAL_I2C_MspInit+0x160>)
 80006ac:	4293      	cmp	r3, r2
 80006ae:	d155      	bne.n	800075c <HAL_I2C_MspInit+0xdc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80006b0:	2340      	movs	r3, #64	@ 0x40
 80006b2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80006b4:	2300      	movs	r3, #0
 80006b6:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006b8:	f107 0320 	add.w	r3, r7, #32
 80006bc:	4618      	mov	r0, r3
 80006be:	f004 f8ad 	bl	800481c <HAL_RCCEx_PeriphCLKConfig>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d001      	beq.n	80006cc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80006c8:	f000 f911 	bl	80008ee <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006cc:	4b45      	ldr	r3, [pc, #276]	@ (80007e4 <HAL_I2C_MspInit+0x164>)
 80006ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d0:	4a44      	ldr	r2, [pc, #272]	@ (80007e4 <HAL_I2C_MspInit+0x164>)
 80006d2:	f043 0301 	orr.w	r3, r3, #1
 80006d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006d8:	4b42      	ldr	r3, [pc, #264]	@ (80007e4 <HAL_I2C_MspInit+0x164>)
 80006da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006dc:	f003 0301 	and.w	r3, r3, #1
 80006e0:	61fb      	str	r3, [r7, #28]
 80006e2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e4:	4b3f      	ldr	r3, [pc, #252]	@ (80007e4 <HAL_I2C_MspInit+0x164>)
 80006e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006e8:	4a3e      	ldr	r2, [pc, #248]	@ (80007e4 <HAL_I2C_MspInit+0x164>)
 80006ea:	f043 0302 	orr.w	r3, r3, #2
 80006ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006f0:	4b3c      	ldr	r3, [pc, #240]	@ (80007e4 <HAL_I2C_MspInit+0x164>)
 80006f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006f4:	f003 0302 	and.w	r3, r3, #2
 80006f8:	61bb      	str	r3, [r7, #24]
 80006fa:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80006fc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000700:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000702:	2312      	movs	r3, #18
 8000704:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000706:	2300      	movs	r3, #0
 8000708:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800070a:	2300      	movs	r3, #0
 800070c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800070e:	2304      	movs	r3, #4
 8000710:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000712:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000716:	4619      	mov	r1, r3
 8000718:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800071c:	f002 fb16 	bl	8002d4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000720:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000724:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000726:	2312      	movs	r3, #18
 8000728:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072a:	2300      	movs	r3, #0
 800072c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800072e:	2300      	movs	r3, #0
 8000730:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000732:	2304      	movs	r3, #4
 8000734:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000736:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800073a:	4619      	mov	r1, r3
 800073c:	482a      	ldr	r0, [pc, #168]	@ (80007e8 <HAL_I2C_MspInit+0x168>)
 800073e:	f002 fb05 	bl	8002d4c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000742:	4b28      	ldr	r3, [pc, #160]	@ (80007e4 <HAL_I2C_MspInit+0x164>)
 8000744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000746:	4a27      	ldr	r2, [pc, #156]	@ (80007e4 <HAL_I2C_MspInit+0x164>)
 8000748:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800074c:	6593      	str	r3, [r2, #88]	@ 0x58
 800074e:	4b25      	ldr	r3, [pc, #148]	@ (80007e4 <HAL_I2C_MspInit+0x164>)
 8000750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000752:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000756:	617b      	str	r3, [r7, #20]
 8000758:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800075a:	e03c      	b.n	80007d6 <HAL_I2C_MspInit+0x156>
  else if(i2cHandle->Instance==I2C2)
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	4a22      	ldr	r2, [pc, #136]	@ (80007ec <HAL_I2C_MspInit+0x16c>)
 8000762:	4293      	cmp	r3, r2
 8000764:	d137      	bne.n	80007d6 <HAL_I2C_MspInit+0x156>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000766:	2380      	movs	r3, #128	@ 0x80
 8000768:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800076a:	2300      	movs	r3, #0
 800076c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800076e:	f107 0320 	add.w	r3, r7, #32
 8000772:	4618      	mov	r0, r3
 8000774:	f004 f852 	bl	800481c <HAL_RCCEx_PeriphCLKConfig>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d001      	beq.n	8000782 <HAL_I2C_MspInit+0x102>
      Error_Handler();
 800077e:	f000 f8b6 	bl	80008ee <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000782:	4b18      	ldr	r3, [pc, #96]	@ (80007e4 <HAL_I2C_MspInit+0x164>)
 8000784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000786:	4a17      	ldr	r2, [pc, #92]	@ (80007e4 <HAL_I2C_MspInit+0x164>)
 8000788:	f043 0301 	orr.w	r3, r3, #1
 800078c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800078e:	4b15      	ldr	r3, [pc, #84]	@ (80007e4 <HAL_I2C_MspInit+0x164>)
 8000790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000792:	f003 0301 	and.w	r3, r3, #1
 8000796:	613b      	str	r3, [r7, #16]
 8000798:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800079a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800079e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007a0:	2312      	movs	r3, #18
 80007a2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a4:	2300      	movs	r3, #0
 80007a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007a8:	2300      	movs	r3, #0
 80007aa:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80007ac:	2304      	movs	r3, #4
 80007ae:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007b0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80007b4:	4619      	mov	r1, r3
 80007b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007ba:	f002 fac7 	bl	8002d4c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80007be:	4b09      	ldr	r3, [pc, #36]	@ (80007e4 <HAL_I2C_MspInit+0x164>)
 80007c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007c2:	4a08      	ldr	r2, [pc, #32]	@ (80007e4 <HAL_I2C_MspInit+0x164>)
 80007c4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80007c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80007ca:	4b06      	ldr	r3, [pc, #24]	@ (80007e4 <HAL_I2C_MspInit+0x164>)
 80007cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80007ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80007d2:	60fb      	str	r3, [r7, #12]
 80007d4:	68fb      	ldr	r3, [r7, #12]
}
 80007d6:	bf00      	nop
 80007d8:	3778      	adds	r7, #120	@ 0x78
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	40005400 	.word	0x40005400
 80007e4:	40021000 	.word	0x40021000
 80007e8:	48000400 	.word	0x48000400
 80007ec:	40005800 	.word	0x40005800

080007f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007f6:	f000 fb84 	bl	8000f02 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007fa:	f000 f82d 	bl	8000858 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007fe:	f7ff fe03 	bl	8000408 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000802:	f7ff fd09 	bl	8000218 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000806:	f000 f90b 	bl	8000a20 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  MX_TIM6_Init();
 800080a:	f000 f96f 	bl	8000aec <MX_TIM6_Init>
  HAL_TIM_Base_Start(&htim6);
 800080e:	4810      	ldr	r0, [pc, #64]	@ (8000850 <main+0x60>)
 8000810:	f004 fa4c 	bl	8004cac <HAL_TIM_Base_Start>
  MX_I2C1_Init();
 8000814:	f7ff feb4 	bl	8000580 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000818:	f7ff fef2 	bl	8000600 <MX_I2C2_Init>
  TOF_InitSensors();
 800081c:	f000 fa46 	bl	8000cac <TOF_InitSensors>
  Motors_Init();
 8000820:	f000 f86c 	bl	80008fc <Motors_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  for(int i=0;i<4;i++){
 8000824:	2300      	movs	r3, #0
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	e00a      	b.n	8000840 <main+0x50>
	  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800082a:	2108      	movs	r1, #8
 800082c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000830:	f002 fc26 	bl	8003080 <HAL_GPIO_TogglePin>
	  MyDelay_ms(200);
 8000834:	20c8      	movs	r0, #200	@ 0xc8
 8000836:	f000 fa17 	bl	8000c68 <MyDelay_ms>
  for(int i=0;i<4;i++){
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	3301      	adds	r3, #1
 800083e:	607b      	str	r3, [r7, #4]
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	2b03      	cmp	r3, #3
 8000844:	ddf1      	ble.n	800082a <main+0x3a>
  }
  while (1)
  {

	  TOF_ReadAllDistances(tof_distances);
 8000846:	4803      	ldr	r0, [pc, #12]	@ (8000854 <main+0x64>)
 8000848:	f000 fb14 	bl	8000e74 <TOF_ReadAllDistances>
 800084c:	e7fb      	b.n	8000846 <main+0x56>
 800084e:	bf00      	nop
 8000850:	2000044c 	.word	0x2000044c
 8000854:	200003f8 	.word	0x200003f8

08000858 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b094      	sub	sp, #80	@ 0x50
 800085c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800085e:	f107 0318 	add.w	r3, r7, #24
 8000862:	2238      	movs	r2, #56	@ 0x38
 8000864:	2100      	movs	r1, #0
 8000866:	4618      	mov	r0, r3
 8000868:	f009 fe3d 	bl	800a4e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800086c:	1d3b      	adds	r3, r7, #4
 800086e:	2200      	movs	r2, #0
 8000870:	601a      	str	r2, [r3, #0]
 8000872:	605a      	str	r2, [r3, #4]
 8000874:	609a      	str	r2, [r3, #8]
 8000876:	60da      	str	r2, [r3, #12]
 8000878:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800087a:	2000      	movs	r0, #0
 800087c:	f003 fa24 	bl	8003cc8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000880:	2302      	movs	r3, #2
 8000882:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000884:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000888:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800088a:	2340      	movs	r3, #64	@ 0x40
 800088c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800088e:	2302      	movs	r3, #2
 8000890:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000892:	2302      	movs	r3, #2
 8000894:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000896:	2304      	movs	r3, #4
 8000898:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800089a:	2355      	movs	r3, #85	@ 0x55
 800089c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800089e:	2302      	movs	r3, #2
 80008a0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008a2:	2302      	movs	r3, #2
 80008a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008a6:	2302      	movs	r3, #2
 80008a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008aa:	f107 0318 	add.w	r3, r7, #24
 80008ae:	4618      	mov	r0, r3
 80008b0:	f003 fabe 	bl	8003e30 <HAL_RCC_OscConfig>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <SystemClock_Config+0x66>
  {
    Error_Handler();
 80008ba:	f000 f818 	bl	80008ee <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008be:	230f      	movs	r3, #15
 80008c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008c2:	2303      	movs	r3, #3
 80008c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008c6:	2300      	movs	r3, #0
 80008c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008ca:	2300      	movs	r3, #0
 80008cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008ce:	2300      	movs	r3, #0
 80008d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008d2:	1d3b      	adds	r3, r7, #4
 80008d4:	2104      	movs	r1, #4
 80008d6:	4618      	mov	r0, r3
 80008d8:	f003 fdbc 	bl	8004454 <HAL_RCC_ClockConfig>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80008e2:	f000 f804 	bl	80008ee <Error_Handler>
  }
}
 80008e6:	bf00      	nop
 80008e8:	3750      	adds	r7, #80	@ 0x50
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}

080008ee <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008ee:	b480      	push	{r7}
 80008f0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008f2:	b672      	cpsid	i
}
 80008f4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008f6:	bf00      	nop
 80008f8:	e7fd      	b.n	80008f6 <Error_Handler+0x8>
	...

080008fc <Motors_Init>:
#include "tim.h"  // Potrzebujemy uchwytu htim3

// --- Implementacje funkcji ---

void Motors_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0

    // Uruchomienie kanałów PWM dla obu silników
    // TIM_CHANNEL_4 jest na pinie PWM1 (PB1)
    // TIM_CHANNEL_1 jest na pinie PWM2 (PB4)
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8000900:	210c      	movs	r1, #12
 8000902:	4804      	ldr	r0, [pc, #16]	@ (8000914 <Motors_Init+0x18>)
 8000904:	f004 fa8c 	bl	8004e20 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000908:	2100      	movs	r1, #0
 800090a:	4802      	ldr	r0, [pc, #8]	@ (8000914 <Motors_Init+0x18>)
 800090c:	f004 fa88 	bl	8004e20 <HAL_TIM_PWM_Start>
}
 8000910:	bf00      	nop
 8000912:	bd80      	pop	{r7, pc}
 8000914:	20000400 	.word	0x20000400

08000918 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800091e:	4b0f      	ldr	r3, [pc, #60]	@ (800095c <HAL_MspInit+0x44>)
 8000920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000922:	4a0e      	ldr	r2, [pc, #56]	@ (800095c <HAL_MspInit+0x44>)
 8000924:	f043 0301 	orr.w	r3, r3, #1
 8000928:	6613      	str	r3, [r2, #96]	@ 0x60
 800092a:	4b0c      	ldr	r3, [pc, #48]	@ (800095c <HAL_MspInit+0x44>)
 800092c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800092e:	f003 0301 	and.w	r3, r3, #1
 8000932:	607b      	str	r3, [r7, #4]
 8000934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000936:	4b09      	ldr	r3, [pc, #36]	@ (800095c <HAL_MspInit+0x44>)
 8000938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800093a:	4a08      	ldr	r2, [pc, #32]	@ (800095c <HAL_MspInit+0x44>)
 800093c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000940:	6593      	str	r3, [r2, #88]	@ 0x58
 8000942:	4b06      	ldr	r3, [pc, #24]	@ (800095c <HAL_MspInit+0x44>)
 8000944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000946:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800094a:	603b      	str	r3, [r7, #0]
 800094c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800094e:	f003 fa5f 	bl	8003e10 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	40021000 	.word	0x40021000

08000960 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000964:	bf00      	nop
 8000966:	e7fd      	b.n	8000964 <NMI_Handler+0x4>

08000968 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800096c:	bf00      	nop
 800096e:	e7fd      	b.n	800096c <HardFault_Handler+0x4>

08000970 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000974:	bf00      	nop
 8000976:	e7fd      	b.n	8000974 <MemManage_Handler+0x4>

08000978 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800097c:	bf00      	nop
 800097e:	e7fd      	b.n	800097c <BusFault_Handler+0x4>

08000980 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000984:	bf00      	nop
 8000986:	e7fd      	b.n	8000984 <UsageFault_Handler+0x4>

08000988 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800098c:	bf00      	nop
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr

08000996 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000996:	b480      	push	{r7}
 8000998:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800099a:	bf00      	nop
 800099c:	46bd      	mov	sp, r7
 800099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a2:	4770      	bx	lr

080009a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009a8:	bf00      	nop
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr

080009b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009b2:	b580      	push	{r7, lr}
 80009b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009b6:	f000 faf7 	bl	8000fa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
	...

080009c0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80009c4:	4802      	ldr	r0, [pc, #8]	@ (80009d0 <ADC1_2_IRQHandler+0x10>)
 80009c6:	f000 ff81 	bl	80018cc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80009ca:	bf00      	nop
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	200002e4 	.word	0x200002e4

080009d4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EXTI4_Pin);
 80009d8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80009dc:	f002 fb6a 	bl	80030b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(EXTI3_Pin);
 80009e0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80009e4:	f002 fb66 	bl	80030b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(EXTI1_Pin);
 80009e8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80009ec:	f002 fb62 	bl	80030b4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(EXTI2_Pin);
 80009f0:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80009f4:	f002 fb5e 	bl	80030b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80009f8:	bf00      	nop
 80009fa:	bd80      	pop	{r7, pc}

080009fc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000a00:	4b06      	ldr	r3, [pc, #24]	@ (8000a1c <SystemInit+0x20>)
 8000a02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a06:	4a05      	ldr	r2, [pc, #20]	@ (8000a1c <SystemInit+0x20>)
 8000a08:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a0c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a10:	bf00      	nop
 8000a12:	46bd      	mov	sp, r7
 8000a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	e000ed00 	.word	0xe000ed00

08000a20 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b08a      	sub	sp, #40	@ 0x28
 8000a24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a26:	f107 031c 	add.w	r3, r7, #28
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	601a      	str	r2, [r3, #0]
 8000a2e:	605a      	str	r2, [r3, #4]
 8000a30:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a32:	463b      	mov	r3, r7
 8000a34:	2200      	movs	r2, #0
 8000a36:	601a      	str	r2, [r3, #0]
 8000a38:	605a      	str	r2, [r3, #4]
 8000a3a:	609a      	str	r2, [r3, #8]
 8000a3c:	60da      	str	r2, [r3, #12]
 8000a3e:	611a      	str	r2, [r3, #16]
 8000a40:	615a      	str	r2, [r3, #20]
 8000a42:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a44:	4b27      	ldr	r3, [pc, #156]	@ (8000ae4 <MX_TIM3_Init+0xc4>)
 8000a46:	4a28      	ldr	r2, [pc, #160]	@ (8000ae8 <MX_TIM3_Init+0xc8>)
 8000a48:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8;
 8000a4a:	4b26      	ldr	r3, [pc, #152]	@ (8000ae4 <MX_TIM3_Init+0xc4>)
 8000a4c:	2208      	movs	r2, #8
 8000a4e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a50:	4b24      	ldr	r3, [pc, #144]	@ (8000ae4 <MX_TIM3_Init+0xc4>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000a56:	4b23      	ldr	r3, [pc, #140]	@ (8000ae4 <MX_TIM3_Init+0xc4>)
 8000a58:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a5c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a5e:	4b21      	ldr	r3, [pc, #132]	@ (8000ae4 <MX_TIM3_Init+0xc4>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a64:	4b1f      	ldr	r3, [pc, #124]	@ (8000ae4 <MX_TIM3_Init+0xc4>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a6a:	481e      	ldr	r0, [pc, #120]	@ (8000ae4 <MX_TIM3_Init+0xc4>)
 8000a6c:	f004 f980 	bl	8004d70 <HAL_TIM_PWM_Init>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8000a76:	f7ff ff3a 	bl	80008ee <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a82:	f107 031c 	add.w	r3, r7, #28
 8000a86:	4619      	mov	r1, r3
 8000a88:	4816      	ldr	r0, [pc, #88]	@ (8000ae4 <MX_TIM3_Init+0xc4>)
 8000a8a:	f004 ff95 	bl	80059b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8000a94:	f7ff ff2b 	bl	80008ee <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a98:	2360      	movs	r3, #96	@ 0x60
 8000a9a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000aa8:	463b      	mov	r3, r7
 8000aaa:	2200      	movs	r2, #0
 8000aac:	4619      	mov	r1, r3
 8000aae:	480d      	ldr	r0, [pc, #52]	@ (8000ae4 <MX_TIM3_Init+0xc4>)
 8000ab0:	f004 fab6 	bl	8005020 <HAL_TIM_PWM_ConfigChannel>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8000aba:	f7ff ff18 	bl	80008ee <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000abe:	463b      	mov	r3, r7
 8000ac0:	220c      	movs	r2, #12
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	4807      	ldr	r0, [pc, #28]	@ (8000ae4 <MX_TIM3_Init+0xc4>)
 8000ac6:	f004 faab 	bl	8005020 <HAL_TIM_PWM_ConfigChannel>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8000ad0:	f7ff ff0d 	bl	80008ee <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000ad4:	4803      	ldr	r0, [pc, #12]	@ (8000ae4 <MX_TIM3_Init+0xc4>)
 8000ad6:	f000 f881 	bl	8000bdc <HAL_TIM_MspPostInit>

}
 8000ada:	bf00      	nop
 8000adc:	3728      	adds	r7, #40	@ 0x28
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	20000400 	.word	0x20000400
 8000ae8:	40000400 	.word	0x40000400

08000aec <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b084      	sub	sp, #16
 8000af0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000af2:	1d3b      	adds	r3, r7, #4
 8000af4:	2200      	movs	r2, #0
 8000af6:	601a      	str	r2, [r3, #0]
 8000af8:	605a      	str	r2, [r3, #4]
 8000afa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000afc:	4b15      	ldr	r3, [pc, #84]	@ (8000b54 <MX_TIM6_Init+0x68>)
 8000afe:	4a16      	ldr	r2, [pc, #88]	@ (8000b58 <MX_TIM6_Init+0x6c>)
 8000b00:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16999;
 8000b02:	4b14      	ldr	r3, [pc, #80]	@ (8000b54 <MX_TIM6_Init+0x68>)
 8000b04:	f244 2267 	movw	r2, #16999	@ 0x4267
 8000b08:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b0a:	4b12      	ldr	r3, [pc, #72]	@ (8000b54 <MX_TIM6_Init+0x68>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8000b10:	4b10      	ldr	r3, [pc, #64]	@ (8000b54 <MX_TIM6_Init+0x68>)
 8000b12:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b16:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b18:	4b0e      	ldr	r3, [pc, #56]	@ (8000b54 <MX_TIM6_Init+0x68>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000b1e:	480d      	ldr	r0, [pc, #52]	@ (8000b54 <MX_TIM6_Init+0x68>)
 8000b20:	f004 f86c 	bl	8004bfc <HAL_TIM_Base_Init>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8000b2a:	f7ff fee0 	bl	80008ee <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b32:	2300      	movs	r3, #0
 8000b34:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000b36:	1d3b      	adds	r3, r7, #4
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4806      	ldr	r0, [pc, #24]	@ (8000b54 <MX_TIM6_Init+0x68>)
 8000b3c:	f004 ff3c 	bl	80059b8 <HAL_TIMEx_MasterConfigSynchronization>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8000b46:	f7ff fed2 	bl	80008ee <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000b4a:	bf00      	nop
 8000b4c:	3710      	adds	r7, #16
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	2000044c 	.word	0x2000044c
 8000b58:	40001000 	.word	0x40001000

08000b5c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	b085      	sub	sp, #20
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a0a      	ldr	r2, [pc, #40]	@ (8000b94 <HAL_TIM_PWM_MspInit+0x38>)
 8000b6a:	4293      	cmp	r3, r2
 8000b6c:	d10b      	bne.n	8000b86 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8000b98 <HAL_TIM_PWM_MspInit+0x3c>)
 8000b70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b72:	4a09      	ldr	r2, [pc, #36]	@ (8000b98 <HAL_TIM_PWM_MspInit+0x3c>)
 8000b74:	f043 0302 	orr.w	r3, r3, #2
 8000b78:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b7a:	4b07      	ldr	r3, [pc, #28]	@ (8000b98 <HAL_TIM_PWM_MspInit+0x3c>)
 8000b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b7e:	f003 0302 	and.w	r3, r3, #2
 8000b82:	60fb      	str	r3, [r7, #12]
 8000b84:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000b86:	bf00      	nop
 8000b88:	3714      	adds	r7, #20
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	40000400 	.word	0x40000400
 8000b98:	40021000 	.word	0x40021000

08000b9c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b085      	sub	sp, #20
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a0a      	ldr	r2, [pc, #40]	@ (8000bd4 <HAL_TIM_Base_MspInit+0x38>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d10b      	bne.n	8000bc6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000bae:	4b0a      	ldr	r3, [pc, #40]	@ (8000bd8 <HAL_TIM_Base_MspInit+0x3c>)
 8000bb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bb2:	4a09      	ldr	r2, [pc, #36]	@ (8000bd8 <HAL_TIM_Base_MspInit+0x3c>)
 8000bb4:	f043 0310 	orr.w	r3, r3, #16
 8000bb8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bba:	4b07      	ldr	r3, [pc, #28]	@ (8000bd8 <HAL_TIM_Base_MspInit+0x3c>)
 8000bbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bbe:	f003 0310 	and.w	r3, r3, #16
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8000bc6:	bf00      	nop
 8000bc8:	3714      	adds	r7, #20
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	40001000 	.word	0x40001000
 8000bd8:	40021000 	.word	0x40021000

08000bdc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b088      	sub	sp, #32
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be4:	f107 030c 	add.w	r3, r7, #12
 8000be8:	2200      	movs	r2, #0
 8000bea:	601a      	str	r2, [r3, #0]
 8000bec:	605a      	str	r2, [r3, #4]
 8000bee:	609a      	str	r2, [r3, #8]
 8000bf0:	60da      	str	r2, [r3, #12]
 8000bf2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a11      	ldr	r2, [pc, #68]	@ (8000c40 <HAL_TIM_MspPostInit+0x64>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d11b      	bne.n	8000c36 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bfe:	4b11      	ldr	r3, [pc, #68]	@ (8000c44 <HAL_TIM_MspPostInit+0x68>)
 8000c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c02:	4a10      	ldr	r2, [pc, #64]	@ (8000c44 <HAL_TIM_MspPostInit+0x68>)
 8000c04:	f043 0302 	orr.w	r3, r3, #2
 8000c08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c0a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c44 <HAL_TIM_MspPostInit+0x68>)
 8000c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c0e:	f003 0302 	and.w	r3, r3, #2
 8000c12:	60bb      	str	r3, [r7, #8]
 8000c14:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 8000c16:	2312      	movs	r3, #18
 8000c18:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1a:	2302      	movs	r3, #2
 8000c1c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c22:	2300      	movs	r3, #0
 8000c24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000c26:	2302      	movs	r3, #2
 8000c28:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c2a:	f107 030c 	add.w	r3, r7, #12
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4805      	ldr	r0, [pc, #20]	@ (8000c48 <HAL_TIM_MspPostInit+0x6c>)
 8000c32:	f002 f88b 	bl	8002d4c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000c36:	bf00      	nop
 8000c38:	3720      	adds	r7, #32
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	40000400 	.word	0x40000400
 8000c44:	40021000 	.word	0x40021000
 8000c48:	48000400 	.word	0x48000400

08000c4c <HAL_Delay>:

// Ta funkcja jest wywoływana z bibliotek HAL. Musimy ją tu zdefiniować,
// aby linker podmienił domyślną, niedziałającą wersję.
// Atrybut "__weak" jest ważny, aby uniknąć konfliktów.
__weak void HAL_Delay(uint32_t Delay)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
  MyDelay_ms(Delay);
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	b29b      	uxth	r3, r3
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f000 f805 	bl	8000c68 <MyDelay_ms>
}
 8000c5e:	bf00      	nop
 8000c60:	3708      	adds	r7, #8
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
	...

08000c68 <MyDelay_ms>:

// Nasza niezawodna implementacja opóźnienia
void MyDelay_ms(uint16_t ms)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b085      	sub	sp, #20
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	4603      	mov	r3, r0
 8000c70:	80fb      	strh	r3, [r7, #6]
  for (uint16_t i = 0; i < ms; i++)
 8000c72:	2300      	movs	r3, #0
 8000c74:	81fb      	strh	r3, [r7, #14]
 8000c76:	e00c      	b.n	8000c92 <MyDelay_ms+0x2a>
  {
    __HAL_TIM_SET_COUNTER(&htim6, 0);  // Wyzeruj licznik
 8000c78:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca8 <MyDelay_ms+0x40>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim6) < 10); // Czekaj na 10 ticków (1 ms)
 8000c80:	bf00      	nop
 8000c82:	4b09      	ldr	r3, [pc, #36]	@ (8000ca8 <MyDelay_ms+0x40>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c88:	2b09      	cmp	r3, #9
 8000c8a:	d9fa      	bls.n	8000c82 <MyDelay_ms+0x1a>
  for (uint16_t i = 0; i < ms; i++)
 8000c8c:	89fb      	ldrh	r3, [r7, #14]
 8000c8e:	3301      	adds	r3, #1
 8000c90:	81fb      	strh	r3, [r7, #14]
 8000c92:	89fa      	ldrh	r2, [r7, #14]
 8000c94:	88fb      	ldrh	r3, [r7, #6]
 8000c96:	429a      	cmp	r2, r3
 8000c98:	d3ee      	bcc.n	8000c78 <MyDelay_ms+0x10>
  }
}
 8000c9a:	bf00      	nop
 8000c9c:	bf00      	nop
 8000c9e:	3714      	adds	r7, #20
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca6:	4770      	bx	lr
 8000ca8:	2000044c 	.word	0x2000044c

08000cac <TOF_InitSensors>:


VL53L0X_Dev_t tof_devices[4];

void TOF_InitSensors(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
    // KROK 1: Wyłącz wszystkie czujniki, ustawiając ich piny XSHUT w stan niski.
    HAL_GPIO_WritePin(XSHUT1_GPIO_Port, XSHUT1_Pin, GPIO_PIN_RESET);
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	2101      	movs	r1, #1
 8000cb6:	4856      	ldr	r0, [pc, #344]	@ (8000e10 <TOF_InitSensors+0x164>)
 8000cb8:	f002 f9ca 	bl	8003050 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(XSHUT2_GPIO_Port, XSHUT2_Pin, GPIO_PIN_RESET);
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cc2:	4854      	ldr	r0, [pc, #336]	@ (8000e14 <TOF_InitSensors+0x168>)
 8000cc4:	f002 f9c4 	bl	8003050 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(XSHUT3_GPIO_Port, XSHUT3_Pin, GPIO_PIN_RESET);
 8000cc8:	2200      	movs	r2, #0
 8000cca:	2120      	movs	r1, #32
 8000ccc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cd0:	f002 f9be 	bl	8003050 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(XSHUT4_GPIO_Port, XSHUT4_Pin, GPIO_PIN_RESET);
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	2140      	movs	r1, #64	@ 0x40
 8000cd8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000cdc:	f002 f9b8 	bl	8003050 <HAL_GPIO_WritePin>
    MyDelay_ms(20); // Daj chwilę na ustabilizowanie się stanu
 8000ce0:	2014      	movs	r0, #20
 8000ce2:	f7ff ffc1 	bl	8000c68 <MyDelay_ms>

    // --- Inicjalizacja czujników na magistrali I2C1 ---

    // KROK 2: Obudź pierwszy czujnik i zmień jego adres
    HAL_GPIO_WritePin(XSHUT1_GPIO_Port, XSHUT1_Pin, GPIO_PIN_SET);
 8000ce6:	2201      	movs	r2, #1
 8000ce8:	2101      	movs	r1, #1
 8000cea:	4849      	ldr	r0, [pc, #292]	@ (8000e10 <TOF_InitSensors+0x164>)
 8000cec:	f002 f9b0 	bl	8003050 <HAL_GPIO_WritePin>
    MyDelay_ms(10); // Opóźnienie na "bootowanie" czujnika
 8000cf0:	200a      	movs	r0, #10
 8000cf2:	f7ff ffb9 	bl	8000c68 <MyDelay_ms>
    tof_devices[0].I2cHandle = &hi2c1;
 8000cf6:	4b48      	ldr	r3, [pc, #288]	@ (8000e18 <TOF_InitSensors+0x16c>)
 8000cf8:	4a48      	ldr	r2, [pc, #288]	@ (8000e1c <TOF_InitSensors+0x170>)
 8000cfa:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
    tof_devices[0].I2cDevAddr = 0x29; // Domyślny adres
 8000cfe:	4b46      	ldr	r3, [pc, #280]	@ (8000e18 <TOF_InitSensors+0x16c>)
 8000d00:	2229      	movs	r2, #41	@ 0x29
 8000d02:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160
    // Zmień adres z 0x29 na 0x31
    if (VL53L0X_SetDeviceAddress(&tof_devices[0], 0x31) == VL53L0X_ERROR_NONE) {
 8000d06:	2131      	movs	r1, #49	@ 0x31
 8000d08:	4843      	ldr	r0, [pc, #268]	@ (8000e18 <TOF_InitSensors+0x16c>)
 8000d0a:	f004 feea 	bl	8005ae2 <VL53L0X_SetDeviceAddress>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d104      	bne.n	8000d1e <TOF_InitSensors+0x72>
        tof_devices[0].I2cDevAddr = 0x31; // Zapisz nowy adres
 8000d14:	4b40      	ldr	r3, [pc, #256]	@ (8000e18 <TOF_InitSensors+0x16c>)
 8000d16:	2231      	movs	r2, #49	@ 0x31
 8000d18:	f883 2160 	strb.w	r2, [r3, #352]	@ 0x160
 8000d1c:	e001      	b.n	8000d22 <TOF_InitSensors+0x76>
    } else {
        // Obsługa błędu - np. miganie diodą, zatrzymanie programu
        Error_Handler();
 8000d1e:	f7ff fde6 	bl	80008ee <Error_Handler>
    }

    // KROK 3: Obudź drugi czujnik i zmień jego adres
    HAL_GPIO_WritePin(XSHUT2_GPIO_Port, XSHUT2_Pin, GPIO_PIN_SET);
 8000d22:	2201      	movs	r2, #1
 8000d24:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d28:	483a      	ldr	r0, [pc, #232]	@ (8000e14 <TOF_InitSensors+0x168>)
 8000d2a:	f002 f991 	bl	8003050 <HAL_GPIO_WritePin>
    MyDelay_ms(10);
 8000d2e:	200a      	movs	r0, #10
 8000d30:	f7ff ff9a 	bl	8000c68 <MyDelay_ms>
    tof_devices[1].I2cHandle = &hi2c1;
 8000d34:	4b38      	ldr	r3, [pc, #224]	@ (8000e18 <TOF_InitSensors+0x16c>)
 8000d36:	4a39      	ldr	r2, [pc, #228]	@ (8000e1c <TOF_InitSensors+0x170>)
 8000d38:	f8c3 22ec 	str.w	r2, [r3, #748]	@ 0x2ec
    tof_devices[1].I2cDevAddr = 0x29; // On też budzi się z domyślnym adresem
 8000d3c:	4b36      	ldr	r3, [pc, #216]	@ (8000e18 <TOF_InitSensors+0x16c>)
 8000d3e:	2229      	movs	r2, #41	@ 0x29
 8000d40:	f883 22f0 	strb.w	r2, [r3, #752]	@ 0x2f0
    // Zmień adres z 0x29 na 0x33
    if (VL53L0X_SetDeviceAddress(&tof_devices[1], 0x33) == VL53L0X_ERROR_NONE) {
 8000d44:	2133      	movs	r1, #51	@ 0x33
 8000d46:	4836      	ldr	r0, [pc, #216]	@ (8000e20 <TOF_InitSensors+0x174>)
 8000d48:	f004 fecb 	bl	8005ae2 <VL53L0X_SetDeviceAddress>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d104      	bne.n	8000d5c <TOF_InitSensors+0xb0>
        tof_devices[1].I2cDevAddr = 0x33;
 8000d52:	4b31      	ldr	r3, [pc, #196]	@ (8000e18 <TOF_InitSensors+0x16c>)
 8000d54:	2233      	movs	r2, #51	@ 0x33
 8000d56:	f883 22f0 	strb.w	r2, [r3, #752]	@ 0x2f0
 8000d5a:	e001      	b.n	8000d60 <TOF_InitSensors+0xb4>
    } else {
        Error_Handler();
 8000d5c:	f7ff fdc7 	bl	80008ee <Error_Handler>
    }

    // --- Inicjalizacja czujników na magistrali I2C2 ---

    // KROK 4: Obudź trzeci czujnik i zmień jego adres
    HAL_GPIO_WritePin(XSHUT3_GPIO_Port, XSHUT3_Pin, GPIO_PIN_SET);
 8000d60:	2201      	movs	r2, #1
 8000d62:	2120      	movs	r1, #32
 8000d64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d68:	f002 f972 	bl	8003050 <HAL_GPIO_WritePin>
    MyDelay_ms(10);
 8000d6c:	200a      	movs	r0, #10
 8000d6e:	f7ff ff7b 	bl	8000c68 <MyDelay_ms>
    tof_devices[2].I2cHandle = &hi2c2;
 8000d72:	4b29      	ldr	r3, [pc, #164]	@ (8000e18 <TOF_InitSensors+0x16c>)
 8000d74:	4a2b      	ldr	r2, [pc, #172]	@ (8000e24 <TOF_InitSensors+0x178>)
 8000d76:	f8c3 247c 	str.w	r2, [r3, #1148]	@ 0x47c
    tof_devices[2].I2cDevAddr = 0x29;
 8000d7a:	4b27      	ldr	r3, [pc, #156]	@ (8000e18 <TOF_InitSensors+0x16c>)
 8000d7c:	2229      	movs	r2, #41	@ 0x29
 8000d7e:	f883 2480 	strb.w	r2, [r3, #1152]	@ 0x480
    // Zmień adres z 0x29 na 0x35
    if (VL53L0X_SetDeviceAddress(&tof_devices[2], 0x35) == VL53L0X_ERROR_NONE) {
 8000d82:	2135      	movs	r1, #53	@ 0x35
 8000d84:	4828      	ldr	r0, [pc, #160]	@ (8000e28 <TOF_InitSensors+0x17c>)
 8000d86:	f004 feac 	bl	8005ae2 <VL53L0X_SetDeviceAddress>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d104      	bne.n	8000d9a <TOF_InitSensors+0xee>
        tof_devices[2].I2cDevAddr = 0x35;
 8000d90:	4b21      	ldr	r3, [pc, #132]	@ (8000e18 <TOF_InitSensors+0x16c>)
 8000d92:	2235      	movs	r2, #53	@ 0x35
 8000d94:	f883 2480 	strb.w	r2, [r3, #1152]	@ 0x480
 8000d98:	e001      	b.n	8000d9e <TOF_InitSensors+0xf2>
    } else {
        Error_Handler();
 8000d9a:	f7ff fda8 	bl	80008ee <Error_Handler>
//    } else {
//        Error_Handler();
//    }

    // KROK 6: Po zmianie wszystkich adresów, zainicjuj i uruchom pomiary na wszystkich czujnikach
    for(int i = 0; i < 4; i++) {
 8000d9e:	2300      	movs	r3, #0
 8000da0:	607b      	str	r3, [r7, #4]
 8000da2:	e02c      	b.n	8000dfe <TOF_InitSensors+0x152>
        VL53L0X_DataInit(&tof_devices[i]);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8000daa:	fb02 f303 	mul.w	r3, r2, r3
 8000dae:	4a1a      	ldr	r2, [pc, #104]	@ (8000e18 <TOF_InitSensors+0x16c>)
 8000db0:	4413      	add	r3, r2
 8000db2:	4618      	mov	r0, r3
 8000db4:	f004 feae 	bl	8005b14 <VL53L0X_DataInit>
        VL53L0X_StaticInit(&tof_devices[i]);
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8000dbe:	fb02 f303 	mul.w	r3, r2, r3
 8000dc2:	4a15      	ldr	r2, [pc, #84]	@ (8000e18 <TOF_InitSensors+0x16c>)
 8000dc4:	4413      	add	r3, r2
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f005 f808 	bl	8005ddc <VL53L0X_StaticInit>
        VL53L0X_SetMeasurementTimingBudgetMicroSeconds(&tof_devices[i], 20000); // 20ms
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8000dd2:	fb02 f303 	mul.w	r3, r2, r3
 8000dd6:	4a10      	ldr	r2, [pc, #64]	@ (8000e18 <TOF_InitSensors+0x16c>)
 8000dd8:	4413      	add	r3, r2
 8000dda:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8000dde:	4618      	mov	r0, r3
 8000de0:	f005 fa6a 	bl	80062b8 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
        VL53L0X_StartMeasurement(&tof_devices[i]);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8000dea:	fb02 f303 	mul.w	r3, r2, r3
 8000dee:	4a0a      	ldr	r2, [pc, #40]	@ (8000e18 <TOF_InitSensors+0x16c>)
 8000df0:	4413      	add	r3, r2
 8000df2:	4618      	mov	r0, r3
 8000df4:	f005 fed0 	bl	8006b98 <VL53L0X_StartMeasurement>
    for(int i = 0; i < 4; i++) {
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	607b      	str	r3, [r7, #4]
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2b03      	cmp	r3, #3
 8000e02:	ddcf      	ble.n	8000da4 <TOF_InitSensors+0xf8>
    }
}
 8000e04:	bf00      	nop
 8000e06:	bf00      	nop
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	48001400 	.word	0x48001400
 8000e14:	48000800 	.word	0x48000800
 8000e18:	20000498 	.word	0x20000498
 8000e1c:	20000350 	.word	0x20000350
 8000e20:	20000628 	.word	0x20000628
 8000e24:	200003a4 	.word	0x200003a4
 8000e28:	200007b8 	.word	0x200007b8

08000e2c <TOF_ReadDistance>:

uint16_t TOF_ReadDistance(uint8_t sensor_id)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b08a      	sub	sp, #40	@ 0x28
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	4603      	mov	r3, r0
 8000e34:	71fb      	strb	r3, [r7, #7]
    if (sensor_id >= 4) return 0; // Zabezpieczenie
 8000e36:	79fb      	ldrb	r3, [r7, #7]
 8000e38:	2b03      	cmp	r3, #3
 8000e3a:	d901      	bls.n	8000e40 <TOF_ReadDistance+0x14>
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	e012      	b.n	8000e66 <TOF_ReadDistance+0x3a>

    VL53L0X_RangingMeasurementData_t RangingData;
    if (VL53L0X_GetRangingMeasurementData
    		(&tof_devices[sensor_id], &RangingData) == VL53L0X_ERROR_NONE)
 8000e40:	79fb      	ldrb	r3, [r7, #7]
    if (VL53L0X_GetRangingMeasurementData
 8000e42:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8000e46:	fb02 f303 	mul.w	r3, r2, r3
 8000e4a:	4a09      	ldr	r2, [pc, #36]	@ (8000e70 <TOF_ReadDistance+0x44>)
 8000e4c:	4413      	add	r3, r2
 8000e4e:	f107 020c 	add.w	r2, r7, #12
 8000e52:	4611      	mov	r1, r2
 8000e54:	4618      	mov	r0, r3
 8000e56:	f005 ffa1 	bl	8006d9c <VL53L0X_GetRangingMeasurementData>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d101      	bne.n	8000e64 <TOF_ReadDistance+0x38>
    {
        return RangingData.RangeMilliMeter;
 8000e60:	8abb      	ldrh	r3, [r7, #20]
 8000e62:	e000      	b.n	8000e66 <TOF_ReadDistance+0x3a>
    }
    return 0; // Błąd odczytu
 8000e64:	2300      	movs	r3, #0
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3728      	adds	r7, #40	@ 0x28
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	20000498 	.word	0x20000498

08000e74 <TOF_ReadAllDistances>:

void TOF_ReadAllDistances(uint16_t* distances_buffer)
{
 8000e74:	b590      	push	{r4, r7, lr}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
    for(int i = 0; i < 4; i++)
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	60fb      	str	r3, [r7, #12]
 8000e80:	e00d      	b.n	8000e9e <TOF_ReadAllDistances+0x2a>
    {
        distances_buffer[i] = TOF_ReadDistance(i);
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	b2d9      	uxtb	r1, r3
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	005b      	lsls	r3, r3, #1
 8000e8a:	687a      	ldr	r2, [r7, #4]
 8000e8c:	18d4      	adds	r4, r2, r3
 8000e8e:	4608      	mov	r0, r1
 8000e90:	f7ff ffcc 	bl	8000e2c <TOF_ReadDistance>
 8000e94:	4603      	mov	r3, r0
 8000e96:	8023      	strh	r3, [r4, #0]
    for(int i = 0; i < 4; i++)
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	3301      	adds	r3, #1
 8000e9c:	60fb      	str	r3, [r7, #12]
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	2b03      	cmp	r3, #3
 8000ea2:	ddee      	ble.n	8000e82 <TOF_ReadAllDistances+0xe>
    }
}
 8000ea4:	bf00      	nop
 8000ea6:	bf00      	nop
 8000ea8:	3714      	adds	r7, #20
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd90      	pop	{r4, r7, pc}
	...

08000eb0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000eb0:	480d      	ldr	r0, [pc, #52]	@ (8000ee8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000eb2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000eb4:	f7ff fda2 	bl	80009fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000eb8:	480c      	ldr	r0, [pc, #48]	@ (8000eec <LoopForever+0x6>)
  ldr r1, =_edata
 8000eba:	490d      	ldr	r1, [pc, #52]	@ (8000ef0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ebc:	4a0d      	ldr	r2, [pc, #52]	@ (8000ef4 <LoopForever+0xe>)
  movs r3, #0
 8000ebe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000ec0:	e002      	b.n	8000ec8 <LoopCopyDataInit>

08000ec2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ec2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ec4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ec6:	3304      	adds	r3, #4

08000ec8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ec8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000eca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ecc:	d3f9      	bcc.n	8000ec2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ece:	4a0a      	ldr	r2, [pc, #40]	@ (8000ef8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ed0:	4c0a      	ldr	r4, [pc, #40]	@ (8000efc <LoopForever+0x16>)
  movs r3, #0
 8000ed2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ed4:	e001      	b.n	8000eda <LoopFillZerobss>

08000ed6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ed6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ed8:	3204      	adds	r2, #4

08000eda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000edc:	d3fb      	bcc.n	8000ed6 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000ede:	f009 fb0b 	bl	800a4f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ee2:	f7ff fc85 	bl	80007f0 <main>

08000ee6 <LoopForever>:

LoopForever:
    b LoopForever
 8000ee6:	e7fe      	b.n	8000ee6 <LoopForever>
  ldr   r0, =_estack
 8000ee8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000eec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ef0:	200002c8 	.word	0x200002c8
  ldr r2, =_sidata
 8000ef4:	0800a59c 	.word	0x0800a59c
  ldr r2, =_sbss
 8000ef8:	200002c8 	.word	0x200002c8
  ldr r4, =_ebss
 8000efc:	20000b1c 	.word	0x20000b1c

08000f00 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f00:	e7fe      	b.n	8000f00 <COMP1_2_3_IRQHandler>

08000f02 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b082      	sub	sp, #8
 8000f06:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f0c:	2003      	movs	r0, #3
 8000f0e:	f001 fedd 	bl	8002ccc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f12:	2000      	movs	r0, #0
 8000f14:	f000 f80e 	bl	8000f34 <HAL_InitTick>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d002      	beq.n	8000f24 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	71fb      	strb	r3, [r7, #7]
 8000f22:	e001      	b.n	8000f28 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f24:	f7ff fcf8 	bl	8000918 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f28:	79fb      	ldrb	r3, [r7, #7]

}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3708      	adds	r7, #8
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
	...

08000f34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000f40:	4b16      	ldr	r3, [pc, #88]	@ (8000f9c <HAL_InitTick+0x68>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d022      	beq.n	8000f8e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000f48:	4b15      	ldr	r3, [pc, #84]	@ (8000fa0 <HAL_InitTick+0x6c>)
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	4b13      	ldr	r3, [pc, #76]	@ (8000f9c <HAL_InitTick+0x68>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f54:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f001 fee8 	bl	8002d32 <HAL_SYSTICK_Config>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d10f      	bne.n	8000f88 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2b0f      	cmp	r3, #15
 8000f6c:	d809      	bhi.n	8000f82 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f6e:	2200      	movs	r2, #0
 8000f70:	6879      	ldr	r1, [r7, #4]
 8000f72:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f76:	f001 feb4 	bl	8002ce2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000fa4 <HAL_InitTick+0x70>)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6013      	str	r3, [r2, #0]
 8000f80:	e007      	b.n	8000f92 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000f82:	2301      	movs	r3, #1
 8000f84:	73fb      	strb	r3, [r7, #15]
 8000f86:	e004      	b.n	8000f92 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	73fb      	strb	r3, [r7, #15]
 8000f8c:	e001      	b.n	8000f92 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f92:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	20000008 	.word	0x20000008
 8000fa0:	20000000 	.word	0x20000000
 8000fa4:	20000004 	.word	0x20000004

08000fa8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fac:	4b05      	ldr	r3, [pc, #20]	@ (8000fc4 <HAL_IncTick+0x1c>)
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	4b05      	ldr	r3, [pc, #20]	@ (8000fc8 <HAL_IncTick+0x20>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4413      	add	r3, r2
 8000fb6:	4a03      	ldr	r2, [pc, #12]	@ (8000fc4 <HAL_IncTick+0x1c>)
 8000fb8:	6013      	str	r3, [r2, #0]
}
 8000fba:	bf00      	nop
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr
 8000fc4:	20000ad8 	.word	0x20000ad8
 8000fc8:	20000008 	.word	0x20000008

08000fcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  return uwTick;
 8000fd0:	4b03      	ldr	r3, [pc, #12]	@ (8000fe0 <HAL_GetTick+0x14>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
}
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
 8000fde:	bf00      	nop
 8000fe0:	20000ad8 	.word	0x20000ad8

08000fe4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	689b      	ldr	r3, [r3, #8]
 8000ff2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	431a      	orrs	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	609a      	str	r2, [r3, #8]
}
 8000ffe:	bf00      	nop
 8001000:	370c      	adds	r7, #12
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr

0800100a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800100a:	b480      	push	{r7}
 800100c:	b083      	sub	sp, #12
 800100e:	af00      	add	r7, sp, #0
 8001010:	6078      	str	r0, [r7, #4]
 8001012:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	689b      	ldr	r3, [r3, #8]
 8001018:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	431a      	orrs	r2, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	609a      	str	r2, [r3, #8]
}
 8001024:	bf00      	nop
 8001026:	370c      	adds	r7, #12
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr

08001030 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	689b      	ldr	r3, [r3, #8]
 800103c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001040:	4618      	mov	r0, r3
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr

0800104c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800104c:	b480      	push	{r7}
 800104e:	b087      	sub	sp, #28
 8001050:	af00      	add	r7, sp, #0
 8001052:	60f8      	str	r0, [r7, #12]
 8001054:	60b9      	str	r1, [r7, #8]
 8001056:	607a      	str	r2, [r7, #4]
 8001058:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	3360      	adds	r3, #96	@ 0x60
 800105e:	461a      	mov	r2, r3
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	4413      	add	r3, r2
 8001066:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	4b08      	ldr	r3, [pc, #32]	@ (8001090 <LL_ADC_SetOffset+0x44>)
 800106e:	4013      	ands	r3, r2
 8001070:	687a      	ldr	r2, [r7, #4]
 8001072:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001076:	683a      	ldr	r2, [r7, #0]
 8001078:	430a      	orrs	r2, r1
 800107a:	4313      	orrs	r3, r2
 800107c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001084:	bf00      	nop
 8001086:	371c      	adds	r7, #28
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr
 8001090:	03fff000 	.word	0x03fff000

08001094 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001094:	b480      	push	{r7}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
 800109c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	3360      	adds	r3, #96	@ 0x60
 80010a2:	461a      	mov	r2, r3
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	4413      	add	r3, r2
 80010aa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3714      	adds	r7, #20
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr

080010c0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80010c0:	b480      	push	{r7}
 80010c2:	b087      	sub	sp, #28
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	60f8      	str	r0, [r7, #12]
 80010c8:	60b9      	str	r1, [r7, #8]
 80010ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	3360      	adds	r3, #96	@ 0x60
 80010d0:	461a      	mov	r2, r3
 80010d2:	68bb      	ldr	r3, [r7, #8]
 80010d4:	009b      	lsls	r3, r3, #2
 80010d6:	4413      	add	r3, r2
 80010d8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	431a      	orrs	r2, r3
 80010e6:	697b      	ldr	r3, [r7, #20]
 80010e8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80010ea:	bf00      	nop
 80010ec:	371c      	adds	r7, #28
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr

080010f6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80010f6:	b480      	push	{r7}
 80010f8:	b087      	sub	sp, #28
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	60f8      	str	r0, [r7, #12]
 80010fe:	60b9      	str	r1, [r7, #8]
 8001100:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	3360      	adds	r3, #96	@ 0x60
 8001106:	461a      	mov	r2, r3
 8001108:	68bb      	ldr	r3, [r7, #8]
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	4413      	add	r3, r2
 800110e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	431a      	orrs	r2, r3
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001120:	bf00      	nop
 8001122:	371c      	adds	r7, #28
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr

0800112c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800112c:	b480      	push	{r7}
 800112e:	b087      	sub	sp, #28
 8001130:	af00      	add	r7, sp, #0
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	60b9      	str	r1, [r7, #8]
 8001136:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	3360      	adds	r3, #96	@ 0x60
 800113c:	461a      	mov	r2, r3
 800113e:	68bb      	ldr	r3, [r7, #8]
 8001140:	009b      	lsls	r3, r3, #2
 8001142:	4413      	add	r3, r2
 8001144:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	431a      	orrs	r2, r3
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001156:	bf00      	nop
 8001158:	371c      	adds	r7, #28
 800115a:	46bd      	mov	sp, r7
 800115c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001160:	4770      	bx	lr

08001162 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001162:	b480      	push	{r7}
 8001164:	b083      	sub	sp, #12
 8001166:	af00      	add	r7, sp, #0
 8001168:	6078      	str	r0, [r7, #4]
 800116a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	695b      	ldr	r3, [r3, #20]
 8001170:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	431a      	orrs	r2, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	615a      	str	r2, [r3, #20]
}
 800117c:	bf00      	nop
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr

08001188 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001198:	2b00      	cmp	r3, #0
 800119a:	d101      	bne.n	80011a0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800119c:	2301      	movs	r3, #1
 800119e:	e000      	b.n	80011a2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80011a0:	2300      	movs	r3, #0
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	370c      	adds	r7, #12
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr

080011ae <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80011ae:	b480      	push	{r7}
 80011b0:	b087      	sub	sp, #28
 80011b2:	af00      	add	r7, sp, #0
 80011b4:	60f8      	str	r0, [r7, #12]
 80011b6:	60b9      	str	r1, [r7, #8]
 80011b8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	3330      	adds	r3, #48	@ 0x30
 80011be:	461a      	mov	r2, r3
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	0a1b      	lsrs	r3, r3, #8
 80011c4:	009b      	lsls	r3, r3, #2
 80011c6:	f003 030c 	and.w	r3, r3, #12
 80011ca:	4413      	add	r3, r2
 80011cc:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	f003 031f 	and.w	r3, r3, #31
 80011d8:	211f      	movs	r1, #31
 80011da:	fa01 f303 	lsl.w	r3, r1, r3
 80011de:	43db      	mvns	r3, r3
 80011e0:	401a      	ands	r2, r3
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	0e9b      	lsrs	r3, r3, #26
 80011e6:	f003 011f 	and.w	r1, r3, #31
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	f003 031f 	and.w	r3, r3, #31
 80011f0:	fa01 f303 	lsl.w	r3, r1, r3
 80011f4:	431a      	orrs	r2, r3
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80011fa:	bf00      	nop
 80011fc:	371c      	adds	r7, #28
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001206:	b480      	push	{r7}
 8001208:	b083      	sub	sp, #12
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001212:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8001216:	2b00      	cmp	r3, #0
 8001218:	d101      	bne.n	800121e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800121a:	2301      	movs	r3, #1
 800121c:	e000      	b.n	8001220 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800121e:	2300      	movs	r3, #0
}
 8001220:	4618      	mov	r0, r3
 8001222:	370c      	adds	r7, #12
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800122c:	b480      	push	{r7}
 800122e:	b087      	sub	sp, #28
 8001230:	af00      	add	r7, sp, #0
 8001232:	60f8      	str	r0, [r7, #12]
 8001234:	60b9      	str	r1, [r7, #8]
 8001236:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	3314      	adds	r3, #20
 800123c:	461a      	mov	r2, r3
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	0e5b      	lsrs	r3, r3, #25
 8001242:	009b      	lsls	r3, r3, #2
 8001244:	f003 0304 	and.w	r3, r3, #4
 8001248:	4413      	add	r3, r2
 800124a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	0d1b      	lsrs	r3, r3, #20
 8001254:	f003 031f 	and.w	r3, r3, #31
 8001258:	2107      	movs	r1, #7
 800125a:	fa01 f303 	lsl.w	r3, r1, r3
 800125e:	43db      	mvns	r3, r3
 8001260:	401a      	ands	r2, r3
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	0d1b      	lsrs	r3, r3, #20
 8001266:	f003 031f 	and.w	r3, r3, #31
 800126a:	6879      	ldr	r1, [r7, #4]
 800126c:	fa01 f303 	lsl.w	r3, r1, r3
 8001270:	431a      	orrs	r2, r3
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001276:	bf00      	nop
 8001278:	371c      	adds	r7, #28
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr
	...

08001284 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001284:	b480      	push	{r7}
 8001286:	b085      	sub	sp, #20
 8001288:	af00      	add	r7, sp, #0
 800128a:	60f8      	str	r0, [r7, #12]
 800128c:	60b9      	str	r1, [r7, #8]
 800128e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001296:	68bb      	ldr	r3, [r7, #8]
 8001298:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800129c:	43db      	mvns	r3, r3
 800129e:	401a      	ands	r2, r3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	f003 0318 	and.w	r3, r3, #24
 80012a6:	4908      	ldr	r1, [pc, #32]	@ (80012c8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80012a8:	40d9      	lsrs	r1, r3
 80012aa:	68bb      	ldr	r3, [r7, #8]
 80012ac:	400b      	ands	r3, r1
 80012ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80012b2:	431a      	orrs	r2, r3
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80012ba:	bf00      	nop
 80012bc:	3714      	adds	r7, #20
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop
 80012c8:	0007ffff 	.word	0x0007ffff

080012cc <LL_ADC_SetAnalogWDMonitChannels>:
  *             On this STM32 series, all ADCx are not available on all devices. Refer to device datasheet
  *             for more details.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b087      	sub	sp, #28
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	60b9      	str	r1, [r7, #8]
 80012d6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "AWDChannelGroup" with bits position  */
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR,
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	330c      	adds	r3, #12
 80012dc:	4618      	mov	r0, r3
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	0d1b      	lsrs	r3, r3, #20
 80012e2:	f003 0103 	and.w	r1, r3, #3
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	f003 0201 	and.w	r2, r3, #1
 80012ec:	4613      	mov	r3, r2
 80012ee:	00db      	lsls	r3, r3, #3
 80012f0:	4413      	add	r3, r2
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	440b      	add	r3, r1
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	4403      	add	r3, r0
 80012fa:	617b      	str	r3, [r7, #20]
                                             ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
                                             + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK)
                                                * ADC_AWD_CR12_REGOFFSETGAP_VAL));

  MODIFY_REG(*preg,
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	f023 4302 	bic.w	r3, r3, #2181038080	@ 0x82000000
 8001306:	f423 1360 	bic.w	r3, r3, #3670016	@ 0x380000
 800130a:	43db      	mvns	r3, r3
 800130c:	401a      	ands	r2, r3
 800130e:	6879      	ldr	r1, [r7, #4]
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	400b      	ands	r3, r1
 8001314:	431a      	orrs	r2, r3
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 800131a:	bf00      	nop
 800131c:	371c      	adds	r7, #28
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr

08001326 <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 8001326:	b480      	push	{r7}
 8001328:	b087      	sub	sp, #28
 800132a:	af00      	add	r7, sp, #0
 800132c:	60f8      	str	r0, [r7, #12]
 800132e:	60b9      	str	r1, [r7, #8]
 8001330:	607a      	str	r2, [r7, #4]
 8001332:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1,
 8001334:	68fb      	ldr	r3, [r7, #12]
 8001336:	3320      	adds	r3, #32
 8001338:	461a      	mov	r2, r3
 800133a:	68bb      	ldr	r3, [r7, #8]
 800133c:	0d1b      	lsrs	r3, r3, #20
 800133e:	009b      	lsls	r3, r3, #2
 8001340:	f003 030c 	and.w	r3, r3, #12
 8001344:	4413      	add	r3, r2
 8001346:	617b      	str	r3, [r7, #20]
                                             ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f003 22f0 	and.w	r2, r3, #4026593280	@ 0xf000f000
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	0419      	lsls	r1, r3, #16
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	430b      	orrs	r3, r1
 8001358:	431a      	orrs	r2, r3
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	601a      	str	r2, [r3, #0]
             ADC_TR1_HT1 | ADC_TR1_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 800135e:	bf00      	nop
 8001360:	371c      	adds	r7, #28
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr

0800136a <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800136a:	b480      	push	{r7}
 800136c:	b083      	sub	sp, #12
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	f003 031f 	and.w	r3, r3, #31
}
 800137a:	4618      	mov	r0, r3
 800137c:	370c      	adds	r7, #12
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr

08001386 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001386:	b480      	push	{r7}
 8001388:	b083      	sub	sp, #12
 800138a:	af00      	add	r7, sp, #0
 800138c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	689b      	ldr	r3, [r3, #8]
 8001392:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001396:	4618      	mov	r0, r3
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr

080013a2 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80013a2:	b480      	push	{r7}
 80013a4:	b083      	sub	sp, #12
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80013b2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	6093      	str	r3, [r2, #8]
}
 80013ba:	bf00      	nop
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr

080013c6 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80013c6:	b480      	push	{r7}
 80013c8:	b083      	sub	sp, #12
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80013d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80013da:	d101      	bne.n	80013e0 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80013dc:	2301      	movs	r3, #1
 80013de:	e000      	b.n	80013e2 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80013e0:	2300      	movs	r3, #0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr

080013ee <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80013ee:	b480      	push	{r7}
 80013f0:	b083      	sub	sp, #12
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	689b      	ldr	r3, [r3, #8]
 80013fa:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80013fe:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001402:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800140a:	bf00      	nop
 800140c:	370c      	adds	r7, #12
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr

08001416 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001416:	b480      	push	{r7}
 8001418:	b083      	sub	sp, #12
 800141a:	af00      	add	r7, sp, #0
 800141c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	689b      	ldr	r3, [r3, #8]
 8001422:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001426:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800142a:	d101      	bne.n	8001430 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800142c:	2301      	movs	r3, #1
 800142e:	e000      	b.n	8001432 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001430:	2300      	movs	r3, #0
}
 8001432:	4618      	mov	r0, r3
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr

0800143e <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800143e:	b480      	push	{r7}
 8001440:	b083      	sub	sp, #12
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	2b01      	cmp	r3, #1
 8001450:	d101      	bne.n	8001456 <LL_ADC_IsEnabled+0x18>
 8001452:	2301      	movs	r3, #1
 8001454:	e000      	b.n	8001458 <LL_ADC_IsEnabled+0x1a>
 8001456:	2300      	movs	r3, #0
}
 8001458:	4618      	mov	r0, r3
 800145a:	370c      	adds	r7, #12
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr

08001464 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	689b      	ldr	r3, [r3, #8]
 8001470:	f003 0304 	and.w	r3, r3, #4
 8001474:	2b04      	cmp	r3, #4
 8001476:	d101      	bne.n	800147c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001478:	2301      	movs	r3, #1
 800147a:	e000      	b.n	800147e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800147c:	2300      	movs	r3, #0
}
 800147e:	4618      	mov	r0, r3
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr

0800148a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800148a:	b480      	push	{r7}
 800148c:	b083      	sub	sp, #12
 800148e:	af00      	add	r7, sp, #0
 8001490:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	689b      	ldr	r3, [r3, #8]
 8001496:	f003 0308 	and.w	r3, r3, #8
 800149a:	2b08      	cmp	r3, #8
 800149c:	d101      	bne.n	80014a2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800149e:	2301      	movs	r3, #1
 80014a0:	e000      	b.n	80014a4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80014a2:	2300      	movs	r3, #0
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr

080014b0 <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2280      	movs	r2, #128	@ 0x80
 80014bc:	601a      	str	r2, [r3, #0]
}
 80014be:	bf00      	nop
 80014c0:	370c      	adds	r7, #12
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr

080014ca <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 80014ca:	b480      	push	{r7}
 80014cc:	b083      	sub	sp, #12
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014d8:	601a      	str	r2, [r3, #0]
}
 80014da:	bf00      	nop
 80014dc:	370c      	adds	r7, #12
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 80014e6:	b480      	push	{r7}
 80014e8:	b083      	sub	sp, #12
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014f4:	601a      	str	r2, [r3, #0]
}
 80014f6:	bf00      	nop
 80014f8:	370c      	adds	r7, #12
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr

08001502 <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 8001502:	b480      	push	{r7}
 8001504:	b083      	sub	sp, #12
 8001506:	af00      	add	r7, sp, #0
 8001508:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	605a      	str	r2, [r3, #4]
}
 8001516:	bf00      	nop
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr

08001522 <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 8001522:	b480      	push	{r7}
 8001524:	b083      	sub	sp, #12
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	605a      	str	r2, [r3, #4]
}
 8001536:	bf00      	nop
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr

08001542 <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 8001542:	b480      	push	{r7}
 8001544:	b083      	sub	sp, #12
 8001546:	af00      	add	r7, sp, #0
 8001548:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	605a      	str	r2, [r3, #4]
}
 8001556:	bf00      	nop
 8001558:	370c      	adds	r7, #12
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr

08001562 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 8001562:	b480      	push	{r7}
 8001564:	b083      	sub	sp, #12
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	605a      	str	r2, [r3, #4]
}
 8001576:	bf00      	nop
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr

08001582 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 8001582:	b480      	push	{r7}
 8001584:	b083      	sub	sp, #12
 8001586:	af00      	add	r7, sp, #0
 8001588:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	605a      	str	r2, [r3, #4]
}
 8001596:	bf00      	nop
 8001598:	370c      	adds	r7, #12
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr

080015a2 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 80015a2:	b480      	push	{r7}
 80015a4:	b083      	sub	sp, #12
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	605a      	str	r2, [r3, #4]
}
 80015b6:	bf00      	nop
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr
	...

080015c4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80015c4:	b590      	push	{r4, r7, lr}
 80015c6:	b089      	sub	sp, #36	@ 0x24
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015cc:	2300      	movs	r3, #0
 80015ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80015d0:	2300      	movs	r3, #0
 80015d2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d101      	bne.n	80015de <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e167      	b.n	80018ae <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	695b      	ldr	r3, [r3, #20]
 80015e2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d109      	bne.n	8001600 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015ec:	6878      	ldr	r0, [r7, #4]
 80015ee:	f7fe feaf 	bl	8000350 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2200      	movs	r2, #0
 80015f6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2200      	movs	r2, #0
 80015fc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff fede 	bl	80013c6 <LL_ADC_IsDeepPowerDownEnabled>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d004      	beq.n	800161a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4618      	mov	r0, r3
 8001616:	f7ff fec4 	bl	80013a2 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff fef9 	bl	8001416 <LL_ADC_IsInternalRegulatorEnabled>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d115      	bne.n	8001656 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4618      	mov	r0, r3
 8001630:	f7ff fedd 	bl	80013ee <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001634:	4ba0      	ldr	r3, [pc, #640]	@ (80018b8 <HAL_ADC_Init+0x2f4>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	099b      	lsrs	r3, r3, #6
 800163a:	4aa0      	ldr	r2, [pc, #640]	@ (80018bc <HAL_ADC_Init+0x2f8>)
 800163c:	fba2 2303 	umull	r2, r3, r2, r3
 8001640:	099b      	lsrs	r3, r3, #6
 8001642:	3301      	adds	r3, #1
 8001644:	005b      	lsls	r3, r3, #1
 8001646:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001648:	e002      	b.n	8001650 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	3b01      	subs	r3, #1
 800164e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d1f9      	bne.n	800164a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4618      	mov	r0, r3
 800165c:	f7ff fedb 	bl	8001416 <LL_ADC_IsInternalRegulatorEnabled>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d10d      	bne.n	8001682 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800166a:	f043 0210 	orr.w	r2, r3, #16
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001676:	f043 0201 	orr.w	r2, r3, #1
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4618      	mov	r0, r3
 8001688:	f7ff feec 	bl	8001464 <LL_ADC_REG_IsConversionOngoing>
 800168c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001692:	f003 0310 	and.w	r3, r3, #16
 8001696:	2b00      	cmp	r3, #0
 8001698:	f040 8100 	bne.w	800189c <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	f040 80fc 	bne.w	800189c <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016a8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80016ac:	f043 0202 	orr.w	r2, r3, #2
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7ff fec0 	bl	800143e <LL_ADC_IsEnabled>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d111      	bne.n	80016e8 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80016c4:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80016c8:	f7ff feb9 	bl	800143e <LL_ADC_IsEnabled>
 80016cc:	4604      	mov	r4, r0
 80016ce:	487c      	ldr	r0, [pc, #496]	@ (80018c0 <HAL_ADC_Init+0x2fc>)
 80016d0:	f7ff feb5 	bl	800143e <LL_ADC_IsEnabled>
 80016d4:	4603      	mov	r3, r0
 80016d6:	4323      	orrs	r3, r4
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d105      	bne.n	80016e8 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	4619      	mov	r1, r3
 80016e2:	4878      	ldr	r0, [pc, #480]	@ (80018c4 <HAL_ADC_Init+0x300>)
 80016e4:	f7ff fc7e 	bl	8000fe4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	7f5b      	ldrb	r3, [r3, #29]
 80016ec:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80016f2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80016f8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80016fe:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001706:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001708:	4313      	orrs	r3, r2
 800170a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001712:	2b01      	cmp	r3, #1
 8001714:	d106      	bne.n	8001724 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800171a:	3b01      	subs	r3, #1
 800171c:	045b      	lsls	r3, r3, #17
 800171e:	69ba      	ldr	r2, [r7, #24]
 8001720:	4313      	orrs	r3, r2
 8001722:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001728:	2b00      	cmp	r3, #0
 800172a:	d009      	beq.n	8001740 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001730:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001738:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800173a:	69ba      	ldr	r2, [r7, #24]
 800173c:	4313      	orrs	r3, r2
 800173e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	68da      	ldr	r2, [r3, #12]
 8001746:	4b60      	ldr	r3, [pc, #384]	@ (80018c8 <HAL_ADC_Init+0x304>)
 8001748:	4013      	ands	r3, r2
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	6812      	ldr	r2, [r2, #0]
 800174e:	69b9      	ldr	r1, [r7, #24]
 8001750:	430b      	orrs	r3, r1
 8001752:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	691b      	ldr	r3, [r3, #16]
 800175a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	430a      	orrs	r2, r1
 8001768:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff fe8b 	bl	800148a <LL_ADC_INJ_IsConversionOngoing>
 8001774:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d16d      	bne.n	8001858 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d16a      	bne.n	8001858 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001786:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800178e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001790:	4313      	orrs	r3, r2
 8001792:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	68db      	ldr	r3, [r3, #12]
 800179a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800179e:	f023 0302 	bic.w	r3, r3, #2
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	6812      	ldr	r2, [r2, #0]
 80017a6:	69b9      	ldr	r1, [r7, #24]
 80017a8:	430b      	orrs	r3, r1
 80017aa:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	691b      	ldr	r3, [r3, #16]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d017      	beq.n	80017e4 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	691a      	ldr	r2, [r3, #16]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80017c2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80017cc:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80017d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	6911      	ldr	r1, [r2, #16]
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	6812      	ldr	r2, [r2, #0]
 80017dc:	430b      	orrs	r3, r1
 80017de:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80017e2:	e013      	b.n	800180c <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	691a      	ldr	r2, [r3, #16]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80017f2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80017fc:	687a      	ldr	r2, [r7, #4]
 80017fe:	6812      	ldr	r2, [r2, #0]
 8001800:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001804:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001808:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001812:	2b01      	cmp	r3, #1
 8001814:	d118      	bne.n	8001848 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	691b      	ldr	r3, [r3, #16]
 800181c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001820:	f023 0304 	bic.w	r3, r3, #4
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8001828:	687a      	ldr	r2, [r7, #4]
 800182a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800182c:	4311      	orrs	r1, r2
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001832:	4311      	orrs	r1, r2
 8001834:	687a      	ldr	r2, [r7, #4]
 8001836:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001838:	430a      	orrs	r2, r1
 800183a:	431a      	orrs	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f042 0201 	orr.w	r2, r2, #1
 8001844:	611a      	str	r2, [r3, #16]
 8001846:	e007      	b.n	8001858 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	691a      	ldr	r2, [r3, #16]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f022 0201 	bic.w	r2, r2, #1
 8001856:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	695b      	ldr	r3, [r3, #20]
 800185c:	2b01      	cmp	r3, #1
 800185e:	d10c      	bne.n	800187a <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	f023 010f 	bic.w	r1, r3, #15
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6a1b      	ldr	r3, [r3, #32]
 800186e:	1e5a      	subs	r2, r3, #1
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	430a      	orrs	r2, r1
 8001876:	631a      	str	r2, [r3, #48]	@ 0x30
 8001878:	e007      	b.n	800188a <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f022 020f 	bic.w	r2, r2, #15
 8001888:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800188e:	f023 0303 	bic.w	r3, r3, #3
 8001892:	f043 0201 	orr.w	r2, r3, #1
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	65da      	str	r2, [r3, #92]	@ 0x5c
 800189a:	e007      	b.n	80018ac <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018a0:	f043 0210 	orr.w	r2, r3, #16
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
 80018aa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80018ac:	7ffb      	ldrb	r3, [r7, #31]
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3724      	adds	r7, #36	@ 0x24
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd90      	pop	{r4, r7, pc}
 80018b6:	bf00      	nop
 80018b8:	20000000 	.word	0x20000000
 80018bc:	053e2d63 	.word	0x053e2d63
 80018c0:	50000100 	.word	0x50000100
 80018c4:	50000300 	.word	0x50000300
 80018c8:	fff04007 	.word	0xfff04007

080018cc <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b08a      	sub	sp, #40	@ 0x28
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80018d4:	2300      	movs	r3, #0
 80018d6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80018e8:	4883      	ldr	r0, [pc, #524]	@ (8001af8 <HAL_ADC_IRQHandler+0x22c>)
 80018ea:	f7ff fd3e 	bl	800136a <LL_ADC_GetMultimode>
 80018ee:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	f003 0302 	and.w	r3, r3, #2
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d017      	beq.n	800192a <HAL_ADC_IRQHandler+0x5e>
 80018fa:	69bb      	ldr	r3, [r7, #24]
 80018fc:	f003 0302 	and.w	r3, r3, #2
 8001900:	2b00      	cmp	r3, #0
 8001902:	d012      	beq.n	800192a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001908:	f003 0310 	and.w	r3, r3, #16
 800190c:	2b00      	cmp	r3, #0
 800190e:	d105      	bne.n	800191c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001914:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f001 f857 	bl	80029d0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2202      	movs	r2, #2
 8001928:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	f003 0304 	and.w	r3, r3, #4
 8001930:	2b00      	cmp	r3, #0
 8001932:	d004      	beq.n	800193e <HAL_ADC_IRQHandler+0x72>
 8001934:	69bb      	ldr	r3, [r7, #24]
 8001936:	f003 0304 	and.w	r3, r3, #4
 800193a:	2b00      	cmp	r3, #0
 800193c:	d10a      	bne.n	8001954 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001944:	2b00      	cmp	r3, #0
 8001946:	f000 8085 	beq.w	8001a54 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800194a:	69bb      	ldr	r3, [r7, #24]
 800194c:	f003 0308 	and.w	r3, r3, #8
 8001950:	2b00      	cmp	r3, #0
 8001952:	d07f      	beq.n	8001a54 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001958:	f003 0310 	and.w	r3, r3, #16
 800195c:	2b00      	cmp	r3, #0
 800195e:	d105      	bne.n	800196c <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001964:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff fc09 	bl	8001188 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d064      	beq.n	8001a46 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a5e      	ldr	r2, [pc, #376]	@ (8001afc <HAL_ADC_IRQHandler+0x230>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d002      	beq.n	800198c <HAL_ADC_IRQHandler+0xc0>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	e001      	b.n	8001990 <HAL_ADC_IRQHandler+0xc4>
 800198c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	6812      	ldr	r2, [r2, #0]
 8001994:	4293      	cmp	r3, r2
 8001996:	d008      	beq.n	80019aa <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d005      	beq.n	80019aa <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800199e:	697b      	ldr	r3, [r7, #20]
 80019a0:	2b05      	cmp	r3, #5
 80019a2:	d002      	beq.n	80019aa <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	2b09      	cmp	r3, #9
 80019a8:	d104      	bne.n	80019b4 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	623b      	str	r3, [r7, #32]
 80019b2:	e00d      	b.n	80019d0 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a50      	ldr	r2, [pc, #320]	@ (8001afc <HAL_ADC_IRQHandler+0x230>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d002      	beq.n	80019c4 <HAL_ADC_IRQHandler+0xf8>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	e001      	b.n	80019c8 <HAL_ADC_IRQHandler+0xfc>
 80019c4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80019c8:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	68db      	ldr	r3, [r3, #12]
 80019ce:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80019d0:	6a3b      	ldr	r3, [r7, #32]
 80019d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d135      	bne.n	8001a46 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 0308 	and.w	r3, r3, #8
 80019e4:	2b08      	cmp	r3, #8
 80019e6:	d12e      	bne.n	8001a46 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff fd39 	bl	8001464 <LL_ADC_REG_IsConversionOngoing>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d11a      	bne.n	8001a2e <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	685a      	ldr	r2, [r3, #4]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f022 020c 	bic.w	r2, r2, #12
 8001a06:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d112      	bne.n	8001a46 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a24:	f043 0201 	orr.w	r2, r3, #1
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001a2c:	e00b      	b.n	8001a46 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a32:	f043 0210 	orr.w	r2, r3, #16
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a3e:	f043 0201 	orr.w	r2, r3, #1
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001a46:	6878      	ldr	r0, [r7, #4]
 8001a48:	f000 f95a 	bl	8001d00 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	220c      	movs	r2, #12
 8001a52:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001a54:	69fb      	ldr	r3, [r7, #28]
 8001a56:	f003 0320 	and.w	r3, r3, #32
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d004      	beq.n	8001a68 <HAL_ADC_IRQHandler+0x19c>
 8001a5e:	69bb      	ldr	r3, [r7, #24]
 8001a60:	f003 0320 	and.w	r3, r3, #32
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d10b      	bne.n	8001a80 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	f000 809e 	beq.w	8001bb0 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001a74:	69bb      	ldr	r3, [r7, #24]
 8001a76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	f000 8098 	beq.w	8001bb0 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a84:	f003 0310 	and.w	r3, r3, #16
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d105      	bne.n	8001a98 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a90:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff fbb2 	bl	8001206 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001aa2:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff fb6d 	bl	8001188 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001aae:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4a11      	ldr	r2, [pc, #68]	@ (8001afc <HAL_ADC_IRQHandler+0x230>)
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d002      	beq.n	8001ac0 <HAL_ADC_IRQHandler+0x1f4>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	e001      	b.n	8001ac4 <HAL_ADC_IRQHandler+0x1f8>
 8001ac0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001ac4:	687a      	ldr	r2, [r7, #4]
 8001ac6:	6812      	ldr	r2, [r2, #0]
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d008      	beq.n	8001ade <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d005      	beq.n	8001ade <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001ad2:	697b      	ldr	r3, [r7, #20]
 8001ad4:	2b06      	cmp	r3, #6
 8001ad6:	d002      	beq.n	8001ade <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	2b07      	cmp	r3, #7
 8001adc:	d104      	bne.n	8001ae8 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	623b      	str	r3, [r7, #32]
 8001ae6:	e011      	b.n	8001b0c <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a03      	ldr	r2, [pc, #12]	@ (8001afc <HAL_ADC_IRQHandler+0x230>)
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d006      	beq.n	8001b00 <HAL_ADC_IRQHandler+0x234>
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	e005      	b.n	8001b04 <HAL_ADC_IRQHandler+0x238>
 8001af8:	50000300 	.word	0x50000300
 8001afc:	50000100 	.word	0x50000100
 8001b00:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001b04:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	68db      	ldr	r3, [r3, #12]
 8001b0a:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d047      	beq.n	8001ba2 <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001b12:	6a3b      	ldr	r3, [r7, #32]
 8001b14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d007      	beq.n	8001b2c <HAL_ADC_IRQHandler+0x260>
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d03f      	beq.n	8001ba2 <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001b22:	6a3b      	ldr	r3, [r7, #32]
 8001b24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d13a      	bne.n	8001ba2 <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b36:	2b40      	cmp	r3, #64	@ 0x40
 8001b38:	d133      	bne.n	8001ba2 <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001b3a:	6a3b      	ldr	r3, [r7, #32]
 8001b3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d12e      	bne.n	8001ba2 <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff fc9e 	bl	800148a <LL_ADC_INJ_IsConversionOngoing>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d11a      	bne.n	8001b8a <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	685a      	ldr	r2, [r3, #4]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001b62:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b68:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d112      	bne.n	8001ba2 <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b80:	f043 0201 	orr.w	r2, r3, #1
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001b88:	e00b      	b.n	8001ba2 <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b8e:	f043 0210 	orr.w	r2, r3, #16
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b9a:	f043 0201 	orr.w	r2, r3, #1
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f000 feec 	bl	8002980 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2260      	movs	r2, #96	@ 0x60
 8001bae:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d011      	beq.n	8001bde <HAL_ADC_IRQHandler+0x312>
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d00c      	beq.n	8001bde <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bc8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001bd0:	6878      	ldr	r0, [r7, #4]
 8001bd2:	f000 f89f 	bl	8001d14 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2280      	movs	r2, #128	@ 0x80
 8001bdc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d012      	beq.n	8001c0e <HAL_ADC_IRQHandler+0x342>
 8001be8:	69bb      	ldr	r3, [r7, #24]
 8001bea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d00d      	beq.n	8001c0e <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bf6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f000 fed2 	bl	80029a8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c0c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d012      	beq.n	8001c3e <HAL_ADC_IRQHandler+0x372>
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d00d      	beq.n	8001c3e <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c26:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f000 fec4 	bl	80029bc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c3c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	f003 0310 	and.w	r3, r3, #16
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d036      	beq.n	8001cb6 <HAL_ADC_IRQHandler+0x3ea>
 8001c48:	69bb      	ldr	r3, [r7, #24]
 8001c4a:	f003 0310 	and.w	r3, r3, #16
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d031      	beq.n	8001cb6 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d102      	bne.n	8001c60 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c5e:	e014      	b.n	8001c8a <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d008      	beq.n	8001c78 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001c66:	4825      	ldr	r0, [pc, #148]	@ (8001cfc <HAL_ADC_IRQHandler+0x430>)
 8001c68:	f7ff fb8d 	bl	8001386 <LL_ADC_GetMultiDMATransfer>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d00b      	beq.n	8001c8a <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8001c72:	2301      	movs	r3, #1
 8001c74:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c76:	e008      	b.n	8001c8a <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	68db      	ldr	r3, [r3, #12]
 8001c7e:	f003 0301 	and.w	r3, r3, #1
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8001c86:	2301      	movs	r3, #1
 8001c88:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8001c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d10e      	bne.n	8001cae <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c94:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ca0:	f043 0202 	orr.w	r2, r3, #2
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f000 f83d 	bl	8001d28 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2210      	movs	r2, #16
 8001cb4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d018      	beq.n	8001cf2 <HAL_ADC_IRQHandler+0x426>
 8001cc0:	69bb      	ldr	r3, [r7, #24]
 8001cc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d013      	beq.n	8001cf2 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cce:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cda:	f043 0208 	orr.w	r2, r3, #8
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001cea:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f000 fe51 	bl	8002994 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8001cf2:	bf00      	nop
 8001cf4:	3728      	adds	r7, #40	@ 0x28
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	50000300 	.word	0x50000300

08001d00 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001d08:	bf00      	nop
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001d1c:	bf00      	nop
 8001d1e:	370c      	adds	r7, #12
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001d30:	bf00      	nop
 8001d32:	370c      	adds	r7, #12
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr

08001d3c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b0b6      	sub	sp, #216	@ 0xd8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d46:	2300      	movs	r3, #0
 8001d48:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d101      	bne.n	8001d5e <HAL_ADC_ConfigChannel+0x22>
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	e3c8      	b.n	80024f0 <HAL_ADC_ConfigChannel+0x7b4>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2201      	movs	r2, #1
 8001d62:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7ff fb7a 	bl	8001464 <LL_ADC_REG_IsConversionOngoing>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f040 83ad 	bne.w	80024d2 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6818      	ldr	r0, [r3, #0]
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	6859      	ldr	r1, [r3, #4]
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	461a      	mov	r2, r3
 8001d86:	f7ff fa12 	bl	80011ae <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7ff fb68 	bl	8001464 <LL_ADC_REG_IsConversionOngoing>
 8001d94:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff fb74 	bl	800148a <LL_ADC_INJ_IsConversionOngoing>
 8001da2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001da6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	f040 81d9 	bne.w	8002162 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001db0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	f040 81d4 	bne.w	8002162 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001dc2:	d10f      	bne.n	8001de4 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6818      	ldr	r0, [r3, #0]
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	4619      	mov	r1, r3
 8001dd0:	f7ff fa2c 	bl	800122c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7ff f9c0 	bl	8001162 <LL_ADC_SetSamplingTimeCommonConfig>
 8001de2:	e00e      	b.n	8001e02 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6818      	ldr	r0, [r3, #0]
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	6819      	ldr	r1, [r3, #0]
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	461a      	mov	r2, r3
 8001df2:	f7ff fa1b 	bl	800122c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff f9b0 	bl	8001162 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	695a      	ldr	r2, [r3, #20]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	08db      	lsrs	r3, r3, #3
 8001e0e:	f003 0303 	and.w	r3, r3, #3
 8001e12:	005b      	lsls	r3, r3, #1
 8001e14:	fa02 f303 	lsl.w	r3, r2, r3
 8001e18:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	691b      	ldr	r3, [r3, #16]
 8001e20:	2b04      	cmp	r3, #4
 8001e22:	d022      	beq.n	8001e6a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6818      	ldr	r0, [r3, #0]
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	6919      	ldr	r1, [r3, #16]
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001e34:	f7ff f90a 	bl	800104c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6818      	ldr	r0, [r3, #0]
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	6919      	ldr	r1, [r3, #16]
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	699b      	ldr	r3, [r3, #24]
 8001e44:	461a      	mov	r2, r3
 8001e46:	f7ff f956 	bl	80010f6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6818      	ldr	r0, [r3, #0]
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d102      	bne.n	8001e60 <HAL_ADC_ConfigChannel+0x124>
 8001e5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e5e:	e000      	b.n	8001e62 <HAL_ADC_ConfigChannel+0x126>
 8001e60:	2300      	movs	r3, #0
 8001e62:	461a      	mov	r2, r3
 8001e64:	f7ff f962 	bl	800112c <LL_ADC_SetOffsetSaturation>
 8001e68:	e17b      	b.n	8002162 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2100      	movs	r1, #0
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7ff f90f 	bl	8001094 <LL_ADC_GetOffsetChannel>
 8001e76:	4603      	mov	r3, r0
 8001e78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d10a      	bne.n	8001e96 <HAL_ADC_ConfigChannel+0x15a>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2100      	movs	r1, #0
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7ff f904 	bl	8001094 <LL_ADC_GetOffsetChannel>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	0e9b      	lsrs	r3, r3, #26
 8001e90:	f003 021f 	and.w	r2, r3, #31
 8001e94:	e01e      	b.n	8001ed4 <HAL_ADC_ConfigChannel+0x198>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7ff f8f9 	bl	8001094 <LL_ADC_GetOffsetChannel>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ea8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001eac:	fa93 f3a3 	rbit	r3, r3
 8001eb0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001eb4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001eb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001ebc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d101      	bne.n	8001ec8 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8001ec4:	2320      	movs	r3, #32
 8001ec6:	e004      	b.n	8001ed2 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8001ec8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001ecc:	fab3 f383 	clz	r3, r3
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d105      	bne.n	8001eec <HAL_ADC_ConfigChannel+0x1b0>
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	0e9b      	lsrs	r3, r3, #26
 8001ee6:	f003 031f 	and.w	r3, r3, #31
 8001eea:	e018      	b.n	8001f1e <HAL_ADC_ConfigChannel+0x1e2>
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001ef8:	fa93 f3a3 	rbit	r3, r3
 8001efc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001f00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f04:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001f08:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d101      	bne.n	8001f14 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8001f10:	2320      	movs	r3, #32
 8001f12:	e004      	b.n	8001f1e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8001f14:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001f18:	fab3 f383 	clz	r3, r3
 8001f1c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001f1e:	429a      	cmp	r2, r3
 8001f20:	d106      	bne.n	8001f30 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	2200      	movs	r2, #0
 8001f28:	2100      	movs	r1, #0
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7ff f8c8 	bl	80010c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	2101      	movs	r1, #1
 8001f36:	4618      	mov	r0, r3
 8001f38:	f7ff f8ac 	bl	8001094 <LL_ADC_GetOffsetChannel>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d10a      	bne.n	8001f5c <HAL_ADC_ConfigChannel+0x220>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	2101      	movs	r1, #1
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff f8a1 	bl	8001094 <LL_ADC_GetOffsetChannel>
 8001f52:	4603      	mov	r3, r0
 8001f54:	0e9b      	lsrs	r3, r3, #26
 8001f56:	f003 021f 	and.w	r2, r3, #31
 8001f5a:	e01e      	b.n	8001f9a <HAL_ADC_ConfigChannel+0x25e>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2101      	movs	r1, #1
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7ff f896 	bl	8001094 <LL_ADC_GetOffsetChannel>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f6e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001f72:	fa93 f3a3 	rbit	r3, r3
 8001f76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001f7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001f7e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001f82:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d101      	bne.n	8001f8e <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8001f8a:	2320      	movs	r3, #32
 8001f8c:	e004      	b.n	8001f98 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8001f8e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f92:	fab3 f383 	clz	r3, r3
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d105      	bne.n	8001fb2 <HAL_ADC_ConfigChannel+0x276>
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	0e9b      	lsrs	r3, r3, #26
 8001fac:	f003 031f 	and.w	r3, r3, #31
 8001fb0:	e018      	b.n	8001fe4 <HAL_ADC_ConfigChannel+0x2a8>
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fba:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001fbe:	fa93 f3a3 	rbit	r3, r3
 8001fc2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001fc6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001fca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001fce:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d101      	bne.n	8001fda <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8001fd6:	2320      	movs	r3, #32
 8001fd8:	e004      	b.n	8001fe4 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8001fda:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001fde:	fab3 f383 	clz	r3, r3
 8001fe2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	d106      	bne.n	8001ff6 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2200      	movs	r2, #0
 8001fee:	2101      	movs	r1, #1
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff f865 	bl	80010c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	2102      	movs	r1, #2
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f7ff f849 	bl	8001094 <LL_ADC_GetOffsetChannel>
 8002002:	4603      	mov	r3, r0
 8002004:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002008:	2b00      	cmp	r3, #0
 800200a:	d10a      	bne.n	8002022 <HAL_ADC_ConfigChannel+0x2e6>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2102      	movs	r1, #2
 8002012:	4618      	mov	r0, r3
 8002014:	f7ff f83e 	bl	8001094 <LL_ADC_GetOffsetChannel>
 8002018:	4603      	mov	r3, r0
 800201a:	0e9b      	lsrs	r3, r3, #26
 800201c:	f003 021f 	and.w	r2, r3, #31
 8002020:	e01e      	b.n	8002060 <HAL_ADC_ConfigChannel+0x324>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	2102      	movs	r1, #2
 8002028:	4618      	mov	r0, r3
 800202a:	f7ff f833 	bl	8001094 <LL_ADC_GetOffsetChannel>
 800202e:	4603      	mov	r3, r0
 8002030:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002034:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002038:	fa93 f3a3 	rbit	r3, r3
 800203c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002040:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002044:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002048:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800204c:	2b00      	cmp	r3, #0
 800204e:	d101      	bne.n	8002054 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002050:	2320      	movs	r3, #32
 8002052:	e004      	b.n	800205e <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8002054:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002058:	fab3 f383 	clz	r3, r3
 800205c:	b2db      	uxtb	r3, r3
 800205e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002068:	2b00      	cmp	r3, #0
 800206a:	d105      	bne.n	8002078 <HAL_ADC_ConfigChannel+0x33c>
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	0e9b      	lsrs	r3, r3, #26
 8002072:	f003 031f 	and.w	r3, r3, #31
 8002076:	e016      	b.n	80020a6 <HAL_ADC_ConfigChannel+0x36a>
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002080:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002084:	fa93 f3a3 	rbit	r3, r3
 8002088:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800208a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800208c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002090:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002094:	2b00      	cmp	r3, #0
 8002096:	d101      	bne.n	800209c <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002098:	2320      	movs	r3, #32
 800209a:	e004      	b.n	80020a6 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 800209c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80020a0:	fab3 f383 	clz	r3, r3
 80020a4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d106      	bne.n	80020b8 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	2200      	movs	r2, #0
 80020b0:	2102      	movs	r1, #2
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7ff f804 	bl	80010c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	2103      	movs	r1, #3
 80020be:	4618      	mov	r0, r3
 80020c0:	f7fe ffe8 	bl	8001094 <LL_ADC_GetOffsetChannel>
 80020c4:	4603      	mov	r3, r0
 80020c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d10a      	bne.n	80020e4 <HAL_ADC_ConfigChannel+0x3a8>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2103      	movs	r1, #3
 80020d4:	4618      	mov	r0, r3
 80020d6:	f7fe ffdd 	bl	8001094 <LL_ADC_GetOffsetChannel>
 80020da:	4603      	mov	r3, r0
 80020dc:	0e9b      	lsrs	r3, r3, #26
 80020de:	f003 021f 	and.w	r2, r3, #31
 80020e2:	e017      	b.n	8002114 <HAL_ADC_ConfigChannel+0x3d8>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	2103      	movs	r1, #3
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7fe ffd2 	bl	8001094 <LL_ADC_GetOffsetChannel>
 80020f0:	4603      	mov	r3, r0
 80020f2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80020f6:	fa93 f3a3 	rbit	r3, r3
 80020fa:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80020fc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80020fe:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002100:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002102:	2b00      	cmp	r3, #0
 8002104:	d101      	bne.n	800210a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8002106:	2320      	movs	r3, #32
 8002108:	e003      	b.n	8002112 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800210a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800210c:	fab3 f383 	clz	r3, r3
 8002110:	b2db      	uxtb	r3, r3
 8002112:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800211c:	2b00      	cmp	r3, #0
 800211e:	d105      	bne.n	800212c <HAL_ADC_ConfigChannel+0x3f0>
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	0e9b      	lsrs	r3, r3, #26
 8002126:	f003 031f 	and.w	r3, r3, #31
 800212a:	e011      	b.n	8002150 <HAL_ADC_ConfigChannel+0x414>
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002132:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002134:	fa93 f3a3 	rbit	r3, r3
 8002138:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800213a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800213c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800213e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002140:	2b00      	cmp	r3, #0
 8002142:	d101      	bne.n	8002148 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8002144:	2320      	movs	r3, #32
 8002146:	e003      	b.n	8002150 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8002148:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800214a:	fab3 f383 	clz	r3, r3
 800214e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002150:	429a      	cmp	r2, r3
 8002152:	d106      	bne.n	8002162 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	2200      	movs	r2, #0
 800215a:	2103      	movs	r1, #3
 800215c:	4618      	mov	r0, r3
 800215e:	f7fe ffaf 	bl	80010c0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	4618      	mov	r0, r3
 8002168:	f7ff f969 	bl	800143e <LL_ADC_IsEnabled>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	f040 8140 	bne.w	80023f4 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6818      	ldr	r0, [r3, #0]
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	6819      	ldr	r1, [r3, #0]
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	68db      	ldr	r3, [r3, #12]
 8002180:	461a      	mov	r2, r3
 8002182:	f7ff f87f 	bl	8001284 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	4a8f      	ldr	r2, [pc, #572]	@ (80023c8 <HAL_ADC_ConfigChannel+0x68c>)
 800218c:	4293      	cmp	r3, r2
 800218e:	f040 8131 	bne.w	80023f4 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d10b      	bne.n	80021ba <HAL_ADC_ConfigChannel+0x47e>
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	0e9b      	lsrs	r3, r3, #26
 80021a8:	3301      	adds	r3, #1
 80021aa:	f003 031f 	and.w	r3, r3, #31
 80021ae:	2b09      	cmp	r3, #9
 80021b0:	bf94      	ite	ls
 80021b2:	2301      	movls	r3, #1
 80021b4:	2300      	movhi	r3, #0
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	e019      	b.n	80021ee <HAL_ADC_ConfigChannel+0x4b2>
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021c2:	fa93 f3a3 	rbit	r3, r3
 80021c6:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80021c8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80021ca:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80021cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d101      	bne.n	80021d6 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80021d2:	2320      	movs	r3, #32
 80021d4:	e003      	b.n	80021de <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80021d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021d8:	fab3 f383 	clz	r3, r3
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	3301      	adds	r3, #1
 80021e0:	f003 031f 	and.w	r3, r3, #31
 80021e4:	2b09      	cmp	r3, #9
 80021e6:	bf94      	ite	ls
 80021e8:	2301      	movls	r3, #1
 80021ea:	2300      	movhi	r3, #0
 80021ec:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d079      	beq.n	80022e6 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d107      	bne.n	800220e <HAL_ADC_ConfigChannel+0x4d2>
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	0e9b      	lsrs	r3, r3, #26
 8002204:	3301      	adds	r3, #1
 8002206:	069b      	lsls	r3, r3, #26
 8002208:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800220c:	e015      	b.n	800223a <HAL_ADC_ConfigChannel+0x4fe>
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002214:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002216:	fa93 f3a3 	rbit	r3, r3
 800221a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800221c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800221e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002220:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002222:	2b00      	cmp	r3, #0
 8002224:	d101      	bne.n	800222a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8002226:	2320      	movs	r3, #32
 8002228:	e003      	b.n	8002232 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800222a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800222c:	fab3 f383 	clz	r3, r3
 8002230:	b2db      	uxtb	r3, r3
 8002232:	3301      	adds	r3, #1
 8002234:	069b      	lsls	r3, r3, #26
 8002236:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002242:	2b00      	cmp	r3, #0
 8002244:	d109      	bne.n	800225a <HAL_ADC_ConfigChannel+0x51e>
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	0e9b      	lsrs	r3, r3, #26
 800224c:	3301      	adds	r3, #1
 800224e:	f003 031f 	and.w	r3, r3, #31
 8002252:	2101      	movs	r1, #1
 8002254:	fa01 f303 	lsl.w	r3, r1, r3
 8002258:	e017      	b.n	800228a <HAL_ADC_ConfigChannel+0x54e>
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002260:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002262:	fa93 f3a3 	rbit	r3, r3
 8002266:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002268:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800226a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800226c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800226e:	2b00      	cmp	r3, #0
 8002270:	d101      	bne.n	8002276 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8002272:	2320      	movs	r3, #32
 8002274:	e003      	b.n	800227e <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8002276:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002278:	fab3 f383 	clz	r3, r3
 800227c:	b2db      	uxtb	r3, r3
 800227e:	3301      	adds	r3, #1
 8002280:	f003 031f 	and.w	r3, r3, #31
 8002284:	2101      	movs	r1, #1
 8002286:	fa01 f303 	lsl.w	r3, r1, r3
 800228a:	ea42 0103 	orr.w	r1, r2, r3
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002296:	2b00      	cmp	r3, #0
 8002298:	d10a      	bne.n	80022b0 <HAL_ADC_ConfigChannel+0x574>
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	0e9b      	lsrs	r3, r3, #26
 80022a0:	3301      	adds	r3, #1
 80022a2:	f003 021f 	and.w	r2, r3, #31
 80022a6:	4613      	mov	r3, r2
 80022a8:	005b      	lsls	r3, r3, #1
 80022aa:	4413      	add	r3, r2
 80022ac:	051b      	lsls	r3, r3, #20
 80022ae:	e018      	b.n	80022e2 <HAL_ADC_ConfigChannel+0x5a6>
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022b8:	fa93 f3a3 	rbit	r3, r3
 80022bc:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80022be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80022c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d101      	bne.n	80022cc <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80022c8:	2320      	movs	r3, #32
 80022ca:	e003      	b.n	80022d4 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80022cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022ce:	fab3 f383 	clz	r3, r3
 80022d2:	b2db      	uxtb	r3, r3
 80022d4:	3301      	adds	r3, #1
 80022d6:	f003 021f 	and.w	r2, r3, #31
 80022da:	4613      	mov	r3, r2
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	4413      	add	r3, r2
 80022e0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022e2:	430b      	orrs	r3, r1
 80022e4:	e081      	b.n	80023ea <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d107      	bne.n	8002302 <HAL_ADC_ConfigChannel+0x5c6>
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	0e9b      	lsrs	r3, r3, #26
 80022f8:	3301      	adds	r3, #1
 80022fa:	069b      	lsls	r3, r3, #26
 80022fc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002300:	e015      	b.n	800232e <HAL_ADC_ConfigChannel+0x5f2>
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800230a:	fa93 f3a3 	rbit	r3, r3
 800230e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002312:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002316:	2b00      	cmp	r3, #0
 8002318:	d101      	bne.n	800231e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800231a:	2320      	movs	r3, #32
 800231c:	e003      	b.n	8002326 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800231e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002320:	fab3 f383 	clz	r3, r3
 8002324:	b2db      	uxtb	r3, r3
 8002326:	3301      	adds	r3, #1
 8002328:	069b      	lsls	r3, r3, #26
 800232a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002336:	2b00      	cmp	r3, #0
 8002338:	d109      	bne.n	800234e <HAL_ADC_ConfigChannel+0x612>
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	0e9b      	lsrs	r3, r3, #26
 8002340:	3301      	adds	r3, #1
 8002342:	f003 031f 	and.w	r3, r3, #31
 8002346:	2101      	movs	r1, #1
 8002348:	fa01 f303 	lsl.w	r3, r1, r3
 800234c:	e017      	b.n	800237e <HAL_ADC_ConfigChannel+0x642>
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002354:	6a3b      	ldr	r3, [r7, #32]
 8002356:	fa93 f3a3 	rbit	r3, r3
 800235a:	61fb      	str	r3, [r7, #28]
  return result;
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002362:	2b00      	cmp	r3, #0
 8002364:	d101      	bne.n	800236a <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8002366:	2320      	movs	r3, #32
 8002368:	e003      	b.n	8002372 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800236a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800236c:	fab3 f383 	clz	r3, r3
 8002370:	b2db      	uxtb	r3, r3
 8002372:	3301      	adds	r3, #1
 8002374:	f003 031f 	and.w	r3, r3, #31
 8002378:	2101      	movs	r1, #1
 800237a:	fa01 f303 	lsl.w	r3, r1, r3
 800237e:	ea42 0103 	orr.w	r1, r2, r3
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800238a:	2b00      	cmp	r3, #0
 800238c:	d10d      	bne.n	80023aa <HAL_ADC_ConfigChannel+0x66e>
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	0e9b      	lsrs	r3, r3, #26
 8002394:	3301      	adds	r3, #1
 8002396:	f003 021f 	and.w	r2, r3, #31
 800239a:	4613      	mov	r3, r2
 800239c:	005b      	lsls	r3, r3, #1
 800239e:	4413      	add	r3, r2
 80023a0:	3b1e      	subs	r3, #30
 80023a2:	051b      	lsls	r3, r3, #20
 80023a4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80023a8:	e01e      	b.n	80023e8 <HAL_ADC_ConfigChannel+0x6ac>
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	fa93 f3a3 	rbit	r3, r3
 80023b6:	613b      	str	r3, [r7, #16]
  return result;
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80023bc:	69bb      	ldr	r3, [r7, #24]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d104      	bne.n	80023cc <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80023c2:	2320      	movs	r3, #32
 80023c4:	e006      	b.n	80023d4 <HAL_ADC_ConfigChannel+0x698>
 80023c6:	bf00      	nop
 80023c8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	fab3 f383 	clz	r3, r3
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	3301      	adds	r3, #1
 80023d6:	f003 021f 	and.w	r2, r3, #31
 80023da:	4613      	mov	r3, r2
 80023dc:	005b      	lsls	r3, r3, #1
 80023de:	4413      	add	r3, r2
 80023e0:	3b1e      	subs	r3, #30
 80023e2:	051b      	lsls	r3, r3, #20
 80023e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023e8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80023ea:	683a      	ldr	r2, [r7, #0]
 80023ec:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023ee:	4619      	mov	r1, r3
 80023f0:	f7fe ff1c 	bl	800122c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	4b3f      	ldr	r3, [pc, #252]	@ (80024f8 <HAL_ADC_ConfigChannel+0x7bc>)
 80023fa:	4013      	ands	r3, r2
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d071      	beq.n	80024e4 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002400:	483e      	ldr	r0, [pc, #248]	@ (80024fc <HAL_ADC_ConfigChannel+0x7c0>)
 8002402:	f7fe fe15 	bl	8001030 <LL_ADC_GetCommonPathInternalCh>
 8002406:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a3c      	ldr	r2, [pc, #240]	@ (8002500 <HAL_ADC_ConfigChannel+0x7c4>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d004      	beq.n	800241e <HAL_ADC_ConfigChannel+0x6e2>
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a3a      	ldr	r2, [pc, #232]	@ (8002504 <HAL_ADC_ConfigChannel+0x7c8>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d127      	bne.n	800246e <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800241e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002422:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d121      	bne.n	800246e <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002432:	d157      	bne.n	80024e4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002434:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002438:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800243c:	4619      	mov	r1, r3
 800243e:	482f      	ldr	r0, [pc, #188]	@ (80024fc <HAL_ADC_ConfigChannel+0x7c0>)
 8002440:	f7fe fde3 	bl	800100a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002444:	4b30      	ldr	r3, [pc, #192]	@ (8002508 <HAL_ADC_ConfigChannel+0x7cc>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	099b      	lsrs	r3, r3, #6
 800244a:	4a30      	ldr	r2, [pc, #192]	@ (800250c <HAL_ADC_ConfigChannel+0x7d0>)
 800244c:	fba2 2303 	umull	r2, r3, r2, r3
 8002450:	099b      	lsrs	r3, r3, #6
 8002452:	1c5a      	adds	r2, r3, #1
 8002454:	4613      	mov	r3, r2
 8002456:	005b      	lsls	r3, r3, #1
 8002458:	4413      	add	r3, r2
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800245e:	e002      	b.n	8002466 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	3b01      	subs	r3, #1
 8002464:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1f9      	bne.n	8002460 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800246c:	e03a      	b.n	80024e4 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a27      	ldr	r2, [pc, #156]	@ (8002510 <HAL_ADC_ConfigChannel+0x7d4>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d113      	bne.n	80024a0 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002478:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800247c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002480:	2b00      	cmp	r3, #0
 8002482:	d10d      	bne.n	80024a0 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a22      	ldr	r2, [pc, #136]	@ (8002514 <HAL_ADC_ConfigChannel+0x7d8>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d02a      	beq.n	80024e4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800248e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002492:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002496:	4619      	mov	r1, r3
 8002498:	4818      	ldr	r0, [pc, #96]	@ (80024fc <HAL_ADC_ConfigChannel+0x7c0>)
 800249a:	f7fe fdb6 	bl	800100a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800249e:	e021      	b.n	80024e4 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a1c      	ldr	r2, [pc, #112]	@ (8002518 <HAL_ADC_ConfigChannel+0x7dc>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d11c      	bne.n	80024e4 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80024aa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80024ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d116      	bne.n	80024e4 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a16      	ldr	r2, [pc, #88]	@ (8002514 <HAL_ADC_ConfigChannel+0x7d8>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d011      	beq.n	80024e4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80024c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80024c4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80024c8:	4619      	mov	r1, r3
 80024ca:	480c      	ldr	r0, [pc, #48]	@ (80024fc <HAL_ADC_ConfigChannel+0x7c0>)
 80024cc:	f7fe fd9d 	bl	800100a <LL_ADC_SetCommonPathInternalCh>
 80024d0:	e008      	b.n	80024e4 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d6:	f043 0220 	orr.w	r2, r3, #32
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80024ec:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	37d8      	adds	r7, #216	@ 0xd8
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	80080000 	.word	0x80080000
 80024fc:	50000300 	.word	0x50000300
 8002500:	c3210000 	.word	0xc3210000
 8002504:	90c00010 	.word	0x90c00010
 8002508:	20000000 	.word	0x20000000
 800250c:	053e2d63 	.word	0x053e2d63
 8002510:	c7520000 	.word	0xc7520000
 8002514:	50000100 	.word	0x50000100
 8002518:	cb840000 	.word	0xcb840000

0800251c <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param pAnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, const ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b08e      	sub	sp, #56	@ 0x38
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
 8002524:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002526:	2300      	movs	r3, #0
 8002528:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  assert_param(IS_ADC_ANALOG_WATCHDOG_NUMBER(pAnalogWDGConfig->WatchdogNumber));
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(pAnalogWDGConfig->WatchdogMode));
  assert_param(IS_ADC_ANALOG_WATCHDOG_FILTERING_MODE(pAnalogWDGConfig->FilteringConfig));
  assert_param(IS_FUNCTIONAL_STATE(pAnalogWDGConfig->ITMode));

  if ((pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002534:	d003      	beq.n	800253e <HAL_ADC_AnalogWDGConfig+0x22>
      (pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	685b      	ldr	r3, [r3, #4]
  if ((pAnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 800253a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->LowThreshold));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002544:	2b01      	cmp	r3, #1
 8002546:	d101      	bne.n	800254c <HAL_ADC_AnalogWDGConfig+0x30>
 8002548:	2302      	movs	r3, #2
 800254a:	e1ea      	b.n	8002922 <HAL_ADC_AnalogWDGConfig+0x406>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC groups regular and injected:                  */
  /*  - Analog watchdog channels                                              */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4618      	mov	r0, r3
 800255a:	f7fe ff83 	bl	8001464 <LL_ADC_REG_IsConversionOngoing>
 800255e:	62b8      	str	r0, [r7, #40]	@ 0x28
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4618      	mov	r0, r3
 8002566:	f7fe ff90 	bl	800148a <LL_ADC_INJ_IsConversionOngoing>
 800256a:	6278      	str	r0, [r7, #36]	@ 0x24
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800256c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800256e:	2b00      	cmp	r3, #0
 8002570:	f040 8175 	bne.w	800285e <HAL_ADC_AnalogWDGConfig+0x342>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002576:	2b00      	cmp	r3, #0
 8002578:	f040 8171 	bne.w	800285e <HAL_ADC_AnalogWDGConfig+0x342>
     )
  {
    /* Analog watchdog configuration */
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a90      	ldr	r2, [pc, #576]	@ (80027c4 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8002582:	4293      	cmp	r3, r2
 8002584:	f040 808d 	bne.w	80026a2 <HAL_ADC_AnalogWDGConfig+0x186>
    {
      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels, on groups regular and-or injected.                      */
      switch (pAnalogWDGConfig->WatchdogMode)
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8002590:	d034      	beq.n	80025fc <HAL_ADC_AnalogWDGConfig+0xe0>
 8002592:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 8002596:	d856      	bhi.n	8002646 <HAL_ADC_AnalogWDGConfig+0x12a>
 8002598:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800259c:	d04b      	beq.n	8002636 <HAL_ADC_AnalogWDGConfig+0x11a>
 800259e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80025a2:	d850      	bhi.n	8002646 <HAL_ADC_AnalogWDGConfig+0x12a>
 80025a4:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80025a8:	d01b      	beq.n	80025e2 <HAL_ADC_AnalogWDGConfig+0xc6>
 80025aa:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80025ae:	d84a      	bhi.n	8002646 <HAL_ADC_AnalogWDGConfig+0x12a>
 80025b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025b4:	d037      	beq.n	8002626 <HAL_ADC_AnalogWDGConfig+0x10a>
 80025b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025ba:	d844      	bhi.n	8002646 <HAL_ADC_AnalogWDGConfig+0x12a>
 80025bc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80025c0:	d029      	beq.n	8002616 <HAL_ADC_AnalogWDGConfig+0xfa>
 80025c2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80025c6:	d13e      	bne.n	8002646 <HAL_ADC_AnalogWDGConfig+0x12a>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	689b      	ldr	r3, [r3, #8]
 80025d0:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 80025d4:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 80025d8:	461a      	mov	r2, r3
 80025da:	497a      	ldr	r1, [pc, #488]	@ (80027c4 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 80025dc:	f7fe fe76 	bl	80012cc <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR));
          break;
 80025e0:	e039      	b.n	8002656 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 80025ee:	f043 73a0 	orr.w	r3, r3, #20971520	@ 0x1400000
 80025f2:	461a      	mov	r2, r3
 80025f4:	4973      	ldr	r1, [pc, #460]	@ (80027c4 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 80025f6:	f7fe fe69 	bl	80012cc <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_INJECTED));
          break;
 80025fa:	e02c      	b.n	8002656 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 8002608:	f043 73e0 	orr.w	r3, r3, #29360128	@ 0x1c00000
 800260c:	461a      	mov	r2, r3
 800260e:	496d      	ldr	r1, [pc, #436]	@ (80027c4 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 8002610:	f7fe fe5c 	bl	80012cc <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR_INJECTED));
          break;
 8002614:	e01f      	b.n	8002656 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a6b      	ldr	r2, [pc, #428]	@ (80027c8 <HAL_ADC_AnalogWDGConfig+0x2ac>)
 800261c:	4969      	ldr	r1, [pc, #420]	@ (80027c4 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 800261e:	4618      	mov	r0, r3
 8002620:	f7fe fe54 	bl	80012cc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8002624:	e017      	b.n	8002656 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_INJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_INJ);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a68      	ldr	r2, [pc, #416]	@ (80027cc <HAL_ADC_AnalogWDGConfig+0x2b0>)
 800262c:	4965      	ldr	r1, [pc, #404]	@ (80027c4 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 800262e:	4618      	mov	r0, r3
 8002630:	f7fe fe4c 	bl	80012cc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8002634:	e00f      	b.n	8002656 <HAL_ADC_AnalogWDGConfig+0x13a>

        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a65      	ldr	r2, [pc, #404]	@ (80027d0 <HAL_ADC_AnalogWDGConfig+0x2b4>)
 800263c:	4961      	ldr	r1, [pc, #388]	@ (80027c4 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 800263e:	4618      	mov	r0, r3
 8002640:	f7fe fe44 	bl	80012cc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8002644:	e007      	b.n	8002656 <HAL_ADC_AnalogWDGConfig+0x13a>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2200      	movs	r2, #0
 800264c:	495d      	ldr	r1, [pc, #372]	@ (80027c4 <HAL_ADC_AnalogWDGConfig+0x2a8>)
 800264e:	4618      	mov	r0, r3
 8002650:	f7fe fe3c 	bl	80012cc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 8002654:	bf00      	nop
      }

      /* Set the filtering configuration */
      MODIFY_REG(hadc->Instance->TR1,
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	6a1b      	ldr	r3, [r3, #32]
 800265c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	699a      	ldr	r2, [r3, #24]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	430a      	orrs	r2, r1
 800266a:	621a      	str	r2, [r3, #32]
                 ADC_TR1_AWDFILT,
                 pAnalogWDGConfig->FilteringConfig);

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002670:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4618      	mov	r0, r3
 800267e:	f7fe ff17 	bl	80014b0 <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (pAnalogWDGConfig->ITMode == ENABLE)
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	7b1b      	ldrb	r3, [r3, #12]
 8002686:	2b01      	cmp	r3, #1
 8002688:	d105      	bne.n	8002696 <HAL_ADC_AnalogWDGConfig+0x17a>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4618      	mov	r0, r3
 8002690:	f7fe ff37 	bl	8001502 <LL_ADC_EnableIT_AWD1>
 8002694:	e0e3      	b.n	800285e <HAL_ADC_AnalogWDGConfig+0x342>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4618      	mov	r0, r3
 800269c:	f7fe ff61 	bl	8001562 <LL_ADC_DisableIT_AWD1>
 80026a0:	e0dd      	b.n	800285e <HAL_ADC_AnalogWDGConfig+0x342>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (pAnalogWDGConfig->WatchdogMode)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 80026aa:	d01d      	beq.n	80026e8 <HAL_ADC_AnalogWDGConfig+0x1cc>
 80026ac:	f1b3 7fe0 	cmp.w	r3, #29360128	@ 0x1c00000
 80026b0:	f200 8092 	bhi.w	80027d8 <HAL_ADC_AnalogWDGConfig+0x2bc>
 80026b4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80026b8:	d07b      	beq.n	80027b2 <HAL_ADC_AnalogWDGConfig+0x296>
 80026ba:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80026be:	f200 808b 	bhi.w	80027d8 <HAL_ADC_AnalogWDGConfig+0x2bc>
 80026c2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80026c6:	d00f      	beq.n	80026e8 <HAL_ADC_AnalogWDGConfig+0x1cc>
 80026c8:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80026cc:	f200 8084 	bhi.w	80027d8 <HAL_ADC_AnalogWDGConfig+0x2bc>
 80026d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026d4:	d06d      	beq.n	80027b2 <HAL_ADC_AnalogWDGConfig+0x296>
 80026d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026da:	d87d      	bhi.n	80027d8 <HAL_ADC_AnalogWDGConfig+0x2bc>
 80026dc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80026e0:	d067      	beq.n	80027b2 <HAL_ADC_AnalogWDGConfig+0x296>
 80026e2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80026e6:	d177      	bne.n	80027d8 <HAL_ADC_AnalogWDGConfig+0x2bc>
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
        case ADC_ANALOGWATCHDOG_SINGLE_INJEC:
        case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a39      	ldr	r2, [pc, #228]	@ (80027d4 <HAL_ADC_AnalogWDGConfig+0x2b8>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d12f      	bne.n	8002752 <HAL_ADC_AnalogWDGConfig+0x236>
          {
            SET_BIT(hadc->Instance->AWD2CR,
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d108      	bne.n	8002710 <HAL_ADC_AnalogWDGConfig+0x1f4>
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	0e9b      	lsrs	r3, r3, #26
 8002704:	f003 031f 	and.w	r3, r3, #31
 8002708:	2201      	movs	r2, #1
 800270a:	fa02 f303 	lsl.w	r3, r2, r3
 800270e:	e016      	b.n	800273e <HAL_ADC_AnalogWDGConfig+0x222>
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	689b      	ldr	r3, [r3, #8]
 8002714:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	fa93 f3a3 	rbit	r3, r3
 800271c:	61bb      	str	r3, [r7, #24]
  return result;
 800271e:	69bb      	ldr	r3, [r7, #24]
 8002720:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002722:	6a3b      	ldr	r3, [r7, #32]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d101      	bne.n	800272c <HAL_ADC_AnalogWDGConfig+0x210>
    return 32U;
 8002728:	2320      	movs	r3, #32
 800272a:	e003      	b.n	8002734 <HAL_ADC_AnalogWDGConfig+0x218>
  return __builtin_clz(value);
 800272c:	6a3b      	ldr	r3, [r7, #32]
 800272e:	fab3 f383 	clz	r3, r3
 8002732:	b2db      	uxtb	r3, r3
 8002734:	f003 031f 	and.w	r3, r3, #31
 8002738:	2201      	movs	r2, #1
 800273a:	fa02 f303 	lsl.w	r3, r2, r3
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	6812      	ldr	r2, [r2, #0]
 8002742:	f8d2 10a0 	ldr.w	r1, [r2, #160]	@ 0xa0
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	6812      	ldr	r2, [r2, #0]
 800274a:	430b      	orrs	r3, r1
 800274c:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
          else
          {
            SET_BIT(hadc->Instance->AWD3CR,
                    (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel) & 0x1FUL)));
          }
          break;
 8002750:	e04b      	b.n	80027ea <HAL_ADC_AnalogWDGConfig+0x2ce>
            SET_BIT(hadc->Instance->AWD3CR,
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800275a:	2b00      	cmp	r3, #0
 800275c:	d108      	bne.n	8002770 <HAL_ADC_AnalogWDGConfig+0x254>
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	0e9b      	lsrs	r3, r3, #26
 8002764:	f003 031f 	and.w	r3, r3, #31
 8002768:	2201      	movs	r2, #1
 800276a:	fa02 f303 	lsl.w	r3, r2, r3
 800276e:	e016      	b.n	800279e <HAL_ADC_AnalogWDGConfig+0x282>
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	fa93 f3a3 	rbit	r3, r3
 800277c:	60fb      	str	r3, [r7, #12]
  return result;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d101      	bne.n	800278c <HAL_ADC_AnalogWDGConfig+0x270>
    return 32U;
 8002788:	2320      	movs	r3, #32
 800278a:	e003      	b.n	8002794 <HAL_ADC_AnalogWDGConfig+0x278>
  return __builtin_clz(value);
 800278c:	697b      	ldr	r3, [r7, #20]
 800278e:	fab3 f383 	clz	r3, r3
 8002792:	b2db      	uxtb	r3, r3
 8002794:	f003 031f 	and.w	r3, r3, #31
 8002798:	2201      	movs	r2, #1
 800279a:	fa02 f303 	lsl.w	r3, r2, r3
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	6812      	ldr	r2, [r2, #0]
 80027a2:	f8d2 10a4 	ldr.w	r1, [r2, #164]	@ 0xa4
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	6812      	ldr	r2, [r2, #0]
 80027aa:	430b      	orrs	r3, r1
 80027ac:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
          break;
 80027b0:	e01b      	b.n	80027ea <HAL_ADC_AnalogWDGConfig+0x2ce>

        case ADC_ANALOGWATCHDOG_ALL_REG:
        case ADC_ANALOGWATCHDOG_ALL_INJEC:
        case ADC_ANALOGWATCHDOG_ALL_REGINJEC:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6818      	ldr	r0, [r3, #0]
                                          pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_ALL_CHANNELS_REG_INJ);
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 80027ba:	4a05      	ldr	r2, [pc, #20]	@ (80027d0 <HAL_ADC_AnalogWDGConfig+0x2b4>)
 80027bc:	4619      	mov	r1, r3
 80027be:	f7fe fd85 	bl	80012cc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80027c2:	e012      	b.n	80027ea <HAL_ADC_AnalogWDGConfig+0x2ce>
 80027c4:	7dc00000 	.word	0x7dc00000
 80027c8:	0087ffff 	.word	0x0087ffff
 80027cc:	0107ffff 	.word	0x0107ffff
 80027d0:	0187ffff 	.word	0x0187ffff
 80027d4:	0017ffff 	.word	0x0017ffff

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6818      	ldr	r0, [r3, #0]
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2200      	movs	r2, #0
 80027e2:	4619      	mov	r1, r3
 80027e4:	f7fe fd72 	bl	80012cc <LL_ADC_SetAnalogWDMonitChannels>
          break;
 80027e8:	bf00      	nop
      }

      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a4f      	ldr	r2, [pc, #316]	@ (800292c <HAL_ADC_AnalogWDGConfig+0x410>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d11a      	bne.n	800282a <HAL_ADC_AnalogWDGConfig+0x30e>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f8:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	65da      	str	r2, [r3, #92]	@ 0x5c

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4618      	mov	r0, r3
 8002806:	f7fe fe60 	bl	80014ca <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	7b1b      	ldrb	r3, [r3, #12]
 800280e:	2b01      	cmp	r3, #1
 8002810:	d105      	bne.n	800281e <HAL_ADC_AnalogWDGConfig+0x302>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4618      	mov	r0, r3
 8002818:	f7fe fe83 	bl	8001522 <LL_ADC_EnableIT_AWD2>
 800281c:	e01f      	b.n	800285e <HAL_ADC_AnalogWDGConfig+0x342>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4618      	mov	r0, r3
 8002824:	f7fe fead 	bl	8001582 <LL_ADC_DisableIT_AWD2>
 8002828:	e019      	b.n	800285e <HAL_ADC_AnalogWDGConfig+0x342>
      }
      /* (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800282e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	65da      	str	r2, [r3, #92]	@ 0x5c

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4618      	mov	r0, r3
 800283c:	f7fe fe53 	bl	80014e6 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	7b1b      	ldrb	r3, [r3, #12]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d105      	bne.n	8002854 <HAL_ADC_AnalogWDGConfig+0x338>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4618      	mov	r0, r3
 800284e:	f7fe fe78 	bl	8001542 <LL_ADC_EnableIT_AWD3>
 8002852:	e004      	b.n	800285e <HAL_ADC_AnalogWDGConfig+0x342>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4618      	mov	r0, r3
 800285a:	f7fe fea2 	bl	80015a2 <LL_ADC_DisableIT_AWD3>
    }

  }

  /* Analog watchdog thresholds configuration */
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a33      	ldr	r2, [pc, #204]	@ (8002930 <HAL_ADC_AnalogWDGConfig+0x414>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d118      	bne.n	800289a <HAL_ADC_AnalogWDGConfig+0x37e>
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	691a      	ldr	r2, [r3, #16]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	68db      	ldr	r3, [r3, #12]
 8002872:	08db      	lsrs	r3, r3, #3
 8002874:	f003 0303 	and.w	r3, r3, #3
 8002878:	005b      	lsls	r3, r3, #1
 800287a:	fa02 f303 	lsl.w	r3, r2, r3
 800287e:	637b      	str	r3, [r7, #52]	@ 0x34
    tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	695a      	ldr	r2, [r3, #20]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	08db      	lsrs	r3, r3, #3
 800288c:	f003 0303 	and.w	r3, r3, #3
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	fa02 f303 	lsl.w	r3, r2, r3
 8002896:	633b      	str	r3, [r7, #48]	@ 0x30
 8002898:	e035      	b.n	8002906 <HAL_ADC_AnalogWDGConfig+0x3ea>
  else
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 7, the LSB (right bits)    */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	f003 0318 	and.w	r3, r3, #24
 80028a4:	2b18      	cmp	r3, #24
 80028a6:	d00f      	beq.n	80028c8 <HAL_ADC_AnalogWDGConfig+0x3ac>
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	691a      	ldr	r2, [r3, #16]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	68db      	ldr	r3, [r3, #12]
 80028b2:	08db      	lsrs	r3, r3, #3
 80028b4:	f003 0303 	and.w	r3, r3, #3
 80028b8:	f1c3 0302 	rsb	r3, r3, #2
 80028bc:	005b      	lsls	r3, r3, #1
 80028be:	f003 031e 	and.w	r3, r3, #30
 80028c2:	fa22 f303 	lsr.w	r3, r2, r3
 80028c6:	e002      	b.n	80028ce <HAL_ADC_AnalogWDGConfig+0x3b2>
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	691b      	ldr	r3, [r3, #16]
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	637b      	str	r3, [r7, #52]	@ 0x34
    tmp_awd_low_threshold_shifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	68db      	ldr	r3, [r3, #12]
 80028d6:	f003 0318 	and.w	r3, r3, #24
 80028da:	2b18      	cmp	r3, #24
 80028dc:	d00f      	beq.n	80028fe <HAL_ADC_AnalogWDGConfig+0x3e2>
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	695a      	ldr	r2, [r3, #20]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	08db      	lsrs	r3, r3, #3
 80028ea:	f003 0303 	and.w	r3, r3, #3
 80028ee:	f1c3 0302 	rsb	r3, r3, #2
 80028f2:	005b      	lsls	r3, r3, #1
 80028f4:	f003 031e 	and.w	r3, r3, #30
 80028f8:	fa22 f303 	lsr.w	r3, r2, r3
 80028fc:	e002      	b.n	8002904 <HAL_ADC_AnalogWDGConfig+0x3e8>
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	695b      	ldr	r3, [r3, #20]
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	633b      	str	r3, [r7, #48]	@ 0x30
  }

  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6818      	ldr	r0, [r3, #0]
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	6819      	ldr	r1, [r3, #0]
 800290e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002910:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002912:	f7fe fd08 	bl	8001326 <LL_ADC_ConfigAnalogWDThresholds>
                                  tmp_awd_low_threshold_shifted);

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2200      	movs	r2, #0
 800291a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800291e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002922:	4618      	mov	r0, r3
 8002924:	3738      	adds	r7, #56	@ 0x38
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	0017ffff 	.word	0x0017ffff
 8002930:	7dc00000 	.word	0x7dc00000

08002934 <LL_ADC_IsEnabled>:
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	f003 0301 	and.w	r3, r3, #1
 8002944:	2b01      	cmp	r3, #1
 8002946:	d101      	bne.n	800294c <LL_ADC_IsEnabled+0x18>
 8002948:	2301      	movs	r3, #1
 800294a:	e000      	b.n	800294e <LL_ADC_IsEnabled+0x1a>
 800294c:	2300      	movs	r3, #0
}
 800294e:	4618      	mov	r0, r3
 8002950:	370c      	adds	r7, #12
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr

0800295a <LL_ADC_REG_IsConversionOngoing>:
{
 800295a:	b480      	push	{r7}
 800295c:	b083      	sub	sp, #12
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	f003 0304 	and.w	r3, r3, #4
 800296a:	2b04      	cmp	r3, #4
 800296c:	d101      	bne.n	8002972 <LL_ADC_REG_IsConversionOngoing+0x18>
 800296e:	2301      	movs	r3, #1
 8002970:	e000      	b.n	8002974 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002988:	bf00      	nop
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80029c4:	bf00      	nop
 80029c6:	370c      	adds	r7, #12
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80029e4:	b590      	push	{r4, r7, lr}
 80029e6:	b0a1      	sub	sp, #132	@ 0x84
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029ee:	2300      	movs	r3, #0
 80029f0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d101      	bne.n	8002a02 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80029fe:	2302      	movs	r3, #2
 8002a00:	e08b      	b.n	8002b1a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	2201      	movs	r2, #1
 8002a06:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002a0e:	2300      	movs	r3, #0
 8002a10:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a1a:	d102      	bne.n	8002a22 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002a1c:	4b41      	ldr	r3, [pc, #260]	@ (8002b24 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002a1e:	60bb      	str	r3, [r7, #8]
 8002a20:	e001      	b.n	8002a26 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002a22:	2300      	movs	r3, #0
 8002a24:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d10b      	bne.n	8002a44 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a30:	f043 0220 	orr.w	r2, r3, #32
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e06a      	b.n	8002b1a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7ff ff87 	bl	800295a <LL_ADC_REG_IsConversionOngoing>
 8002a4c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4618      	mov	r0, r3
 8002a54:	f7ff ff81 	bl	800295a <LL_ADC_REG_IsConversionOngoing>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d14c      	bne.n	8002af8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002a5e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d149      	bne.n	8002af8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002a64:	4b30      	ldr	r3, [pc, #192]	@ (8002b28 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002a66:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d028      	beq.n	8002ac2 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002a70:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	6859      	ldr	r1, [r3, #4]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002a82:	035b      	lsls	r3, r3, #13
 8002a84:	430b      	orrs	r3, r1
 8002a86:	431a      	orrs	r2, r3
 8002a88:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a8a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a8c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002a90:	f7ff ff50 	bl	8002934 <LL_ADC_IsEnabled>
 8002a94:	4604      	mov	r4, r0
 8002a96:	4823      	ldr	r0, [pc, #140]	@ (8002b24 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002a98:	f7ff ff4c 	bl	8002934 <LL_ADC_IsEnabled>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	4323      	orrs	r3, r4
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d133      	bne.n	8002b0c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002aa4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002aac:	f023 030f 	bic.w	r3, r3, #15
 8002ab0:	683a      	ldr	r2, [r7, #0]
 8002ab2:	6811      	ldr	r1, [r2, #0]
 8002ab4:	683a      	ldr	r2, [r7, #0]
 8002ab6:	6892      	ldr	r2, [r2, #8]
 8002ab8:	430a      	orrs	r2, r1
 8002aba:	431a      	orrs	r2, r3
 8002abc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002abe:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002ac0:	e024      	b.n	8002b0c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002ac2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002aca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002acc:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002ace:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002ad2:	f7ff ff2f 	bl	8002934 <LL_ADC_IsEnabled>
 8002ad6:	4604      	mov	r4, r0
 8002ad8:	4812      	ldr	r0, [pc, #72]	@ (8002b24 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002ada:	f7ff ff2b 	bl	8002934 <LL_ADC_IsEnabled>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	4323      	orrs	r3, r4
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d112      	bne.n	8002b0c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002ae6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002aee:	f023 030f 	bic.w	r3, r3, #15
 8002af2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002af4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002af6:	e009      	b.n	8002b0c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002afc:	f043 0220 	orr.w	r2, r3, #32
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002b0a:	e000      	b.n	8002b0e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002b0c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2200      	movs	r2, #0
 8002b12:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002b16:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3784      	adds	r7, #132	@ 0x84
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd90      	pop	{r4, r7, pc}
 8002b22:	bf00      	nop
 8002b24:	50000100 	.word	0x50000100
 8002b28:	50000300 	.word	0x50000300

08002b2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b085      	sub	sp, #20
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	f003 0307 	and.w	r3, r3, #7
 8002b3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8002b70 <__NVIC_SetPriorityGrouping+0x44>)
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b42:	68ba      	ldr	r2, [r7, #8]
 8002b44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002b48:	4013      	ands	r3, r2
 8002b4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b5e:	4a04      	ldr	r2, [pc, #16]	@ (8002b70 <__NVIC_SetPriorityGrouping+0x44>)
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	60d3      	str	r3, [r2, #12]
}
 8002b64:	bf00      	nop
 8002b66:	3714      	adds	r7, #20
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr
 8002b70:	e000ed00 	.word	0xe000ed00

08002b74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b78:	4b04      	ldr	r3, [pc, #16]	@ (8002b8c <__NVIC_GetPriorityGrouping+0x18>)
 8002b7a:	68db      	ldr	r3, [r3, #12]
 8002b7c:	0a1b      	lsrs	r3, r3, #8
 8002b7e:	f003 0307 	and.w	r3, r3, #7
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr
 8002b8c:	e000ed00 	.word	0xe000ed00

08002b90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	4603      	mov	r3, r0
 8002b98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	db0b      	blt.n	8002bba <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ba2:	79fb      	ldrb	r3, [r7, #7]
 8002ba4:	f003 021f 	and.w	r2, r3, #31
 8002ba8:	4907      	ldr	r1, [pc, #28]	@ (8002bc8 <__NVIC_EnableIRQ+0x38>)
 8002baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bae:	095b      	lsrs	r3, r3, #5
 8002bb0:	2001      	movs	r0, #1
 8002bb2:	fa00 f202 	lsl.w	r2, r0, r2
 8002bb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002bba:	bf00      	nop
 8002bbc:	370c      	adds	r7, #12
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	e000e100 	.word	0xe000e100

08002bcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	6039      	str	r1, [r7, #0]
 8002bd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	db0a      	blt.n	8002bf6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	b2da      	uxtb	r2, r3
 8002be4:	490c      	ldr	r1, [pc, #48]	@ (8002c18 <__NVIC_SetPriority+0x4c>)
 8002be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bea:	0112      	lsls	r2, r2, #4
 8002bec:	b2d2      	uxtb	r2, r2
 8002bee:	440b      	add	r3, r1
 8002bf0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bf4:	e00a      	b.n	8002c0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	b2da      	uxtb	r2, r3
 8002bfa:	4908      	ldr	r1, [pc, #32]	@ (8002c1c <__NVIC_SetPriority+0x50>)
 8002bfc:	79fb      	ldrb	r3, [r7, #7]
 8002bfe:	f003 030f 	and.w	r3, r3, #15
 8002c02:	3b04      	subs	r3, #4
 8002c04:	0112      	lsls	r2, r2, #4
 8002c06:	b2d2      	uxtb	r2, r2
 8002c08:	440b      	add	r3, r1
 8002c0a:	761a      	strb	r2, [r3, #24]
}
 8002c0c:	bf00      	nop
 8002c0e:	370c      	adds	r7, #12
 8002c10:	46bd      	mov	sp, r7
 8002c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c16:	4770      	bx	lr
 8002c18:	e000e100 	.word	0xe000e100
 8002c1c:	e000ed00 	.word	0xe000ed00

08002c20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b089      	sub	sp, #36	@ 0x24
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	f003 0307 	and.w	r3, r3, #7
 8002c32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c34:	69fb      	ldr	r3, [r7, #28]
 8002c36:	f1c3 0307 	rsb	r3, r3, #7
 8002c3a:	2b04      	cmp	r3, #4
 8002c3c:	bf28      	it	cs
 8002c3e:	2304      	movcs	r3, #4
 8002c40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	3304      	adds	r3, #4
 8002c46:	2b06      	cmp	r3, #6
 8002c48:	d902      	bls.n	8002c50 <NVIC_EncodePriority+0x30>
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	3b03      	subs	r3, #3
 8002c4e:	e000      	b.n	8002c52 <NVIC_EncodePriority+0x32>
 8002c50:	2300      	movs	r3, #0
 8002c52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c54:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002c58:	69bb      	ldr	r3, [r7, #24]
 8002c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5e:	43da      	mvns	r2, r3
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	401a      	ands	r2, r3
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c68:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c72:	43d9      	mvns	r1, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c78:	4313      	orrs	r3, r2
         );
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3724      	adds	r7, #36	@ 0x24
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr
	...

08002c88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b082      	sub	sp, #8
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	3b01      	subs	r3, #1
 8002c94:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c98:	d301      	bcc.n	8002c9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e00f      	b.n	8002cbe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c9e:	4a0a      	ldr	r2, [pc, #40]	@ (8002cc8 <SysTick_Config+0x40>)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	3b01      	subs	r3, #1
 8002ca4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ca6:	210f      	movs	r1, #15
 8002ca8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002cac:	f7ff ff8e 	bl	8002bcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cb0:	4b05      	ldr	r3, [pc, #20]	@ (8002cc8 <SysTick_Config+0x40>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cb6:	4b04      	ldr	r3, [pc, #16]	@ (8002cc8 <SysTick_Config+0x40>)
 8002cb8:	2207      	movs	r2, #7
 8002cba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cbc:	2300      	movs	r3, #0
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3708      	adds	r7, #8
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	e000e010 	.word	0xe000e010

08002ccc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cd4:	6878      	ldr	r0, [r7, #4]
 8002cd6:	f7ff ff29 	bl	8002b2c <__NVIC_SetPriorityGrouping>
}
 8002cda:	bf00      	nop
 8002cdc:	3708      	adds	r7, #8
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}

08002ce2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ce2:	b580      	push	{r7, lr}
 8002ce4:	b086      	sub	sp, #24
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	4603      	mov	r3, r0
 8002cea:	60b9      	str	r1, [r7, #8]
 8002cec:	607a      	str	r2, [r7, #4]
 8002cee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002cf0:	f7ff ff40 	bl	8002b74 <__NVIC_GetPriorityGrouping>
 8002cf4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cf6:	687a      	ldr	r2, [r7, #4]
 8002cf8:	68b9      	ldr	r1, [r7, #8]
 8002cfa:	6978      	ldr	r0, [r7, #20]
 8002cfc:	f7ff ff90 	bl	8002c20 <NVIC_EncodePriority>
 8002d00:	4602      	mov	r2, r0
 8002d02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d06:	4611      	mov	r1, r2
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7ff ff5f 	bl	8002bcc <__NVIC_SetPriority>
}
 8002d0e:	bf00      	nop
 8002d10:	3718      	adds	r7, #24
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}

08002d16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d16:	b580      	push	{r7, lr}
 8002d18:	b082      	sub	sp, #8
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7ff ff33 	bl	8002b90 <__NVIC_EnableIRQ>
}
 8002d2a:	bf00      	nop
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d32:	b580      	push	{r7, lr}
 8002d34:	b082      	sub	sp, #8
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f7ff ffa4 	bl	8002c88 <SysTick_Config>
 8002d40:	4603      	mov	r3, r0
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3708      	adds	r7, #8
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
	...

08002d4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b087      	sub	sp, #28
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002d56:	2300      	movs	r3, #0
 8002d58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002d5a:	e15a      	b.n	8003012 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	2101      	movs	r1, #1
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	fa01 f303 	lsl.w	r3, r1, r3
 8002d68:	4013      	ands	r3, r2
 8002d6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	f000 814c 	beq.w	800300c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f003 0303 	and.w	r3, r3, #3
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d005      	beq.n	8002d8c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002d88:	2b02      	cmp	r3, #2
 8002d8a:	d130      	bne.n	8002dee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	005b      	lsls	r3, r3, #1
 8002d96:	2203      	movs	r2, #3
 8002d98:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9c:	43db      	mvns	r3, r3
 8002d9e:	693a      	ldr	r2, [r7, #16]
 8002da0:	4013      	ands	r3, r2
 8002da2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	68da      	ldr	r2, [r3, #12]
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	fa02 f303 	lsl.w	r3, r2, r3
 8002db0:	693a      	ldr	r2, [r7, #16]
 8002db2:	4313      	orrs	r3, r2
 8002db4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	693a      	ldr	r2, [r7, #16]
 8002dba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dca:	43db      	mvns	r3, r3
 8002dcc:	693a      	ldr	r2, [r7, #16]
 8002dce:	4013      	ands	r3, r2
 8002dd0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	091b      	lsrs	r3, r3, #4
 8002dd8:	f003 0201 	and.w	r2, r3, #1
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	fa02 f303 	lsl.w	r3, r2, r3
 8002de2:	693a      	ldr	r2, [r7, #16]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	693a      	ldr	r2, [r7, #16]
 8002dec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f003 0303 	and.w	r3, r3, #3
 8002df6:	2b03      	cmp	r3, #3
 8002df8:	d017      	beq.n	8002e2a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	005b      	lsls	r3, r3, #1
 8002e04:	2203      	movs	r2, #3
 8002e06:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0a:	43db      	mvns	r3, r3
 8002e0c:	693a      	ldr	r2, [r7, #16]
 8002e0e:	4013      	ands	r3, r2
 8002e10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	689a      	ldr	r2, [r3, #8]
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	005b      	lsls	r3, r3, #1
 8002e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1e:	693a      	ldr	r2, [r7, #16]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	693a      	ldr	r2, [r7, #16]
 8002e28:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f003 0303 	and.w	r3, r3, #3
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d123      	bne.n	8002e7e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	08da      	lsrs	r2, r3, #3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	3208      	adds	r2, #8
 8002e3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	f003 0307 	and.w	r3, r3, #7
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	220f      	movs	r2, #15
 8002e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e52:	43db      	mvns	r3, r3
 8002e54:	693a      	ldr	r2, [r7, #16]
 8002e56:	4013      	ands	r3, r2
 8002e58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	691a      	ldr	r2, [r3, #16]
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	f003 0307 	and.w	r3, r3, #7
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6a:	693a      	ldr	r2, [r7, #16]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002e70:	697b      	ldr	r3, [r7, #20]
 8002e72:	08da      	lsrs	r2, r3, #3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	3208      	adds	r2, #8
 8002e78:	6939      	ldr	r1, [r7, #16]
 8002e7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	005b      	lsls	r3, r3, #1
 8002e88:	2203      	movs	r2, #3
 8002e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8e:	43db      	mvns	r3, r3
 8002e90:	693a      	ldr	r2, [r7, #16]
 8002e92:	4013      	ands	r3, r2
 8002e94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	f003 0203 	and.w	r2, r3, #3
 8002e9e:	697b      	ldr	r3, [r7, #20]
 8002ea0:	005b      	lsls	r3, r3, #1
 8002ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea6:	693a      	ldr	r2, [r7, #16]
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	693a      	ldr	r2, [r7, #16]
 8002eb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	f000 80a6 	beq.w	800300c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ec0:	4b5b      	ldr	r3, [pc, #364]	@ (8003030 <HAL_GPIO_Init+0x2e4>)
 8002ec2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ec4:	4a5a      	ldr	r2, [pc, #360]	@ (8003030 <HAL_GPIO_Init+0x2e4>)
 8002ec6:	f043 0301 	orr.w	r3, r3, #1
 8002eca:	6613      	str	r3, [r2, #96]	@ 0x60
 8002ecc:	4b58      	ldr	r3, [pc, #352]	@ (8003030 <HAL_GPIO_Init+0x2e4>)
 8002ece:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ed0:	f003 0301 	and.w	r3, r3, #1
 8002ed4:	60bb      	str	r3, [r7, #8]
 8002ed6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ed8:	4a56      	ldr	r2, [pc, #344]	@ (8003034 <HAL_GPIO_Init+0x2e8>)
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	089b      	lsrs	r3, r3, #2
 8002ede:	3302      	adds	r3, #2
 8002ee0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ee4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	f003 0303 	and.w	r3, r3, #3
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	220f      	movs	r2, #15
 8002ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef4:	43db      	mvns	r3, r3
 8002ef6:	693a      	ldr	r2, [r7, #16]
 8002ef8:	4013      	ands	r3, r2
 8002efa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002f02:	d01f      	beq.n	8002f44 <HAL_GPIO_Init+0x1f8>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	4a4c      	ldr	r2, [pc, #304]	@ (8003038 <HAL_GPIO_Init+0x2ec>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d019      	beq.n	8002f40 <HAL_GPIO_Init+0x1f4>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4a4b      	ldr	r2, [pc, #300]	@ (800303c <HAL_GPIO_Init+0x2f0>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d013      	beq.n	8002f3c <HAL_GPIO_Init+0x1f0>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	4a4a      	ldr	r2, [pc, #296]	@ (8003040 <HAL_GPIO_Init+0x2f4>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d00d      	beq.n	8002f38 <HAL_GPIO_Init+0x1ec>
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	4a49      	ldr	r2, [pc, #292]	@ (8003044 <HAL_GPIO_Init+0x2f8>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d007      	beq.n	8002f34 <HAL_GPIO_Init+0x1e8>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	4a48      	ldr	r2, [pc, #288]	@ (8003048 <HAL_GPIO_Init+0x2fc>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d101      	bne.n	8002f30 <HAL_GPIO_Init+0x1e4>
 8002f2c:	2305      	movs	r3, #5
 8002f2e:	e00a      	b.n	8002f46 <HAL_GPIO_Init+0x1fa>
 8002f30:	2306      	movs	r3, #6
 8002f32:	e008      	b.n	8002f46 <HAL_GPIO_Init+0x1fa>
 8002f34:	2304      	movs	r3, #4
 8002f36:	e006      	b.n	8002f46 <HAL_GPIO_Init+0x1fa>
 8002f38:	2303      	movs	r3, #3
 8002f3a:	e004      	b.n	8002f46 <HAL_GPIO_Init+0x1fa>
 8002f3c:	2302      	movs	r3, #2
 8002f3e:	e002      	b.n	8002f46 <HAL_GPIO_Init+0x1fa>
 8002f40:	2301      	movs	r3, #1
 8002f42:	e000      	b.n	8002f46 <HAL_GPIO_Init+0x1fa>
 8002f44:	2300      	movs	r3, #0
 8002f46:	697a      	ldr	r2, [r7, #20]
 8002f48:	f002 0203 	and.w	r2, r2, #3
 8002f4c:	0092      	lsls	r2, r2, #2
 8002f4e:	4093      	lsls	r3, r2
 8002f50:	693a      	ldr	r2, [r7, #16]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f56:	4937      	ldr	r1, [pc, #220]	@ (8003034 <HAL_GPIO_Init+0x2e8>)
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	089b      	lsrs	r3, r3, #2
 8002f5c:	3302      	adds	r3, #2
 8002f5e:	693a      	ldr	r2, [r7, #16]
 8002f60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002f64:	4b39      	ldr	r3, [pc, #228]	@ (800304c <HAL_GPIO_Init+0x300>)
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	43db      	mvns	r3, r3
 8002f6e:	693a      	ldr	r2, [r7, #16]
 8002f70:	4013      	ands	r3, r2
 8002f72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d003      	beq.n	8002f88 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002f80:	693a      	ldr	r2, [r7, #16]
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	4313      	orrs	r3, r2
 8002f86:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002f88:	4a30      	ldr	r2, [pc, #192]	@ (800304c <HAL_GPIO_Init+0x300>)
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002f8e:	4b2f      	ldr	r3, [pc, #188]	@ (800304c <HAL_GPIO_Init+0x300>)
 8002f90:	68db      	ldr	r3, [r3, #12]
 8002f92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	43db      	mvns	r3, r3
 8002f98:	693a      	ldr	r2, [r7, #16]
 8002f9a:	4013      	ands	r3, r2
 8002f9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d003      	beq.n	8002fb2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002faa:	693a      	ldr	r2, [r7, #16]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002fb2:	4a26      	ldr	r2, [pc, #152]	@ (800304c <HAL_GPIO_Init+0x300>)
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002fb8:	4b24      	ldr	r3, [pc, #144]	@ (800304c <HAL_GPIO_Init+0x300>)
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	43db      	mvns	r3, r3
 8002fc2:	693a      	ldr	r2, [r7, #16]
 8002fc4:	4013      	ands	r3, r2
 8002fc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d003      	beq.n	8002fdc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002fd4:	693a      	ldr	r2, [r7, #16]
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002fdc:	4a1b      	ldr	r2, [pc, #108]	@ (800304c <HAL_GPIO_Init+0x300>)
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002fe2:	4b1a      	ldr	r3, [pc, #104]	@ (800304c <HAL_GPIO_Init+0x300>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	43db      	mvns	r3, r3
 8002fec:	693a      	ldr	r2, [r7, #16]
 8002fee:	4013      	ands	r3, r2
 8002ff0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d003      	beq.n	8003006 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002ffe:	693a      	ldr	r2, [r7, #16]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	4313      	orrs	r3, r2
 8003004:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003006:	4a11      	ldr	r2, [pc, #68]	@ (800304c <HAL_GPIO_Init+0x300>)
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	3301      	adds	r3, #1
 8003010:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	fa22 f303 	lsr.w	r3, r2, r3
 800301c:	2b00      	cmp	r3, #0
 800301e:	f47f ae9d 	bne.w	8002d5c <HAL_GPIO_Init+0x10>
  }
}
 8003022:	bf00      	nop
 8003024:	bf00      	nop
 8003026:	371c      	adds	r7, #28
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr
 8003030:	40021000 	.word	0x40021000
 8003034:	40010000 	.word	0x40010000
 8003038:	48000400 	.word	0x48000400
 800303c:	48000800 	.word	0x48000800
 8003040:	48000c00 	.word	0x48000c00
 8003044:	48001000 	.word	0x48001000
 8003048:	48001400 	.word	0x48001400
 800304c:	40010400 	.word	0x40010400

08003050 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003050:	b480      	push	{r7}
 8003052:	b083      	sub	sp, #12
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	460b      	mov	r3, r1
 800305a:	807b      	strh	r3, [r7, #2]
 800305c:	4613      	mov	r3, r2
 800305e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003060:	787b      	ldrb	r3, [r7, #1]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d003      	beq.n	800306e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003066:	887a      	ldrh	r2, [r7, #2]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800306c:	e002      	b.n	8003074 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800306e:	887a      	ldrh	r2, [r7, #2]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003074:	bf00      	nop
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003080:	b480      	push	{r7}
 8003082:	b085      	sub	sp, #20
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	460b      	mov	r3, r1
 800308a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	695b      	ldr	r3, [r3, #20]
 8003090:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003092:	887a      	ldrh	r2, [r7, #2]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	4013      	ands	r3, r2
 8003098:	041a      	lsls	r2, r3, #16
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	43d9      	mvns	r1, r3
 800309e:	887b      	ldrh	r3, [r7, #2]
 80030a0:	400b      	ands	r3, r1
 80030a2:	431a      	orrs	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	619a      	str	r2, [r3, #24]
}
 80030a8:	bf00      	nop
 80030aa:	3714      	adds	r7, #20
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr

080030b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b082      	sub	sp, #8
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	4603      	mov	r3, r0
 80030bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80030be:	4b08      	ldr	r3, [pc, #32]	@ (80030e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80030c0:	695a      	ldr	r2, [r3, #20]
 80030c2:	88fb      	ldrh	r3, [r7, #6]
 80030c4:	4013      	ands	r3, r2
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d006      	beq.n	80030d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80030ca:	4a05      	ldr	r2, [pc, #20]	@ (80030e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80030cc:	88fb      	ldrh	r3, [r7, #6]
 80030ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80030d0:	88fb      	ldrh	r3, [r7, #6]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f000 f806 	bl	80030e4 <HAL_GPIO_EXTI_Callback>
  }
}
 80030d8:	bf00      	nop
 80030da:	3708      	adds	r7, #8
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	40010400 	.word	0x40010400

080030e4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	4603      	mov	r3, r0
 80030ec:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80030ee:	bf00      	nop
 80030f0:	370c      	adds	r7, #12
 80030f2:	46bd      	mov	sp, r7
 80030f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f8:	4770      	bx	lr

080030fa <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030fa:	b580      	push	{r7, lr}
 80030fc:	b082      	sub	sp, #8
 80030fe:	af00      	add	r7, sp, #0
 8003100:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d101      	bne.n	800310c <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e08d      	b.n	8003228 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003112:	b2db      	uxtb	r3, r3
 8003114:	2b00      	cmp	r3, #0
 8003116:	d106      	bne.n	8003126 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f7fd faad 	bl	8000680 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2224      	movs	r2, #36	@ 0x24
 800312a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f022 0201 	bic.w	r2, r2, #1
 800313c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	685a      	ldr	r2, [r3, #4]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800314a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689a      	ldr	r2, [r3, #8]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800315a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	68db      	ldr	r3, [r3, #12]
 8003160:	2b01      	cmp	r3, #1
 8003162:	d107      	bne.n	8003174 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689a      	ldr	r2, [r3, #8]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003170:	609a      	str	r2, [r3, #8]
 8003172:	e006      	b.n	8003182 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	689a      	ldr	r2, [r3, #8]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003180:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	2b02      	cmp	r3, #2
 8003188:	d108      	bne.n	800319c <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	685a      	ldr	r2, [r3, #4]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003198:	605a      	str	r2, [r3, #4]
 800319a:	e007      	b.n	80031ac <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	685a      	ldr	r2, [r3, #4]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031aa:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	687a      	ldr	r2, [r7, #4]
 80031b4:	6812      	ldr	r2, [r2, #0]
 80031b6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80031ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031be:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	68da      	ldr	r2, [r3, #12]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031ce:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	691a      	ldr	r2, [r3, #16]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	695b      	ldr	r3, [r3, #20]
 80031d8:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	699b      	ldr	r3, [r3, #24]
 80031e0:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	430a      	orrs	r2, r1
 80031e8:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	69d9      	ldr	r1, [r3, #28]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6a1a      	ldr	r2, [r3, #32]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	430a      	orrs	r2, r1
 80031f8:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f042 0201 	orr.w	r2, r2, #1
 8003208:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2220      	movs	r2, #32
 8003214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2200      	movs	r2, #0
 800321c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003226:	2300      	movs	r3, #0
}
 8003228:	4618      	mov	r0, r3
 800322a:	3708      	adds	r7, #8
 800322c:	46bd      	mov	sp, r7
 800322e:	bd80      	pop	{r7, pc}

08003230 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b088      	sub	sp, #32
 8003234:	af02      	add	r7, sp, #8
 8003236:	60f8      	str	r0, [r7, #12]
 8003238:	607a      	str	r2, [r7, #4]
 800323a:	461a      	mov	r2, r3
 800323c:	460b      	mov	r3, r1
 800323e:	817b      	strh	r3, [r7, #10]
 8003240:	4613      	mov	r3, r2
 8003242:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800324a:	b2db      	uxtb	r3, r3
 800324c:	2b20      	cmp	r3, #32
 800324e:	f040 80fd 	bne.w	800344c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003258:	2b01      	cmp	r3, #1
 800325a:	d101      	bne.n	8003260 <HAL_I2C_Master_Transmit+0x30>
 800325c:	2302      	movs	r3, #2
 800325e:	e0f6      	b.n	800344e <HAL_I2C_Master_Transmit+0x21e>
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003268:	f7fd feb0 	bl	8000fcc <HAL_GetTick>
 800326c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	9300      	str	r3, [sp, #0]
 8003272:	2319      	movs	r3, #25
 8003274:	2201      	movs	r2, #1
 8003276:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800327a:	68f8      	ldr	r0, [r7, #12]
 800327c:	f000 fa0a 	bl	8003694 <I2C_WaitOnFlagUntilTimeout>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e0e1      	b.n	800344e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2221      	movs	r2, #33	@ 0x21
 800328e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2210      	movs	r2, #16
 8003296:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2200      	movs	r2, #0
 800329e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	687a      	ldr	r2, [r7, #4]
 80032a4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	893a      	ldrh	r2, [r7, #8]
 80032aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2200      	movs	r2, #0
 80032b0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	2bff      	cmp	r3, #255	@ 0xff
 80032ba:	d906      	bls.n	80032ca <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	22ff      	movs	r2, #255	@ 0xff
 80032c0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80032c2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80032c6:	617b      	str	r3, [r7, #20]
 80032c8:	e007      	b.n	80032da <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80032d4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80032d8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d024      	beq.n	800332c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e6:	781a      	ldrb	r2, [r3, #0]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f2:	1c5a      	adds	r2, r3, #1
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	3b01      	subs	r3, #1
 8003300:	b29a      	uxth	r2, r3
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800330a:	3b01      	subs	r3, #1
 800330c:	b29a      	uxth	r2, r3
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003316:	b2db      	uxtb	r3, r3
 8003318:	3301      	adds	r3, #1
 800331a:	b2da      	uxtb	r2, r3
 800331c:	8979      	ldrh	r1, [r7, #10]
 800331e:	4b4e      	ldr	r3, [pc, #312]	@ (8003458 <HAL_I2C_Master_Transmit+0x228>)
 8003320:	9300      	str	r3, [sp, #0]
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	68f8      	ldr	r0, [r7, #12]
 8003326:	f000 fc05 	bl	8003b34 <I2C_TransferConfig>
 800332a:	e066      	b.n	80033fa <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003330:	b2da      	uxtb	r2, r3
 8003332:	8979      	ldrh	r1, [r7, #10]
 8003334:	4b48      	ldr	r3, [pc, #288]	@ (8003458 <HAL_I2C_Master_Transmit+0x228>)
 8003336:	9300      	str	r3, [sp, #0]
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	68f8      	ldr	r0, [r7, #12]
 800333c:	f000 fbfa 	bl	8003b34 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003340:	e05b      	b.n	80033fa <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003342:	693a      	ldr	r2, [r7, #16]
 8003344:	6a39      	ldr	r1, [r7, #32]
 8003346:	68f8      	ldr	r0, [r7, #12]
 8003348:	f000 f9fd 	bl	8003746 <I2C_WaitOnTXISFlagUntilTimeout>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d001      	beq.n	8003356 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e07b      	b.n	800344e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800335a:	781a      	ldrb	r2, [r3, #0]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003366:	1c5a      	adds	r2, r3, #1
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003370:	b29b      	uxth	r3, r3
 8003372:	3b01      	subs	r3, #1
 8003374:	b29a      	uxth	r2, r3
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800337e:	3b01      	subs	r3, #1
 8003380:	b29a      	uxth	r2, r3
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800338a:	b29b      	uxth	r3, r3
 800338c:	2b00      	cmp	r3, #0
 800338e:	d034      	beq.n	80033fa <HAL_I2C_Master_Transmit+0x1ca>
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003394:	2b00      	cmp	r3, #0
 8003396:	d130      	bne.n	80033fa <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	9300      	str	r3, [sp, #0]
 800339c:	6a3b      	ldr	r3, [r7, #32]
 800339e:	2200      	movs	r2, #0
 80033a0:	2180      	movs	r1, #128	@ 0x80
 80033a2:	68f8      	ldr	r0, [r7, #12]
 80033a4:	f000 f976 	bl	8003694 <I2C_WaitOnFlagUntilTimeout>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d001      	beq.n	80033b2 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e04d      	b.n	800344e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	2bff      	cmp	r3, #255	@ 0xff
 80033ba:	d90e      	bls.n	80033da <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	22ff      	movs	r2, #255	@ 0xff
 80033c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033c6:	b2da      	uxtb	r2, r3
 80033c8:	8979      	ldrh	r1, [r7, #10]
 80033ca:	2300      	movs	r3, #0
 80033cc:	9300      	str	r3, [sp, #0]
 80033ce:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80033d2:	68f8      	ldr	r0, [r7, #12]
 80033d4:	f000 fbae 	bl	8003b34 <I2C_TransferConfig>
 80033d8:	e00f      	b.n	80033fa <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033de:	b29a      	uxth	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033e8:	b2da      	uxtb	r2, r3
 80033ea:	8979      	ldrh	r1, [r7, #10]
 80033ec:	2300      	movs	r3, #0
 80033ee:	9300      	str	r3, [sp, #0]
 80033f0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033f4:	68f8      	ldr	r0, [r7, #12]
 80033f6:	f000 fb9d 	bl	8003b34 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033fe:	b29b      	uxth	r3, r3
 8003400:	2b00      	cmp	r3, #0
 8003402:	d19e      	bne.n	8003342 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003404:	693a      	ldr	r2, [r7, #16]
 8003406:	6a39      	ldr	r1, [r7, #32]
 8003408:	68f8      	ldr	r0, [r7, #12]
 800340a:	f000 f9e3 	bl	80037d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800340e:	4603      	mov	r3, r0
 8003410:	2b00      	cmp	r3, #0
 8003412:	d001      	beq.n	8003418 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e01a      	b.n	800344e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2220      	movs	r2, #32
 800341e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	6859      	ldr	r1, [r3, #4]
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	4b0c      	ldr	r3, [pc, #48]	@ (800345c <HAL_I2C_Master_Transmit+0x22c>)
 800342c:	400b      	ands	r3, r1
 800342e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2220      	movs	r2, #32
 8003434:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2200      	movs	r2, #0
 8003444:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003448:	2300      	movs	r3, #0
 800344a:	e000      	b.n	800344e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800344c:	2302      	movs	r3, #2
  }
}
 800344e:	4618      	mov	r0, r3
 8003450:	3718      	adds	r7, #24
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	80002000 	.word	0x80002000
 800345c:	fe00e800 	.word	0xfe00e800

08003460 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b088      	sub	sp, #32
 8003464:	af02      	add	r7, sp, #8
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	607a      	str	r2, [r7, #4]
 800346a:	461a      	mov	r2, r3
 800346c:	460b      	mov	r3, r1
 800346e:	817b      	strh	r3, [r7, #10]
 8003470:	4613      	mov	r3, r2
 8003472:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800347a:	b2db      	uxtb	r3, r3
 800347c:	2b20      	cmp	r3, #32
 800347e:	f040 80db 	bne.w	8003638 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003488:	2b01      	cmp	r3, #1
 800348a:	d101      	bne.n	8003490 <HAL_I2C_Master_Receive+0x30>
 800348c:	2302      	movs	r3, #2
 800348e:	e0d4      	b.n	800363a <HAL_I2C_Master_Receive+0x1da>
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003498:	f7fd fd98 	bl	8000fcc <HAL_GetTick>
 800349c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	9300      	str	r3, [sp, #0]
 80034a2:	2319      	movs	r3, #25
 80034a4:	2201      	movs	r2, #1
 80034a6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80034aa:	68f8      	ldr	r0, [r7, #12]
 80034ac:	f000 f8f2 	bl	8003694 <I2C_WaitOnFlagUntilTimeout>
 80034b0:	4603      	mov	r3, r0
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d001      	beq.n	80034ba <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e0bf      	b.n	800363a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2222      	movs	r2, #34	@ 0x22
 80034be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2210      	movs	r2, #16
 80034c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2200      	movs	r2, #0
 80034ce:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	893a      	ldrh	r2, [r7, #8]
 80034da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	2bff      	cmp	r3, #255	@ 0xff
 80034ea:	d90e      	bls.n	800350a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	22ff      	movs	r2, #255	@ 0xff
 80034f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034f6:	b2da      	uxtb	r2, r3
 80034f8:	8979      	ldrh	r1, [r7, #10]
 80034fa:	4b52      	ldr	r3, [pc, #328]	@ (8003644 <HAL_I2C_Master_Receive+0x1e4>)
 80034fc:	9300      	str	r3, [sp, #0]
 80034fe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003502:	68f8      	ldr	r0, [r7, #12]
 8003504:	f000 fb16 	bl	8003b34 <I2C_TransferConfig>
 8003508:	e06d      	b.n	80035e6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800350e:	b29a      	uxth	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003518:	b2da      	uxtb	r2, r3
 800351a:	8979      	ldrh	r1, [r7, #10]
 800351c:	4b49      	ldr	r3, [pc, #292]	@ (8003644 <HAL_I2C_Master_Receive+0x1e4>)
 800351e:	9300      	str	r3, [sp, #0]
 8003520:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003524:	68f8      	ldr	r0, [r7, #12]
 8003526:	f000 fb05 	bl	8003b34 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800352a:	e05c      	b.n	80035e6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800352c:	697a      	ldr	r2, [r7, #20]
 800352e:	6a39      	ldr	r1, [r7, #32]
 8003530:	68f8      	ldr	r0, [r7, #12]
 8003532:	f000 f993 	bl	800385c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d001      	beq.n	8003540 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e07c      	b.n	800363a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800354a:	b2d2      	uxtb	r2, r2
 800354c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003552:	1c5a      	adds	r2, r3, #1
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800355c:	3b01      	subs	r3, #1
 800355e:	b29a      	uxth	r2, r3
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003568:	b29b      	uxth	r3, r3
 800356a:	3b01      	subs	r3, #1
 800356c:	b29a      	uxth	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003576:	b29b      	uxth	r3, r3
 8003578:	2b00      	cmp	r3, #0
 800357a:	d034      	beq.n	80035e6 <HAL_I2C_Master_Receive+0x186>
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003580:	2b00      	cmp	r3, #0
 8003582:	d130      	bne.n	80035e6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	9300      	str	r3, [sp, #0]
 8003588:	6a3b      	ldr	r3, [r7, #32]
 800358a:	2200      	movs	r2, #0
 800358c:	2180      	movs	r1, #128	@ 0x80
 800358e:	68f8      	ldr	r0, [r7, #12]
 8003590:	f000 f880 	bl	8003694 <I2C_WaitOnFlagUntilTimeout>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e04d      	b.n	800363a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035a2:	b29b      	uxth	r3, r3
 80035a4:	2bff      	cmp	r3, #255	@ 0xff
 80035a6:	d90e      	bls.n	80035c6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	22ff      	movs	r2, #255	@ 0xff
 80035ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035b2:	b2da      	uxtb	r2, r3
 80035b4:	8979      	ldrh	r1, [r7, #10]
 80035b6:	2300      	movs	r3, #0
 80035b8:	9300      	str	r3, [sp, #0]
 80035ba:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80035be:	68f8      	ldr	r0, [r7, #12]
 80035c0:	f000 fab8 	bl	8003b34 <I2C_TransferConfig>
 80035c4:	e00f      	b.n	80035e6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ca:	b29a      	uxth	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035d4:	b2da      	uxtb	r2, r3
 80035d6:	8979      	ldrh	r1, [r7, #10]
 80035d8:	2300      	movs	r3, #0
 80035da:	9300      	str	r3, [sp, #0]
 80035dc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80035e0:	68f8      	ldr	r0, [r7, #12]
 80035e2:	f000 faa7 	bl	8003b34 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d19d      	bne.n	800352c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035f0:	697a      	ldr	r2, [r7, #20]
 80035f2:	6a39      	ldr	r1, [r7, #32]
 80035f4:	68f8      	ldr	r0, [r7, #12]
 80035f6:	f000 f8ed 	bl	80037d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d001      	beq.n	8003604 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e01a      	b.n	800363a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	2220      	movs	r2, #32
 800360a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	6859      	ldr	r1, [r3, #4]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	4b0c      	ldr	r3, [pc, #48]	@ (8003648 <HAL_I2C_Master_Receive+0x1e8>)
 8003618:	400b      	ands	r3, r1
 800361a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2220      	movs	r2, #32
 8003620:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	2200      	movs	r2, #0
 8003630:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003634:	2300      	movs	r3, #0
 8003636:	e000      	b.n	800363a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003638:	2302      	movs	r3, #2
  }
}
 800363a:	4618      	mov	r0, r3
 800363c:	3718      	adds	r7, #24
 800363e:	46bd      	mov	sp, r7
 8003640:	bd80      	pop	{r7, pc}
 8003642:	bf00      	nop
 8003644:	80002400 	.word	0x80002400
 8003648:	fe00e800 	.word	0xfe00e800

0800364c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800364c:	b480      	push	{r7}
 800364e:	b083      	sub	sp, #12
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	699b      	ldr	r3, [r3, #24]
 800365a:	f003 0302 	and.w	r3, r3, #2
 800365e:	2b02      	cmp	r3, #2
 8003660:	d103      	bne.n	800366a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2200      	movs	r2, #0
 8003668:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	699b      	ldr	r3, [r3, #24]
 8003670:	f003 0301 	and.w	r3, r3, #1
 8003674:	2b01      	cmp	r3, #1
 8003676:	d007      	beq.n	8003688 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	699a      	ldr	r2, [r3, #24]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f042 0201 	orr.w	r2, r2, #1
 8003686:	619a      	str	r2, [r3, #24]
  }
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	60f8      	str	r0, [r7, #12]
 800369c:	60b9      	str	r1, [r7, #8]
 800369e:	603b      	str	r3, [r7, #0]
 80036a0:	4613      	mov	r3, r2
 80036a2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036a4:	e03b      	b.n	800371e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80036a6:	69ba      	ldr	r2, [r7, #24]
 80036a8:	6839      	ldr	r1, [r7, #0]
 80036aa:	68f8      	ldr	r0, [r7, #12]
 80036ac:	f000 f962 	bl	8003974 <I2C_IsErrorOccurred>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d001      	beq.n	80036ba <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e041      	b.n	800373e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80036c0:	d02d      	beq.n	800371e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036c2:	f7fd fc83 	bl	8000fcc <HAL_GetTick>
 80036c6:	4602      	mov	r2, r0
 80036c8:	69bb      	ldr	r3, [r7, #24]
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	683a      	ldr	r2, [r7, #0]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d302      	bcc.n	80036d8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d122      	bne.n	800371e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	699a      	ldr	r2, [r3, #24]
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	4013      	ands	r3, r2
 80036e2:	68ba      	ldr	r2, [r7, #8]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	bf0c      	ite	eq
 80036e8:	2301      	moveq	r3, #1
 80036ea:	2300      	movne	r3, #0
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	461a      	mov	r2, r3
 80036f0:	79fb      	ldrb	r3, [r7, #7]
 80036f2:	429a      	cmp	r2, r3
 80036f4:	d113      	bne.n	800371e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036fa:	f043 0220 	orr.w	r2, r3, #32
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2220      	movs	r2, #32
 8003706:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2200      	movs	r2, #0
 800370e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2200      	movs	r2, #0
 8003716:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e00f      	b.n	800373e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	699a      	ldr	r2, [r3, #24]
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	4013      	ands	r3, r2
 8003728:	68ba      	ldr	r2, [r7, #8]
 800372a:	429a      	cmp	r2, r3
 800372c:	bf0c      	ite	eq
 800372e:	2301      	moveq	r3, #1
 8003730:	2300      	movne	r3, #0
 8003732:	b2db      	uxtb	r3, r3
 8003734:	461a      	mov	r2, r3
 8003736:	79fb      	ldrb	r3, [r7, #7]
 8003738:	429a      	cmp	r2, r3
 800373a:	d0b4      	beq.n	80036a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3710      	adds	r7, #16
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003746:	b580      	push	{r7, lr}
 8003748:	b084      	sub	sp, #16
 800374a:	af00      	add	r7, sp, #0
 800374c:	60f8      	str	r0, [r7, #12]
 800374e:	60b9      	str	r1, [r7, #8]
 8003750:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003752:	e033      	b.n	80037bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003754:	687a      	ldr	r2, [r7, #4]
 8003756:	68b9      	ldr	r1, [r7, #8]
 8003758:	68f8      	ldr	r0, [r7, #12]
 800375a:	f000 f90b 	bl	8003974 <I2C_IsErrorOccurred>
 800375e:	4603      	mov	r3, r0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d001      	beq.n	8003768 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e031      	b.n	80037cc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800376e:	d025      	beq.n	80037bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003770:	f7fd fc2c 	bl	8000fcc <HAL_GetTick>
 8003774:	4602      	mov	r2, r0
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	68ba      	ldr	r2, [r7, #8]
 800377c:	429a      	cmp	r2, r3
 800377e:	d302      	bcc.n	8003786 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d11a      	bne.n	80037bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	699b      	ldr	r3, [r3, #24]
 800378c:	f003 0302 	and.w	r3, r3, #2
 8003790:	2b02      	cmp	r3, #2
 8003792:	d013      	beq.n	80037bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003798:	f043 0220 	orr.w	r2, r3, #32
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2220      	movs	r2, #32
 80037a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2200      	movs	r2, #0
 80037b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	e007      	b.n	80037cc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	699b      	ldr	r3, [r3, #24]
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d1c4      	bne.n	8003754 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80037ca:	2300      	movs	r3, #0
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3710      	adds	r7, #16
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}

080037d4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	60f8      	str	r0, [r7, #12]
 80037dc:	60b9      	str	r1, [r7, #8]
 80037de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037e0:	e02f      	b.n	8003842 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037e2:	687a      	ldr	r2, [r7, #4]
 80037e4:	68b9      	ldr	r1, [r7, #8]
 80037e6:	68f8      	ldr	r0, [r7, #12]
 80037e8:	f000 f8c4 	bl	8003974 <I2C_IsErrorOccurred>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e02d      	b.n	8003852 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037f6:	f7fd fbe9 	bl	8000fcc <HAL_GetTick>
 80037fa:	4602      	mov	r2, r0
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	1ad3      	subs	r3, r2, r3
 8003800:	68ba      	ldr	r2, [r7, #8]
 8003802:	429a      	cmp	r2, r3
 8003804:	d302      	bcc.n	800380c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003806:	68bb      	ldr	r3, [r7, #8]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d11a      	bne.n	8003842 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	699b      	ldr	r3, [r3, #24]
 8003812:	f003 0320 	and.w	r3, r3, #32
 8003816:	2b20      	cmp	r3, #32
 8003818:	d013      	beq.n	8003842 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800381e:	f043 0220 	orr.w	r2, r3, #32
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2220      	movs	r2, #32
 800382a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e007      	b.n	8003852 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	699b      	ldr	r3, [r3, #24]
 8003848:	f003 0320 	and.w	r3, r3, #32
 800384c:	2b20      	cmp	r3, #32
 800384e:	d1c8      	bne.n	80037e2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3710      	adds	r7, #16
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
	...

0800385c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b086      	sub	sp, #24
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003868:	2300      	movs	r3, #0
 800386a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800386c:	e071      	b.n	8003952 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	68b9      	ldr	r1, [r7, #8]
 8003872:	68f8      	ldr	r0, [r7, #12]
 8003874:	f000 f87e 	bl	8003974 <I2C_IsErrorOccurred>
 8003878:	4603      	mov	r3, r0
 800387a:	2b00      	cmp	r3, #0
 800387c:	d001      	beq.n	8003882 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	f003 0320 	and.w	r3, r3, #32
 800388c:	2b20      	cmp	r3, #32
 800388e:	d13b      	bne.n	8003908 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8003890:	7dfb      	ldrb	r3, [r7, #23]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d138      	bne.n	8003908 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	f003 0304 	and.w	r3, r3, #4
 80038a0:	2b04      	cmp	r3, #4
 80038a2:	d105      	bne.n	80038b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80038ac:	2300      	movs	r3, #0
 80038ae:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	f003 0310 	and.w	r3, r3, #16
 80038ba:	2b10      	cmp	r3, #16
 80038bc:	d121      	bne.n	8003902 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	2210      	movs	r2, #16
 80038c4:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2204      	movs	r2, #4
 80038ca:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2220      	movs	r2, #32
 80038d2:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	6859      	ldr	r1, [r3, #4]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	4b24      	ldr	r3, [pc, #144]	@ (8003970 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80038e0:	400b      	ands	r3, r1
 80038e2:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2220      	movs	r2, #32
 80038e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	75fb      	strb	r3, [r7, #23]
 8003900:	e002      	b.n	8003908 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	2200      	movs	r2, #0
 8003906:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8003908:	f7fd fb60 	bl	8000fcc <HAL_GetTick>
 800390c:	4602      	mov	r2, r0
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	68ba      	ldr	r2, [r7, #8]
 8003914:	429a      	cmp	r2, r3
 8003916:	d302      	bcc.n	800391e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d119      	bne.n	8003952 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800391e:	7dfb      	ldrb	r3, [r7, #23]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d116      	bne.n	8003952 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	699b      	ldr	r3, [r3, #24]
 800392a:	f003 0304 	and.w	r3, r3, #4
 800392e:	2b04      	cmp	r3, #4
 8003930:	d00f      	beq.n	8003952 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003936:	f043 0220 	orr.w	r2, r3, #32
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2220      	movs	r2, #32
 8003942:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	f003 0304 	and.w	r3, r3, #4
 800395c:	2b04      	cmp	r3, #4
 800395e:	d002      	beq.n	8003966 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8003960:	7dfb      	ldrb	r3, [r7, #23]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d083      	beq.n	800386e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8003966:	7dfb      	ldrb	r3, [r7, #23]
}
 8003968:	4618      	mov	r0, r3
 800396a:	3718      	adds	r7, #24
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}
 8003970:	fe00e800 	.word	0xfe00e800

08003974 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b08a      	sub	sp, #40	@ 0x28
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003980:	2300      	movs	r3, #0
 8003982:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	699b      	ldr	r3, [r3, #24]
 800398c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800398e:	2300      	movs	r3, #0
 8003990:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	f003 0310 	and.w	r3, r3, #16
 800399c:	2b00      	cmp	r3, #0
 800399e:	d068      	beq.n	8003a72 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2210      	movs	r2, #16
 80039a6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80039a8:	e049      	b.n	8003a3e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80039b0:	d045      	beq.n	8003a3e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80039b2:	f7fd fb0b 	bl	8000fcc <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	68ba      	ldr	r2, [r7, #8]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d302      	bcc.n	80039c8 <I2C_IsErrorOccurred+0x54>
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d13a      	bne.n	8003a3e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039d2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80039da:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80039e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039ea:	d121      	bne.n	8003a30 <I2C_IsErrorOccurred+0xbc>
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039f2:	d01d      	beq.n	8003a30 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80039f4:	7cfb      	ldrb	r3, [r7, #19]
 80039f6:	2b20      	cmp	r3, #32
 80039f8:	d01a      	beq.n	8003a30 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	685a      	ldr	r2, [r3, #4]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a08:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003a0a:	f7fd fadf 	bl	8000fcc <HAL_GetTick>
 8003a0e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a10:	e00e      	b.n	8003a30 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003a12:	f7fd fadb 	bl	8000fcc <HAL_GetTick>
 8003a16:	4602      	mov	r2, r0
 8003a18:	69fb      	ldr	r3, [r7, #28]
 8003a1a:	1ad3      	subs	r3, r2, r3
 8003a1c:	2b19      	cmp	r3, #25
 8003a1e:	d907      	bls.n	8003a30 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003a20:	6a3b      	ldr	r3, [r7, #32]
 8003a22:	f043 0320 	orr.w	r3, r3, #32
 8003a26:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003a2e:	e006      	b.n	8003a3e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	f003 0320 	and.w	r3, r3, #32
 8003a3a:	2b20      	cmp	r3, #32
 8003a3c:	d1e9      	bne.n	8003a12 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	699b      	ldr	r3, [r3, #24]
 8003a44:	f003 0320 	and.w	r3, r3, #32
 8003a48:	2b20      	cmp	r3, #32
 8003a4a:	d003      	beq.n	8003a54 <I2C_IsErrorOccurred+0xe0>
 8003a4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d0aa      	beq.n	80039aa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003a54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d103      	bne.n	8003a64 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2220      	movs	r2, #32
 8003a62:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003a64:	6a3b      	ldr	r3, [r7, #32]
 8003a66:	f043 0304 	orr.w	r3, r3, #4
 8003a6a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	699b      	ldr	r3, [r3, #24]
 8003a78:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003a7a:	69bb      	ldr	r3, [r7, #24]
 8003a7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d00b      	beq.n	8003a9c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003a84:	6a3b      	ldr	r3, [r7, #32]
 8003a86:	f043 0301 	orr.w	r3, r3, #1
 8003a8a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003a94:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003a9c:	69bb      	ldr	r3, [r7, #24]
 8003a9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d00b      	beq.n	8003abe <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003aa6:	6a3b      	ldr	r3, [r7, #32]
 8003aa8:	f043 0308 	orr.w	r3, r3, #8
 8003aac:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ab6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d00b      	beq.n	8003ae0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003ac8:	6a3b      	ldr	r3, [r7, #32]
 8003aca:	f043 0302 	orr.w	r3, r3, #2
 8003ace:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ad8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003ae0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d01c      	beq.n	8003b22 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003ae8:	68f8      	ldr	r0, [r7, #12]
 8003aea:	f7ff fdaf 	bl	800364c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	6859      	ldr	r1, [r3, #4]
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	4b0d      	ldr	r3, [pc, #52]	@ (8003b30 <I2C_IsErrorOccurred+0x1bc>)
 8003afa:	400b      	ands	r3, r1
 8003afc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b02:	6a3b      	ldr	r3, [r7, #32]
 8003b04:	431a      	orrs	r2, r3
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2220      	movs	r2, #32
 8003b0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	2200      	movs	r2, #0
 8003b16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003b22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3728      	adds	r7, #40	@ 0x28
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	fe00e800 	.word	0xfe00e800

08003b34 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b087      	sub	sp, #28
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	60f8      	str	r0, [r7, #12]
 8003b3c:	607b      	str	r3, [r7, #4]
 8003b3e:	460b      	mov	r3, r1
 8003b40:	817b      	strh	r3, [r7, #10]
 8003b42:	4613      	mov	r3, r2
 8003b44:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b46:	897b      	ldrh	r3, [r7, #10]
 8003b48:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003b4c:	7a7b      	ldrb	r3, [r7, #9]
 8003b4e:	041b      	lsls	r3, r3, #16
 8003b50:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b54:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b5a:	6a3b      	ldr	r3, [r7, #32]
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003b62:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	685a      	ldr	r2, [r3, #4]
 8003b6a:	6a3b      	ldr	r3, [r7, #32]
 8003b6c:	0d5b      	lsrs	r3, r3, #21
 8003b6e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003b72:	4b08      	ldr	r3, [pc, #32]	@ (8003b94 <I2C_TransferConfig+0x60>)
 8003b74:	430b      	orrs	r3, r1
 8003b76:	43db      	mvns	r3, r3
 8003b78:	ea02 0103 	and.w	r1, r2, r3
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	697a      	ldr	r2, [r7, #20]
 8003b82:	430a      	orrs	r2, r1
 8003b84:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003b86:	bf00      	nop
 8003b88:	371c      	adds	r7, #28
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	03ff63ff 	.word	0x03ff63ff

08003b98 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b083      	sub	sp, #12
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	2b20      	cmp	r3, #32
 8003bac:	d138      	bne.n	8003c20 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d101      	bne.n	8003bbc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003bb8:	2302      	movs	r3, #2
 8003bba:	e032      	b.n	8003c22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2224      	movs	r2, #36	@ 0x24
 8003bc8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f022 0201 	bic.w	r2, r2, #1
 8003bda:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003bea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	6819      	ldr	r1, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	683a      	ldr	r2, [r7, #0]
 8003bf8:	430a      	orrs	r2, r1
 8003bfa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f042 0201 	orr.w	r2, r2, #1
 8003c0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2220      	movs	r2, #32
 8003c10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	e000      	b.n	8003c22 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003c20:	2302      	movs	r3, #2
  }
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	370c      	adds	r7, #12
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr

08003c2e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003c2e:	b480      	push	{r7}
 8003c30:	b085      	sub	sp, #20
 8003c32:	af00      	add	r7, sp, #0
 8003c34:	6078      	str	r0, [r7, #4]
 8003c36:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	2b20      	cmp	r3, #32
 8003c42:	d139      	bne.n	8003cb8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d101      	bne.n	8003c52 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003c4e:	2302      	movs	r3, #2
 8003c50:	e033      	b.n	8003cba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2201      	movs	r2, #1
 8003c56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2224      	movs	r2, #36	@ 0x24
 8003c5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f022 0201 	bic.w	r2, r2, #1
 8003c70:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003c80:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	021b      	lsls	r3, r3, #8
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	68fa      	ldr	r2, [r7, #12]
 8003c92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f042 0201 	orr.w	r2, r2, #1
 8003ca2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2220      	movs	r2, #32
 8003ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	e000      	b.n	8003cba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003cb8:	2302      	movs	r3, #2
  }
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3714      	adds	r7, #20
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc4:	4770      	bx	lr
	...

08003cc8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b085      	sub	sp, #20
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d141      	bne.n	8003d5a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003cd6:	4b4b      	ldr	r3, [pc, #300]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003cde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ce2:	d131      	bne.n	8003d48 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003ce4:	4b47      	ldr	r3, [pc, #284]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ce6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003cea:	4a46      	ldr	r2, [pc, #280]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003cf0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003cf4:	4b43      	ldr	r3, [pc, #268]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003cfc:	4a41      	ldr	r2, [pc, #260]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cfe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d02:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003d04:	4b40      	ldr	r3, [pc, #256]	@ (8003e08 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	2232      	movs	r2, #50	@ 0x32
 8003d0a:	fb02 f303 	mul.w	r3, r2, r3
 8003d0e:	4a3f      	ldr	r2, [pc, #252]	@ (8003e0c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003d10:	fba2 2303 	umull	r2, r3, r2, r3
 8003d14:	0c9b      	lsrs	r3, r3, #18
 8003d16:	3301      	adds	r3, #1
 8003d18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d1a:	e002      	b.n	8003d22 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003d22:	4b38      	ldr	r3, [pc, #224]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d24:	695b      	ldr	r3, [r3, #20]
 8003d26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d2e:	d102      	bne.n	8003d36 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d1f2      	bne.n	8003d1c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d36:	4b33      	ldr	r3, [pc, #204]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d38:	695b      	ldr	r3, [r3, #20]
 8003d3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d42:	d158      	bne.n	8003df6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003d44:	2303      	movs	r3, #3
 8003d46:	e057      	b.n	8003df8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d48:	4b2e      	ldr	r3, [pc, #184]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d4e:	4a2d      	ldr	r2, [pc, #180]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d54:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003d58:	e04d      	b.n	8003df6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d60:	d141      	bne.n	8003de6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003d62:	4b28      	ldr	r3, [pc, #160]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003d6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d6e:	d131      	bne.n	8003dd4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d70:	4b24      	ldr	r3, [pc, #144]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d76:	4a23      	ldr	r2, [pc, #140]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d80:	4b20      	ldr	r3, [pc, #128]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d88:	4a1e      	ldr	r2, [pc, #120]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d8e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003d90:	4b1d      	ldr	r3, [pc, #116]	@ (8003e08 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	2232      	movs	r2, #50	@ 0x32
 8003d96:	fb02 f303 	mul.w	r3, r2, r3
 8003d9a:	4a1c      	ldr	r2, [pc, #112]	@ (8003e0c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003da0:	0c9b      	lsrs	r3, r3, #18
 8003da2:	3301      	adds	r3, #1
 8003da4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003da6:	e002      	b.n	8003dae <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	3b01      	subs	r3, #1
 8003dac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003dae:	4b15      	ldr	r3, [pc, #84]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003db0:	695b      	ldr	r3, [r3, #20]
 8003db2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003db6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dba:	d102      	bne.n	8003dc2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d1f2      	bne.n	8003da8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003dc2:	4b10      	ldr	r3, [pc, #64]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dc4:	695b      	ldr	r3, [r3, #20]
 8003dc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dce:	d112      	bne.n	8003df6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	e011      	b.n	8003df8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dda:	4a0a      	ldr	r2, [pc, #40]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ddc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003de0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003de4:	e007      	b.n	8003df6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003de6:	4b07      	ldr	r3, [pc, #28]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003dee:	4a05      	ldr	r2, [pc, #20]	@ (8003e04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003df0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003df4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003df6:	2300      	movs	r3, #0
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3714      	adds	r7, #20
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr
 8003e04:	40007000 	.word	0x40007000
 8003e08:	20000000 	.word	0x20000000
 8003e0c:	431bde83 	.word	0x431bde83

08003e10 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003e10:	b480      	push	{r7}
 8003e12:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003e14:	4b05      	ldr	r3, [pc, #20]	@ (8003e2c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003e16:	689b      	ldr	r3, [r3, #8]
 8003e18:	4a04      	ldr	r2, [pc, #16]	@ (8003e2c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003e1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e1e:	6093      	str	r3, [r2, #8]
}
 8003e20:	bf00      	nop
 8003e22:	46bd      	mov	sp, r7
 8003e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e28:	4770      	bx	lr
 8003e2a:	bf00      	nop
 8003e2c:	40007000 	.word	0x40007000

08003e30 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b088      	sub	sp, #32
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d101      	bne.n	8003e42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e2fe      	b.n	8004440 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d075      	beq.n	8003f3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e4e:	4b97      	ldr	r3, [pc, #604]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	f003 030c 	and.w	r3, r3, #12
 8003e56:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e58:	4b94      	ldr	r3, [pc, #592]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	f003 0303 	and.w	r3, r3, #3
 8003e60:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003e62:	69bb      	ldr	r3, [r7, #24]
 8003e64:	2b0c      	cmp	r3, #12
 8003e66:	d102      	bne.n	8003e6e <HAL_RCC_OscConfig+0x3e>
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	2b03      	cmp	r3, #3
 8003e6c:	d002      	beq.n	8003e74 <HAL_RCC_OscConfig+0x44>
 8003e6e:	69bb      	ldr	r3, [r7, #24]
 8003e70:	2b08      	cmp	r3, #8
 8003e72:	d10b      	bne.n	8003e8c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e74:	4b8d      	ldr	r3, [pc, #564]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d05b      	beq.n	8003f38 <HAL_RCC_OscConfig+0x108>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d157      	bne.n	8003f38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e2d9      	b.n	8004440 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	685b      	ldr	r3, [r3, #4]
 8003e90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e94:	d106      	bne.n	8003ea4 <HAL_RCC_OscConfig+0x74>
 8003e96:	4b85      	ldr	r3, [pc, #532]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a84      	ldr	r2, [pc, #528]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003e9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ea0:	6013      	str	r3, [r2, #0]
 8003ea2:	e01d      	b.n	8003ee0 <HAL_RCC_OscConfig+0xb0>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003eac:	d10c      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x98>
 8003eae:	4b7f      	ldr	r3, [pc, #508]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a7e      	ldr	r2, [pc, #504]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003eb4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003eb8:	6013      	str	r3, [r2, #0]
 8003eba:	4b7c      	ldr	r3, [pc, #496]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4a7b      	ldr	r2, [pc, #492]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003ec0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ec4:	6013      	str	r3, [r2, #0]
 8003ec6:	e00b      	b.n	8003ee0 <HAL_RCC_OscConfig+0xb0>
 8003ec8:	4b78      	ldr	r3, [pc, #480]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a77      	ldr	r2, [pc, #476]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003ece:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ed2:	6013      	str	r3, [r2, #0]
 8003ed4:	4b75      	ldr	r3, [pc, #468]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a74      	ldr	r2, [pc, #464]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003eda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ede:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d013      	beq.n	8003f10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee8:	f7fd f870 	bl	8000fcc <HAL_GetTick>
 8003eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003eee:	e008      	b.n	8003f02 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ef0:	f7fd f86c 	bl	8000fcc <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	2b64      	cmp	r3, #100	@ 0x64
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e29e      	b.n	8004440 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f02:	4b6a      	ldr	r3, [pc, #424]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d0f0      	beq.n	8003ef0 <HAL_RCC_OscConfig+0xc0>
 8003f0e:	e014      	b.n	8003f3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f10:	f7fd f85c 	bl	8000fcc <HAL_GetTick>
 8003f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f16:	e008      	b.n	8003f2a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f18:	f7fd f858 	bl	8000fcc <HAL_GetTick>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	2b64      	cmp	r3, #100	@ 0x64
 8003f24:	d901      	bls.n	8003f2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e28a      	b.n	8004440 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f2a:	4b60      	ldr	r3, [pc, #384]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1f0      	bne.n	8003f18 <HAL_RCC_OscConfig+0xe8>
 8003f36:	e000      	b.n	8003f3a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d075      	beq.n	8004032 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f46:	4b59      	ldr	r3, [pc, #356]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f003 030c 	and.w	r3, r3, #12
 8003f4e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f50:	4b56      	ldr	r3, [pc, #344]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	f003 0303 	and.w	r3, r3, #3
 8003f58:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003f5a:	69bb      	ldr	r3, [r7, #24]
 8003f5c:	2b0c      	cmp	r3, #12
 8003f5e:	d102      	bne.n	8003f66 <HAL_RCC_OscConfig+0x136>
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d002      	beq.n	8003f6c <HAL_RCC_OscConfig+0x13c>
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	2b04      	cmp	r3, #4
 8003f6a:	d11f      	bne.n	8003fac <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f6c:	4b4f      	ldr	r3, [pc, #316]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d005      	beq.n	8003f84 <HAL_RCC_OscConfig+0x154>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	68db      	ldr	r3, [r3, #12]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d101      	bne.n	8003f84 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e25d      	b.n	8004440 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f84:	4b49      	ldr	r3, [pc, #292]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	061b      	lsls	r3, r3, #24
 8003f92:	4946      	ldr	r1, [pc, #280]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003f98:	4b45      	ldr	r3, [pc, #276]	@ (80040b0 <HAL_RCC_OscConfig+0x280>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f7fc ffc9 	bl	8000f34 <HAL_InitTick>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d043      	beq.n	8004030 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	e249      	b.n	8004440 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d023      	beq.n	8003ffc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fb4:	4b3d      	ldr	r3, [pc, #244]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a3c      	ldr	r2, [pc, #240]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003fba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fbe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc0:	f7fd f804 	bl	8000fcc <HAL_GetTick>
 8003fc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fc6:	e008      	b.n	8003fda <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003fc8:	f7fd f800 	bl	8000fcc <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d901      	bls.n	8003fda <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e232      	b.n	8004440 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fda:	4b34      	ldr	r3, [pc, #208]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d0f0      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fe6:	4b31      	ldr	r3, [pc, #196]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	691b      	ldr	r3, [r3, #16]
 8003ff2:	061b      	lsls	r3, r3, #24
 8003ff4:	492d      	ldr	r1, [pc, #180]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	604b      	str	r3, [r1, #4]
 8003ffa:	e01a      	b.n	8004032 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ffc:	4b2b      	ldr	r3, [pc, #172]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a2a      	ldr	r2, [pc, #168]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8004002:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004006:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004008:	f7fc ffe0 	bl	8000fcc <HAL_GetTick>
 800400c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800400e:	e008      	b.n	8004022 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004010:	f7fc ffdc 	bl	8000fcc <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	2b02      	cmp	r3, #2
 800401c:	d901      	bls.n	8004022 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e20e      	b.n	8004440 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004022:	4b22      	ldr	r3, [pc, #136]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800402a:	2b00      	cmp	r3, #0
 800402c:	d1f0      	bne.n	8004010 <HAL_RCC_OscConfig+0x1e0>
 800402e:	e000      	b.n	8004032 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004030:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0308 	and.w	r3, r3, #8
 800403a:	2b00      	cmp	r3, #0
 800403c:	d041      	beq.n	80040c2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	695b      	ldr	r3, [r3, #20]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d01c      	beq.n	8004080 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004046:	4b19      	ldr	r3, [pc, #100]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8004048:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800404c:	4a17      	ldr	r2, [pc, #92]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 800404e:	f043 0301 	orr.w	r3, r3, #1
 8004052:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004056:	f7fc ffb9 	bl	8000fcc <HAL_GetTick>
 800405a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800405c:	e008      	b.n	8004070 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800405e:	f7fc ffb5 	bl	8000fcc <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	2b02      	cmp	r3, #2
 800406a:	d901      	bls.n	8004070 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800406c:	2303      	movs	r3, #3
 800406e:	e1e7      	b.n	8004440 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004070:	4b0e      	ldr	r3, [pc, #56]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8004072:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004076:	f003 0302 	and.w	r3, r3, #2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d0ef      	beq.n	800405e <HAL_RCC_OscConfig+0x22e>
 800407e:	e020      	b.n	80040c2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004080:	4b0a      	ldr	r3, [pc, #40]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8004082:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004086:	4a09      	ldr	r2, [pc, #36]	@ (80040ac <HAL_RCC_OscConfig+0x27c>)
 8004088:	f023 0301 	bic.w	r3, r3, #1
 800408c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004090:	f7fc ff9c 	bl	8000fcc <HAL_GetTick>
 8004094:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004096:	e00d      	b.n	80040b4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004098:	f7fc ff98 	bl	8000fcc <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	2b02      	cmp	r3, #2
 80040a4:	d906      	bls.n	80040b4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e1ca      	b.n	8004440 <HAL_RCC_OscConfig+0x610>
 80040aa:	bf00      	nop
 80040ac:	40021000 	.word	0x40021000
 80040b0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80040b4:	4b8c      	ldr	r3, [pc, #560]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80040b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040ba:	f003 0302 	and.w	r3, r3, #2
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d1ea      	bne.n	8004098 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0304 	and.w	r3, r3, #4
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	f000 80a6 	beq.w	800421c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040d0:	2300      	movs	r3, #0
 80040d2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80040d4:	4b84      	ldr	r3, [pc, #528]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80040d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d101      	bne.n	80040e4 <HAL_RCC_OscConfig+0x2b4>
 80040e0:	2301      	movs	r3, #1
 80040e2:	e000      	b.n	80040e6 <HAL_RCC_OscConfig+0x2b6>
 80040e4:	2300      	movs	r3, #0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d00d      	beq.n	8004106 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040ea:	4b7f      	ldr	r3, [pc, #508]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80040ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ee:	4a7e      	ldr	r2, [pc, #504]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80040f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80040f6:	4b7c      	ldr	r3, [pc, #496]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80040f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040fe:	60fb      	str	r3, [r7, #12]
 8004100:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004102:	2301      	movs	r3, #1
 8004104:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004106:	4b79      	ldr	r3, [pc, #484]	@ (80042ec <HAL_RCC_OscConfig+0x4bc>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800410e:	2b00      	cmp	r3, #0
 8004110:	d118      	bne.n	8004144 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004112:	4b76      	ldr	r3, [pc, #472]	@ (80042ec <HAL_RCC_OscConfig+0x4bc>)
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a75      	ldr	r2, [pc, #468]	@ (80042ec <HAL_RCC_OscConfig+0x4bc>)
 8004118:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800411c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800411e:	f7fc ff55 	bl	8000fcc <HAL_GetTick>
 8004122:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004124:	e008      	b.n	8004138 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004126:	f7fc ff51 	bl	8000fcc <HAL_GetTick>
 800412a:	4602      	mov	r2, r0
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	2b02      	cmp	r3, #2
 8004132:	d901      	bls.n	8004138 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004134:	2303      	movs	r3, #3
 8004136:	e183      	b.n	8004440 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004138:	4b6c      	ldr	r3, [pc, #432]	@ (80042ec <HAL_RCC_OscConfig+0x4bc>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004140:	2b00      	cmp	r3, #0
 8004142:	d0f0      	beq.n	8004126 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	2b01      	cmp	r3, #1
 800414a:	d108      	bne.n	800415e <HAL_RCC_OscConfig+0x32e>
 800414c:	4b66      	ldr	r3, [pc, #408]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 800414e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004152:	4a65      	ldr	r2, [pc, #404]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004154:	f043 0301 	orr.w	r3, r3, #1
 8004158:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800415c:	e024      	b.n	80041a8 <HAL_RCC_OscConfig+0x378>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	2b05      	cmp	r3, #5
 8004164:	d110      	bne.n	8004188 <HAL_RCC_OscConfig+0x358>
 8004166:	4b60      	ldr	r3, [pc, #384]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004168:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800416c:	4a5e      	ldr	r2, [pc, #376]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 800416e:	f043 0304 	orr.w	r3, r3, #4
 8004172:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004176:	4b5c      	ldr	r3, [pc, #368]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004178:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800417c:	4a5a      	ldr	r2, [pc, #360]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 800417e:	f043 0301 	orr.w	r3, r3, #1
 8004182:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004186:	e00f      	b.n	80041a8 <HAL_RCC_OscConfig+0x378>
 8004188:	4b57      	ldr	r3, [pc, #348]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 800418a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800418e:	4a56      	ldr	r2, [pc, #344]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004190:	f023 0301 	bic.w	r3, r3, #1
 8004194:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004198:	4b53      	ldr	r3, [pc, #332]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 800419a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800419e:	4a52      	ldr	r2, [pc, #328]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80041a0:	f023 0304 	bic.w	r3, r3, #4
 80041a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	689b      	ldr	r3, [r3, #8]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d016      	beq.n	80041de <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041b0:	f7fc ff0c 	bl	8000fcc <HAL_GetTick>
 80041b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041b6:	e00a      	b.n	80041ce <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041b8:	f7fc ff08 	bl	8000fcc <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d901      	bls.n	80041ce <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e138      	b.n	8004440 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041ce:	4b46      	ldr	r3, [pc, #280]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80041d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041d4:	f003 0302 	and.w	r3, r3, #2
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d0ed      	beq.n	80041b8 <HAL_RCC_OscConfig+0x388>
 80041dc:	e015      	b.n	800420a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041de:	f7fc fef5 	bl	8000fcc <HAL_GetTick>
 80041e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80041e4:	e00a      	b.n	80041fc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041e6:	f7fc fef1 	bl	8000fcc <HAL_GetTick>
 80041ea:	4602      	mov	r2, r0
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d901      	bls.n	80041fc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80041f8:	2303      	movs	r3, #3
 80041fa:	e121      	b.n	8004440 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80041fc:	4b3a      	ldr	r3, [pc, #232]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80041fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004202:	f003 0302 	and.w	r3, r3, #2
 8004206:	2b00      	cmp	r3, #0
 8004208:	d1ed      	bne.n	80041e6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800420a:	7ffb      	ldrb	r3, [r7, #31]
 800420c:	2b01      	cmp	r3, #1
 800420e:	d105      	bne.n	800421c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004210:	4b35      	ldr	r3, [pc, #212]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004212:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004214:	4a34      	ldr	r2, [pc, #208]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004216:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800421a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 0320 	and.w	r3, r3, #32
 8004224:	2b00      	cmp	r3, #0
 8004226:	d03c      	beq.n	80042a2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	699b      	ldr	r3, [r3, #24]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d01c      	beq.n	800426a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004230:	4b2d      	ldr	r3, [pc, #180]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004232:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004236:	4a2c      	ldr	r2, [pc, #176]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004238:	f043 0301 	orr.w	r3, r3, #1
 800423c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004240:	f7fc fec4 	bl	8000fcc <HAL_GetTick>
 8004244:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004246:	e008      	b.n	800425a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004248:	f7fc fec0 	bl	8000fcc <HAL_GetTick>
 800424c:	4602      	mov	r2, r0
 800424e:	693b      	ldr	r3, [r7, #16]
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	2b02      	cmp	r3, #2
 8004254:	d901      	bls.n	800425a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004256:	2303      	movs	r3, #3
 8004258:	e0f2      	b.n	8004440 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800425a:	4b23      	ldr	r3, [pc, #140]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 800425c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004260:	f003 0302 	and.w	r3, r3, #2
 8004264:	2b00      	cmp	r3, #0
 8004266:	d0ef      	beq.n	8004248 <HAL_RCC_OscConfig+0x418>
 8004268:	e01b      	b.n	80042a2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800426a:	4b1f      	ldr	r3, [pc, #124]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 800426c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004270:	4a1d      	ldr	r2, [pc, #116]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004272:	f023 0301 	bic.w	r3, r3, #1
 8004276:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800427a:	f7fc fea7 	bl	8000fcc <HAL_GetTick>
 800427e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004280:	e008      	b.n	8004294 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004282:	f7fc fea3 	bl	8000fcc <HAL_GetTick>
 8004286:	4602      	mov	r2, r0
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	2b02      	cmp	r3, #2
 800428e:	d901      	bls.n	8004294 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004290:	2303      	movs	r3, #3
 8004292:	e0d5      	b.n	8004440 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004294:	4b14      	ldr	r3, [pc, #80]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 8004296:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1ef      	bne.n	8004282 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	69db      	ldr	r3, [r3, #28]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	f000 80c9 	beq.w	800443e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042ac:	4b0e      	ldr	r3, [pc, #56]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f003 030c 	and.w	r3, r3, #12
 80042b4:	2b0c      	cmp	r3, #12
 80042b6:	f000 8083 	beq.w	80043c0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	69db      	ldr	r3, [r3, #28]
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d15e      	bne.n	8004380 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042c2:	4b09      	ldr	r3, [pc, #36]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a08      	ldr	r2, [pc, #32]	@ (80042e8 <HAL_RCC_OscConfig+0x4b8>)
 80042c8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80042cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042ce:	f7fc fe7d 	bl	8000fcc <HAL_GetTick>
 80042d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042d4:	e00c      	b.n	80042f0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042d6:	f7fc fe79 	bl	8000fcc <HAL_GetTick>
 80042da:	4602      	mov	r2, r0
 80042dc:	693b      	ldr	r3, [r7, #16]
 80042de:	1ad3      	subs	r3, r2, r3
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d905      	bls.n	80042f0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80042e4:	2303      	movs	r3, #3
 80042e6:	e0ab      	b.n	8004440 <HAL_RCC_OscConfig+0x610>
 80042e8:	40021000 	.word	0x40021000
 80042ec:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042f0:	4b55      	ldr	r3, [pc, #340]	@ (8004448 <HAL_RCC_OscConfig+0x618>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d1ec      	bne.n	80042d6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042fc:	4b52      	ldr	r3, [pc, #328]	@ (8004448 <HAL_RCC_OscConfig+0x618>)
 80042fe:	68da      	ldr	r2, [r3, #12]
 8004300:	4b52      	ldr	r3, [pc, #328]	@ (800444c <HAL_RCC_OscConfig+0x61c>)
 8004302:	4013      	ands	r3, r2
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	6a11      	ldr	r1, [r2, #32]
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800430c:	3a01      	subs	r2, #1
 800430e:	0112      	lsls	r2, r2, #4
 8004310:	4311      	orrs	r1, r2
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004316:	0212      	lsls	r2, r2, #8
 8004318:	4311      	orrs	r1, r2
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800431e:	0852      	lsrs	r2, r2, #1
 8004320:	3a01      	subs	r2, #1
 8004322:	0552      	lsls	r2, r2, #21
 8004324:	4311      	orrs	r1, r2
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800432a:	0852      	lsrs	r2, r2, #1
 800432c:	3a01      	subs	r2, #1
 800432e:	0652      	lsls	r2, r2, #25
 8004330:	4311      	orrs	r1, r2
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004336:	06d2      	lsls	r2, r2, #27
 8004338:	430a      	orrs	r2, r1
 800433a:	4943      	ldr	r1, [pc, #268]	@ (8004448 <HAL_RCC_OscConfig+0x618>)
 800433c:	4313      	orrs	r3, r2
 800433e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004340:	4b41      	ldr	r3, [pc, #260]	@ (8004448 <HAL_RCC_OscConfig+0x618>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a40      	ldr	r2, [pc, #256]	@ (8004448 <HAL_RCC_OscConfig+0x618>)
 8004346:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800434a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800434c:	4b3e      	ldr	r3, [pc, #248]	@ (8004448 <HAL_RCC_OscConfig+0x618>)
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	4a3d      	ldr	r2, [pc, #244]	@ (8004448 <HAL_RCC_OscConfig+0x618>)
 8004352:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004356:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004358:	f7fc fe38 	bl	8000fcc <HAL_GetTick>
 800435c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800435e:	e008      	b.n	8004372 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004360:	f7fc fe34 	bl	8000fcc <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	2b02      	cmp	r3, #2
 800436c:	d901      	bls.n	8004372 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e066      	b.n	8004440 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004372:	4b35      	ldr	r3, [pc, #212]	@ (8004448 <HAL_RCC_OscConfig+0x618>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800437a:	2b00      	cmp	r3, #0
 800437c:	d0f0      	beq.n	8004360 <HAL_RCC_OscConfig+0x530>
 800437e:	e05e      	b.n	800443e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004380:	4b31      	ldr	r3, [pc, #196]	@ (8004448 <HAL_RCC_OscConfig+0x618>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a30      	ldr	r2, [pc, #192]	@ (8004448 <HAL_RCC_OscConfig+0x618>)
 8004386:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800438a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800438c:	f7fc fe1e 	bl	8000fcc <HAL_GetTick>
 8004390:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004392:	e008      	b.n	80043a6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004394:	f7fc fe1a 	bl	8000fcc <HAL_GetTick>
 8004398:	4602      	mov	r2, r0
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	2b02      	cmp	r3, #2
 80043a0:	d901      	bls.n	80043a6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80043a2:	2303      	movs	r3, #3
 80043a4:	e04c      	b.n	8004440 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043a6:	4b28      	ldr	r3, [pc, #160]	@ (8004448 <HAL_RCC_OscConfig+0x618>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d1f0      	bne.n	8004394 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80043b2:	4b25      	ldr	r3, [pc, #148]	@ (8004448 <HAL_RCC_OscConfig+0x618>)
 80043b4:	68da      	ldr	r2, [r3, #12]
 80043b6:	4924      	ldr	r1, [pc, #144]	@ (8004448 <HAL_RCC_OscConfig+0x618>)
 80043b8:	4b25      	ldr	r3, [pc, #148]	@ (8004450 <HAL_RCC_OscConfig+0x620>)
 80043ba:	4013      	ands	r3, r2
 80043bc:	60cb      	str	r3, [r1, #12]
 80043be:	e03e      	b.n	800443e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	69db      	ldr	r3, [r3, #28]
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d101      	bne.n	80043cc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e039      	b.n	8004440 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80043cc:	4b1e      	ldr	r3, [pc, #120]	@ (8004448 <HAL_RCC_OscConfig+0x618>)
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	f003 0203 	and.w	r2, r3, #3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6a1b      	ldr	r3, [r3, #32]
 80043dc:	429a      	cmp	r2, r3
 80043de:	d12c      	bne.n	800443a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ea:	3b01      	subs	r3, #1
 80043ec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d123      	bne.n	800443a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043fc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043fe:	429a      	cmp	r2, r3
 8004400:	d11b      	bne.n	800443a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800440c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800440e:	429a      	cmp	r2, r3
 8004410:	d113      	bne.n	800443a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800441c:	085b      	lsrs	r3, r3, #1
 800441e:	3b01      	subs	r3, #1
 8004420:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004422:	429a      	cmp	r2, r3
 8004424:	d109      	bne.n	800443a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004430:	085b      	lsrs	r3, r3, #1
 8004432:	3b01      	subs	r3, #1
 8004434:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004436:	429a      	cmp	r2, r3
 8004438:	d001      	beq.n	800443e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800443a:	2301      	movs	r3, #1
 800443c:	e000      	b.n	8004440 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800443e:	2300      	movs	r3, #0
}
 8004440:	4618      	mov	r0, r3
 8004442:	3720      	adds	r7, #32
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}
 8004448:	40021000 	.word	0x40021000
 800444c:	019f800c 	.word	0x019f800c
 8004450:	feeefffc 	.word	0xfeeefffc

08004454 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b086      	sub	sp, #24
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
 800445c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800445e:	2300      	movs	r3, #0
 8004460:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d101      	bne.n	800446c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e11e      	b.n	80046aa <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800446c:	4b91      	ldr	r3, [pc, #580]	@ (80046b4 <HAL_RCC_ClockConfig+0x260>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 030f 	and.w	r3, r3, #15
 8004474:	683a      	ldr	r2, [r7, #0]
 8004476:	429a      	cmp	r2, r3
 8004478:	d910      	bls.n	800449c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800447a:	4b8e      	ldr	r3, [pc, #568]	@ (80046b4 <HAL_RCC_ClockConfig+0x260>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f023 020f 	bic.w	r2, r3, #15
 8004482:	498c      	ldr	r1, [pc, #560]	@ (80046b4 <HAL_RCC_ClockConfig+0x260>)
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	4313      	orrs	r3, r2
 8004488:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800448a:	4b8a      	ldr	r3, [pc, #552]	@ (80046b4 <HAL_RCC_ClockConfig+0x260>)
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f003 030f 	and.w	r3, r3, #15
 8004492:	683a      	ldr	r2, [r7, #0]
 8004494:	429a      	cmp	r2, r3
 8004496:	d001      	beq.n	800449c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	e106      	b.n	80046aa <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f003 0301 	and.w	r3, r3, #1
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d073      	beq.n	8004590 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	2b03      	cmp	r3, #3
 80044ae:	d129      	bne.n	8004504 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044b0:	4b81      	ldr	r3, [pc, #516]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d101      	bne.n	80044c0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e0f4      	b.n	80046aa <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80044c0:	f000 f966 	bl	8004790 <RCC_GetSysClockFreqFromPLLSource>
 80044c4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	4a7c      	ldr	r2, [pc, #496]	@ (80046bc <HAL_RCC_ClockConfig+0x268>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d93f      	bls.n	800454e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80044ce:	4b7a      	ldr	r3, [pc, #488]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d009      	beq.n	80044ee <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d033      	beq.n	800454e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d12f      	bne.n	800454e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80044ee:	4b72      	ldr	r3, [pc, #456]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80044f6:	4a70      	ldr	r2, [pc, #448]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 80044f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044fc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80044fe:	2380      	movs	r3, #128	@ 0x80
 8004500:	617b      	str	r3, [r7, #20]
 8004502:	e024      	b.n	800454e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	2b02      	cmp	r3, #2
 800450a:	d107      	bne.n	800451c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800450c:	4b6a      	ldr	r3, [pc, #424]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004514:	2b00      	cmp	r3, #0
 8004516:	d109      	bne.n	800452c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	e0c6      	b.n	80046aa <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800451c:	4b66      	ldr	r3, [pc, #408]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004524:	2b00      	cmp	r3, #0
 8004526:	d101      	bne.n	800452c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	e0be      	b.n	80046aa <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800452c:	f000 f8ce 	bl	80046cc <HAL_RCC_GetSysClockFreq>
 8004530:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	4a61      	ldr	r2, [pc, #388]	@ (80046bc <HAL_RCC_ClockConfig+0x268>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d909      	bls.n	800454e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800453a:	4b5f      	ldr	r3, [pc, #380]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004542:	4a5d      	ldr	r2, [pc, #372]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 8004544:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004548:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800454a:	2380      	movs	r3, #128	@ 0x80
 800454c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800454e:	4b5a      	ldr	r3, [pc, #360]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 8004550:	689b      	ldr	r3, [r3, #8]
 8004552:	f023 0203 	bic.w	r2, r3, #3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	4957      	ldr	r1, [pc, #348]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 800455c:	4313      	orrs	r3, r2
 800455e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004560:	f7fc fd34 	bl	8000fcc <HAL_GetTick>
 8004564:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004566:	e00a      	b.n	800457e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004568:	f7fc fd30 	bl	8000fcc <HAL_GetTick>
 800456c:	4602      	mov	r2, r0
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004576:	4293      	cmp	r3, r2
 8004578:	d901      	bls.n	800457e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800457a:	2303      	movs	r3, #3
 800457c:	e095      	b.n	80046aa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800457e:	4b4e      	ldr	r3, [pc, #312]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 8004580:	689b      	ldr	r3, [r3, #8]
 8004582:	f003 020c 	and.w	r2, r3, #12
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	009b      	lsls	r3, r3, #2
 800458c:	429a      	cmp	r2, r3
 800458e:	d1eb      	bne.n	8004568 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 0302 	and.w	r3, r3, #2
 8004598:	2b00      	cmp	r3, #0
 800459a:	d023      	beq.n	80045e4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f003 0304 	and.w	r3, r3, #4
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d005      	beq.n	80045b4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045a8:	4b43      	ldr	r3, [pc, #268]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	4a42      	ldr	r2, [pc, #264]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 80045ae:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80045b2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0308 	and.w	r3, r3, #8
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d007      	beq.n	80045d0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80045c0:	4b3d      	ldr	r3, [pc, #244]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80045c8:	4a3b      	ldr	r2, [pc, #236]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 80045ca:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80045ce:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045d0:	4b39      	ldr	r3, [pc, #228]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	4936      	ldr	r1, [pc, #216]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 80045de:	4313      	orrs	r3, r2
 80045e0:	608b      	str	r3, [r1, #8]
 80045e2:	e008      	b.n	80045f6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	2b80      	cmp	r3, #128	@ 0x80
 80045e8:	d105      	bne.n	80045f6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80045ea:	4b33      	ldr	r3, [pc, #204]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	4a32      	ldr	r2, [pc, #200]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 80045f0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80045f4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045f6:	4b2f      	ldr	r3, [pc, #188]	@ (80046b4 <HAL_RCC_ClockConfig+0x260>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 030f 	and.w	r3, r3, #15
 80045fe:	683a      	ldr	r2, [r7, #0]
 8004600:	429a      	cmp	r2, r3
 8004602:	d21d      	bcs.n	8004640 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004604:	4b2b      	ldr	r3, [pc, #172]	@ (80046b4 <HAL_RCC_ClockConfig+0x260>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f023 020f 	bic.w	r2, r3, #15
 800460c:	4929      	ldr	r1, [pc, #164]	@ (80046b4 <HAL_RCC_ClockConfig+0x260>)
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	4313      	orrs	r3, r2
 8004612:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004614:	f7fc fcda 	bl	8000fcc <HAL_GetTick>
 8004618:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800461a:	e00a      	b.n	8004632 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800461c:	f7fc fcd6 	bl	8000fcc <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	f241 3288 	movw	r2, #5000	@ 0x1388
 800462a:	4293      	cmp	r3, r2
 800462c:	d901      	bls.n	8004632 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800462e:	2303      	movs	r3, #3
 8004630:	e03b      	b.n	80046aa <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004632:	4b20      	ldr	r3, [pc, #128]	@ (80046b4 <HAL_RCC_ClockConfig+0x260>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f003 030f 	and.w	r3, r3, #15
 800463a:	683a      	ldr	r2, [r7, #0]
 800463c:	429a      	cmp	r2, r3
 800463e:	d1ed      	bne.n	800461c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 0304 	and.w	r3, r3, #4
 8004648:	2b00      	cmp	r3, #0
 800464a:	d008      	beq.n	800465e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800464c:	4b1a      	ldr	r3, [pc, #104]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	4917      	ldr	r1, [pc, #92]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 800465a:	4313      	orrs	r3, r2
 800465c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f003 0308 	and.w	r3, r3, #8
 8004666:	2b00      	cmp	r3, #0
 8004668:	d009      	beq.n	800467e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800466a:	4b13      	ldr	r3, [pc, #76]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	691b      	ldr	r3, [r3, #16]
 8004676:	00db      	lsls	r3, r3, #3
 8004678:	490f      	ldr	r1, [pc, #60]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 800467a:	4313      	orrs	r3, r2
 800467c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800467e:	f000 f825 	bl	80046cc <HAL_RCC_GetSysClockFreq>
 8004682:	4602      	mov	r2, r0
 8004684:	4b0c      	ldr	r3, [pc, #48]	@ (80046b8 <HAL_RCC_ClockConfig+0x264>)
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	091b      	lsrs	r3, r3, #4
 800468a:	f003 030f 	and.w	r3, r3, #15
 800468e:	490c      	ldr	r1, [pc, #48]	@ (80046c0 <HAL_RCC_ClockConfig+0x26c>)
 8004690:	5ccb      	ldrb	r3, [r1, r3]
 8004692:	f003 031f 	and.w	r3, r3, #31
 8004696:	fa22 f303 	lsr.w	r3, r2, r3
 800469a:	4a0a      	ldr	r2, [pc, #40]	@ (80046c4 <HAL_RCC_ClockConfig+0x270>)
 800469c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800469e:	4b0a      	ldr	r3, [pc, #40]	@ (80046c8 <HAL_RCC_ClockConfig+0x274>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4618      	mov	r0, r3
 80046a4:	f7fc fc46 	bl	8000f34 <HAL_InitTick>
 80046a8:	4603      	mov	r3, r0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3718      	adds	r7, #24
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	bf00      	nop
 80046b4:	40022000 	.word	0x40022000
 80046b8:	40021000 	.word	0x40021000
 80046bc:	04c4b400 	.word	0x04c4b400
 80046c0:	0800a584 	.word	0x0800a584
 80046c4:	20000000 	.word	0x20000000
 80046c8:	20000004 	.word	0x20000004

080046cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b087      	sub	sp, #28
 80046d0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80046d2:	4b2c      	ldr	r3, [pc, #176]	@ (8004784 <HAL_RCC_GetSysClockFreq+0xb8>)
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	f003 030c 	and.w	r3, r3, #12
 80046da:	2b04      	cmp	r3, #4
 80046dc:	d102      	bne.n	80046e4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80046de:	4b2a      	ldr	r3, [pc, #168]	@ (8004788 <HAL_RCC_GetSysClockFreq+0xbc>)
 80046e0:	613b      	str	r3, [r7, #16]
 80046e2:	e047      	b.n	8004774 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80046e4:	4b27      	ldr	r3, [pc, #156]	@ (8004784 <HAL_RCC_GetSysClockFreq+0xb8>)
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	f003 030c 	and.w	r3, r3, #12
 80046ec:	2b08      	cmp	r3, #8
 80046ee:	d102      	bne.n	80046f6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80046f0:	4b26      	ldr	r3, [pc, #152]	@ (800478c <HAL_RCC_GetSysClockFreq+0xc0>)
 80046f2:	613b      	str	r3, [r7, #16]
 80046f4:	e03e      	b.n	8004774 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80046f6:	4b23      	ldr	r3, [pc, #140]	@ (8004784 <HAL_RCC_GetSysClockFreq+0xb8>)
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	f003 030c 	and.w	r3, r3, #12
 80046fe:	2b0c      	cmp	r3, #12
 8004700:	d136      	bne.n	8004770 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004702:	4b20      	ldr	r3, [pc, #128]	@ (8004784 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	f003 0303 	and.w	r3, r3, #3
 800470a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800470c:	4b1d      	ldr	r3, [pc, #116]	@ (8004784 <HAL_RCC_GetSysClockFreq+0xb8>)
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	091b      	lsrs	r3, r3, #4
 8004712:	f003 030f 	and.w	r3, r3, #15
 8004716:	3301      	adds	r3, #1
 8004718:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2b03      	cmp	r3, #3
 800471e:	d10c      	bne.n	800473a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004720:	4a1a      	ldr	r2, [pc, #104]	@ (800478c <HAL_RCC_GetSysClockFreq+0xc0>)
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	fbb2 f3f3 	udiv	r3, r2, r3
 8004728:	4a16      	ldr	r2, [pc, #88]	@ (8004784 <HAL_RCC_GetSysClockFreq+0xb8>)
 800472a:	68d2      	ldr	r2, [r2, #12]
 800472c:	0a12      	lsrs	r2, r2, #8
 800472e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004732:	fb02 f303 	mul.w	r3, r2, r3
 8004736:	617b      	str	r3, [r7, #20]
      break;
 8004738:	e00c      	b.n	8004754 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800473a:	4a13      	ldr	r2, [pc, #76]	@ (8004788 <HAL_RCC_GetSysClockFreq+0xbc>)
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004742:	4a10      	ldr	r2, [pc, #64]	@ (8004784 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004744:	68d2      	ldr	r2, [r2, #12]
 8004746:	0a12      	lsrs	r2, r2, #8
 8004748:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800474c:	fb02 f303 	mul.w	r3, r2, r3
 8004750:	617b      	str	r3, [r7, #20]
      break;
 8004752:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004754:	4b0b      	ldr	r3, [pc, #44]	@ (8004784 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	0e5b      	lsrs	r3, r3, #25
 800475a:	f003 0303 	and.w	r3, r3, #3
 800475e:	3301      	adds	r3, #1
 8004760:	005b      	lsls	r3, r3, #1
 8004762:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004764:	697a      	ldr	r2, [r7, #20]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	fbb2 f3f3 	udiv	r3, r2, r3
 800476c:	613b      	str	r3, [r7, #16]
 800476e:	e001      	b.n	8004774 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004770:	2300      	movs	r3, #0
 8004772:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004774:	693b      	ldr	r3, [r7, #16]
}
 8004776:	4618      	mov	r0, r3
 8004778:	371c      	adds	r7, #28
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	40021000 	.word	0x40021000
 8004788:	00f42400 	.word	0x00f42400
 800478c:	007a1200 	.word	0x007a1200

08004790 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004790:	b480      	push	{r7}
 8004792:	b087      	sub	sp, #28
 8004794:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004796:	4b1e      	ldr	r3, [pc, #120]	@ (8004810 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	f003 0303 	and.w	r3, r3, #3
 800479e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80047a0:	4b1b      	ldr	r3, [pc, #108]	@ (8004810 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	091b      	lsrs	r3, r3, #4
 80047a6:	f003 030f 	and.w	r3, r3, #15
 80047aa:	3301      	adds	r3, #1
 80047ac:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	2b03      	cmp	r3, #3
 80047b2:	d10c      	bne.n	80047ce <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80047b4:	4a17      	ldr	r2, [pc, #92]	@ (8004814 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047bc:	4a14      	ldr	r2, [pc, #80]	@ (8004810 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80047be:	68d2      	ldr	r2, [r2, #12]
 80047c0:	0a12      	lsrs	r2, r2, #8
 80047c2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80047c6:	fb02 f303 	mul.w	r3, r2, r3
 80047ca:	617b      	str	r3, [r7, #20]
    break;
 80047cc:	e00c      	b.n	80047e8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80047ce:	4a12      	ldr	r2, [pc, #72]	@ (8004818 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80047d6:	4a0e      	ldr	r2, [pc, #56]	@ (8004810 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80047d8:	68d2      	ldr	r2, [r2, #12]
 80047da:	0a12      	lsrs	r2, r2, #8
 80047dc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80047e0:	fb02 f303 	mul.w	r3, r2, r3
 80047e4:	617b      	str	r3, [r7, #20]
    break;
 80047e6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80047e8:	4b09      	ldr	r3, [pc, #36]	@ (8004810 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	0e5b      	lsrs	r3, r3, #25
 80047ee:	f003 0303 	and.w	r3, r3, #3
 80047f2:	3301      	adds	r3, #1
 80047f4:	005b      	lsls	r3, r3, #1
 80047f6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80047f8:	697a      	ldr	r2, [r7, #20]
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004800:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004802:	687b      	ldr	r3, [r7, #4]
}
 8004804:	4618      	mov	r0, r3
 8004806:	371c      	adds	r7, #28
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr
 8004810:	40021000 	.word	0x40021000
 8004814:	007a1200 	.word	0x007a1200
 8004818:	00f42400 	.word	0x00f42400

0800481c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b086      	sub	sp, #24
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004824:	2300      	movs	r3, #0
 8004826:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004828:	2300      	movs	r3, #0
 800482a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004834:	2b00      	cmp	r3, #0
 8004836:	f000 8098 	beq.w	800496a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800483a:	2300      	movs	r3, #0
 800483c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800483e:	4b43      	ldr	r3, [pc, #268]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004842:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004846:	2b00      	cmp	r3, #0
 8004848:	d10d      	bne.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800484a:	4b40      	ldr	r3, [pc, #256]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800484c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800484e:	4a3f      	ldr	r2, [pc, #252]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004850:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004854:	6593      	str	r3, [r2, #88]	@ 0x58
 8004856:	4b3d      	ldr	r3, [pc, #244]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004858:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800485a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800485e:	60bb      	str	r3, [r7, #8]
 8004860:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004862:	2301      	movs	r3, #1
 8004864:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004866:	4b3a      	ldr	r3, [pc, #232]	@ (8004950 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a39      	ldr	r2, [pc, #228]	@ (8004950 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800486c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004870:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004872:	f7fc fbab 	bl	8000fcc <HAL_GetTick>
 8004876:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004878:	e009      	b.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800487a:	f7fc fba7 	bl	8000fcc <HAL_GetTick>
 800487e:	4602      	mov	r2, r0
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	1ad3      	subs	r3, r2, r3
 8004884:	2b02      	cmp	r3, #2
 8004886:	d902      	bls.n	800488e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004888:	2303      	movs	r3, #3
 800488a:	74fb      	strb	r3, [r7, #19]
        break;
 800488c:	e005      	b.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800488e:	4b30      	ldr	r3, [pc, #192]	@ (8004950 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004896:	2b00      	cmp	r3, #0
 8004898:	d0ef      	beq.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800489a:	7cfb      	ldrb	r3, [r7, #19]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d159      	bne.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80048a0:	4b2a      	ldr	r3, [pc, #168]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048aa:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d01e      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048b6:	697a      	ldr	r2, [r7, #20]
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d019      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80048bc:	4b23      	ldr	r3, [pc, #140]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048c6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80048c8:	4b20      	ldr	r3, [pc, #128]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048ce:	4a1f      	ldr	r2, [pc, #124]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80048d8:	4b1c      	ldr	r3, [pc, #112]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048de:	4a1b      	ldr	r2, [pc, #108]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80048e8:	4a18      	ldr	r2, [pc, #96]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	f003 0301 	and.w	r3, r3, #1
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d016      	beq.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048fa:	f7fc fb67 	bl	8000fcc <HAL_GetTick>
 80048fe:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004900:	e00b      	b.n	800491a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004902:	f7fc fb63 	bl	8000fcc <HAL_GetTick>
 8004906:	4602      	mov	r2, r0
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	1ad3      	subs	r3, r2, r3
 800490c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004910:	4293      	cmp	r3, r2
 8004912:	d902      	bls.n	800491a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004914:	2303      	movs	r3, #3
 8004916:	74fb      	strb	r3, [r7, #19]
            break;
 8004918:	e006      	b.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800491a:	4b0c      	ldr	r3, [pc, #48]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800491c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004920:	f003 0302 	and.w	r3, r3, #2
 8004924:	2b00      	cmp	r3, #0
 8004926:	d0ec      	beq.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004928:	7cfb      	ldrb	r3, [r7, #19]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d10b      	bne.n	8004946 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800492e:	4b07      	ldr	r3, [pc, #28]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004930:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004934:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800493c:	4903      	ldr	r1, [pc, #12]	@ (800494c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800493e:	4313      	orrs	r3, r2
 8004940:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004944:	e008      	b.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004946:	7cfb      	ldrb	r3, [r7, #19]
 8004948:	74bb      	strb	r3, [r7, #18]
 800494a:	e005      	b.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800494c:	40021000 	.word	0x40021000
 8004950:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004954:	7cfb      	ldrb	r3, [r7, #19]
 8004956:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004958:	7c7b      	ldrb	r3, [r7, #17]
 800495a:	2b01      	cmp	r3, #1
 800495c:	d105      	bne.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800495e:	4ba6      	ldr	r3, [pc, #664]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004960:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004962:	4aa5      	ldr	r2, [pc, #660]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004964:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004968:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f003 0301 	and.w	r3, r3, #1
 8004972:	2b00      	cmp	r3, #0
 8004974:	d00a      	beq.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004976:	4ba0      	ldr	r3, [pc, #640]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004978:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800497c:	f023 0203 	bic.w	r2, r3, #3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	499c      	ldr	r1, [pc, #624]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004986:	4313      	orrs	r3, r2
 8004988:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 0302 	and.w	r3, r3, #2
 8004994:	2b00      	cmp	r3, #0
 8004996:	d00a      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004998:	4b97      	ldr	r3, [pc, #604]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800499a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800499e:	f023 020c 	bic.w	r2, r3, #12
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	4994      	ldr	r1, [pc, #592]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049a8:	4313      	orrs	r3, r2
 80049aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0304 	and.w	r3, r3, #4
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d00a      	beq.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80049ba:	4b8f      	ldr	r3, [pc, #572]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049c0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	68db      	ldr	r3, [r3, #12]
 80049c8:	498b      	ldr	r1, [pc, #556]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049ca:	4313      	orrs	r3, r2
 80049cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f003 0308 	and.w	r3, r3, #8
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d00a      	beq.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80049dc:	4b86      	ldr	r3, [pc, #536]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049e2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	691b      	ldr	r3, [r3, #16]
 80049ea:	4983      	ldr	r1, [pc, #524]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80049ec:	4313      	orrs	r3, r2
 80049ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0320 	and.w	r3, r3, #32
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d00a      	beq.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049fe:	4b7e      	ldr	r3, [pc, #504]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a04:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	695b      	ldr	r3, [r3, #20]
 8004a0c:	497a      	ldr	r1, [pc, #488]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d00a      	beq.n	8004a36 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a20:	4b75      	ldr	r3, [pc, #468]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a26:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	699b      	ldr	r3, [r3, #24]
 8004a2e:	4972      	ldr	r1, [pc, #456]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a30:	4313      	orrs	r3, r2
 8004a32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d00a      	beq.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a42:	4b6d      	ldr	r3, [pc, #436]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a48:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	69db      	ldr	r3, [r3, #28]
 8004a50:	4969      	ldr	r1, [pc, #420]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a52:	4313      	orrs	r3, r2
 8004a54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d00a      	beq.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a64:	4b64      	ldr	r3, [pc, #400]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a6a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a1b      	ldr	r3, [r3, #32]
 8004a72:	4961      	ldr	r1, [pc, #388]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a74:	4313      	orrs	r3, r2
 8004a76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d00a      	beq.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a86:	4b5c      	ldr	r3, [pc, #368]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a8c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a94:	4958      	ldr	r1, [pc, #352]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004a96:	4313      	orrs	r3, r2
 8004a98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d015      	beq.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004aa8:	4b53      	ldr	r3, [pc, #332]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab6:	4950      	ldr	r1, [pc, #320]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ac2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ac6:	d105      	bne.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ac8:	4b4b      	ldr	r3, [pc, #300]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	4a4a      	ldr	r2, [pc, #296]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ace:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ad2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d015      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004ae0:	4b45      	ldr	r3, [pc, #276]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ae2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ae6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aee:	4942      	ldr	r1, [pc, #264]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004af0:	4313      	orrs	r3, r2
 8004af2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004afa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004afe:	d105      	bne.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b00:	4b3d      	ldr	r3, [pc, #244]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b02:	68db      	ldr	r3, [r3, #12]
 8004b04:	4a3c      	ldr	r2, [pc, #240]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b0a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d015      	beq.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004b18:	4b37      	ldr	r3, [pc, #220]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b1e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b26:	4934      	ldr	r1, [pc, #208]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b32:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b36:	d105      	bne.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b38:	4b2f      	ldr	r3, [pc, #188]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	4a2e      	ldr	r2, [pc, #184]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b3e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b42:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d015      	beq.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b50:	4b29      	ldr	r3, [pc, #164]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b56:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b5e:	4926      	ldr	r1, [pc, #152]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b60:	4313      	orrs	r3, r2
 8004b62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b6e:	d105      	bne.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b70:	4b21      	ldr	r3, [pc, #132]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b72:	68db      	ldr	r3, [r3, #12]
 8004b74:	4a20      	ldr	r2, [pc, #128]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b7a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d015      	beq.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004b88:	4b1b      	ldr	r3, [pc, #108]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b8e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b96:	4918      	ldr	r1, [pc, #96]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ba6:	d105      	bne.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ba8:	4b13      	ldr	r3, [pc, #76]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004baa:	68db      	ldr	r3, [r3, #12]
 8004bac:	4a12      	ldr	r2, [pc, #72]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bb2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d015      	beq.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004bc0:	4b0d      	ldr	r3, [pc, #52]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bc6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bce:	490a      	ldr	r1, [pc, #40]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bda:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004bde:	d105      	bne.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004be0:	4b05      	ldr	r3, [pc, #20]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004be2:	68db      	ldr	r3, [r3, #12]
 8004be4:	4a04      	ldr	r2, [pc, #16]	@ (8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004be6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bea:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004bec:	7cbb      	ldrb	r3, [r7, #18]
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3718      	adds	r7, #24
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}
 8004bf6:	bf00      	nop
 8004bf8:	40021000 	.word	0x40021000

08004bfc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b082      	sub	sp, #8
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d101      	bne.n	8004c0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e049      	b.n	8004ca2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d106      	bne.n	8004c28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f7fb ffba 	bl	8000b9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681a      	ldr	r2, [r3, #0]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	3304      	adds	r3, #4
 8004c38:	4619      	mov	r1, r3
 8004c3a:	4610      	mov	r0, r2
 8004c3c:	f000 fb04 	bl	8005248 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2201      	movs	r2, #1
 8004c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2201      	movs	r2, #1
 8004c84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004ca0:	2300      	movs	r3, #0
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3708      	adds	r7, #8
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}
	...

08004cac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b085      	sub	sp, #20
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d001      	beq.n	8004cc4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	e042      	b.n	8004d4a <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2202      	movs	r2, #2
 8004cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a21      	ldr	r2, [pc, #132]	@ (8004d58 <HAL_TIM_Base_Start+0xac>)
 8004cd2:	4293      	cmp	r3, r2
 8004cd4:	d018      	beq.n	8004d08 <HAL_TIM_Base_Start+0x5c>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cde:	d013      	beq.n	8004d08 <HAL_TIM_Base_Start+0x5c>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	4a1d      	ldr	r2, [pc, #116]	@ (8004d5c <HAL_TIM_Base_Start+0xb0>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d00e      	beq.n	8004d08 <HAL_TIM_Base_Start+0x5c>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	4a1c      	ldr	r2, [pc, #112]	@ (8004d60 <HAL_TIM_Base_Start+0xb4>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d009      	beq.n	8004d08 <HAL_TIM_Base_Start+0x5c>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a1a      	ldr	r2, [pc, #104]	@ (8004d64 <HAL_TIM_Base_Start+0xb8>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d004      	beq.n	8004d08 <HAL_TIM_Base_Start+0x5c>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a19      	ldr	r2, [pc, #100]	@ (8004d68 <HAL_TIM_Base_Start+0xbc>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d115      	bne.n	8004d34 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	689a      	ldr	r2, [r3, #8]
 8004d0e:	4b17      	ldr	r3, [pc, #92]	@ (8004d6c <HAL_TIM_Base_Start+0xc0>)
 8004d10:	4013      	ands	r3, r2
 8004d12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	2b06      	cmp	r3, #6
 8004d18:	d015      	beq.n	8004d46 <HAL_TIM_Base_Start+0x9a>
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d20:	d011      	beq.n	8004d46 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f042 0201 	orr.w	r2, r2, #1
 8004d30:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d32:	e008      	b.n	8004d46 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f042 0201 	orr.w	r2, r2, #1
 8004d42:	601a      	str	r2, [r3, #0]
 8004d44:	e000      	b.n	8004d48 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d46:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004d48:	2300      	movs	r3, #0
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3714      	adds	r7, #20
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	40012c00 	.word	0x40012c00
 8004d5c:	40000400 	.word	0x40000400
 8004d60:	40000800 	.word	0x40000800
 8004d64:	40013400 	.word	0x40013400
 8004d68:	40014000 	.word	0x40014000
 8004d6c:	00010007 	.word	0x00010007

08004d70 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b082      	sub	sp, #8
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d101      	bne.n	8004d82 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e049      	b.n	8004e16 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d106      	bne.n	8004d9c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2200      	movs	r2, #0
 8004d92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f7fb fee0 	bl	8000b5c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2202      	movs	r2, #2
 8004da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	3304      	adds	r3, #4
 8004dac:	4619      	mov	r1, r3
 8004dae:	4610      	mov	r0, r2
 8004db0:	f000 fa4a 	bl	8005248 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2201      	movs	r2, #1
 8004db8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2201      	movs	r2, #1
 8004df0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3708      	adds	r7, #8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
	...

08004e20 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d109      	bne.n	8004e44 <HAL_TIM_PWM_Start+0x24>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	bf14      	ite	ne
 8004e3c:	2301      	movne	r3, #1
 8004e3e:	2300      	moveq	r3, #0
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	e03c      	b.n	8004ebe <HAL_TIM_PWM_Start+0x9e>
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	2b04      	cmp	r3, #4
 8004e48:	d109      	bne.n	8004e5e <HAL_TIM_PWM_Start+0x3e>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	bf14      	ite	ne
 8004e56:	2301      	movne	r3, #1
 8004e58:	2300      	moveq	r3, #0
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	e02f      	b.n	8004ebe <HAL_TIM_PWM_Start+0x9e>
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	2b08      	cmp	r3, #8
 8004e62:	d109      	bne.n	8004e78 <HAL_TIM_PWM_Start+0x58>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004e6a:	b2db      	uxtb	r3, r3
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	bf14      	ite	ne
 8004e70:	2301      	movne	r3, #1
 8004e72:	2300      	moveq	r3, #0
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	e022      	b.n	8004ebe <HAL_TIM_PWM_Start+0x9e>
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	2b0c      	cmp	r3, #12
 8004e7c:	d109      	bne.n	8004e92 <HAL_TIM_PWM_Start+0x72>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	bf14      	ite	ne
 8004e8a:	2301      	movne	r3, #1
 8004e8c:	2300      	moveq	r3, #0
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	e015      	b.n	8004ebe <HAL_TIM_PWM_Start+0x9e>
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	2b10      	cmp	r3, #16
 8004e96:	d109      	bne.n	8004eac <HAL_TIM_PWM_Start+0x8c>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004e9e:	b2db      	uxtb	r3, r3
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	bf14      	ite	ne
 8004ea4:	2301      	movne	r3, #1
 8004ea6:	2300      	moveq	r3, #0
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	e008      	b.n	8004ebe <HAL_TIM_PWM_Start+0x9e>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	2b01      	cmp	r3, #1
 8004eb6:	bf14      	ite	ne
 8004eb8:	2301      	movne	r3, #1
 8004eba:	2300      	moveq	r3, #0
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d001      	beq.n	8004ec6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e097      	b.n	8004ff6 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d104      	bne.n	8004ed6 <HAL_TIM_PWM_Start+0xb6>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2202      	movs	r2, #2
 8004ed0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ed4:	e023      	b.n	8004f1e <HAL_TIM_PWM_Start+0xfe>
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	2b04      	cmp	r3, #4
 8004eda:	d104      	bne.n	8004ee6 <HAL_TIM_PWM_Start+0xc6>
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2202      	movs	r2, #2
 8004ee0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ee4:	e01b      	b.n	8004f1e <HAL_TIM_PWM_Start+0xfe>
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	2b08      	cmp	r3, #8
 8004eea:	d104      	bne.n	8004ef6 <HAL_TIM_PWM_Start+0xd6>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2202      	movs	r2, #2
 8004ef0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ef4:	e013      	b.n	8004f1e <HAL_TIM_PWM_Start+0xfe>
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	2b0c      	cmp	r3, #12
 8004efa:	d104      	bne.n	8004f06 <HAL_TIM_PWM_Start+0xe6>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2202      	movs	r2, #2
 8004f00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f04:	e00b      	b.n	8004f1e <HAL_TIM_PWM_Start+0xfe>
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	2b10      	cmp	r3, #16
 8004f0a:	d104      	bne.n	8004f16 <HAL_TIM_PWM_Start+0xf6>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2202      	movs	r2, #2
 8004f10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f14:	e003      	b.n	8004f1e <HAL_TIM_PWM_Start+0xfe>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2202      	movs	r2, #2
 8004f1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2201      	movs	r2, #1
 8004f24:	6839      	ldr	r1, [r7, #0]
 8004f26:	4618      	mov	r0, r3
 8004f28:	f000 fd20 	bl	800596c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a33      	ldr	r2, [pc, #204]	@ (8005000 <HAL_TIM_PWM_Start+0x1e0>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d013      	beq.n	8004f5e <HAL_TIM_PWM_Start+0x13e>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a32      	ldr	r2, [pc, #200]	@ (8005004 <HAL_TIM_PWM_Start+0x1e4>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d00e      	beq.n	8004f5e <HAL_TIM_PWM_Start+0x13e>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a30      	ldr	r2, [pc, #192]	@ (8005008 <HAL_TIM_PWM_Start+0x1e8>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d009      	beq.n	8004f5e <HAL_TIM_PWM_Start+0x13e>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a2f      	ldr	r2, [pc, #188]	@ (800500c <HAL_TIM_PWM_Start+0x1ec>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d004      	beq.n	8004f5e <HAL_TIM_PWM_Start+0x13e>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a2d      	ldr	r2, [pc, #180]	@ (8005010 <HAL_TIM_PWM_Start+0x1f0>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d101      	bne.n	8004f62 <HAL_TIM_PWM_Start+0x142>
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e000      	b.n	8004f64 <HAL_TIM_PWM_Start+0x144>
 8004f62:	2300      	movs	r3, #0
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d007      	beq.n	8004f78 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004f76:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a20      	ldr	r2, [pc, #128]	@ (8005000 <HAL_TIM_PWM_Start+0x1e0>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d018      	beq.n	8004fb4 <HAL_TIM_PWM_Start+0x194>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f8a:	d013      	beq.n	8004fb4 <HAL_TIM_PWM_Start+0x194>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a20      	ldr	r2, [pc, #128]	@ (8005014 <HAL_TIM_PWM_Start+0x1f4>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d00e      	beq.n	8004fb4 <HAL_TIM_PWM_Start+0x194>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a1f      	ldr	r2, [pc, #124]	@ (8005018 <HAL_TIM_PWM_Start+0x1f8>)
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d009      	beq.n	8004fb4 <HAL_TIM_PWM_Start+0x194>
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	4a17      	ldr	r2, [pc, #92]	@ (8005004 <HAL_TIM_PWM_Start+0x1e4>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d004      	beq.n	8004fb4 <HAL_TIM_PWM_Start+0x194>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a16      	ldr	r2, [pc, #88]	@ (8005008 <HAL_TIM_PWM_Start+0x1e8>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d115      	bne.n	8004fe0 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	689a      	ldr	r2, [r3, #8]
 8004fba:	4b18      	ldr	r3, [pc, #96]	@ (800501c <HAL_TIM_PWM_Start+0x1fc>)
 8004fbc:	4013      	ands	r3, r2
 8004fbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	2b06      	cmp	r3, #6
 8004fc4:	d015      	beq.n	8004ff2 <HAL_TIM_PWM_Start+0x1d2>
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fcc:	d011      	beq.n	8004ff2 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f042 0201 	orr.w	r2, r2, #1
 8004fdc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fde:	e008      	b.n	8004ff2 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f042 0201 	orr.w	r2, r2, #1
 8004fee:	601a      	str	r2, [r3, #0]
 8004ff0:	e000      	b.n	8004ff4 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ff2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ff4:	2300      	movs	r3, #0
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3710      	adds	r7, #16
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	40012c00 	.word	0x40012c00
 8005004:	40013400 	.word	0x40013400
 8005008:	40014000 	.word	0x40014000
 800500c:	40014400 	.word	0x40014400
 8005010:	40014800 	.word	0x40014800
 8005014:	40000400 	.word	0x40000400
 8005018:	40000800 	.word	0x40000800
 800501c:	00010007 	.word	0x00010007

08005020 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b086      	sub	sp, #24
 8005024:	af00      	add	r7, sp, #0
 8005026:	60f8      	str	r0, [r7, #12]
 8005028:	60b9      	str	r1, [r7, #8]
 800502a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800502c:	2300      	movs	r3, #0
 800502e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005036:	2b01      	cmp	r3, #1
 8005038:	d101      	bne.n	800503e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800503a:	2302      	movs	r3, #2
 800503c:	e0ff      	b.n	800523e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2201      	movs	r2, #1
 8005042:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2b14      	cmp	r3, #20
 800504a:	f200 80f0 	bhi.w	800522e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800504e:	a201      	add	r2, pc, #4	@ (adr r2, 8005054 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005054:	080050a9 	.word	0x080050a9
 8005058:	0800522f 	.word	0x0800522f
 800505c:	0800522f 	.word	0x0800522f
 8005060:	0800522f 	.word	0x0800522f
 8005064:	080050e9 	.word	0x080050e9
 8005068:	0800522f 	.word	0x0800522f
 800506c:	0800522f 	.word	0x0800522f
 8005070:	0800522f 	.word	0x0800522f
 8005074:	0800512b 	.word	0x0800512b
 8005078:	0800522f 	.word	0x0800522f
 800507c:	0800522f 	.word	0x0800522f
 8005080:	0800522f 	.word	0x0800522f
 8005084:	0800516b 	.word	0x0800516b
 8005088:	0800522f 	.word	0x0800522f
 800508c:	0800522f 	.word	0x0800522f
 8005090:	0800522f 	.word	0x0800522f
 8005094:	080051ad 	.word	0x080051ad
 8005098:	0800522f 	.word	0x0800522f
 800509c:	0800522f 	.word	0x0800522f
 80050a0:	0800522f 	.word	0x0800522f
 80050a4:	080051ed 	.word	0x080051ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	68b9      	ldr	r1, [r7, #8]
 80050ae:	4618      	mov	r0, r3
 80050b0:	f000 f966 	bl	8005380 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	699a      	ldr	r2, [r3, #24]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f042 0208 	orr.w	r2, r2, #8
 80050c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	699a      	ldr	r2, [r3, #24]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f022 0204 	bic.w	r2, r2, #4
 80050d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	6999      	ldr	r1, [r3, #24]
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	691a      	ldr	r2, [r3, #16]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	430a      	orrs	r2, r1
 80050e4:	619a      	str	r2, [r3, #24]
      break;
 80050e6:	e0a5      	b.n	8005234 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	68b9      	ldr	r1, [r7, #8]
 80050ee:	4618      	mov	r0, r3
 80050f0:	f000 f9d6 	bl	80054a0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	699a      	ldr	r2, [r3, #24]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005102:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	699a      	ldr	r2, [r3, #24]
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005112:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	6999      	ldr	r1, [r3, #24]
 800511a:	68bb      	ldr	r3, [r7, #8]
 800511c:	691b      	ldr	r3, [r3, #16]
 800511e:	021a      	lsls	r2, r3, #8
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	430a      	orrs	r2, r1
 8005126:	619a      	str	r2, [r3, #24]
      break;
 8005128:	e084      	b.n	8005234 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	68b9      	ldr	r1, [r7, #8]
 8005130:	4618      	mov	r0, r3
 8005132:	f000 fa3f 	bl	80055b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	69da      	ldr	r2, [r3, #28]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f042 0208 	orr.w	r2, r2, #8
 8005144:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	69da      	ldr	r2, [r3, #28]
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f022 0204 	bic.w	r2, r2, #4
 8005154:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	69d9      	ldr	r1, [r3, #28]
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	691a      	ldr	r2, [r3, #16]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	430a      	orrs	r2, r1
 8005166:	61da      	str	r2, [r3, #28]
      break;
 8005168:	e064      	b.n	8005234 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	68b9      	ldr	r1, [r7, #8]
 8005170:	4618      	mov	r0, r3
 8005172:	f000 faa7 	bl	80056c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	69da      	ldr	r2, [r3, #28]
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005184:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	69da      	ldr	r2, [r3, #28]
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005194:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	69d9      	ldr	r1, [r3, #28]
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	691b      	ldr	r3, [r3, #16]
 80051a0:	021a      	lsls	r2, r3, #8
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	430a      	orrs	r2, r1
 80051a8:	61da      	str	r2, [r3, #28]
      break;
 80051aa:	e043      	b.n	8005234 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	68b9      	ldr	r1, [r7, #8]
 80051b2:	4618      	mov	r0, r3
 80051b4:	f000 fb10 	bl	80057d8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f042 0208 	orr.w	r2, r2, #8
 80051c6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f022 0204 	bic.w	r2, r2, #4
 80051d6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	691a      	ldr	r2, [r3, #16]
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	430a      	orrs	r2, r1
 80051e8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80051ea:	e023      	b.n	8005234 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	68b9      	ldr	r1, [r7, #8]
 80051f2:	4618      	mov	r0, r3
 80051f4:	f000 fb54 	bl	80058a0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005206:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005216:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	691b      	ldr	r3, [r3, #16]
 8005222:	021a      	lsls	r2, r3, #8
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	430a      	orrs	r2, r1
 800522a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800522c:	e002      	b.n	8005234 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	75fb      	strb	r3, [r7, #23]
      break;
 8005232:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800523c:	7dfb      	ldrb	r3, [r7, #23]
}
 800523e:	4618      	mov	r0, r3
 8005240:	3718      	adds	r7, #24
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
 8005246:	bf00      	nop

08005248 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005248:	b480      	push	{r7}
 800524a:	b085      	sub	sp, #20
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
 8005250:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	4a42      	ldr	r2, [pc, #264]	@ (8005364 <TIM_Base_SetConfig+0x11c>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d00f      	beq.n	8005280 <TIM_Base_SetConfig+0x38>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005266:	d00b      	beq.n	8005280 <TIM_Base_SetConfig+0x38>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	4a3f      	ldr	r2, [pc, #252]	@ (8005368 <TIM_Base_SetConfig+0x120>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d007      	beq.n	8005280 <TIM_Base_SetConfig+0x38>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	4a3e      	ldr	r2, [pc, #248]	@ (800536c <TIM_Base_SetConfig+0x124>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d003      	beq.n	8005280 <TIM_Base_SetConfig+0x38>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4a3d      	ldr	r2, [pc, #244]	@ (8005370 <TIM_Base_SetConfig+0x128>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d108      	bne.n	8005292 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005286:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	4313      	orrs	r3, r2
 8005290:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4a33      	ldr	r2, [pc, #204]	@ (8005364 <TIM_Base_SetConfig+0x11c>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d01b      	beq.n	80052d2 <TIM_Base_SetConfig+0x8a>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052a0:	d017      	beq.n	80052d2 <TIM_Base_SetConfig+0x8a>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	4a30      	ldr	r2, [pc, #192]	@ (8005368 <TIM_Base_SetConfig+0x120>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d013      	beq.n	80052d2 <TIM_Base_SetConfig+0x8a>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4a2f      	ldr	r2, [pc, #188]	@ (800536c <TIM_Base_SetConfig+0x124>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d00f      	beq.n	80052d2 <TIM_Base_SetConfig+0x8a>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	4a2e      	ldr	r2, [pc, #184]	@ (8005370 <TIM_Base_SetConfig+0x128>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d00b      	beq.n	80052d2 <TIM_Base_SetConfig+0x8a>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	4a2d      	ldr	r2, [pc, #180]	@ (8005374 <TIM_Base_SetConfig+0x12c>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d007      	beq.n	80052d2 <TIM_Base_SetConfig+0x8a>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4a2c      	ldr	r2, [pc, #176]	@ (8005378 <TIM_Base_SetConfig+0x130>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d003      	beq.n	80052d2 <TIM_Base_SetConfig+0x8a>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4a2b      	ldr	r2, [pc, #172]	@ (800537c <TIM_Base_SetConfig+0x134>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d108      	bne.n	80052e4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	68db      	ldr	r3, [r3, #12]
 80052de:	68fa      	ldr	r2, [r7, #12]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	695b      	ldr	r3, [r3, #20]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	68fa      	ldr	r2, [r7, #12]
 80052f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	689a      	ldr	r2, [r3, #8]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	4a16      	ldr	r2, [pc, #88]	@ (8005364 <TIM_Base_SetConfig+0x11c>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d00f      	beq.n	8005330 <TIM_Base_SetConfig+0xe8>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	4a17      	ldr	r2, [pc, #92]	@ (8005370 <TIM_Base_SetConfig+0x128>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d00b      	beq.n	8005330 <TIM_Base_SetConfig+0xe8>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4a16      	ldr	r2, [pc, #88]	@ (8005374 <TIM_Base_SetConfig+0x12c>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d007      	beq.n	8005330 <TIM_Base_SetConfig+0xe8>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	4a15      	ldr	r2, [pc, #84]	@ (8005378 <TIM_Base_SetConfig+0x130>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d003      	beq.n	8005330 <TIM_Base_SetConfig+0xe8>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	4a14      	ldr	r2, [pc, #80]	@ (800537c <TIM_Base_SetConfig+0x134>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d103      	bne.n	8005338 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	691a      	ldr	r2, [r3, #16]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	691b      	ldr	r3, [r3, #16]
 8005342:	f003 0301 	and.w	r3, r3, #1
 8005346:	2b01      	cmp	r3, #1
 8005348:	d105      	bne.n	8005356 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	691b      	ldr	r3, [r3, #16]
 800534e:	f023 0201 	bic.w	r2, r3, #1
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	611a      	str	r2, [r3, #16]
  }
}
 8005356:	bf00      	nop
 8005358:	3714      	adds	r7, #20
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr
 8005362:	bf00      	nop
 8005364:	40012c00 	.word	0x40012c00
 8005368:	40000400 	.word	0x40000400
 800536c:	40000800 	.word	0x40000800
 8005370:	40013400 	.word	0x40013400
 8005374:	40014000 	.word	0x40014000
 8005378:	40014400 	.word	0x40014400
 800537c:	40014800 	.word	0x40014800

08005380 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005380:	b480      	push	{r7}
 8005382:	b087      	sub	sp, #28
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
 8005388:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6a1b      	ldr	r3, [r3, #32]
 800538e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a1b      	ldr	r3, [r3, #32]
 8005394:	f023 0201 	bic.w	r2, r3, #1
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	699b      	ldr	r3, [r3, #24]
 80053a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	f023 0303 	bic.w	r3, r3, #3
 80053ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	68fa      	ldr	r2, [r7, #12]
 80053c2:	4313      	orrs	r3, r2
 80053c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	f023 0302 	bic.w	r3, r3, #2
 80053cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	697a      	ldr	r2, [r7, #20]
 80053d4:	4313      	orrs	r3, r2
 80053d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	4a2c      	ldr	r2, [pc, #176]	@ (800548c <TIM_OC1_SetConfig+0x10c>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d00f      	beq.n	8005400 <TIM_OC1_SetConfig+0x80>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	4a2b      	ldr	r2, [pc, #172]	@ (8005490 <TIM_OC1_SetConfig+0x110>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d00b      	beq.n	8005400 <TIM_OC1_SetConfig+0x80>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	4a2a      	ldr	r2, [pc, #168]	@ (8005494 <TIM_OC1_SetConfig+0x114>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d007      	beq.n	8005400 <TIM_OC1_SetConfig+0x80>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4a29      	ldr	r2, [pc, #164]	@ (8005498 <TIM_OC1_SetConfig+0x118>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d003      	beq.n	8005400 <TIM_OC1_SetConfig+0x80>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	4a28      	ldr	r2, [pc, #160]	@ (800549c <TIM_OC1_SetConfig+0x11c>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d10c      	bne.n	800541a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	f023 0308 	bic.w	r3, r3, #8
 8005406:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	697a      	ldr	r2, [r7, #20]
 800540e:	4313      	orrs	r3, r2
 8005410:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	f023 0304 	bic.w	r3, r3, #4
 8005418:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4a1b      	ldr	r2, [pc, #108]	@ (800548c <TIM_OC1_SetConfig+0x10c>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d00f      	beq.n	8005442 <TIM_OC1_SetConfig+0xc2>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4a1a      	ldr	r2, [pc, #104]	@ (8005490 <TIM_OC1_SetConfig+0x110>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d00b      	beq.n	8005442 <TIM_OC1_SetConfig+0xc2>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	4a19      	ldr	r2, [pc, #100]	@ (8005494 <TIM_OC1_SetConfig+0x114>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d007      	beq.n	8005442 <TIM_OC1_SetConfig+0xc2>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	4a18      	ldr	r2, [pc, #96]	@ (8005498 <TIM_OC1_SetConfig+0x118>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d003      	beq.n	8005442 <TIM_OC1_SetConfig+0xc2>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4a17      	ldr	r2, [pc, #92]	@ (800549c <TIM_OC1_SetConfig+0x11c>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d111      	bne.n	8005466 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005448:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800544a:	693b      	ldr	r3, [r7, #16]
 800544c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005450:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	695b      	ldr	r3, [r3, #20]
 8005456:	693a      	ldr	r2, [r7, #16]
 8005458:	4313      	orrs	r3, r2
 800545a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	699b      	ldr	r3, [r3, #24]
 8005460:	693a      	ldr	r2, [r7, #16]
 8005462:	4313      	orrs	r3, r2
 8005464:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	693a      	ldr	r2, [r7, #16]
 800546a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	685a      	ldr	r2, [r3, #4]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	697a      	ldr	r2, [r7, #20]
 800547e:	621a      	str	r2, [r3, #32]
}
 8005480:	bf00      	nop
 8005482:	371c      	adds	r7, #28
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr
 800548c:	40012c00 	.word	0x40012c00
 8005490:	40013400 	.word	0x40013400
 8005494:	40014000 	.word	0x40014000
 8005498:	40014400 	.word	0x40014400
 800549c:	40014800 	.word	0x40014800

080054a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b087      	sub	sp, #28
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a1b      	ldr	r3, [r3, #32]
 80054ae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6a1b      	ldr	r3, [r3, #32]
 80054b4:	f023 0210 	bic.w	r2, r3, #16
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	699b      	ldr	r3, [r3, #24]
 80054c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80054ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	021b      	lsls	r3, r3, #8
 80054e2:	68fa      	ldr	r2, [r7, #12]
 80054e4:	4313      	orrs	r3, r2
 80054e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	f023 0320 	bic.w	r3, r3, #32
 80054ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	011b      	lsls	r3, r3, #4
 80054f6:	697a      	ldr	r2, [r7, #20]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	4a28      	ldr	r2, [pc, #160]	@ (80055a0 <TIM_OC2_SetConfig+0x100>)
 8005500:	4293      	cmp	r3, r2
 8005502:	d003      	beq.n	800550c <TIM_OC2_SetConfig+0x6c>
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	4a27      	ldr	r2, [pc, #156]	@ (80055a4 <TIM_OC2_SetConfig+0x104>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d10d      	bne.n	8005528 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005512:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	011b      	lsls	r3, r3, #4
 800551a:	697a      	ldr	r2, [r7, #20]
 800551c:	4313      	orrs	r3, r2
 800551e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005526:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	4a1d      	ldr	r2, [pc, #116]	@ (80055a0 <TIM_OC2_SetConfig+0x100>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d00f      	beq.n	8005550 <TIM_OC2_SetConfig+0xb0>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	4a1c      	ldr	r2, [pc, #112]	@ (80055a4 <TIM_OC2_SetConfig+0x104>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d00b      	beq.n	8005550 <TIM_OC2_SetConfig+0xb0>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a1b      	ldr	r2, [pc, #108]	@ (80055a8 <TIM_OC2_SetConfig+0x108>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d007      	beq.n	8005550 <TIM_OC2_SetConfig+0xb0>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	4a1a      	ldr	r2, [pc, #104]	@ (80055ac <TIM_OC2_SetConfig+0x10c>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d003      	beq.n	8005550 <TIM_OC2_SetConfig+0xb0>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	4a19      	ldr	r2, [pc, #100]	@ (80055b0 <TIM_OC2_SetConfig+0x110>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d113      	bne.n	8005578 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005556:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800555e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	695b      	ldr	r3, [r3, #20]
 8005564:	009b      	lsls	r3, r3, #2
 8005566:	693a      	ldr	r2, [r7, #16]
 8005568:	4313      	orrs	r3, r2
 800556a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	699b      	ldr	r3, [r3, #24]
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	693a      	ldr	r2, [r7, #16]
 8005574:	4313      	orrs	r3, r2
 8005576:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	693a      	ldr	r2, [r7, #16]
 800557c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	68fa      	ldr	r2, [r7, #12]
 8005582:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	685a      	ldr	r2, [r3, #4]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	697a      	ldr	r2, [r7, #20]
 8005590:	621a      	str	r2, [r3, #32]
}
 8005592:	bf00      	nop
 8005594:	371c      	adds	r7, #28
 8005596:	46bd      	mov	sp, r7
 8005598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559c:	4770      	bx	lr
 800559e:	bf00      	nop
 80055a0:	40012c00 	.word	0x40012c00
 80055a4:	40013400 	.word	0x40013400
 80055a8:	40014000 	.word	0x40014000
 80055ac:	40014400 	.word	0x40014400
 80055b0:	40014800 	.word	0x40014800

080055b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b087      	sub	sp, #28
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6a1b      	ldr	r3, [r3, #32]
 80055c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	6a1b      	ldr	r3, [r3, #32]
 80055c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	69db      	ldr	r3, [r3, #28]
 80055da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f023 0303 	bic.w	r3, r3, #3
 80055ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	68fa      	ldr	r2, [r7, #12]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005600:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	021b      	lsls	r3, r3, #8
 8005608:	697a      	ldr	r2, [r7, #20]
 800560a:	4313      	orrs	r3, r2
 800560c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a27      	ldr	r2, [pc, #156]	@ (80056b0 <TIM_OC3_SetConfig+0xfc>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d003      	beq.n	800561e <TIM_OC3_SetConfig+0x6a>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4a26      	ldr	r2, [pc, #152]	@ (80056b4 <TIM_OC3_SetConfig+0x100>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d10d      	bne.n	800563a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005624:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	68db      	ldr	r3, [r3, #12]
 800562a:	021b      	lsls	r3, r3, #8
 800562c:	697a      	ldr	r2, [r7, #20]
 800562e:	4313      	orrs	r3, r2
 8005630:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005638:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	4a1c      	ldr	r2, [pc, #112]	@ (80056b0 <TIM_OC3_SetConfig+0xfc>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d00f      	beq.n	8005662 <TIM_OC3_SetConfig+0xae>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a1b      	ldr	r2, [pc, #108]	@ (80056b4 <TIM_OC3_SetConfig+0x100>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d00b      	beq.n	8005662 <TIM_OC3_SetConfig+0xae>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a1a      	ldr	r2, [pc, #104]	@ (80056b8 <TIM_OC3_SetConfig+0x104>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d007      	beq.n	8005662 <TIM_OC3_SetConfig+0xae>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4a19      	ldr	r2, [pc, #100]	@ (80056bc <TIM_OC3_SetConfig+0x108>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d003      	beq.n	8005662 <TIM_OC3_SetConfig+0xae>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a18      	ldr	r2, [pc, #96]	@ (80056c0 <TIM_OC3_SetConfig+0x10c>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d113      	bne.n	800568a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005668:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005670:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	695b      	ldr	r3, [r3, #20]
 8005676:	011b      	lsls	r3, r3, #4
 8005678:	693a      	ldr	r2, [r7, #16]
 800567a:	4313      	orrs	r3, r2
 800567c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	699b      	ldr	r3, [r3, #24]
 8005682:	011b      	lsls	r3, r3, #4
 8005684:	693a      	ldr	r2, [r7, #16]
 8005686:	4313      	orrs	r3, r2
 8005688:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	693a      	ldr	r2, [r7, #16]
 800568e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	68fa      	ldr	r2, [r7, #12]
 8005694:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	685a      	ldr	r2, [r3, #4]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	697a      	ldr	r2, [r7, #20]
 80056a2:	621a      	str	r2, [r3, #32]
}
 80056a4:	bf00      	nop
 80056a6:	371c      	adds	r7, #28
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr
 80056b0:	40012c00 	.word	0x40012c00
 80056b4:	40013400 	.word	0x40013400
 80056b8:	40014000 	.word	0x40014000
 80056bc:	40014400 	.word	0x40014400
 80056c0:	40014800 	.word	0x40014800

080056c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b087      	sub	sp, #28
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
 80056cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6a1b      	ldr	r3, [r3, #32]
 80056d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6a1b      	ldr	r3, [r3, #32]
 80056d8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	69db      	ldr	r3, [r3, #28]
 80056ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80056f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	021b      	lsls	r3, r3, #8
 8005706:	68fa      	ldr	r2, [r7, #12]
 8005708:	4313      	orrs	r3, r2
 800570a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005712:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	689b      	ldr	r3, [r3, #8]
 8005718:	031b      	lsls	r3, r3, #12
 800571a:	697a      	ldr	r2, [r7, #20]
 800571c:	4313      	orrs	r3, r2
 800571e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	4a28      	ldr	r2, [pc, #160]	@ (80057c4 <TIM_OC4_SetConfig+0x100>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d003      	beq.n	8005730 <TIM_OC4_SetConfig+0x6c>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	4a27      	ldr	r2, [pc, #156]	@ (80057c8 <TIM_OC4_SetConfig+0x104>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d10d      	bne.n	800574c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005736:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	031b      	lsls	r3, r3, #12
 800573e:	697a      	ldr	r2, [r7, #20]
 8005740:	4313      	orrs	r3, r2
 8005742:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800574a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	4a1d      	ldr	r2, [pc, #116]	@ (80057c4 <TIM_OC4_SetConfig+0x100>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d00f      	beq.n	8005774 <TIM_OC4_SetConfig+0xb0>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	4a1c      	ldr	r2, [pc, #112]	@ (80057c8 <TIM_OC4_SetConfig+0x104>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d00b      	beq.n	8005774 <TIM_OC4_SetConfig+0xb0>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	4a1b      	ldr	r2, [pc, #108]	@ (80057cc <TIM_OC4_SetConfig+0x108>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d007      	beq.n	8005774 <TIM_OC4_SetConfig+0xb0>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	4a1a      	ldr	r2, [pc, #104]	@ (80057d0 <TIM_OC4_SetConfig+0x10c>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d003      	beq.n	8005774 <TIM_OC4_SetConfig+0xb0>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	4a19      	ldr	r2, [pc, #100]	@ (80057d4 <TIM_OC4_SetConfig+0x110>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d113      	bne.n	800579c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005774:	693b      	ldr	r3, [r7, #16]
 8005776:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800577a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005782:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	695b      	ldr	r3, [r3, #20]
 8005788:	019b      	lsls	r3, r3, #6
 800578a:	693a      	ldr	r2, [r7, #16]
 800578c:	4313      	orrs	r3, r2
 800578e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	699b      	ldr	r3, [r3, #24]
 8005794:	019b      	lsls	r3, r3, #6
 8005796:	693a      	ldr	r2, [r7, #16]
 8005798:	4313      	orrs	r3, r2
 800579a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	693a      	ldr	r2, [r7, #16]
 80057a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	68fa      	ldr	r2, [r7, #12]
 80057a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	685a      	ldr	r2, [r3, #4]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	697a      	ldr	r2, [r7, #20]
 80057b4:	621a      	str	r2, [r3, #32]
}
 80057b6:	bf00      	nop
 80057b8:	371c      	adds	r7, #28
 80057ba:	46bd      	mov	sp, r7
 80057bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c0:	4770      	bx	lr
 80057c2:	bf00      	nop
 80057c4:	40012c00 	.word	0x40012c00
 80057c8:	40013400 	.word	0x40013400
 80057cc:	40014000 	.word	0x40014000
 80057d0:	40014400 	.word	0x40014400
 80057d4:	40014800 	.word	0x40014800

080057d8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80057d8:	b480      	push	{r7}
 80057da:	b087      	sub	sp, #28
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a1b      	ldr	r3, [r3, #32]
 80057e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6a1b      	ldr	r3, [r3, #32]
 80057ec:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005806:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800580a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	68fa      	ldr	r2, [r7, #12]
 8005812:	4313      	orrs	r3, r2
 8005814:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800581c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	041b      	lsls	r3, r3, #16
 8005824:	693a      	ldr	r2, [r7, #16]
 8005826:	4313      	orrs	r3, r2
 8005828:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	4a17      	ldr	r2, [pc, #92]	@ (800588c <TIM_OC5_SetConfig+0xb4>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d00f      	beq.n	8005852 <TIM_OC5_SetConfig+0x7a>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a16      	ldr	r2, [pc, #88]	@ (8005890 <TIM_OC5_SetConfig+0xb8>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d00b      	beq.n	8005852 <TIM_OC5_SetConfig+0x7a>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a15      	ldr	r2, [pc, #84]	@ (8005894 <TIM_OC5_SetConfig+0xbc>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d007      	beq.n	8005852 <TIM_OC5_SetConfig+0x7a>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a14      	ldr	r2, [pc, #80]	@ (8005898 <TIM_OC5_SetConfig+0xc0>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d003      	beq.n	8005852 <TIM_OC5_SetConfig+0x7a>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4a13      	ldr	r2, [pc, #76]	@ (800589c <TIM_OC5_SetConfig+0xc4>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d109      	bne.n	8005866 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005858:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	695b      	ldr	r3, [r3, #20]
 800585e:	021b      	lsls	r3, r3, #8
 8005860:	697a      	ldr	r2, [r7, #20]
 8005862:	4313      	orrs	r3, r2
 8005864:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	697a      	ldr	r2, [r7, #20]
 800586a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	68fa      	ldr	r2, [r7, #12]
 8005870:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	685a      	ldr	r2, [r3, #4]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	693a      	ldr	r2, [r7, #16]
 800587e:	621a      	str	r2, [r3, #32]
}
 8005880:	bf00      	nop
 8005882:	371c      	adds	r7, #28
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr
 800588c:	40012c00 	.word	0x40012c00
 8005890:	40013400 	.word	0x40013400
 8005894:	40014000 	.word	0x40014000
 8005898:	40014400 	.word	0x40014400
 800589c:	40014800 	.word	0x40014800

080058a0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b087      	sub	sp, #28
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
 80058a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6a1b      	ldr	r3, [r3, #32]
 80058ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6a1b      	ldr	r3, [r3, #32]
 80058b4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80058ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	021b      	lsls	r3, r3, #8
 80058da:	68fa      	ldr	r2, [r7, #12]
 80058dc:	4313      	orrs	r3, r2
 80058de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80058e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	051b      	lsls	r3, r3, #20
 80058ee:	693a      	ldr	r2, [r7, #16]
 80058f0:	4313      	orrs	r3, r2
 80058f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	4a18      	ldr	r2, [pc, #96]	@ (8005958 <TIM_OC6_SetConfig+0xb8>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d00f      	beq.n	800591c <TIM_OC6_SetConfig+0x7c>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	4a17      	ldr	r2, [pc, #92]	@ (800595c <TIM_OC6_SetConfig+0xbc>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d00b      	beq.n	800591c <TIM_OC6_SetConfig+0x7c>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	4a16      	ldr	r2, [pc, #88]	@ (8005960 <TIM_OC6_SetConfig+0xc0>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d007      	beq.n	800591c <TIM_OC6_SetConfig+0x7c>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	4a15      	ldr	r2, [pc, #84]	@ (8005964 <TIM_OC6_SetConfig+0xc4>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d003      	beq.n	800591c <TIM_OC6_SetConfig+0x7c>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	4a14      	ldr	r2, [pc, #80]	@ (8005968 <TIM_OC6_SetConfig+0xc8>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d109      	bne.n	8005930 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005922:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	695b      	ldr	r3, [r3, #20]
 8005928:	029b      	lsls	r3, r3, #10
 800592a:	697a      	ldr	r2, [r7, #20]
 800592c:	4313      	orrs	r3, r2
 800592e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	697a      	ldr	r2, [r7, #20]
 8005934:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	68fa      	ldr	r2, [r7, #12]
 800593a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	685a      	ldr	r2, [r3, #4]
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	693a      	ldr	r2, [r7, #16]
 8005948:	621a      	str	r2, [r3, #32]
}
 800594a:	bf00      	nop
 800594c:	371c      	adds	r7, #28
 800594e:	46bd      	mov	sp, r7
 8005950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005954:	4770      	bx	lr
 8005956:	bf00      	nop
 8005958:	40012c00 	.word	0x40012c00
 800595c:	40013400 	.word	0x40013400
 8005960:	40014000 	.word	0x40014000
 8005964:	40014400 	.word	0x40014400
 8005968:	40014800 	.word	0x40014800

0800596c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800596c:	b480      	push	{r7}
 800596e:	b087      	sub	sp, #28
 8005970:	af00      	add	r7, sp, #0
 8005972:	60f8      	str	r0, [r7, #12]
 8005974:	60b9      	str	r1, [r7, #8]
 8005976:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	f003 031f 	and.w	r3, r3, #31
 800597e:	2201      	movs	r2, #1
 8005980:	fa02 f303 	lsl.w	r3, r2, r3
 8005984:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6a1a      	ldr	r2, [r3, #32]
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	43db      	mvns	r3, r3
 800598e:	401a      	ands	r2, r3
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6a1a      	ldr	r2, [r3, #32]
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	f003 031f 	and.w	r3, r3, #31
 800599e:	6879      	ldr	r1, [r7, #4]
 80059a0:	fa01 f303 	lsl.w	r3, r1, r3
 80059a4:	431a      	orrs	r2, r3
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	621a      	str	r2, [r3, #32]
}
 80059aa:	bf00      	nop
 80059ac:	371c      	adds	r7, #28
 80059ae:	46bd      	mov	sp, r7
 80059b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b4:	4770      	bx	lr
	...

080059b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b085      	sub	sp, #20
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059c8:	2b01      	cmp	r3, #1
 80059ca:	d101      	bne.n	80059d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80059cc:	2302      	movs	r3, #2
 80059ce:	e065      	b.n	8005a9c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2202      	movs	r2, #2
 80059dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	685b      	ldr	r3, [r3, #4]
 80059e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	689b      	ldr	r3, [r3, #8]
 80059ee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a2c      	ldr	r2, [pc, #176]	@ (8005aa8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d004      	beq.n	8005a04 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a2b      	ldr	r2, [pc, #172]	@ (8005aac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d108      	bne.n	8005a16 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005a0a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	68fa      	ldr	r2, [r7, #12]
 8005a12:	4313      	orrs	r3, r2
 8005a14:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005a1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a20:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68fa      	ldr	r2, [r7, #12]
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	68fa      	ldr	r2, [r7, #12]
 8005a32:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a1b      	ldr	r2, [pc, #108]	@ (8005aa8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d018      	beq.n	8005a70 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a46:	d013      	beq.n	8005a70 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a18      	ldr	r2, [pc, #96]	@ (8005ab0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d00e      	beq.n	8005a70 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a17      	ldr	r2, [pc, #92]	@ (8005ab4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d009      	beq.n	8005a70 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a12      	ldr	r2, [pc, #72]	@ (8005aac <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d004      	beq.n	8005a70 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	4a13      	ldr	r2, [pc, #76]	@ (8005ab8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d10c      	bne.n	8005a8a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a76:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	68ba      	ldr	r2, [r7, #8]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	68ba      	ldr	r2, [r7, #8]
 8005a88:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005a9a:	2300      	movs	r3, #0
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3714      	adds	r7, #20
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr
 8005aa8:	40012c00 	.word	0x40012c00
 8005aac:	40013400 	.word	0x40013400
 8005ab0:	40000400 	.word	0x40000400
 8005ab4:	40000800 	.word	0x40000800
 8005ab8:	40014000 	.word	0x40014000

08005abc <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b084      	sub	sp, #16
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
 8005ac4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 8005aca:	6839      	ldr	r1, [r7, #0]
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f001 fc69 	bl	80073a4 <VL53L0X_get_offset_calibration_data_micro_meter>
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 8005ad6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	3710      	adds	r7, #16
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	bd80      	pop	{r7, pc}

08005ae2 <VL53L0X_SetDeviceAddress>:

/* End Group PAL General Functions */

/* Group PAL Init Functions */
VL53L0X_Error VL53L0X_SetDeviceAddress(VL53L0X_DEV Dev, uint8_t DeviceAddress)
{
 8005ae2:	b580      	push	{r7, lr}
 8005ae4:	b084      	sub	sp, #16
 8005ae6:	af00      	add	r7, sp, #0
 8005ae8:	6078      	str	r0, [r7, #4]
 8005aea:	460b      	mov	r3, r1
 8005aec:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005aee:	2300      	movs	r3, #0
 8005af0:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_I2C_SLAVE_DEVICE_ADDRESS,
 8005af2:	78fb      	ldrb	r3, [r7, #3]
 8005af4:	085b      	lsrs	r3, r3, #1
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	461a      	mov	r2, r3
 8005afa:	218a      	movs	r1, #138	@ 0x8a
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f004 fbc5 	bl	800a28c <VL53L0X_WrByte>
 8005b02:	4603      	mov	r3, r0
 8005b04:	73fb      	strb	r3, [r7, #15]
		DeviceAddress / 2);

	LOG_FUNCTION_END(Status);
	return Status;
 8005b06:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	3710      	adds	r7, #16
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	bd80      	pop	{r7, pc}
	...

08005b14 <VL53L0X_DataInit>:

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 8005b14:	b5b0      	push	{r4, r5, r7, lr}
 8005b16:	b096      	sub	sp, #88	@ 0x58
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 8005b22:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d107      	bne.n	8005b3a <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	2188      	movs	r1, #136	@ 0x88
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f004 fbac 	bl	800a28c <VL53L0X_WrByte>
 8005b34:	4603      	mov	r3, r0
 8005b36:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005b48:	f8a3 2152 	strh.w	r2, [r3, #338]	@ 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8005b52:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	4a9e      	ldr	r2, [pc, #632]	@ (8005dd4 <VL53L0X_DataInit+0x2c0>)
 8005b5a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	4a9d      	ldr	r2, [pc, #628]	@ (8005dd8 <VL53L0X_DataInit+0x2c4>)
 8005b62:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2200      	movs	r2, #0
 8005b6a:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8005b6c:	f107 0310 	add.w	r3, r7, #16
 8005b70:	4619      	mov	r1, r3
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f000 fab2 	bl	80060dc <VL53L0X_GetDeviceParameters>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 8005b7e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d112      	bne.n	8005bac <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 8005b86:	2300      	movs	r3, #0
 8005b88:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f103 0410 	add.w	r4, r3, #16
 8005b94:	f107 0510 	add.w	r5, r7, #16
 8005b98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005b9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005b9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005b9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005ba0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005ba2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005ba4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005ba8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2264      	movs	r2, #100	@ 0x64
 8005bb0:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8005bba:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8005bc4:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 8005bce:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	f883 2150 	strb.w	r2, [r3, #336]	@ 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8005bda:	2201      	movs	r2, #1
 8005bdc:	2180      	movs	r1, #128	@ 0x80
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f004 fb54 	bl	800a28c <VL53L0X_WrByte>
 8005be4:	4603      	mov	r3, r0
 8005be6:	461a      	mov	r2, r3
 8005be8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005bec:	4313      	orrs	r3, r2
 8005bee:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	21ff      	movs	r1, #255	@ 0xff
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f004 fb48 	bl	800a28c <VL53L0X_WrByte>
 8005bfc:	4603      	mov	r3, r0
 8005bfe:	461a      	mov	r2, r3
 8005c00:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c04:	4313      	orrs	r3, r2
 8005c06:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	2100      	movs	r1, #0
 8005c0e:	6878      	ldr	r0, [r7, #4]
 8005c10:	f004 fb3c 	bl	800a28c <VL53L0X_WrByte>
 8005c14:	4603      	mov	r3, r0
 8005c16:	461a      	mov	r2, r3
 8005c18:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8005c22:	f107 030f 	add.w	r3, r7, #15
 8005c26:	461a      	mov	r2, r3
 8005c28:	2191      	movs	r1, #145	@ 0x91
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f004 fbb0 	bl	800a390 <VL53L0X_RdByte>
 8005c30:	4603      	mov	r3, r0
 8005c32:	461a      	mov	r2, r3
 8005c34:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8005c3e:	7bfa      	ldrb	r2, [r7, #15]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005c46:	2201      	movs	r2, #1
 8005c48:	2100      	movs	r1, #0
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f004 fb1e 	bl	800a28c <VL53L0X_WrByte>
 8005c50:	4603      	mov	r3, r0
 8005c52:	461a      	mov	r2, r3
 8005c54:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005c5e:	2200      	movs	r2, #0
 8005c60:	21ff      	movs	r1, #255	@ 0xff
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f004 fb12 	bl	800a28c <VL53L0X_WrByte>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c70:	4313      	orrs	r3, r2
 8005c72:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8005c76:	2200      	movs	r2, #0
 8005c78:	2180      	movs	r1, #128	@ 0x80
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f004 fb06 	bl	800a28c <VL53L0X_WrByte>
 8005c80:	4603      	mov	r3, r0
 8005c82:	461a      	mov	r2, r3
 8005c84:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8005c8e:	2300      	movs	r3, #0
 8005c90:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c92:	e014      	b.n	8005cbe <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 8005c94:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d114      	bne.n	8005cc6 <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8005c9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c9e:	b29b      	uxth	r3, r3
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	4619      	mov	r1, r3
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f000 fd0b 	bl	80066c0 <VL53L0X_SetLimitCheckEnable>
 8005caa:	4603      	mov	r3, r0
 8005cac:	461a      	mov	r2, r3
 8005cae:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8005cb8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005cba:	3301      	adds	r3, #1
 8005cbc:	653b      	str	r3, [r7, #80]	@ 0x50
 8005cbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005cc0:	2b05      	cmp	r3, #5
 8005cc2:	dde7      	ble.n	8005c94 <VL53L0X_DataInit+0x180>
 8005cc4:	e000      	b.n	8005cc8 <VL53L0X_DataInit+0x1b4>
		else
			break;
 8005cc6:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 8005cc8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d107      	bne.n	8005ce0 <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	2102      	movs	r1, #2
 8005cd4:	6878      	ldr	r0, [r7, #4]
 8005cd6:	f000 fcf3 	bl	80066c0 <VL53L0X_SetLimitCheckEnable>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8005ce0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d107      	bne.n	8005cf8 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005ce8:	2200      	movs	r2, #0
 8005cea:	2103      	movs	r1, #3
 8005cec:	6878      	ldr	r0, [r7, #4]
 8005cee:	f000 fce7 	bl	80066c0 <VL53L0X_SetLimitCheckEnable>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8005cf8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d107      	bne.n	8005d10 <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005d00:	2200      	movs	r2, #0
 8005d02:	2104      	movs	r1, #4
 8005d04:	6878      	ldr	r0, [r7, #4]
 8005d06:	f000 fcdb 	bl	80066c0 <VL53L0X_SetLimitCheckEnable>
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8005d10:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d107      	bne.n	8005d28 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8005d18:	2200      	movs	r2, #0
 8005d1a:	2105      	movs	r1, #5
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f000 fccf 	bl	80066c0 <VL53L0X_SetLimitCheckEnable>
 8005d22:	4603      	mov	r3, r0
 8005d24:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8005d28:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d108      	bne.n	8005d42 <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8005d30:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 8005d34:	2100      	movs	r1, #0
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f000 fd72 	bl	8006820 <VL53L0X_SetLimitCheckValue>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8005d42:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d108      	bne.n	8005d5c <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8005d4a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005d4e:	2101      	movs	r1, #1
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f000 fd65 	bl	8006820 <VL53L0X_SetLimitCheckValue>
 8005d56:	4603      	mov	r3, r0
 8005d58:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005d5c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d108      	bne.n	8005d76 <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8005d64:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 8005d68:	2102      	movs	r1, #2
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f000 fd58 	bl	8006820 <VL53L0X_SetLimitCheckValue>
 8005d70:	4603      	mov	r3, r0
 8005d72:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005d76:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d107      	bne.n	8005d8e <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8005d7e:	2200      	movs	r2, #0
 8005d80:	2103      	movs	r1, #3
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f000 fd4c 	bl	8006820 <VL53L0X_SetLimitCheckValue>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005d8e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d10f      	bne.n	8005db6 <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	22ff      	movs	r2, #255	@ 0xff
 8005d9a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005d9e:	22ff      	movs	r2, #255	@ 0xff
 8005da0:	2101      	movs	r1, #1
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f004 fa72 	bl	800a28c <VL53L0X_WrByte>
 8005da8:	4603      	mov	r3, r0
 8005daa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	2201      	movs	r2, #1
 8005db2:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 8005db6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d103      	bne.n	8005dc6 <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 8005dc6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8005dca:	4618      	mov	r0, r3
 8005dcc:	3758      	adds	r7, #88	@ 0x58
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bdb0      	pop	{r4, r5, r7, pc}
 8005dd2:	bf00      	nop
 8005dd4:	00016b85 	.word	0x00016b85
 8005dd8:	000970a4 	.word	0x000970a4

08005ddc <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 8005ddc:	b5b0      	push	{r4, r5, r7, lr}
 8005dde:	b09e      	sub	sp, #120	@ 0x78
 8005de0:	af02      	add	r7, sp, #8
 8005de2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005de4:	2300      	movs	r3, #0
 8005de6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 8005dea:	f107 031c 	add.w	r3, r7, #28
 8005dee:	2240      	movs	r2, #64	@ 0x40
 8005df0:	2100      	movs	r1, #0
 8005df2:	4618      	mov	r0, r3
 8005df4:	f004 fb77 	bl	800a4e6 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8005e00:	2300      	movs	r3, #0
 8005e02:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	uint32_t count = 0;
 8005e06:	2300      	movs	r3, #0
 8005e08:	663b      	str	r3, [r7, #96]	@ 0x60
	uint8_t isApertureSpads = 0;
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8005e12:	2300      	movs	r3, #0
 8005e14:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8005e18:	2101      	movs	r1, #1
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f002 fa06 	bl	800822c <VL53L0X_get_info_from_device>
 8005e20:	4603      	mov	r3, r0
 8005e22:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8005e2c:	663b      	str	r3, [r7, #96]	@ 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8005e34:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8005e38:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	d80d      	bhi.n	8005e5c <VL53L0X_StaticInit+0x80>
 8005e40:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d102      	bne.n	8005e4e <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8005e48:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e4a:	2b20      	cmp	r3, #32
 8005e4c:	d806      	bhi.n	8005e5c <VL53L0X_StaticInit+0x80>
 8005e4e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d10e      	bne.n	8005e74 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 8005e56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e58:	2b0c      	cmp	r3, #12
 8005e5a:	d90b      	bls.n	8005e74 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8005e5c:	f107 0218 	add.w	r2, r7, #24
 8005e60:	f107 0314 	add.w	r3, r7, #20
 8005e64:	4619      	mov	r1, r3
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f001 fc98 	bl	800779c <VL53L0X_perform_ref_spad_management>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8005e72:	e009      	b.n	8005e88 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8005e74:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005e78:	461a      	mov	r2, r3
 8005e7a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	f001 fe99 	bl	8007bb4 <VL53L0X_set_reference_spads>
 8005e82:	4603      	mov	r3, r0
 8005e84:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8005e88:	4b93      	ldr	r3, [pc, #588]	@ (80060d8 <VL53L0X_StaticInit+0x2fc>)
 8005e8a:	66bb      	str	r3, [r7, #104]	@ 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 8005e8c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d10f      	bne.n	8005eb4 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8005e9a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8005e9e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d104      	bne.n	8005eb0 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8005eac:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005eae:	e001      	b.n	8005eb4 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8005eb0:	4b89      	ldr	r3, [pc, #548]	@ (80060d8 <VL53L0X_StaticInit+0x2fc>)
 8005eb2:	66bb      	str	r3, [r7, #104]	@ 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 8005eb4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d106      	bne.n	8005eca <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 8005ebc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f003 face 	bl	8009460 <VL53L0X_load_tuning_settings>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8005eca:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d10a      	bne.n	8005ee8 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	9300      	str	r3, [sp, #0]
 8005ed6:	2304      	movs	r3, #4
 8005ed8:	2200      	movs	r2, #0
 8005eda:	2100      	movs	r1, #0
 8005edc:	6878      	ldr	r0, [r7, #4]
 8005ede:	f001 f8a9 	bl	8007034 <VL53L0X_SetGpioConfig>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005ee8:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d121      	bne.n	8005f34 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	21ff      	movs	r1, #255	@ 0xff
 8005ef4:	6878      	ldr	r0, [r7, #4]
 8005ef6:	f004 f9c9 	bl	800a28c <VL53L0X_WrByte>
 8005efa:	4603      	mov	r3, r0
 8005efc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8005f00:	f107 031a 	add.w	r3, r7, #26
 8005f04:	461a      	mov	r2, r3
 8005f06:	2184      	movs	r1, #132	@ 0x84
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f004 fa6b 	bl	800a3e4 <VL53L0X_RdWord>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	461a      	mov	r2, r3
 8005f12:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8005f16:	4313      	orrs	r3, r2
 8005f18:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	21ff      	movs	r1, #255	@ 0xff
 8005f20:	6878      	ldr	r0, [r7, #4]
 8005f22:	f004 f9b3 	bl	800a28c <VL53L0X_WrByte>
 8005f26:	4603      	mov	r3, r0
 8005f28:	461a      	mov	r2, r3
 8005f2a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005f34:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d104      	bne.n	8005f46 <VL53L0X_StaticInit+0x16a>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8005f3c:	8b7b      	ldrh	r3, [r7, #26]
 8005f3e:	011a      	lsls	r2, r3, #4
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8005f46:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d108      	bne.n	8005f60 <VL53L0X_StaticInit+0x184>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8005f4e:	f107 031c 	add.w	r3, r7, #28
 8005f52:	4619      	mov	r1, r3
 8005f54:	6878      	ldr	r0, [r7, #4]
 8005f56:	f000 f8c1 	bl	80060dc <VL53L0X_GetDeviceParameters>
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 8005f60:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d110      	bne.n	8005f8a <VL53L0X_StaticInit+0x1ae>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8005f68:	f107 0319 	add.w	r3, r7, #25
 8005f6c:	4619      	mov	r1, r3
 8005f6e:	6878      	ldr	r0, [r7, #4]
 8005f70:	f000 f983 	bl	800627a <VL53L0X_GetFractionEnable>
 8005f74:	4603      	mov	r3, r0
 8005f76:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 8005f7a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d103      	bne.n	8005f8a <VL53L0X_StaticInit+0x1ae>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8005f82:	7e7a      	ldrb	r2, [r7, #25]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 8005f8a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d10e      	bne.n	8005fb0 <VL53L0X_StaticInit+0x1d4>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	f103 0410 	add.w	r4, r3, #16
 8005f98:	f107 051c 	add.w	r5, r7, #28
 8005f9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005f9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005fa0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005fa2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005fa4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005fa6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005fa8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8005fac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8005fb0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d111      	bne.n	8005fdc <VL53L0X_StaticInit+0x200>
		Status = VL53L0X_RdByte(Dev,
 8005fb8:	f107 0319 	add.w	r3, r7, #25
 8005fbc:	461a      	mov	r2, r3
 8005fbe:	2101      	movs	r1, #1
 8005fc0:	6878      	ldr	r0, [r7, #4]
 8005fc2:	f004 f9e5 	bl	800a390 <VL53L0X_RdByte>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8005fcc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d103      	bne.n	8005fdc <VL53L0X_StaticInit+0x200>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8005fd4:	7e7a      	ldrb	r2, [r7, #25]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8005fdc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d107      	bne.n	8005ff4 <VL53L0X_StaticInit+0x218>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	2100      	movs	r1, #0
 8005fe8:	6878      	ldr	r0, [r7, #4]
 8005fea:	f000 f9a3 	bl	8006334 <VL53L0X_SetSequenceStepEnable>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8005ff4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d107      	bne.n	800600c <VL53L0X_StaticInit+0x230>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	2102      	movs	r1, #2
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	f000 f997 	bl	8006334 <VL53L0X_SetSequenceStepEnable>
 8006006:	4603      	mov	r3, r0
 8006008:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 800600c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006010:	2b00      	cmp	r3, #0
 8006012:	d103      	bne.n	800601c <VL53L0X_StaticInit+0x240>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2203      	movs	r2, #3
 8006018:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 800601c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006020:	2b00      	cmp	r3, #0
 8006022:	d109      	bne.n	8006038 <VL53L0X_StaticInit+0x25c>
		Status = VL53L0X_GetVcselPulsePeriod(
 8006024:	f107 0313 	add.w	r3, r7, #19
 8006028:	461a      	mov	r2, r3
 800602a:	2100      	movs	r1, #0
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f000 f969 	bl	8006304 <VL53L0X_GetVcselPulsePeriod>
 8006032:	4603      	mov	r3, r0
 8006034:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006038:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800603c:	2b00      	cmp	r3, #0
 800603e:	d103      	bne.n	8006048 <VL53L0X_StaticInit+0x26c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006040:	7cfa      	ldrb	r2, [r7, #19]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8006048:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800604c:	2b00      	cmp	r3, #0
 800604e:	d109      	bne.n	8006064 <VL53L0X_StaticInit+0x288>
		Status = VL53L0X_GetVcselPulsePeriod(
 8006050:	f107 0313 	add.w	r3, r7, #19
 8006054:	461a      	mov	r2, r3
 8006056:	2101      	movs	r1, #1
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f000 f953 	bl	8006304 <VL53L0X_GetVcselPulsePeriod>
 800605e:	4603      	mov	r3, r0
 8006060:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006064:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006068:	2b00      	cmp	r3, #0
 800606a:	d103      	bne.n	8006074 <VL53L0X_StaticInit+0x298>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800606c:	7cfa      	ldrb	r2, [r7, #19]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8006074:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006078:	2b00      	cmp	r3, #0
 800607a:	d109      	bne.n	8006090 <VL53L0X_StaticInit+0x2b4>
		Status = get_sequence_step_timeout(
 800607c:	f107 030c 	add.w	r3, r7, #12
 8006080:	461a      	mov	r2, r3
 8006082:	2103      	movs	r1, #3
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f002 fe51 	bl	8008d2c <get_sequence_step_timeout>
 800608a:	4603      	mov	r3, r0
 800608c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006090:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8006094:	2b00      	cmp	r3, #0
 8006096:	d103      	bne.n	80060a0 <VL53L0X_StaticInit+0x2c4>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006098:	68fa      	ldr	r2, [r7, #12]
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 80060a0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d109      	bne.n	80060bc <VL53L0X_StaticInit+0x2e0>
		Status = get_sequence_step_timeout(
 80060a8:	f107 030c 	add.w	r3, r7, #12
 80060ac:	461a      	mov	r2, r3
 80060ae:	2104      	movs	r1, #4
 80060b0:	6878      	ldr	r0, [r7, #4]
 80060b2:	f002 fe3b 	bl	8008d2c <get_sequence_step_timeout>
 80060b6:	4603      	mov	r3, r0
 80060b8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80060bc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d103      	bne.n	80060cc <VL53L0X_StaticInit+0x2f0>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 80060c4:	68fa      	ldr	r2, [r7, #12]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80060cc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 80060d0:	4618      	mov	r0, r3
 80060d2:	3770      	adds	r7, #112	@ 0x70
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bdb0      	pop	{r4, r5, r7, pc}
 80060d8:	2000000c 	.word	0x2000000c

080060dc <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
 80060e4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80060e6:	2300      	movs	r3, #0
 80060e8:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	4619      	mov	r1, r3
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f000 f8b0 	bl	8006254 <VL53L0X_GetDeviceMode>
 80060f4:	4603      	mov	r3, r0
 80060f6:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80060f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d107      	bne.n	8006110 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	3308      	adds	r3, #8
 8006104:	4619      	mov	r1, r3
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f000 fa5e 	bl	80065c8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 800610c:	4603      	mov	r3, r0
 800610e:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8006110:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d102      	bne.n	800611e <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	2200      	movs	r2, #0
 800611c:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 800611e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d107      	bne.n	8006136 <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	3310      	adds	r3, #16
 800612a:	4619      	mov	r1, r3
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f000 fa94 	bl	800665a <VL53L0X_GetXTalkCompensationRateMegaCps>
 8006132:	4603      	mov	r3, r0
 8006134:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 8006136:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d107      	bne.n	800614e <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	3314      	adds	r3, #20
 8006142:	4619      	mov	r1, r3
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f7ff fcb9 	bl	8005abc <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 800614a:	4603      	mov	r3, r0
 800614c:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 800614e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d134      	bne.n	80061c0 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8006156:	2300      	movs	r3, #0
 8006158:	60bb      	str	r3, [r7, #8]
 800615a:	e02a      	b.n	80061b2 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800615c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d12a      	bne.n	80061ba <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	b299      	uxth	r1, r3
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	3308      	adds	r3, #8
 800616c:	009b      	lsls	r3, r3, #2
 800616e:	683a      	ldr	r2, [r7, #0]
 8006170:	4413      	add	r3, r2
 8006172:	3304      	adds	r3, #4
 8006174:	461a      	mov	r2, r3
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f000 fbb4 	bl	80068e4 <VL53L0X_GetLimitCheckValue>
 800617c:	4603      	mov	r3, r0
 800617e:	461a      	mov	r2, r3
 8006180:	7bfb      	ldrb	r3, [r7, #15]
 8006182:	4313      	orrs	r3, r2
 8006184:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8006186:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d117      	bne.n	80061be <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	b299      	uxth	r1, r3
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	3318      	adds	r3, #24
 8006196:	683a      	ldr	r2, [r7, #0]
 8006198:	4413      	add	r3, r2
 800619a:	461a      	mov	r2, r3
 800619c:	6878      	ldr	r0, [r7, #4]
 800619e:	f000 fb1b 	bl	80067d8 <VL53L0X_GetLimitCheckEnable>
 80061a2:	4603      	mov	r3, r0
 80061a4:	461a      	mov	r2, r3
 80061a6:	7bfb      	ldrb	r3, [r7, #15]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	3301      	adds	r3, #1
 80061b0:	60bb      	str	r3, [r7, #8]
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	2b05      	cmp	r3, #5
 80061b6:	ddd1      	ble.n	800615c <VL53L0X_GetDeviceParameters+0x80>
 80061b8:	e002      	b.n	80061c0 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 80061ba:	bf00      	nop
 80061bc:	e000      	b.n	80061c0 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 80061be:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80061c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d107      	bne.n	80061d8 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	333c      	adds	r3, #60	@ 0x3c
 80061cc:	4619      	mov	r1, r3
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 fc16 	bl	8006a00 <VL53L0X_GetWrapAroundCheckEnable>
 80061d4:	4603      	mov	r3, r0
 80061d6:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 80061d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d107      	bne.n	80061f0 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	3304      	adds	r3, #4
 80061e4:	4619      	mov	r1, r3
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	f000 f879 	bl	80062de <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 80061ec:	4603      	mov	r3, r0
 80061ee:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80061f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3710      	adds	r7, #16
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}

080061fc <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b085      	sub	sp, #20
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	460b      	mov	r3, r1
 8006206:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006208:	2300      	movs	r3, #0
 800620a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 800620c:	78fb      	ldrb	r3, [r7, #3]
 800620e:	2b15      	cmp	r3, #21
 8006210:	bf8c      	ite	hi
 8006212:	2201      	movhi	r2, #1
 8006214:	2200      	movls	r2, #0
 8006216:	b2d2      	uxtb	r2, r2
 8006218:	2a00      	cmp	r2, #0
 800621a:	d10f      	bne.n	800623c <VL53L0X_SetDeviceMode+0x40>
 800621c:	4a0c      	ldr	r2, [pc, #48]	@ (8006250 <VL53L0X_SetDeviceMode+0x54>)
 800621e:	fa22 f303 	lsr.w	r3, r2, r3
 8006222:	f003 0301 	and.w	r3, r3, #1
 8006226:	2b00      	cmp	r3, #0
 8006228:	bf14      	ite	ne
 800622a:	2301      	movne	r3, #1
 800622c:	2300      	moveq	r3, #0
 800622e:	b2db      	uxtb	r3, r3
 8006230:	2b00      	cmp	r3, #0
 8006232:	d003      	beq.n	800623c <VL53L0X_SetDeviceMode+0x40>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	78fa      	ldrb	r2, [r7, #3]
 8006238:	741a      	strb	r2, [r3, #16]
		break;
 800623a:	e001      	b.n	8006240 <VL53L0X_SetDeviceMode+0x44>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800623c:	23f8      	movs	r3, #248	@ 0xf8
 800623e:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006240:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006244:	4618      	mov	r0, r3
 8006246:	3714      	adds	r7, #20
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr
 8006250:	0030000b 	.word	0x0030000b

08006254 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8006254:	b480      	push	{r7}
 8006256:	b085      	sub	sp, #20
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800625e:	2300      	movs	r3, #0
 8006260:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	7c1a      	ldrb	r2, [r3, #16]
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800626a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800626e:	4618      	mov	r0, r3
 8006270:	3714      	adds	r7, #20
 8006272:	46bd      	mov	sp, r7
 8006274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006278:	4770      	bx	lr

0800627a <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 800627a:	b580      	push	{r7, lr}
 800627c:	b084      	sub	sp, #16
 800627e:	af00      	add	r7, sp, #0
 8006280:	6078      	str	r0, [r7, #4]
 8006282:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006284:	2300      	movs	r3, #0
 8006286:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8006288:	683a      	ldr	r2, [r7, #0]
 800628a:	2109      	movs	r1, #9
 800628c:	6878      	ldr	r0, [r7, #4]
 800628e:	f004 f87f 	bl	800a390 <VL53L0X_RdByte>
 8006292:	4603      	mov	r3, r0
 8006294:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8006296:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d106      	bne.n	80062ac <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	781b      	ldrb	r3, [r3, #0]
 80062a2:	f003 0301 	and.w	r3, r3, #1
 80062a6:	b2da      	uxtb	r2, r3
 80062a8:	683b      	ldr	r3, [r7, #0]
 80062aa:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80062ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	3710      	adds	r7, #16
 80062b4:	46bd      	mov	sp, r7
 80062b6:	bd80      	pop	{r7, pc}

080062b8 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b084      	sub	sp, #16
 80062bc:	af00      	add	r7, sp, #0
 80062be:	6078      	str	r0, [r7, #4]
 80062c0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80062c2:	2300      	movs	r3, #0
 80062c4:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 80062c6:	6839      	ldr	r1, [r7, #0]
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	f002 ff38 	bl	800913e <VL53L0X_set_measurement_timing_budget_micro_seconds>
 80062ce:	4603      	mov	r3, r0
 80062d0:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 80062d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3710      	adds	r7, #16
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}

080062de <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80062de:	b580      	push	{r7, lr}
 80062e0:	b084      	sub	sp, #16
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	6078      	str	r0, [r7, #4]
 80062e6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80062e8:	2300      	movs	r3, #0
 80062ea:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 80062ec:	6839      	ldr	r1, [r7, #0]
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	f003 f805 	bl	80092fe <VL53L0X_get_measurement_timing_budget_micro_seconds>
 80062f4:	4603      	mov	r3, r0
 80062f6:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 80062f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80062fc:	4618      	mov	r0, r3
 80062fe:	3710      	adds	r7, #16
 8006300:	46bd      	mov	sp, r7
 8006302:	bd80      	pop	{r7, pc}

08006304 <VL53L0X_GetVcselPulsePeriod>:
	return Status;
}

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b086      	sub	sp, #24
 8006308:	af00      	add	r7, sp, #0
 800630a:	60f8      	str	r0, [r7, #12]
 800630c:	460b      	mov	r3, r1
 800630e:	607a      	str	r2, [r7, #4]
 8006310:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006312:	2300      	movs	r3, #0
 8006314:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8006316:	7afb      	ldrb	r3, [r7, #11]
 8006318:	687a      	ldr	r2, [r7, #4]
 800631a:	4619      	mov	r1, r3
 800631c:	68f8      	ldr	r0, [r7, #12]
 800631e:	f002 fed7 	bl	80090d0 <VL53L0X_get_vcsel_pulse_period>
 8006322:	4603      	mov	r3, r0
 8006324:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8006326:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800632a:	4618      	mov	r0, r3
 800632c:	3718      	adds	r7, #24
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
	...

08006334 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8006334:	b580      	push	{r7, lr}
 8006336:	b086      	sub	sp, #24
 8006338:	af00      	add	r7, sp, #0
 800633a:	6078      	str	r0, [r7, #4]
 800633c:	460b      	mov	r3, r1
 800633e:	70fb      	strb	r3, [r7, #3]
 8006340:	4613      	mov	r3, r2
 8006342:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006344:	2300      	movs	r3, #0
 8006346:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8006348:	2300      	movs	r3, #0
 800634a:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 800634c:	2300      	movs	r3, #0
 800634e:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8006350:	f107 030f 	add.w	r3, r7, #15
 8006354:	461a      	mov	r2, r3
 8006356:	2101      	movs	r1, #1
 8006358:	6878      	ldr	r0, [r7, #4]
 800635a:	f004 f819 	bl	800a390 <VL53L0X_RdByte>
 800635e:	4603      	mov	r3, r0
 8006360:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 8006362:	7bfb      	ldrb	r3, [r7, #15]
 8006364:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 8006366:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d159      	bne.n	8006422 <VL53L0X_SetSequenceStepEnable+0xee>
		if (SequenceStepEnabled == 1) {
 800636e:	78bb      	ldrb	r3, [r7, #2]
 8006370:	2b01      	cmp	r3, #1
 8006372:	d12b      	bne.n	80063cc <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8006374:	78fb      	ldrb	r3, [r7, #3]
 8006376:	2b04      	cmp	r3, #4
 8006378:	d825      	bhi.n	80063c6 <VL53L0X_SetSequenceStepEnable+0x92>
 800637a:	a201      	add	r2, pc, #4	@ (adr r2, 8006380 <VL53L0X_SetSequenceStepEnable+0x4c>)
 800637c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006380:	08006395 	.word	0x08006395
 8006384:	0800639f 	.word	0x0800639f
 8006388:	080063a9 	.word	0x080063a9
 800638c:	080063b3 	.word	0x080063b3
 8006390:	080063bd 	.word	0x080063bd
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8006394:	7dbb      	ldrb	r3, [r7, #22]
 8006396:	f043 0310 	orr.w	r3, r3, #16
 800639a:	75bb      	strb	r3, [r7, #22]
				break;
 800639c:	e041      	b.n	8006422 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 800639e:	7dbb      	ldrb	r3, [r7, #22]
 80063a0:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 80063a4:	75bb      	strb	r3, [r7, #22]
				break;
 80063a6:	e03c      	b.n	8006422 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 80063a8:	7dbb      	ldrb	r3, [r7, #22]
 80063aa:	f043 0304 	orr.w	r3, r3, #4
 80063ae:	75bb      	strb	r3, [r7, #22]
				break;
 80063b0:	e037      	b.n	8006422 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 80063b2:	7dbb      	ldrb	r3, [r7, #22]
 80063b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063b8:	75bb      	strb	r3, [r7, #22]
				break;
 80063ba:	e032      	b.n	8006422 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 80063bc:	7dbb      	ldrb	r3, [r7, #22]
 80063be:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80063c2:	75bb      	strb	r3, [r7, #22]
				break;
 80063c4:	e02d      	b.n	8006422 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80063c6:	23fc      	movs	r3, #252	@ 0xfc
 80063c8:	75fb      	strb	r3, [r7, #23]
 80063ca:	e02a      	b.n	8006422 <VL53L0X_SetSequenceStepEnable+0xee>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 80063cc:	78fb      	ldrb	r3, [r7, #3]
 80063ce:	2b04      	cmp	r3, #4
 80063d0:	d825      	bhi.n	800641e <VL53L0X_SetSequenceStepEnable+0xea>
 80063d2:	a201      	add	r2, pc, #4	@ (adr r2, 80063d8 <VL53L0X_SetSequenceStepEnable+0xa4>)
 80063d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063d8:	080063ed 	.word	0x080063ed
 80063dc:	080063f7 	.word	0x080063f7
 80063e0:	08006401 	.word	0x08006401
 80063e4:	0800640b 	.word	0x0800640b
 80063e8:	08006415 	.word	0x08006415
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 80063ec:	7dbb      	ldrb	r3, [r7, #22]
 80063ee:	f023 0310 	bic.w	r3, r3, #16
 80063f2:	75bb      	strb	r3, [r7, #22]
				break;
 80063f4:	e015      	b.n	8006422 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 80063f6:	7dbb      	ldrb	r3, [r7, #22]
 80063f8:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 80063fc:	75bb      	strb	r3, [r7, #22]
				break;
 80063fe:	e010      	b.n	8006422 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8006400:	7dbb      	ldrb	r3, [r7, #22]
 8006402:	f023 0304 	bic.w	r3, r3, #4
 8006406:	75bb      	strb	r3, [r7, #22]
				break;
 8006408:	e00b      	b.n	8006422 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 800640a:	7dbb      	ldrb	r3, [r7, #22]
 800640c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006410:	75bb      	strb	r3, [r7, #22]
				break;
 8006412:	e006      	b.n	8006422 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 8006414:	7dbb      	ldrb	r3, [r7, #22]
 8006416:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800641a:	75bb      	strb	r3, [r7, #22]
				break;
 800641c:	e001      	b.n	8006422 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800641e:	23fc      	movs	r3, #252	@ 0xfc
 8006420:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 8006422:	7bfb      	ldrb	r3, [r7, #15]
 8006424:	7dba      	ldrb	r2, [r7, #22]
 8006426:	429a      	cmp	r2, r3
 8006428:	d01e      	beq.n	8006468 <VL53L0X_SetSequenceStepEnable+0x134>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 800642a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d107      	bne.n	8006442 <VL53L0X_SetSequenceStepEnable+0x10e>
			Status = VL53L0X_WrByte(Dev,
 8006432:	7dbb      	ldrb	r3, [r7, #22]
 8006434:	461a      	mov	r2, r3
 8006436:	2101      	movs	r1, #1
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	f003 ff27 	bl	800a28c <VL53L0X_WrByte>
 800643e:	4603      	mov	r3, r0
 8006440:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 8006442:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d103      	bne.n	8006452 <VL53L0X_SetSequenceStepEnable+0x11e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	7dba      	ldrb	r2, [r7, #22]
 800644e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 8006452:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d106      	bne.n	8006468 <VL53L0X_SetSequenceStepEnable+0x134>
			VL53L0X_GETPARAMETERFIELD(Dev,
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	695b      	ldr	r3, [r3, #20]
 800645e:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8006460:	6939      	ldr	r1, [r7, #16]
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f7ff ff28 	bl	80062b8 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8006468:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800646c:	4618      	mov	r0, r3
 800646e:	3718      	adds	r7, #24
 8006470:	46bd      	mov	sp, r7
 8006472:	bd80      	pop	{r7, pc}

08006474 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8006474:	b480      	push	{r7}
 8006476:	b087      	sub	sp, #28
 8006478:	af00      	add	r7, sp, #0
 800647a:	60f8      	str	r0, [r7, #12]
 800647c:	607b      	str	r3, [r7, #4]
 800647e:	460b      	mov	r3, r1
 8006480:	72fb      	strb	r3, [r7, #11]
 8006482:	4613      	mov	r3, r2
 8006484:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006486:	2300      	movs	r3, #0
 8006488:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2200      	movs	r2, #0
 800648e:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8006490:	7afb      	ldrb	r3, [r7, #11]
 8006492:	2b04      	cmp	r3, #4
 8006494:	d836      	bhi.n	8006504 <sequence_step_enabled+0x90>
 8006496:	a201      	add	r2, pc, #4	@ (adr r2, 800649c <sequence_step_enabled+0x28>)
 8006498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800649c:	080064b1 	.word	0x080064b1
 80064a0:	080064c3 	.word	0x080064c3
 80064a4:	080064d5 	.word	0x080064d5
 80064a8:	080064e7 	.word	0x080064e7
 80064ac:	080064f9 	.word	0x080064f9
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 80064b0:	7abb      	ldrb	r3, [r7, #10]
 80064b2:	111b      	asrs	r3, r3, #4
 80064b4:	b2db      	uxtb	r3, r3
 80064b6:	f003 0301 	and.w	r3, r3, #1
 80064ba:	b2da      	uxtb	r2, r3
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	701a      	strb	r2, [r3, #0]
		break;
 80064c0:	e022      	b.n	8006508 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 80064c2:	7abb      	ldrb	r3, [r7, #10]
 80064c4:	10db      	asrs	r3, r3, #3
 80064c6:	b2db      	uxtb	r3, r3
 80064c8:	f003 0301 	and.w	r3, r3, #1
 80064cc:	b2da      	uxtb	r2, r3
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	701a      	strb	r2, [r3, #0]
		break;
 80064d2:	e019      	b.n	8006508 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 80064d4:	7abb      	ldrb	r3, [r7, #10]
 80064d6:	109b      	asrs	r3, r3, #2
 80064d8:	b2db      	uxtb	r3, r3
 80064da:	f003 0301 	and.w	r3, r3, #1
 80064de:	b2da      	uxtb	r2, r3
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	701a      	strb	r2, [r3, #0]
		break;
 80064e4:	e010      	b.n	8006508 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 80064e6:	7abb      	ldrb	r3, [r7, #10]
 80064e8:	119b      	asrs	r3, r3, #6
 80064ea:	b2db      	uxtb	r3, r3
 80064ec:	f003 0301 	and.w	r3, r3, #1
 80064f0:	b2da      	uxtb	r2, r3
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	701a      	strb	r2, [r3, #0]
		break;
 80064f6:	e007      	b.n	8006508 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80064f8:	7abb      	ldrb	r3, [r7, #10]
 80064fa:	09db      	lsrs	r3, r3, #7
 80064fc:	b2da      	uxtb	r2, r3
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	701a      	strb	r2, [r3, #0]
		break;
 8006502:	e001      	b.n	8006508 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006504:	23fc      	movs	r3, #252	@ 0xfc
 8006506:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006508:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800650c:	4618      	mov	r0, r3
 800650e:	371c      	adds	r7, #28
 8006510:	46bd      	mov	sp, r7
 8006512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006516:	4770      	bx	lr

08006518 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b084      	sub	sp, #16
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
 8006520:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006522:	2300      	movs	r3, #0
 8006524:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 8006526:	2300      	movs	r3, #0
 8006528:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800652a:	f107 030e 	add.w	r3, r7, #14
 800652e:	461a      	mov	r2, r3
 8006530:	2101      	movs	r1, #1
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f003 ff2c 	bl	800a390 <VL53L0X_RdByte>
 8006538:	4603      	mov	r3, r0
 800653a:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 800653c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d107      	bne.n	8006554 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8006544:	7bba      	ldrb	r2, [r7, #14]
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	2100      	movs	r1, #0
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f7ff ff92 	bl	8006474 <sequence_step_enabled>
 8006550:	4603      	mov	r3, r0
 8006552:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006554:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d108      	bne.n	800656e <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 800655c:	7bba      	ldrb	r2, [r7, #14]
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	3302      	adds	r3, #2
 8006562:	2101      	movs	r1, #1
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	f7ff ff85 	bl	8006474 <sequence_step_enabled>
 800656a:	4603      	mov	r3, r0
 800656c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800656e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d108      	bne.n	8006588 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8006576:	7bba      	ldrb	r2, [r7, #14]
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	3301      	adds	r3, #1
 800657c:	2102      	movs	r1, #2
 800657e:	6878      	ldr	r0, [r7, #4]
 8006580:	f7ff ff78 	bl	8006474 <sequence_step_enabled>
 8006584:	4603      	mov	r3, r0
 8006586:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006588:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800658c:	2b00      	cmp	r3, #0
 800658e:	d108      	bne.n	80065a2 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8006590:	7bba      	ldrb	r2, [r7, #14]
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	3303      	adds	r3, #3
 8006596:	2103      	movs	r1, #3
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f7ff ff6b 	bl	8006474 <sequence_step_enabled>
 800659e:	4603      	mov	r3, r0
 80065a0:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80065a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d108      	bne.n	80065bc <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 80065aa:	7bba      	ldrb	r2, [r7, #14]
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	3304      	adds	r3, #4
 80065b0:	2104      	movs	r1, #4
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f7ff ff5e 	bl	8006474 <sequence_step_enabled>
 80065b8:	4603      	mov	r3, r0
 80065ba:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80065bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3710      	adds	r7, #16
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}

080065c8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b084      	sub	sp, #16
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80065d2:	2300      	movs	r3, #0
 80065d4:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 80065d6:	f107 030c 	add.w	r3, r7, #12
 80065da:	461a      	mov	r2, r3
 80065dc:	21f8      	movs	r1, #248	@ 0xf8
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f003 ff00 	bl	800a3e4 <VL53L0X_RdWord>
 80065e4:	4603      	mov	r3, r0
 80065e6:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 80065e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d108      	bne.n	8006602 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 80065f0:	f107 0308 	add.w	r3, r7, #8
 80065f4:	461a      	mov	r2, r3
 80065f6:	2104      	movs	r1, #4
 80065f8:	6878      	ldr	r0, [r7, #4]
 80065fa:	f003 ff29 	bl	800a450 <VL53L0X_RdDWord>
 80065fe:	4603      	mov	r3, r0
 8006600:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006602:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d10c      	bne.n	8006624 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 800660a:	89bb      	ldrh	r3, [r7, #12]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d005      	beq.n	800661c <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	89ba      	ldrh	r2, [r7, #12]
 8006614:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006624:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006628:	4618      	mov	r0, r3
 800662a:	3710      	adds	r7, #16
 800662c:	46bd      	mov	sp, r7
 800662e:	bd80      	pop	{r7, pc}

08006630 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8006630:	b480      	push	{r7}
 8006632:	b085      	sub	sp, #20
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800663a:	2300      	movs	r3, #0
 800663c:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	7f1b      	ldrb	r3, [r3, #28]
 8006642:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	7bba      	ldrb	r2, [r7, #14]
 8006648:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800664a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800664e:	4618      	mov	r0, r3
 8006650:	3714      	adds	r7, #20
 8006652:	46bd      	mov	sp, r7
 8006654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006658:	4770      	bx	lr

0800665a <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 800665a:	b580      	push	{r7, lr}
 800665c:	b086      	sub	sp, #24
 800665e:	af00      	add	r7, sp, #0
 8006660:	6078      	str	r0, [r7, #4]
 8006662:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006664:	2300      	movs	r3, #0
 8006666:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8006668:	f107 030e 	add.w	r3, r7, #14
 800666c:	461a      	mov	r2, r3
 800666e:	2120      	movs	r1, #32
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f003 feb7 	bl	800a3e4 <VL53L0X_RdWord>
 8006676:	4603      	mov	r3, r0
 8006678:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 800667a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d118      	bne.n	80066b4 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8006682:	89fb      	ldrh	r3, [r7, #14]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d109      	bne.n	800669c <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6a1b      	ldr	r3, [r3, #32]
 800668c:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	693a      	ldr	r2, [r7, #16]
 8006692:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2200      	movs	r2, #0
 8006698:	771a      	strb	r2, [r3, #28]
 800669a:	e00b      	b.n	80066b4 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 800669c:	89fb      	ldrh	r3, [r7, #14]
 800669e:	00db      	lsls	r3, r3, #3
 80066a0:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	693a      	ldr	r2, [r7, #16]
 80066a6:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	693a      	ldr	r2, [r7, #16]
 80066ac:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2201      	movs	r2, #1
 80066b2:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80066b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80066b8:	4618      	mov	r0, r3
 80066ba:	3718      	adds	r7, #24
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}

080066c0 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b086      	sub	sp, #24
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	460b      	mov	r3, r1
 80066ca:	807b      	strh	r3, [r7, #2]
 80066cc:	4613      	mov	r3, r2
 80066ce:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80066d0:	2300      	movs	r3, #0
 80066d2:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 80066d4:	2300      	movs	r3, #0
 80066d6:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 80066d8:	2300      	movs	r3, #0
 80066da:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 80066dc:	2300      	movs	r3, #0
 80066de:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 80066e0:	887b      	ldrh	r3, [r7, #2]
 80066e2:	2b05      	cmp	r3, #5
 80066e4:	d902      	bls.n	80066ec <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80066e6:	23fc      	movs	r3, #252	@ 0xfc
 80066e8:	75fb      	strb	r3, [r7, #23]
 80066ea:	e05b      	b.n	80067a4 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 80066ec:	787b      	ldrb	r3, [r7, #1]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d106      	bne.n	8006700 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 80066f2:	2300      	movs	r3, #0
 80066f4:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 80066f6:	2300      	movs	r3, #0
 80066f8:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 80066fa:	2301      	movs	r3, #1
 80066fc:	73bb      	strb	r3, [r7, #14]
 80066fe:	e00a      	b.n	8006716 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006700:	887b      	ldrh	r3, [r7, #2]
 8006702:	687a      	ldr	r2, [r7, #4]
 8006704:	330c      	adds	r3, #12
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	4413      	add	r3, r2
 800670a:	685b      	ldr	r3, [r3, #4]
 800670c:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 800670e:	2300      	movs	r3, #0
 8006710:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 8006712:	2301      	movs	r3, #1
 8006714:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 8006716:	887b      	ldrh	r3, [r7, #2]
 8006718:	2b05      	cmp	r3, #5
 800671a:	d841      	bhi.n	80067a0 <VL53L0X_SetLimitCheckEnable+0xe0>
 800671c:	a201      	add	r2, pc, #4	@ (adr r2, 8006724 <VL53L0X_SetLimitCheckEnable+0x64>)
 800671e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006722:	bf00      	nop
 8006724:	0800673d 	.word	0x0800673d
 8006728:	08006747 	.word	0x08006747
 800672c:	0800675d 	.word	0x0800675d
 8006730:	08006767 	.word	0x08006767
 8006734:	08006771 	.word	0x08006771
 8006738:	08006789 	.word	0x08006789

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	7bfa      	ldrb	r2, [r7, #15]
 8006740:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8006744:	e02e      	b.n	80067a4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800674a:	b29b      	uxth	r3, r3
 800674c:	461a      	mov	r2, r3
 800674e:	2144      	movs	r1, #68	@ 0x44
 8006750:	6878      	ldr	r0, [r7, #4]
 8006752:	f003 fdbf 	bl	800a2d4 <VL53L0X_WrWord>
 8006756:	4603      	mov	r3, r0
 8006758:	75fb      	strb	r3, [r7, #23]

			break;
 800675a:	e023      	b.n	80067a4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	7bfa      	ldrb	r2, [r7, #15]
 8006760:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8006764:	e01e      	b.n	80067a4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	7bfa      	ldrb	r2, [r7, #15]
 800676a:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 800676e:	e019      	b.n	80067a4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8006770:	7bbb      	ldrb	r3, [r7, #14]
 8006772:	005b      	lsls	r3, r3, #1
 8006774:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8006776:	7b7b      	ldrb	r3, [r7, #13]
 8006778:	22fe      	movs	r2, #254	@ 0xfe
 800677a:	2160      	movs	r1, #96	@ 0x60
 800677c:	6878      	ldr	r0, [r7, #4]
 800677e:	f003 fdd3 	bl	800a328 <VL53L0X_UpdateByte>
 8006782:	4603      	mov	r3, r0
 8006784:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8006786:	e00d      	b.n	80067a4 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8006788:	7bbb      	ldrb	r3, [r7, #14]
 800678a:	011b      	lsls	r3, r3, #4
 800678c:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800678e:	7b7b      	ldrb	r3, [r7, #13]
 8006790:	22ef      	movs	r2, #239	@ 0xef
 8006792:	2160      	movs	r1, #96	@ 0x60
 8006794:	6878      	ldr	r0, [r7, #4]
 8006796:	f003 fdc7 	bl	800a328 <VL53L0X_UpdateByte>
 800679a:	4603      	mov	r3, r0
 800679c:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 800679e:	e001      	b.n	80067a4 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80067a0:	23fc      	movs	r3, #252	@ 0xfc
 80067a2:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80067a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d10f      	bne.n	80067cc <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 80067ac:	787b      	ldrb	r3, [r7, #1]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d106      	bne.n	80067c0 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80067b2:	887b      	ldrh	r3, [r7, #2]
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	4413      	add	r3, r2
 80067b8:	2200      	movs	r2, #0
 80067ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 80067be:	e005      	b.n	80067cc <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80067c0:	887b      	ldrh	r3, [r7, #2]
 80067c2:	687a      	ldr	r2, [r7, #4]
 80067c4:	4413      	add	r3, r2
 80067c6:	2201      	movs	r2, #1
 80067c8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80067cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3718      	adds	r7, #24
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}

080067d8 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 80067d8:	b480      	push	{r7}
 80067da:	b087      	sub	sp, #28
 80067dc:	af00      	add	r7, sp, #0
 80067de:	60f8      	str	r0, [r7, #12]
 80067e0:	460b      	mov	r3, r1
 80067e2:	607a      	str	r2, [r7, #4]
 80067e4:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80067e6:	2300      	movs	r3, #0
 80067e8:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 80067ea:	897b      	ldrh	r3, [r7, #10]
 80067ec:	2b05      	cmp	r3, #5
 80067ee:	d905      	bls.n	80067fc <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80067f0:	23fc      	movs	r3, #252	@ 0xfc
 80067f2:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	701a      	strb	r2, [r3, #0]
 80067fa:	e008      	b.n	800680e <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80067fc:	897b      	ldrh	r3, [r7, #10]
 80067fe:	68fa      	ldr	r2, [r7, #12]
 8006800:	4413      	add	r3, r2
 8006802:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006806:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	7dba      	ldrb	r2, [r7, #22]
 800680c:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800680e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006812:	4618      	mov	r0, r3
 8006814:	371c      	adds	r7, #28
 8006816:	46bd      	mov	sp, r7
 8006818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800681c:	4770      	bx	lr
	...

08006820 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b086      	sub	sp, #24
 8006824:	af00      	add	r7, sp, #0
 8006826:	60f8      	str	r0, [r7, #12]
 8006828:	460b      	mov	r3, r1
 800682a:	607a      	str	r2, [r7, #4]
 800682c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800682e:	2300      	movs	r3, #0
 8006830:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8006832:	897b      	ldrh	r3, [r7, #10]
 8006834:	68fa      	ldr	r2, [r7, #12]
 8006836:	4413      	add	r3, r2
 8006838:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800683c:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 800683e:	7dbb      	ldrb	r3, [r7, #22]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d107      	bne.n	8006854 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006844:	897b      	ldrh	r3, [r7, #10]
 8006846:	68fa      	ldr	r2, [r7, #12]
 8006848:	330c      	adds	r3, #12
 800684a:	009b      	lsls	r3, r3, #2
 800684c:	4413      	add	r3, r2
 800684e:	687a      	ldr	r2, [r7, #4]
 8006850:	605a      	str	r2, [r3, #4]
 8006852:	e040      	b.n	80068d6 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8006854:	897b      	ldrh	r3, [r7, #10]
 8006856:	2b05      	cmp	r3, #5
 8006858:	d830      	bhi.n	80068bc <VL53L0X_SetLimitCheckValue+0x9c>
 800685a:	a201      	add	r2, pc, #4	@ (adr r2, 8006860 <VL53L0X_SetLimitCheckValue+0x40>)
 800685c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006860:	08006879 	.word	0x08006879
 8006864:	08006881 	.word	0x08006881
 8006868:	08006897 	.word	0x08006897
 800686c:	0800689f 	.word	0x0800689f
 8006870:	080068a7 	.word	0x080068a7
 8006874:	080068a7 	.word	0x080068a7

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	687a      	ldr	r2, [r7, #4]
 800687c:	635a      	str	r2, [r3, #52]	@ 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 800687e:	e01f      	b.n	80068c0 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8006884:	b29b      	uxth	r3, r3
 8006886:	461a      	mov	r2, r3
 8006888:	2144      	movs	r1, #68	@ 0x44
 800688a:	68f8      	ldr	r0, [r7, #12]
 800688c:	f003 fd22 	bl	800a2d4 <VL53L0X_WrWord>
 8006890:	4603      	mov	r3, r0
 8006892:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8006894:	e014      	b.n	80068c0 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	687a      	ldr	r2, [r7, #4]
 800689a:	63da      	str	r2, [r3, #60]	@ 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 800689c:	e010      	b.n	80068c0 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	687a      	ldr	r2, [r7, #4]
 80068a2:	641a      	str	r2, [r3, #64]	@ 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 80068a4:	e00c      	b.n	80068c0 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	461a      	mov	r2, r3
 80068ae:	2164      	movs	r1, #100	@ 0x64
 80068b0:	68f8      	ldr	r0, [r7, #12]
 80068b2:	f003 fd0f 	bl	800a2d4 <VL53L0X_WrWord>
 80068b6:	4603      	mov	r3, r0
 80068b8:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 80068ba:	e001      	b.n	80068c0 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80068bc:	23fc      	movs	r3, #252	@ 0xfc
 80068be:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 80068c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d106      	bne.n	80068d6 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80068c8:	897b      	ldrh	r3, [r7, #10]
 80068ca:	68fa      	ldr	r2, [r7, #12]
 80068cc:	330c      	adds	r3, #12
 80068ce:	009b      	lsls	r3, r3, #2
 80068d0:	4413      	add	r3, r2
 80068d2:	687a      	ldr	r2, [r7, #4]
 80068d4:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80068d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80068da:	4618      	mov	r0, r3
 80068dc:	3718      	adds	r7, #24
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd80      	pop	{r7, pc}
 80068e2:	bf00      	nop

080068e4 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b088      	sub	sp, #32
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	60f8      	str	r0, [r7, #12]
 80068ec:	460b      	mov	r3, r1
 80068ee:	607a      	str	r2, [r7, #4]
 80068f0:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80068f2:	2300      	movs	r3, #0
 80068f4:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 80068f6:	2300      	movs	r3, #0
 80068f8:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 80068fa:	897b      	ldrh	r3, [r7, #10]
 80068fc:	2b05      	cmp	r3, #5
 80068fe:	d847      	bhi.n	8006990 <VL53L0X_GetLimitCheckValue+0xac>
 8006900:	a201      	add	r2, pc, #4	@ (adr r2, 8006908 <VL53L0X_GetLimitCheckValue+0x24>)
 8006902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006906:	bf00      	nop
 8006908:	08006921 	.word	0x08006921
 800690c:	0800692d 	.word	0x0800692d
 8006910:	08006953 	.word	0x08006953
 8006914:	0800695f 	.word	0x0800695f
 8006918:	0800696b 	.word	0x0800696b
 800691c:	0800696b 	.word	0x0800696b

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006924:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 8006926:	2300      	movs	r3, #0
 8006928:	77bb      	strb	r3, [r7, #30]
		break;
 800692a:	e033      	b.n	8006994 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800692c:	f107 0316 	add.w	r3, r7, #22
 8006930:	461a      	mov	r2, r3
 8006932:	2144      	movs	r1, #68	@ 0x44
 8006934:	68f8      	ldr	r0, [r7, #12]
 8006936:	f003 fd55 	bl	800a3e4 <VL53L0X_RdWord>
 800693a:	4603      	mov	r3, r0
 800693c:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800693e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d102      	bne.n	800694c <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8006946:	8afb      	ldrh	r3, [r7, #22]
 8006948:	025b      	lsls	r3, r3, #9
 800694a:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 800694c:	2301      	movs	r3, #1
 800694e:	77bb      	strb	r3, [r7, #30]
		break;
 8006950:	e020      	b.n	8006994 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006956:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8006958:	2300      	movs	r3, #0
 800695a:	77bb      	strb	r3, [r7, #30]
		break;
 800695c:	e01a      	b.n	8006994 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006962:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8006964:	2300      	movs	r3, #0
 8006966:	77bb      	strb	r3, [r7, #30]
		break;
 8006968:	e014      	b.n	8006994 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800696a:	f107 0316 	add.w	r3, r7, #22
 800696e:	461a      	mov	r2, r3
 8006970:	2164      	movs	r1, #100	@ 0x64
 8006972:	68f8      	ldr	r0, [r7, #12]
 8006974:	f003 fd36 	bl	800a3e4 <VL53L0X_RdWord>
 8006978:	4603      	mov	r3, r0
 800697a:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800697c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d102      	bne.n	800698a <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8006984:	8afb      	ldrh	r3, [r7, #22]
 8006986:	025b      	lsls	r3, r3, #9
 8006988:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 800698a:	2300      	movs	r3, #0
 800698c:	77bb      	strb	r3, [r7, #30]
		break;
 800698e:	e001      	b.n	8006994 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006990:	23fc      	movs	r3, #252	@ 0xfc
 8006992:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006994:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d12a      	bne.n	80069f2 <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 800699c:	7fbb      	ldrb	r3, [r7, #30]
 800699e:	2b01      	cmp	r3, #1
 80069a0:	d124      	bne.n	80069ec <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 80069a2:	69bb      	ldr	r3, [r7, #24]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d110      	bne.n	80069ca <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 80069a8:	897b      	ldrh	r3, [r7, #10]
 80069aa:	68fa      	ldr	r2, [r7, #12]
 80069ac:	330c      	adds	r3, #12
 80069ae:	009b      	lsls	r3, r3, #2
 80069b0:	4413      	add	r3, r2
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	69ba      	ldr	r2, [r7, #24]
 80069ba:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80069bc:	897b      	ldrh	r3, [r7, #10]
 80069be:	68fa      	ldr	r2, [r7, #12]
 80069c0:	4413      	add	r3, r2
 80069c2:	2200      	movs	r2, #0
 80069c4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 80069c8:	e013      	b.n	80069f2 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	69ba      	ldr	r2, [r7, #24]
 80069ce:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80069d0:	897b      	ldrh	r3, [r7, #10]
 80069d2:	68fa      	ldr	r2, [r7, #12]
 80069d4:	330c      	adds	r3, #12
 80069d6:	009b      	lsls	r3, r3, #2
 80069d8:	4413      	add	r3, r2
 80069da:	69ba      	ldr	r2, [r7, #24]
 80069dc:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80069de:	897b      	ldrh	r3, [r7, #10]
 80069e0:	68fa      	ldr	r2, [r7, #12]
 80069e2:	4413      	add	r3, r2
 80069e4:	2201      	movs	r2, #1
 80069e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 80069ea:	e002      	b.n	80069f2 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	69ba      	ldr	r2, [r7, #24]
 80069f0:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80069f2:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3720      	adds	r7, #32
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
 80069fe:	bf00      	nop

08006a00 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8006a0e:	f107 030e 	add.w	r3, r7, #14
 8006a12:	461a      	mov	r2, r3
 8006a14:	2101      	movs	r1, #1
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f003 fcba 	bl	800a390 <VL53L0X_RdByte>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 8006a20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d10e      	bne.n	8006a46 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 8006a28:	7bba      	ldrb	r2, [r7, #14]
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		if (data & (0x01 << 7))
 8006a30:	7bbb      	ldrb	r3, [r7, #14]
 8006a32:	b25b      	sxtb	r3, r3
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	da03      	bge.n	8006a40 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	701a      	strb	r2, [r3, #0]
 8006a3e:	e002      	b.n	8006a46 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	2200      	movs	r2, #0
 8006a44:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8006a46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d104      	bne.n	8006a58 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	781a      	ldrb	r2, [r3, #0]
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006a58:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3710      	adds	r7, #16
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}

08006a64 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b084      	sub	sp, #16
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8006a70:	f107 030e 	add.w	r3, r7, #14
 8006a74:	4619      	mov	r1, r3
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f7ff fbec 	bl	8006254 <VL53L0X_GetDeviceMode>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8006a80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d107      	bne.n	8006a98 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8006a88:	7bbb      	ldrb	r3, [r7, #14]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d104      	bne.n	8006a98 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f000 f882 	bl	8006b98 <VL53L0X_StartMeasurement>
 8006a94:	4603      	mov	r3, r0
 8006a96:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8006a98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d104      	bne.n	8006aaa <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	f001 fb09 	bl	80080b8 <VL53L0X_measurement_poll_for_completion>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8006aaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d106      	bne.n	8006ac0 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8006ab2:	7bbb      	ldrb	r3, [r7, #14]
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d103      	bne.n	8006ac0 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2203      	movs	r2, #3
 8006abc:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8006ac0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3710      	adds	r7, #16
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}

08006acc <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b086      	sub	sp, #24
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
 8006ad4:	460b      	mov	r3, r1
 8006ad6:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8006ae2:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 8006ae4:	7dbb      	ldrb	r3, [r7, #22]
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	d005      	beq.n	8006af6 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8006aea:	7dbb      	ldrb	r3, [r7, #22]
 8006aec:	2b02      	cmp	r3, #2
 8006aee:	d002      	beq.n	8006af6 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8006af0:	7dbb      	ldrb	r3, [r7, #22]
 8006af2:	2b03      	cmp	r3, #3
 8006af4:	d147      	bne.n	8006b86 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 8006af6:	f107 030c 	add.w	r3, r7, #12
 8006afa:	f107 0210 	add.w	r2, r7, #16
 8006afe:	2101      	movs	r1, #1
 8006b00:	6878      	ldr	r0, [r7, #4]
 8006b02:	f000 fbb9 	bl	8007278 <VL53L0X_GetInterruptThresholds>
 8006b06:	4603      	mov	r3, r0
 8006b08:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8006b10:	d803      	bhi.n	8006b1a <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 8006b12:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 8006b14:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8006b18:	d935      	bls.n	8006b86 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8006b1a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d131      	bne.n	8006b86 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 8006b22:	78fb      	ldrb	r3, [r7, #3]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d006      	beq.n	8006b36 <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8006b28:	491a      	ldr	r1, [pc, #104]	@ (8006b94 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8006b2a:	6878      	ldr	r0, [r7, #4]
 8006b2c:	f002 fc98 	bl	8009460 <VL53L0X_load_tuning_settings>
 8006b30:	4603      	mov	r3, r0
 8006b32:	75fb      	strb	r3, [r7, #23]
 8006b34:	e027      	b.n	8006b86 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8006b36:	2204      	movs	r2, #4
 8006b38:	21ff      	movs	r1, #255	@ 0xff
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f003 fba6 	bl	800a28c <VL53L0X_WrByte>
 8006b40:	4603      	mov	r3, r0
 8006b42:	461a      	mov	r2, r3
 8006b44:	7dfb      	ldrb	r3, [r7, #23]
 8006b46:	4313      	orrs	r3, r2
 8006b48:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	2170      	movs	r1, #112	@ 0x70
 8006b4e:	6878      	ldr	r0, [r7, #4]
 8006b50:	f003 fb9c 	bl	800a28c <VL53L0X_WrByte>
 8006b54:	4603      	mov	r3, r0
 8006b56:	461a      	mov	r2, r3
 8006b58:	7dfb      	ldrb	r3, [r7, #23]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006b5e:	2200      	movs	r2, #0
 8006b60:	21ff      	movs	r1, #255	@ 0xff
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f003 fb92 	bl	800a28c <VL53L0X_WrByte>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	461a      	mov	r2, r3
 8006b6c:	7dfb      	ldrb	r3, [r7, #23]
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8006b72:	2200      	movs	r2, #0
 8006b74:	2180      	movs	r1, #128	@ 0x80
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f003 fb88 	bl	800a28c <VL53L0X_WrByte>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	461a      	mov	r2, r3
 8006b80:	7dfb      	ldrb	r3, [r7, #23]
 8006b82:	4313      	orrs	r3, r2
 8006b84:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 8006b86:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8006b8a:	4618      	mov	r0, r3
 8006b8c:	3718      	adds	r7, #24
 8006b8e:	46bd      	mov	sp, r7
 8006b90:	bd80      	pop	{r7, pc}
 8006b92:	bf00      	nop
 8006b94:	20000100 	.word	0x20000100

08006b98 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b086      	sub	sp, #24
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8006ba8:	f107 030e 	add.w	r3, r7, #14
 8006bac:	4619      	mov	r1, r3
 8006bae:	6878      	ldr	r0, [r7, #4]
 8006bb0:	f7ff fb50 	bl	8006254 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	2180      	movs	r1, #128	@ 0x80
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	f003 fb67 	bl	800a28c <VL53L0X_WrByte>
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	21ff      	movs	r1, #255	@ 0xff
 8006bc6:	6878      	ldr	r0, [r7, #4]
 8006bc8:	f003 fb60 	bl	800a28c <VL53L0X_WrByte>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	2100      	movs	r1, #0
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f003 fb59 	bl	800a28c <VL53L0X_WrByte>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	f893 313a 	ldrb.w	r3, [r3, #314]	@ 0x13a
 8006be4:	461a      	mov	r2, r3
 8006be6:	2191      	movs	r1, #145	@ 0x91
 8006be8:	6878      	ldr	r0, [r7, #4]
 8006bea:	f003 fb4f 	bl	800a28c <VL53L0X_WrByte>
 8006bee:	4603      	mov	r3, r0
 8006bf0:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 8006bf2:	2201      	movs	r2, #1
 8006bf4:	2100      	movs	r1, #0
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f003 fb48 	bl	800a28c <VL53L0X_WrByte>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8006c00:	2200      	movs	r2, #0
 8006c02:	21ff      	movs	r1, #255	@ 0xff
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f003 fb41 	bl	800a28c <VL53L0X_WrByte>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 8006c0e:	2200      	movs	r2, #0
 8006c10:	2180      	movs	r1, #128	@ 0x80
 8006c12:	6878      	ldr	r0, [r7, #4]
 8006c14:	f003 fb3a 	bl	800a28c <VL53L0X_WrByte>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 8006c1c:	7bbb      	ldrb	r3, [r7, #14]
 8006c1e:	2b03      	cmp	r3, #3
 8006c20:	d054      	beq.n	8006ccc <VL53L0X_StartMeasurement+0x134>
 8006c22:	2b03      	cmp	r3, #3
 8006c24:	dc6c      	bgt.n	8006d00 <VL53L0X_StartMeasurement+0x168>
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d002      	beq.n	8006c30 <VL53L0X_StartMeasurement+0x98>
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d034      	beq.n	8006c98 <VL53L0X_StartMeasurement+0x100>
 8006c2e:	e067      	b.n	8006d00 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8006c30:	2201      	movs	r2, #1
 8006c32:	2100      	movs	r1, #0
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f003 fb29 	bl	800a28c <VL53L0X_WrByte>
 8006c3a:	4603      	mov	r3, r0
 8006c3c:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8006c3e:	7bfb      	ldrb	r3, [r7, #15]
 8006c40:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8006c42:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d15d      	bne.n	8006d06 <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8006c4e:	693b      	ldr	r3, [r7, #16]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d008      	beq.n	8006c66 <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 8006c54:	f107 030d 	add.w	r3, r7, #13
 8006c58:	461a      	mov	r2, r3
 8006c5a:	2100      	movs	r1, #0
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f003 fb97 	bl	800a390 <VL53L0X_RdByte>
 8006c62:	4603      	mov	r3, r0
 8006c64:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	3301      	adds	r3, #1
 8006c6a:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8006c6c:	7b7a      	ldrb	r2, [r7, #13]
 8006c6e:	7bfb      	ldrb	r3, [r7, #15]
 8006c70:	4013      	ands	r3, r2
 8006c72:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8006c74:	7bfa      	ldrb	r2, [r7, #15]
 8006c76:	429a      	cmp	r2, r3
 8006c78:	d107      	bne.n	8006c8a <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 8006c7a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d103      	bne.n	8006c8a <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8006c88:	d3e1      	bcc.n	8006c4e <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8006c8a:	693b      	ldr	r3, [r7, #16]
 8006c8c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8006c90:	d339      	bcc.n	8006d06 <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 8006c92:	23f9      	movs	r3, #249	@ 0xf9
 8006c94:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8006c96:	e036      	b.n	8006d06 <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8006c98:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d105      	bne.n	8006cac <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8006ca0:	2101      	movs	r1, #1
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f7ff ff12 	bl	8006acc <VL53L0X_CheckAndLoadInterruptSettings>
 8006ca8:	4603      	mov	r3, r0
 8006caa:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8006cac:	2202      	movs	r2, #2
 8006cae:	2100      	movs	r1, #0
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f003 faeb 	bl	800a28c <VL53L0X_WrByte>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8006cba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d123      	bne.n	8006d0a <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	2204      	movs	r2, #4
 8006cc6:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 8006cca:	e01e      	b.n	8006d0a <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8006ccc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d105      	bne.n	8006ce0 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8006cd4:	2101      	movs	r1, #1
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f7ff fef8 	bl	8006acc <VL53L0X_CheckAndLoadInterruptSettings>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8006ce0:	2204      	movs	r2, #4
 8006ce2:	2100      	movs	r1, #0
 8006ce4:	6878      	ldr	r0, [r7, #4]
 8006ce6:	f003 fad1 	bl	800a28c <VL53L0X_WrByte>
 8006cea:	4603      	mov	r3, r0
 8006cec:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8006cee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d10b      	bne.n	8006d0e <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2204      	movs	r2, #4
 8006cfa:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 8006cfe:	e006      	b.n	8006d0e <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8006d00:	23f8      	movs	r3, #248	@ 0xf8
 8006d02:	75fb      	strb	r3, [r7, #23]
 8006d04:	e004      	b.n	8006d10 <VL53L0X_StartMeasurement+0x178>
		break;
 8006d06:	bf00      	nop
 8006d08:	e002      	b.n	8006d10 <VL53L0X_StartMeasurement+0x178>
		break;
 8006d0a:	bf00      	nop
 8006d0c:	e000      	b.n	8006d10 <VL53L0X_StartMeasurement+0x178>
		break;
 8006d0e:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8006d10:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8006d14:	4618      	mov	r0, r3
 8006d16:	3718      	adds	r7, #24
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}

08006d1c <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b084      	sub	sp, #16
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	6078      	str	r0, [r7, #4]
 8006d24:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006d26:	2300      	movs	r3, #0
 8006d28:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8006d30:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8006d32:	7bbb      	ldrb	r3, [r7, #14]
 8006d34:	2b04      	cmp	r3, #4
 8006d36:	d112      	bne.n	8006d5e <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8006d38:	f107 0308 	add.w	r3, r7, #8
 8006d3c:	4619      	mov	r1, r3
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f000 fb0e 	bl	8007360 <VL53L0X_GetInterruptMaskStatus>
 8006d44:	4603      	mov	r3, r0
 8006d46:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	2b04      	cmp	r3, #4
 8006d4c:	d103      	bne.n	8006d56 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	2201      	movs	r2, #1
 8006d52:	701a      	strb	r2, [r3, #0]
 8006d54:	e01c      	b.n	8006d90 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	701a      	strb	r2, [r3, #0]
 8006d5c:	e018      	b.n	8006d90 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8006d5e:	f107 030d 	add.w	r3, r7, #13
 8006d62:	461a      	mov	r2, r3
 8006d64:	2114      	movs	r1, #20
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f003 fb12 	bl	800a390 <VL53L0X_RdByte>
 8006d6c:	4603      	mov	r3, r0
 8006d6e:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8006d70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d10b      	bne.n	8006d90 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8006d78:	7b7b      	ldrb	r3, [r7, #13]
 8006d7a:	f003 0301 	and.w	r3, r3, #1
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d003      	beq.n	8006d8a <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	2201      	movs	r2, #1
 8006d86:	701a      	strb	r2, [r3, #0]
 8006d88:	e002      	b.n	8006d90 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8006d8a:	683b      	ldr	r3, [r7, #0]
 8006d8c:	2200      	movs	r2, #0
 8006d8e:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006d90:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006d94:	4618      	mov	r0, r3
 8006d96:	3710      	adds	r7, #16
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	bd80      	pop	{r7, pc}

08006d9c <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8006d9c:	b5b0      	push	{r4, r5, r7, lr}
 8006d9e:	b096      	sub	sp, #88	@ 0x58
 8006da0:	af02      	add	r7, sp, #8
 8006da2:	6078      	str	r0, [r7, #4]
 8006da4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006da6:	2300      	movs	r3, #0
 8006da8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8006dac:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8006db0:	230c      	movs	r3, #12
 8006db2:	2114      	movs	r1, #20
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f003 fa3d 	bl	800a234 <VL53L0X_ReadMulti>
 8006dba:	4603      	mov	r3, r0
 8006dbc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8006dc0:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	f040 80c8 	bne.w	8006f5a <VL53L0X_GetRangingMeasurementData+0x1be>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8006dd6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8006dda:	021b      	lsls	r3, r3, #8
 8006ddc:	b29b      	uxth	r3, r3
 8006dde:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8006de2:	4413      	add	r3, r2
 8006de4:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	2200      	movs	r2, #0
 8006dec:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8006dee:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006df2:	021b      	lsls	r3, r3, #8
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8006dfa:	4413      	add	r3, r2
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	025b      	lsls	r3, r3, #9
 8006e00:	647b      	str	r3, [r7, #68]	@ 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e06:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8006e08:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8006e0c:	021b      	lsls	r3, r3, #8
 8006e0e:	b29b      	uxth	r3, r3
 8006e10:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8006e14:	4413      	add	r3, r2
 8006e16:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8006e1a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8006e1e:	025a      	lsls	r2, r3, #9
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8006e24:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006e28:	021b      	lsls	r3, r3, #8
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8006e30:	4413      	add	r3, r2
 8006e32:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8006e3c:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8006e3e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006e42:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	f8b3 3152 	ldrh.w	r3, [r3, #338]	@ 0x152
 8006e4c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8006e54:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8006e58:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006e5a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006e5e:	d046      	beq.n	8006eee <VL53L0X_GetRangingMeasurementData+0x152>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8006e60:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006e62:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8006e66:	fb02 f303 	mul.w	r3, r2, r3
 8006e6a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8006e6e:	4a58      	ldr	r2, [pc, #352]	@ (8006fd0 <VL53L0X_GetRangingMeasurementData+0x234>)
 8006e70:	fb82 1203 	smull	r1, r2, r2, r3
 8006e74:	1192      	asrs	r2, r2, #6
 8006e76:	17db      	asrs	r3, r3, #31
 8006e78:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8006e7a:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6a1b      	ldr	r3, [r3, #32]
 8006e82:	873b      	strh	r3, [r7, #56]	@ 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	7f1b      	ldrb	r3, [r3, #28]
 8006e88:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8006e8c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d02c      	beq.n	8006eee <VL53L0X_GetRangingMeasurementData+0x152>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8006e94:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006e96:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8006e9a:	fb02 f303 	mul.w	r3, r2, r3
 8006e9e:	121a      	asrs	r2, r3, #8
					<= 0) {
 8006ea0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
				if ((SignalRate
 8006ea2:	429a      	cmp	r2, r3
 8006ea4:	d10d      	bne.n	8006ec2 <VL53L0X_GetRangingMeasurementData+0x126>
					if (RangeFractionalEnable)
 8006ea6:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d004      	beq.n	8006eb8 <VL53L0X_GetRangingMeasurementData+0x11c>
						XtalkRangeMilliMeter = 8888;
 8006eae:	f242 23b8 	movw	r3, #8888	@ 0x22b8
 8006eb2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8006eb6:	e016      	b.n	8006ee6 <VL53L0X_GetRangingMeasurementData+0x14a>
					else
						XtalkRangeMilliMeter = 8888
 8006eb8:	f648 23e0 	movw	r3, #35552	@ 0x8ae0
 8006ebc:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8006ec0:	e011      	b.n	8006ee6 <VL53L0X_GetRangingMeasurementData+0x14a>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8006ec2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8006ec6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ec8:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8006ecc:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006ece:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8006ed2:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8006ed6:	121b      	asrs	r3, r3, #8
 8006ed8:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 8006eda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006edc:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 8006ede:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8006ee2:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8006ee6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8006eea:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
			}

		}

		if (RangeFractionalEnable) {
 8006eee:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d00d      	beq.n	8006f12 <VL53L0X_GetRangingMeasurementData+0x176>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8006ef6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8006efa:	089b      	lsrs	r3, r3, #2
 8006efc:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8006f02:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	019b      	lsls	r3, r3, #6
 8006f0a:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	75da      	strb	r2, [r3, #23]
 8006f10:	e006      	b.n	8006f20 <VL53L0X_GetRangingMeasurementData+0x184>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8006f18:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 8006f20:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8006f24:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8006f28:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 8006f2c:	9301      	str	r3, [sp, #4]
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	9300      	str	r3, [sp, #0]
 8006f32:	4613      	mov	r3, r2
 8006f34:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f002 ff30 	bl	8009d9c <VL53L0X_get_pal_range_status>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	461a      	mov	r2, r3
 8006f40:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8006f44:	4313      	orrs	r3, r2
 8006f46:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8006f4a:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d103      	bne.n	8006f5a <VL53L0X_GetRangingMeasurementData+0x1be>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8006f52:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8006f5a:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d12f      	bne.n	8006fc2 <VL53L0X_GetRangingMeasurementData+0x226>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	f107 040c 	add.w	r4, r7, #12
 8006f68:	f103 0550 	add.w	r5, r3, #80	@ 0x50
 8006f6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006f6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006f70:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006f74:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8006f7c:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8006f82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8006f8a:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8006f90:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 8006f96:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8006f9c:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8006fa2:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8006fa8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 8006fb2:	f107 050c 	add.w	r5, r7, #12
 8006fb6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006fb8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006fba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006fbe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006fc2:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3750      	adds	r7, #80	@ 0x50
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bdb0      	pop	{r4, r5, r7, pc}
 8006fce:	bf00      	nop
 8006fd0:	10624dd3 	.word	0x10624dd3

08006fd4 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b084      	sub	sp, #16
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
 8006fdc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8006fe2:	2100      	movs	r1, #0
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f7ff f909 	bl	80061fc <VL53L0X_SetDeviceMode>
 8006fea:	4603      	mov	r3, r0
 8006fec:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8006fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d104      	bne.n	8007000 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f7ff fd34 	bl	8006a64 <VL53L0X_PerformSingleMeasurement>
 8006ffc:	4603      	mov	r3, r0
 8006ffe:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8007000:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d105      	bne.n	8007014 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8007008:	6839      	ldr	r1, [r7, #0]
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f7ff fec6 	bl	8006d9c <VL53L0X_GetRangingMeasurementData>
 8007010:	4603      	mov	r3, r0
 8007012:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8007014:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d105      	bne.n	8007028 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800701c:	2100      	movs	r1, #0
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f000 f95e 	bl	80072e0 <VL53L0X_ClearInterruptMask>
 8007024:	4603      	mov	r3, r0
 8007026:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8007028:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800702c:	4618      	mov	r0, r3
 800702e:	3710      	adds	r7, #16
 8007030:	46bd      	mov	sp, r7
 8007032:	bd80      	pop	{r7, pc}

08007034 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b084      	sub	sp, #16
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
 800703c:	4608      	mov	r0, r1
 800703e:	4611      	mov	r1, r2
 8007040:	461a      	mov	r2, r3
 8007042:	4603      	mov	r3, r0
 8007044:	70fb      	strb	r3, [r7, #3]
 8007046:	460b      	mov	r3, r1
 8007048:	70bb      	strb	r3, [r7, #2]
 800704a:	4613      	mov	r3, r2
 800704c:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800704e:	2300      	movs	r3, #0
 8007050:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 8007052:	78fb      	ldrb	r3, [r7, #3]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d002      	beq.n	800705e <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8007058:	23f6      	movs	r3, #246	@ 0xf6
 800705a:	73fb      	strb	r3, [r7, #15]
 800705c:	e105      	b.n	800726a <VL53L0X_SetGpioConfig+0x236>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800705e:	78bb      	ldrb	r3, [r7, #2]
 8007060:	2b14      	cmp	r3, #20
 8007062:	d110      	bne.n	8007086 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8007064:	7e3b      	ldrb	r3, [r7, #24]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d102      	bne.n	8007070 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 800706a:	2310      	movs	r3, #16
 800706c:	73bb      	strb	r3, [r7, #14]
 800706e:	e001      	b.n	8007074 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8007070:	2301      	movs	r3, #1
 8007072:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8007074:	7bbb      	ldrb	r3, [r7, #14]
 8007076:	461a      	mov	r2, r3
 8007078:	2184      	movs	r1, #132	@ 0x84
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f003 f906 	bl	800a28c <VL53L0X_WrByte>
 8007080:	4603      	mov	r3, r0
 8007082:	73fb      	strb	r3, [r7, #15]
 8007084:	e0f1      	b.n	800726a <VL53L0X_SetGpioConfig+0x236>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8007086:	78bb      	ldrb	r3, [r7, #2]
 8007088:	2b15      	cmp	r3, #21
 800708a:	f040 8097 	bne.w	80071bc <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800708e:	2201      	movs	r2, #1
 8007090:	21ff      	movs	r1, #255	@ 0xff
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f003 f8fa 	bl	800a28c <VL53L0X_WrByte>
 8007098:	4603      	mov	r3, r0
 800709a:	461a      	mov	r2, r3
 800709c:	7bfb      	ldrb	r3, [r7, #15]
 800709e:	4313      	orrs	r3, r2
 80070a0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80070a2:	2200      	movs	r2, #0
 80070a4:	2100      	movs	r1, #0
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	f003 f8f0 	bl	800a28c <VL53L0X_WrByte>
 80070ac:	4603      	mov	r3, r0
 80070ae:	461a      	mov	r2, r3
 80070b0:	7bfb      	ldrb	r3, [r7, #15]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80070b6:	2200      	movs	r2, #0
 80070b8:	21ff      	movs	r1, #255	@ 0xff
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f003 f8e6 	bl	800a28c <VL53L0X_WrByte>
 80070c0:	4603      	mov	r3, r0
 80070c2:	461a      	mov	r2, r3
 80070c4:	7bfb      	ldrb	r3, [r7, #15]
 80070c6:	4313      	orrs	r3, r2
 80070c8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80070ca:	2201      	movs	r2, #1
 80070cc:	2180      	movs	r1, #128	@ 0x80
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f003 f8dc 	bl	800a28c <VL53L0X_WrByte>
 80070d4:	4603      	mov	r3, r0
 80070d6:	461a      	mov	r2, r3
 80070d8:	7bfb      	ldrb	r3, [r7, #15]
 80070da:	4313      	orrs	r3, r2
 80070dc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 80070de:	2202      	movs	r2, #2
 80070e0:	2185      	movs	r1, #133	@ 0x85
 80070e2:	6878      	ldr	r0, [r7, #4]
 80070e4:	f003 f8d2 	bl	800a28c <VL53L0X_WrByte>
 80070e8:	4603      	mov	r3, r0
 80070ea:	461a      	mov	r2, r3
 80070ec:	7bfb      	ldrb	r3, [r7, #15]
 80070ee:	4313      	orrs	r3, r2
 80070f0:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 80070f2:	2204      	movs	r2, #4
 80070f4:	21ff      	movs	r1, #255	@ 0xff
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f003 f8c8 	bl	800a28c <VL53L0X_WrByte>
 80070fc:	4603      	mov	r3, r0
 80070fe:	461a      	mov	r2, r3
 8007100:	7bfb      	ldrb	r3, [r7, #15]
 8007102:	4313      	orrs	r3, r2
 8007104:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8007106:	2200      	movs	r2, #0
 8007108:	21cd      	movs	r1, #205	@ 0xcd
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f003 f8be 	bl	800a28c <VL53L0X_WrByte>
 8007110:	4603      	mov	r3, r0
 8007112:	461a      	mov	r2, r3
 8007114:	7bfb      	ldrb	r3, [r7, #15]
 8007116:	4313      	orrs	r3, r2
 8007118:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 800711a:	2211      	movs	r2, #17
 800711c:	21cc      	movs	r1, #204	@ 0xcc
 800711e:	6878      	ldr	r0, [r7, #4]
 8007120:	f003 f8b4 	bl	800a28c <VL53L0X_WrByte>
 8007124:	4603      	mov	r3, r0
 8007126:	461a      	mov	r2, r3
 8007128:	7bfb      	ldrb	r3, [r7, #15]
 800712a:	4313      	orrs	r3, r2
 800712c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 800712e:	2207      	movs	r2, #7
 8007130:	21ff      	movs	r1, #255	@ 0xff
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f003 f8aa 	bl	800a28c <VL53L0X_WrByte>
 8007138:	4603      	mov	r3, r0
 800713a:	461a      	mov	r2, r3
 800713c:	7bfb      	ldrb	r3, [r7, #15]
 800713e:	4313      	orrs	r3, r2
 8007140:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8007142:	2200      	movs	r2, #0
 8007144:	21be      	movs	r1, #190	@ 0xbe
 8007146:	6878      	ldr	r0, [r7, #4]
 8007148:	f003 f8a0 	bl	800a28c <VL53L0X_WrByte>
 800714c:	4603      	mov	r3, r0
 800714e:	461a      	mov	r2, r3
 8007150:	7bfb      	ldrb	r3, [r7, #15]
 8007152:	4313      	orrs	r3, r2
 8007154:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8007156:	2206      	movs	r2, #6
 8007158:	21ff      	movs	r1, #255	@ 0xff
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f003 f896 	bl	800a28c <VL53L0X_WrByte>
 8007160:	4603      	mov	r3, r0
 8007162:	461a      	mov	r2, r3
 8007164:	7bfb      	ldrb	r3, [r7, #15]
 8007166:	4313      	orrs	r3, r2
 8007168:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 800716a:	2209      	movs	r2, #9
 800716c:	21cc      	movs	r1, #204	@ 0xcc
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f003 f88c 	bl	800a28c <VL53L0X_WrByte>
 8007174:	4603      	mov	r3, r0
 8007176:	461a      	mov	r2, r3
 8007178:	7bfb      	ldrb	r3, [r7, #15]
 800717a:	4313      	orrs	r3, r2
 800717c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800717e:	2200      	movs	r2, #0
 8007180:	21ff      	movs	r1, #255	@ 0xff
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f003 f882 	bl	800a28c <VL53L0X_WrByte>
 8007188:	4603      	mov	r3, r0
 800718a:	461a      	mov	r2, r3
 800718c:	7bfb      	ldrb	r3, [r7, #15]
 800718e:	4313      	orrs	r3, r2
 8007190:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8007192:	2201      	movs	r2, #1
 8007194:	21ff      	movs	r1, #255	@ 0xff
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f003 f878 	bl	800a28c <VL53L0X_WrByte>
 800719c:	4603      	mov	r3, r0
 800719e:	461a      	mov	r2, r3
 80071a0:	7bfb      	ldrb	r3, [r7, #15]
 80071a2:	4313      	orrs	r3, r2
 80071a4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80071a6:	2200      	movs	r2, #0
 80071a8:	2100      	movs	r1, #0
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f003 f86e 	bl	800a28c <VL53L0X_WrByte>
 80071b0:	4603      	mov	r3, r0
 80071b2:	461a      	mov	r2, r3
 80071b4:	7bfb      	ldrb	r3, [r7, #15]
 80071b6:	4313      	orrs	r3, r2
 80071b8:	73fb      	strb	r3, [r7, #15]
 80071ba:	e056      	b.n	800726a <VL53L0X_SetGpioConfig+0x236>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 80071bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d120      	bne.n	8007206 <VL53L0X_SetGpioConfig+0x1d2>
			switch (Functionality) {
 80071c4:	787b      	ldrb	r3, [r7, #1]
 80071c6:	2b04      	cmp	r3, #4
 80071c8:	d81b      	bhi.n	8007202 <VL53L0X_SetGpioConfig+0x1ce>
 80071ca:	a201      	add	r2, pc, #4	@ (adr r2, 80071d0 <VL53L0X_SetGpioConfig+0x19c>)
 80071cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071d0:	080071e5 	.word	0x080071e5
 80071d4:	080071eb 	.word	0x080071eb
 80071d8:	080071f1 	.word	0x080071f1
 80071dc:	080071f7 	.word	0x080071f7
 80071e0:	080071fd 	.word	0x080071fd
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 80071e4:	2300      	movs	r3, #0
 80071e6:	73bb      	strb	r3, [r7, #14]
				break;
 80071e8:	e00d      	b.n	8007206 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 80071ea:	2301      	movs	r3, #1
 80071ec:	73bb      	strb	r3, [r7, #14]
				break;
 80071ee:	e00a      	b.n	8007206 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 80071f0:	2302      	movs	r3, #2
 80071f2:	73bb      	strb	r3, [r7, #14]
				break;
 80071f4:	e007      	b.n	8007206 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 80071f6:	2303      	movs	r3, #3
 80071f8:	73bb      	strb	r3, [r7, #14]
				break;
 80071fa:	e004      	b.n	8007206 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 80071fc:	2304      	movs	r3, #4
 80071fe:	73bb      	strb	r3, [r7, #14]
				break;
 8007200:	e001      	b.n	8007206 <VL53L0X_SetGpioConfig+0x1d2>
			default:
				Status =
 8007202:	23f5      	movs	r3, #245	@ 0xf5
 8007204:	73fb      	strb	r3, [r7, #15]
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
 8007206:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d107      	bne.n	800721e <VL53L0X_SetGpioConfig+0x1ea>
			Status = VL53L0X_WrByte(Dev,
 800720e:	7bbb      	ldrb	r3, [r7, #14]
 8007210:	461a      	mov	r2, r3
 8007212:	210a      	movs	r1, #10
 8007214:	6878      	ldr	r0, [r7, #4]
 8007216:	f003 f839 	bl	800a28c <VL53L0X_WrByte>
 800721a:	4603      	mov	r3, r0
 800721c:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800721e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d10f      	bne.n	8007246 <VL53L0X_SetGpioConfig+0x212>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8007226:	7e3b      	ldrb	r3, [r7, #24]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d102      	bne.n	8007232 <VL53L0X_SetGpioConfig+0x1fe>
				data = 0;
 800722c:	2300      	movs	r3, #0
 800722e:	73bb      	strb	r3, [r7, #14]
 8007230:	e001      	b.n	8007236 <VL53L0X_SetGpioConfig+0x202>
			else
				data = (uint8_t)(1 << 4);
 8007232:	2310      	movs	r3, #16
 8007234:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8007236:	7bbb      	ldrb	r3, [r7, #14]
 8007238:	22ef      	movs	r2, #239	@ 0xef
 800723a:	2184      	movs	r1, #132	@ 0x84
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	f003 f873 	bl	800a328 <VL53L0X_UpdateByte>
 8007242:	4603      	mov	r3, r0
 8007244:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8007246:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d103      	bne.n	8007256 <VL53L0X_SetGpioConfig+0x222>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	787a      	ldrb	r2, [r7, #1]
 8007252:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8007256:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d105      	bne.n	800726a <VL53L0X_SetGpioConfig+0x236>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800725e:	2100      	movs	r1, #0
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f000 f83d 	bl	80072e0 <VL53L0X_ClearInterruptMask>
 8007266:	4603      	mov	r3, r0
 8007268:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 800726a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800726e:	4618      	mov	r0, r3
 8007270:	3710      	adds	r7, #16
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop

08007278 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b086      	sub	sp, #24
 800727c:	af00      	add	r7, sp, #0
 800727e:	60f8      	str	r0, [r7, #12]
 8007280:	607a      	str	r2, [r7, #4]
 8007282:	603b      	str	r3, [r7, #0]
 8007284:	460b      	mov	r3, r1
 8007286:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007288:	2300      	movs	r3, #0
 800728a:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 800728c:	f107 0314 	add.w	r3, r7, #20
 8007290:	461a      	mov	r2, r3
 8007292:	210e      	movs	r1, #14
 8007294:	68f8      	ldr	r0, [r7, #12]
 8007296:	f003 f8a5 	bl	800a3e4 <VL53L0X_RdWord>
 800729a:	4603      	mov	r3, r0
 800729c:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800729e:	8abb      	ldrh	r3, [r7, #20]
 80072a0:	045a      	lsls	r2, r3, #17
 80072a2:	4b0e      	ldr	r3, [pc, #56]	@ (80072dc <VL53L0X_GetInterruptThresholds+0x64>)
 80072a4:	4013      	ands	r3, r2
 80072a6:	687a      	ldr	r2, [r7, #4]
 80072a8:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 80072aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d10e      	bne.n	80072d0 <VL53L0X_GetInterruptThresholds+0x58>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 80072b2:	f107 0314 	add.w	r3, r7, #20
 80072b6:	461a      	mov	r2, r3
 80072b8:	210c      	movs	r1, #12
 80072ba:	68f8      	ldr	r0, [r7, #12]
 80072bc:	f003 f892 	bl	800a3e4 <VL53L0X_RdWord>
 80072c0:	4603      	mov	r3, r0
 80072c2:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80072c4:	8abb      	ldrh	r3, [r7, #20]
 80072c6:	045a      	lsls	r2, r3, #17
 80072c8:	4b04      	ldr	r3, [pc, #16]	@ (80072dc <VL53L0X_GetInterruptThresholds+0x64>)
 80072ca:	4013      	ands	r3, r2
		*pThresholdHigh =
 80072cc:	683a      	ldr	r2, [r7, #0]
 80072ce:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80072d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	3718      	adds	r7, #24
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd80      	pop	{r7, pc}
 80072dc:	1ffe0000 	.word	0x1ffe0000

080072e0 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b084      	sub	sp, #16
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
 80072e8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80072ea:	2300      	movs	r3, #0
 80072ec:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 80072ee:	2300      	movs	r3, #0
 80072f0:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 80072f2:	2201      	movs	r2, #1
 80072f4:	210b      	movs	r1, #11
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f002 ffc8 	bl	800a28c <VL53L0X_WrByte>
 80072fc:	4603      	mov	r3, r0
 80072fe:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8007300:	2200      	movs	r2, #0
 8007302:	210b      	movs	r1, #11
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	f002 ffc1 	bl	800a28c <VL53L0X_WrByte>
 800730a:	4603      	mov	r3, r0
 800730c:	461a      	mov	r2, r3
 800730e:	7bfb      	ldrb	r3, [r7, #15]
 8007310:	4313      	orrs	r3, r2
 8007312:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8007314:	f107 030d 	add.w	r3, r7, #13
 8007318:	461a      	mov	r2, r3
 800731a:	2113      	movs	r1, #19
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	f003 f837 	bl	800a390 <VL53L0X_RdByte>
 8007322:	4603      	mov	r3, r0
 8007324:	461a      	mov	r2, r3
 8007326:	7bfb      	ldrb	r3, [r7, #15]
 8007328:	4313      	orrs	r3, r2
 800732a:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800732c:	7bbb      	ldrb	r3, [r7, #14]
 800732e:	3301      	adds	r3, #1
 8007330:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 8007332:	7b7b      	ldrb	r3, [r7, #13]
 8007334:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8007338:	2b00      	cmp	r3, #0
 800733a:	d006      	beq.n	800734a <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 800733c:	7bbb      	ldrb	r3, [r7, #14]
 800733e:	2b02      	cmp	r3, #2
 8007340:	d803      	bhi.n	800734a <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 8007342:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d0d3      	beq.n	80072f2 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800734a:	7bbb      	ldrb	r3, [r7, #14]
 800734c:	2b02      	cmp	r3, #2
 800734e:	d901      	bls.n	8007354 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8007350:	23f4      	movs	r3, #244	@ 0xf4
 8007352:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8007354:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007358:	4618      	mov	r0, r3
 800735a:	3710      	adds	r7, #16
 800735c:	46bd      	mov	sp, r7
 800735e:	bd80      	pop	{r7, pc}

08007360 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b084      	sub	sp, #16
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
 8007368:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800736a:	2300      	movs	r3, #0
 800736c:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800736e:	f107 030e 	add.w	r3, r7, #14
 8007372:	461a      	mov	r2, r3
 8007374:	2113      	movs	r1, #19
 8007376:	6878      	ldr	r0, [r7, #4]
 8007378:	f003 f80a 	bl	800a390 <VL53L0X_RdByte>
 800737c:	4603      	mov	r3, r0
 800737e:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 8007380:	7bbb      	ldrb	r3, [r7, #14]
 8007382:	f003 0207 	and.w	r2, r3, #7
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800738a:	7bbb      	ldrb	r3, [r7, #14]
 800738c:	f003 0318 	and.w	r3, r3, #24
 8007390:	2b00      	cmp	r3, #0
 8007392:	d001      	beq.n	8007398 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8007394:	23fa      	movs	r3, #250	@ 0xfa
 8007396:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8007398:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800739c:	4618      	mov	r0, r3
 800739e:	3710      	adds	r7, #16
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}

080073a4 <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b084      	sub	sp, #16
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80073ae:	2300      	movs	r3, #0
 80073b0:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 80073b2:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80073b6:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 80073b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80073bc:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 80073be:	f107 0308 	add.w	r3, r7, #8
 80073c2:	461a      	mov	r2, r3
 80073c4:	2128      	movs	r1, #40	@ 0x28
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f003 f80c 	bl	800a3e4 <VL53L0X_RdWord>
 80073cc:	4603      	mov	r3, r0
 80073ce:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 80073d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d11e      	bne.n	8007416 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 80073d8:	893b      	ldrh	r3, [r7, #8]
 80073da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80073de:	b29b      	uxth	r3, r3
 80073e0:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 80073e2:	893b      	ldrh	r3, [r7, #8]
 80073e4:	461a      	mov	r2, r3
 80073e6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80073ea:	429a      	cmp	r2, r3
 80073ec:	dd0b      	ble.n	8007406 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 80073ee:	893a      	ldrh	r2, [r7, #8]
 80073f0:	897b      	ldrh	r3, [r7, #10]
 80073f2:	1ad3      	subs	r3, r2, r3
 80073f4:	b29b      	uxth	r3, r3
 80073f6:	b21b      	sxth	r3, r3
 80073f8:	461a      	mov	r2, r3
					* 250;
 80073fa:	23fa      	movs	r3, #250	@ 0xfa
 80073fc:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	601a      	str	r2, [r3, #0]
 8007404:	e007      	b.n	8007416 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8007406:	893b      	ldrh	r3, [r7, #8]
 8007408:	b21b      	sxth	r3, r3
 800740a:	461a      	mov	r2, r3
 800740c:	23fa      	movs	r3, #250	@ 0xfa
 800740e:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8007416:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800741a:	4618      	mov	r0, r3
 800741c:	3710      	adds	r7, #16
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}

08007422 <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 8007422:	b480      	push	{r7}
 8007424:	b08b      	sub	sp, #44	@ 0x2c
 8007426:	af00      	add	r7, sp, #0
 8007428:	60f8      	str	r0, [r7, #12]
 800742a:	60b9      	str	r1, [r7, #8]
 800742c:	607a      	str	r2, [r7, #4]
 800742e:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 8007430:	2308      	movs	r3, #8
 8007432:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 8007434:	2300      	movs	r3, #0
 8007436:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800743e:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 8007440:	687a      	ldr	r2, [r7, #4]
 8007442:	69bb      	ldr	r3, [r7, #24]
 8007444:	fbb2 f3f3 	udiv	r3, r2, r3
 8007448:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	69ba      	ldr	r2, [r7, #24]
 800744e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007452:	69b9      	ldr	r1, [r7, #24]
 8007454:	fb01 f202 	mul.w	r2, r1, r2
 8007458:	1a9b      	subs	r3, r3, r2
 800745a:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800745c:	697b      	ldr	r3, [r7, #20]
 800745e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007460:	e030      	b.n	80074c4 <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 8007462:	2300      	movs	r3, #0
 8007464:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8007466:	68fa      	ldr	r2, [r7, #12]
 8007468:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800746a:	4413      	add	r3, r2
 800746c:	781b      	ldrb	r3, [r3, #0]
 800746e:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 8007470:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007472:	697b      	ldr	r3, [r7, #20]
 8007474:	429a      	cmp	r2, r3
 8007476:	d11e      	bne.n	80074b6 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 8007478:	7ffa      	ldrb	r2, [r7, #31]
 800747a:	693b      	ldr	r3, [r7, #16]
 800747c:	fa42 f303 	asr.w	r3, r2, r3
 8007480:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 8007482:	693b      	ldr	r3, [r7, #16]
 8007484:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8007486:	e016      	b.n	80074b6 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8007488:	7ffb      	ldrb	r3, [r7, #31]
 800748a:	f003 0301 	and.w	r3, r3, #1
 800748e:	2b00      	cmp	r3, #0
 8007490:	d00b      	beq.n	80074aa <get_next_good_spad+0x88>
				success = 1;
 8007492:	2301      	movs	r3, #1
 8007494:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8007496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007498:	69ba      	ldr	r2, [r7, #24]
 800749a:	fb03 f202 	mul.w	r2, r3, r2
 800749e:	6a3b      	ldr	r3, [r7, #32]
 80074a0:	4413      	add	r3, r2
 80074a2:	461a      	mov	r2, r3
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	601a      	str	r2, [r3, #0]
				break;
 80074a8:	e009      	b.n	80074be <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 80074aa:	7ffb      	ldrb	r3, [r7, #31]
 80074ac:	085b      	lsrs	r3, r3, #1
 80074ae:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 80074b0:	6a3b      	ldr	r3, [r7, #32]
 80074b2:	3301      	adds	r3, #1
 80074b4:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 80074b6:	6a3a      	ldr	r2, [r7, #32]
 80074b8:	69bb      	ldr	r3, [r7, #24]
 80074ba:	429a      	cmp	r2, r3
 80074bc:	d3e4      	bcc.n	8007488 <get_next_good_spad+0x66>
				coarseIndex++) {
 80074be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c0:	3301      	adds	r3, #1
 80074c2:	627b      	str	r3, [r7, #36]	@ 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80074c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	429a      	cmp	r2, r3
 80074ca:	d202      	bcs.n	80074d2 <get_next_good_spad+0xb0>
 80074cc:	7fbb      	ldrb	r3, [r7, #30]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d0c7      	beq.n	8007462 <get_next_good_spad+0x40>
		}
	}
}
 80074d2:	bf00      	nop
 80074d4:	372c      	adds	r7, #44	@ 0x2c
 80074d6:	46bd      	mov	sp, r7
 80074d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074dc:	4770      	bx	lr
	...

080074e0 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 80074e0:	b480      	push	{r7}
 80074e2:	b085      	sub	sp, #20
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 80074e8:	2301      	movs	r3, #1
 80074ea:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	099b      	lsrs	r3, r3, #6
 80074f0:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 80074f2:	4a07      	ldr	r2, [pc, #28]	@ (8007510 <is_aperture+0x30>)
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d101      	bne.n	8007502 <is_aperture+0x22>
		isAperture = 0;
 80074fe:	2300      	movs	r3, #0
 8007500:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 8007502:	7bfb      	ldrb	r3, [r7, #15]
}
 8007504:	4618      	mov	r0, r3
 8007506:	3714      	adds	r7, #20
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr
 8007510:	200002b8 	.word	0x200002b8

08007514 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 8007514:	b480      	push	{r7}
 8007516:	b089      	sub	sp, #36	@ 0x24
 8007518:	af00      	add	r7, sp, #0
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8007520:	2300      	movs	r3, #0
 8007522:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 8007524:	2308      	movs	r3, #8
 8007526:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8007528:	687a      	ldr	r2, [r7, #4]
 800752a:	69bb      	ldr	r3, [r7, #24]
 800752c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007530:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	69ba      	ldr	r2, [r7, #24]
 8007536:	fbb3 f2f2 	udiv	r2, r3, r2
 800753a:	69b9      	ldr	r1, [r7, #24]
 800753c:	fb01 f202 	mul.w	r2, r1, r2
 8007540:	1a9b      	subs	r3, r3, r2
 8007542:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 8007544:	697a      	ldr	r2, [r7, #20]
 8007546:	68bb      	ldr	r3, [r7, #8]
 8007548:	429a      	cmp	r2, r3
 800754a:	d302      	bcc.n	8007552 <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 800754c:	23ce      	movs	r3, #206	@ 0xce
 800754e:	77fb      	strb	r3, [r7, #31]
 8007550:	e010      	b.n	8007574 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 8007552:	68fa      	ldr	r2, [r7, #12]
 8007554:	697b      	ldr	r3, [r7, #20]
 8007556:	4413      	add	r3, r2
 8007558:	781b      	ldrb	r3, [r3, #0]
 800755a:	b25a      	sxtb	r2, r3
 800755c:	2101      	movs	r1, #1
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	fa01 f303 	lsl.w	r3, r1, r3
 8007564:	b25b      	sxtb	r3, r3
 8007566:	4313      	orrs	r3, r2
 8007568:	b259      	sxtb	r1, r3
 800756a:	68fa      	ldr	r2, [r7, #12]
 800756c:	697b      	ldr	r3, [r7, #20]
 800756e:	4413      	add	r3, r2
 8007570:	b2ca      	uxtb	r2, r1
 8007572:	701a      	strb	r2, [r3, #0]

	return status;
 8007574:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8007578:	4618      	mov	r0, r3
 800757a:	3724      	adds	r7, #36	@ 0x24
 800757c:	46bd      	mov	sp, r7
 800757e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007582:	4770      	bx	lr

08007584 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b084      	sub	sp, #16
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
 800758c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 800758e:	2306      	movs	r3, #6
 8007590:	683a      	ldr	r2, [r7, #0]
 8007592:	21b0      	movs	r1, #176	@ 0xb0
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f002 fe1d 	bl	800a1d4 <VL53L0X_WriteMulti>
 800759a:	4603      	mov	r3, r0
 800759c:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 800759e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3710      	adds	r7, #16
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}

080075aa <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80075aa:	b580      	push	{r7, lr}
 80075ac:	b084      	sub	sp, #16
 80075ae:	af00      	add	r7, sp, #0
 80075b0:	6078      	str	r0, [r7, #4]
 80075b2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 80075b4:	2306      	movs	r3, #6
 80075b6:	683a      	ldr	r2, [r7, #0]
 80075b8:	21b0      	movs	r1, #176	@ 0xb0
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f002 fe3a 	bl	800a234 <VL53L0X_ReadMulti>
 80075c0:	4603      	mov	r3, r0
 80075c2:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 80075c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	3710      	adds	r7, #16
 80075cc:	46bd      	mov	sp, r7
 80075ce:	bd80      	pop	{r7, pc}

080075d0 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b08c      	sub	sp, #48	@ 0x30
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	607a      	str	r2, [r7, #4]
 80075da:	603b      	str	r3, [r7, #0]
 80075dc:	460b      	mov	r3, r1
 80075de:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80075e0:	2300      	movs	r3, #0
 80075e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 80075e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075e8:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 80075ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80075ec:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80075ee:	2300      	movs	r3, #0
 80075f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80075f2:	e02b      	b.n	800764c <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 80075f4:	f107 031c 	add.w	r3, r7, #28
 80075f8:	6a3a      	ldr	r2, [r7, #32]
 80075fa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80075fc:	6878      	ldr	r0, [r7, #4]
 80075fe:	f7ff ff10 	bl	8007422 <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 8007602:	69fb      	ldr	r3, [r7, #28]
 8007604:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007608:	d103      	bne.n	8007612 <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800760a:	23ce      	movs	r3, #206	@ 0xce
 800760c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 8007610:	e020      	b.n	8007654 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8007612:	69fb      	ldr	r3, [r7, #28]
 8007614:	461a      	mov	r2, r3
 8007616:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007618:	4413      	add	r3, r2
 800761a:	4618      	mov	r0, r3
 800761c:	f7ff ff60 	bl	80074e0 <is_aperture>
 8007620:	4603      	mov	r3, r0
 8007622:	461a      	mov	r2, r3
 8007624:	7afb      	ldrb	r3, [r7, #11]
 8007626:	4293      	cmp	r3, r2
 8007628:	d003      	beq.n	8007632 <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800762a:	23ce      	movs	r3, #206	@ 0xce
 800762c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 8007630:	e010      	b.n	8007654 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 8007632:	69fb      	ldr	r3, [r7, #28]
 8007634:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 8007636:	6a3a      	ldr	r2, [r7, #32]
 8007638:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800763a:	6838      	ldr	r0, [r7, #0]
 800763c:	f7ff ff6a 	bl	8007514 <enable_spad_bit>
		currentSpad++;
 8007640:	6a3b      	ldr	r3, [r7, #32]
 8007642:	3301      	adds	r3, #1
 8007644:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8007646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007648:	3301      	adds	r3, #1
 800764a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800764c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800764e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007650:	429a      	cmp	r2, r3
 8007652:	d3cf      	bcc.n	80075f4 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 8007654:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007656:	6a3a      	ldr	r2, [r7, #32]
 8007658:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 800765a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800765e:	2b00      	cmp	r3, #0
 8007660:	d106      	bne.n	8007670 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 8007662:	6839      	ldr	r1, [r7, #0]
 8007664:	68f8      	ldr	r0, [r7, #12]
 8007666:	f7ff ff8d 	bl	8007584 <set_ref_spad_map>
 800766a:	4603      	mov	r3, r0
 800766c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8007670:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8007674:	2b00      	cmp	r3, #0
 8007676:	d121      	bne.n	80076bc <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8007678:	f107 0314 	add.w	r3, r7, #20
 800767c:	4619      	mov	r1, r3
 800767e:	68f8      	ldr	r0, [r7, #12]
 8007680:	f7ff ff93 	bl	80075aa <get_ref_spad_map>
 8007684:	4603      	mov	r3, r0
 8007686:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

		i = 0;
 800768a:	2300      	movs	r3, #0
 800768c:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 800768e:	e011      	b.n	80076b4 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8007690:	683a      	ldr	r2, [r7, #0]
 8007692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007694:	4413      	add	r3, r2
 8007696:	781a      	ldrb	r2, [r3, #0]
 8007698:	f107 0114 	add.w	r1, r7, #20
 800769c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800769e:	440b      	add	r3, r1
 80076a0:	781b      	ldrb	r3, [r3, #0]
 80076a2:	429a      	cmp	r2, r3
 80076a4:	d003      	beq.n	80076ae <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 80076a6:	23ce      	movs	r3, #206	@ 0xce
 80076a8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 80076ac:	e006      	b.n	80076bc <enable_ref_spads+0xec>
			}
			i++;
 80076ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076b0:	3301      	adds	r3, #1
 80076b2:	627b      	str	r3, [r7, #36]	@ 0x24
		while (i < size) {
 80076b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076b8:	429a      	cmp	r2, r3
 80076ba:	d3e9      	bcc.n	8007690 <enable_ref_spads+0xc0>
		}
	}
	return status;
 80076bc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3730      	adds	r7, #48	@ 0x30
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}

080076c8 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b08a      	sub	sp, #40	@ 0x28
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80076d2:	2300      	movs	r3, #0
 80076d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 80076d8:	2300      	movs	r3, #0
 80076da:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80076e4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 80076e8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d107      	bne.n	8007700 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 80076f0:	22c0      	movs	r2, #192	@ 0xc0
 80076f2:	2101      	movs	r1, #1
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f002 fdc9 	bl	800a28c <VL53L0X_WrByte>
 80076fa:	4603      	mov	r3, r0
 80076fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8007700:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007704:	2b00      	cmp	r3, #0
 8007706:	d108      	bne.n	800771a <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 8007708:	f107 0308 	add.w	r3, r7, #8
 800770c:	4619      	mov	r1, r3
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f7ff fc60 	bl	8006fd4 <VL53L0X_PerformSingleRangingMeasurement>
 8007714:	4603      	mov	r3, r0
 8007716:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 800771a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800771e:	2b00      	cmp	r3, #0
 8007720:	d107      	bne.n	8007732 <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007722:	2201      	movs	r2, #1
 8007724:	21ff      	movs	r1, #255	@ 0xff
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f002 fdb0 	bl	800a28c <VL53L0X_WrByte>
 800772c:	4603      	mov	r3, r0
 800772e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE)
 8007732:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007736:	2b00      	cmp	r3, #0
 8007738:	d107      	bne.n	800774a <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 800773a:	683a      	ldr	r2, [r7, #0]
 800773c:	21b6      	movs	r1, #182	@ 0xb6
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f002 fe50 	bl	800a3e4 <VL53L0X_RdWord>
 8007744:	4603      	mov	r3, r0
 8007746:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 800774a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800774e:	2b00      	cmp	r3, #0
 8007750:	d107      	bne.n	8007762 <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007752:	2200      	movs	r2, #0
 8007754:	21ff      	movs	r1, #255	@ 0xff
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f002 fd98 	bl	800a28c <VL53L0X_WrByte>
 800775c:	4603      	mov	r3, r0
 800775e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE) {
 8007762:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007766:	2b00      	cmp	r3, #0
 8007768:	d112      	bne.n	8007790 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800776a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800776e:	461a      	mov	r2, r3
 8007770:	2101      	movs	r1, #1
 8007772:	6878      	ldr	r0, [r7, #4]
 8007774:	f002 fd8a 	bl	800a28c <VL53L0X_WrByte>
 8007778:	4603      	mov	r3, r0
 800777a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 800777e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007782:	2b00      	cmp	r3, #0
 8007784:	d104      	bne.n	8007790 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800778c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
	}

	return status;
 8007790:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8007794:	4618      	mov	r0, r3
 8007796:	3728      	adds	r7, #40	@ 0x28
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}

0800779c <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 800779c:	b590      	push	{r4, r7, lr}
 800779e:	b09d      	sub	sp, #116	@ 0x74
 80077a0:	af06      	add	r7, sp, #24
 80077a2:	60f8      	str	r0, [r7, #12]
 80077a4:	60b9      	str	r1, [r7, #8]
 80077a6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80077a8:	2300      	movs	r3, #0
 80077aa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 80077ae:	23b4      	movs	r3, #180	@ 0xb4
 80077b0:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	uint32_t minimumSpadCount = 3;
 80077b4:	2303      	movs	r3, #3
 80077b6:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t maxSpadCount = 44;
 80077b8:	232c      	movs	r3, #44	@ 0x2c
 80077ba:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t currentSpadIndex = 0;
 80077bc:	2300      	movs	r3, #0
 80077be:	653b      	str	r3, [r7, #80]	@ 0x50
	uint32_t lastSpadIndex = 0;
 80077c0:	2300      	movs	r3, #0
 80077c2:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 80077c4:	2300      	movs	r3, #0
 80077c6:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 80077c8:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80077cc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 80077ce:	2300      	movs	r3, #0
 80077d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t index = 0;
 80077d2:	2300      	movs	r3, #0
 80077d4:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t spadArraySize = 6;
 80077d6:	2306      	movs	r3, #6
 80077d8:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t signalRateDiff = 0;
 80077da:	2300      	movs	r3, #0
 80077dc:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t lastSignalRateDiff = 0;
 80077de:	2300      	movs	r3, #0
 80077e0:	647b      	str	r3, [r7, #68]	@ 0x44
	uint8_t complete = 0;
 80077e2:	2300      	movs	r3, #0
 80077e4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	uint8_t VhvSettings = 0;
 80077e8:	2300      	movs	r3, #0
 80077ea:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 80077ec:	2300      	movs	r3, #0
 80077ee:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 80077f0:	2300      	movs	r3, #0
 80077f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint8_t	 isApertureSpads_int = 0;
 80077f4:	2300      	movs	r3, #0
 80077f6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	f8b3 313c 	ldrh.w	r3, [r3, #316]	@ 0x13c
 8007800:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 8007802:	2300      	movs	r3, #0
 8007804:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007806:	e009      	b.n	800781c <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8007808:	68fa      	ldr	r2, [r7, #12]
 800780a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800780c:	4413      	add	r3, r2
 800780e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8007812:	2200      	movs	r2, #0
 8007814:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8007816:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007818:	3301      	adds	r3, #1
 800781a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800781c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800781e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007820:	429a      	cmp	r2, r3
 8007822:	d3f1      	bcc.n	8007808 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007824:	2201      	movs	r2, #1
 8007826:	21ff      	movs	r1, #255	@ 0xff
 8007828:	68f8      	ldr	r0, [r7, #12]
 800782a:	f002 fd2f 	bl	800a28c <VL53L0X_WrByte>
 800782e:	4603      	mov	r3, r0
 8007830:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8007834:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8007838:	2b00      	cmp	r3, #0
 800783a:	d107      	bne.n	800784c <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 800783c:	2200      	movs	r2, #0
 800783e:	214f      	movs	r1, #79	@ 0x4f
 8007840:	68f8      	ldr	r0, [r7, #12]
 8007842:	f002 fd23 	bl	800a28c <VL53L0X_WrByte>
 8007846:	4603      	mov	r3, r0
 8007848:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800784c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8007850:	2b00      	cmp	r3, #0
 8007852:	d107      	bne.n	8007864 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 8007854:	222c      	movs	r2, #44	@ 0x2c
 8007856:	214e      	movs	r1, #78	@ 0x4e
 8007858:	68f8      	ldr	r0, [r7, #12]
 800785a:	f002 fd17 	bl	800a28c <VL53L0X_WrByte>
 800785e:	4603      	mov	r3, r0
 8007860:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8007864:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8007868:	2b00      	cmp	r3, #0
 800786a:	d107      	bne.n	800787c <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800786c:	2200      	movs	r2, #0
 800786e:	21ff      	movs	r1, #255	@ 0xff
 8007870:	68f8      	ldr	r0, [r7, #12]
 8007872:	f002 fd0b 	bl	800a28c <VL53L0X_WrByte>
 8007876:	4603      	mov	r3, r0
 8007878:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800787c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8007880:	2b00      	cmp	r3, #0
 8007882:	d109      	bne.n	8007898 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 8007884:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8007888:	461a      	mov	r2, r3
 800788a:	21b6      	movs	r1, #182	@ 0xb6
 800788c:	68f8      	ldr	r0, [r7, #12]
 800788e:	f002 fcfd 	bl	800a28c <VL53L0X_WrByte>
 8007892:	4603      	mov	r3, r0
 8007894:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8007898:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800789c:	2b00      	cmp	r3, #0
 800789e:	d107      	bne.n	80078b0 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 80078a0:	2200      	movs	r2, #0
 80078a2:	2180      	movs	r1, #128	@ 0x80
 80078a4:	68f8      	ldr	r0, [r7, #12]
 80078a6:	f002 fcf1 	bl	800a28c <VL53L0X_WrByte>
 80078aa:	4603      	mov	r3, r0
 80078ac:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 80078b0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d10a      	bne.n	80078ce <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 80078b8:	f107 0210 	add.w	r2, r7, #16
 80078bc:	f107 0111 	add.w	r1, r7, #17
 80078c0:	2300      	movs	r3, #0
 80078c2:	68f8      	ldr	r0, [r7, #12]
 80078c4:	f000 fbbb 	bl	800803e <VL53L0X_perform_ref_calibration>
 80078c8:	4603      	mov	r3, r0
 80078ca:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 80078ce:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d121      	bne.n	800791a <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 80078d6:	2300      	movs	r3, #0
 80078d8:	653b      	str	r3, [r7, #80]	@ 0x50
		lastSpadIndex = currentSpadIndex;
 80078da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80078dc:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 80078de:	2300      	movs	r3, #0
 80078e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
		Status = enable_ref_spads(Dev,
 80078e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078e4:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	f503 7492 	add.w	r4, r3, #292	@ 0x124
		Status = enable_ref_spads(Dev,
 80078f2:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80078f6:	f107 0218 	add.w	r2, r7, #24
 80078fa:	9204      	str	r2, [sp, #16]
 80078fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80078fe:	9203      	str	r2, [sp, #12]
 8007900:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007902:	9202      	str	r2, [sp, #8]
 8007904:	9301      	str	r3, [sp, #4]
 8007906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007908:	9300      	str	r3, [sp, #0]
 800790a:	4623      	mov	r3, r4
 800790c:	4602      	mov	r2, r0
 800790e:	68f8      	ldr	r0, [r7, #12]
 8007910:	f7ff fe5e 	bl	80075d0 <enable_ref_spads>
 8007914:	4603      	mov	r3, r0
 8007916:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800791a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800791e:	2b00      	cmp	r3, #0
 8007920:	d174      	bne.n	8007a0c <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 8007922:	69bb      	ldr	r3, [r7, #24]
 8007924:	653b      	str	r3, [r7, #80]	@ 0x50

		Status = perform_ref_signal_measurement(Dev,
 8007926:	f107 0312 	add.w	r3, r7, #18
 800792a:	4619      	mov	r1, r3
 800792c:	68f8      	ldr	r0, [r7, #12]
 800792e:	f7ff fecb 	bl	80076c8 <perform_ref_signal_measurement>
 8007932:	4603      	mov	r3, r0
 8007934:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 8007938:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800793c:	2b00      	cmp	r3, #0
 800793e:	d161      	bne.n	8007a04 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8007940:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 8007942:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8007944:	429a      	cmp	r2, r3
 8007946:	d25d      	bcs.n	8007a04 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 8007948:	2300      	movs	r3, #0
 800794a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800794c:	e009      	b.n	8007962 <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800794e:	68fa      	ldr	r2, [r7, #12]
 8007950:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007952:	4413      	add	r3, r2
 8007954:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8007958:	2200      	movs	r2, #0
 800795a:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 800795c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800795e:	3301      	adds	r3, #1
 8007960:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007962:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007966:	429a      	cmp	r2, r3
 8007968:	d3f1      	bcc.n	800794e <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 800796a:	e002      	b.n	8007972 <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 800796c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800796e:	3301      	adds	r3, #1
 8007970:	653b      	str	r3, [r7, #80]	@ 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8007972:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8007976:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007978:	4413      	add	r3, r2
 800797a:	4618      	mov	r0, r3
 800797c:	f7ff fdb0 	bl	80074e0 <is_aperture>
 8007980:	4603      	mov	r3, r0
				== 0) && (currentSpadIndex < maxSpadCount)) {
 8007982:	2b00      	cmp	r3, #0
 8007984:	d103      	bne.n	800798e <VL53L0X_perform_ref_spad_management+0x1f2>
 8007986:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800798a:	429a      	cmp	r2, r3
 800798c:	d3ee      	bcc.n	800796c <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 800798e:	2301      	movs	r3, #1
 8007990:	64fb      	str	r3, [r7, #76]	@ 0x4c

			Status = enable_ref_spads(Dev,
 8007992:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007994:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	f503 7492 	add.w	r4, r3, #292	@ 0x124
			Status = enable_ref_spads(Dev,
 80079a2:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80079a6:	f107 0218 	add.w	r2, r7, #24
 80079aa:	9204      	str	r2, [sp, #16]
 80079ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80079ae:	9203      	str	r2, [sp, #12]
 80079b0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80079b2:	9202      	str	r2, [sp, #8]
 80079b4:	9301      	str	r3, [sp, #4]
 80079b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079b8:	9300      	str	r3, [sp, #0]
 80079ba:	4623      	mov	r3, r4
 80079bc:	4602      	mov	r2, r0
 80079be:	68f8      	ldr	r0, [r7, #12]
 80079c0:	f7ff fe06 	bl	80075d0 <enable_ref_spads>
 80079c4:	4603      	mov	r3, r0
 80079c6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 80079ca:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d11b      	bne.n	8007a0a <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 80079d2:	69bb      	ldr	r3, [r7, #24]
 80079d4:	653b      	str	r3, [r7, #80]	@ 0x50
				Status = perform_ref_signal_measurement(Dev,
 80079d6:	f107 0312 	add.w	r3, r7, #18
 80079da:	4619      	mov	r1, r3
 80079dc:	68f8      	ldr	r0, [r7, #12]
 80079de:	f7ff fe73 	bl	80076c8 <perform_ref_signal_measurement>
 80079e2:	4603      	mov	r3, r0
 80079e4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 80079e8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d10c      	bne.n	8007a0a <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 80079f0:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 80079f2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80079f4:	429a      	cmp	r2, r3
 80079f6:	d208      	bcs.n	8007a0a <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 80079f8:	2301      	movs	r3, #1
 80079fa:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
					refSpadCount_int = minimumSpadCount;
 80079fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a00:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 8007a02:	e002      	b.n	8007a0a <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 8007a04:	2300      	movs	r3, #0
 8007a06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a08:	e000      	b.n	8007a0c <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8007a0a:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8007a0c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	f040 80af 	bne.w	8007b74 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 8007a16:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 8007a18:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8007a1a:	429a      	cmp	r2, r3
 8007a1c:	f240 80aa 	bls.w	8007b74 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8007a20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a22:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		refSpadCount_int	= minimumSpadCount;
 8007a26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a28:	63fb      	str	r3, [r7, #60]	@ 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 8007a30:	f107 031c 	add.w	r3, r7, #28
 8007a34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007a36:	4618      	mov	r0, r3
 8007a38:	f002 fd8a 	bl	800a550 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8007a3c:	8a7b      	ldrh	r3, [r7, #18]
 8007a3e:	461a      	mov	r2, r3
 8007a40:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007a42:	1ad3      	subs	r3, r2, r3
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	bfb8      	it	lt
 8007a48:	425b      	neglt	r3, r3
 8007a4a:	647b      	str	r3, [r7, #68]	@ 0x44
			targetRefRate);
		complete = 0;
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

		while (!complete) {
 8007a52:	e086      	b.n	8007b62 <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
			get_next_good_spad(
 8007a5a:	f107 0314 	add.w	r3, r7, #20
 8007a5e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007a60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a62:	f7ff fcde 	bl	8007422 <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007a6c:	d103      	bne.n	8007a76 <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8007a6e:	23ce      	movs	r3, #206	@ 0xce
 8007a70:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				break;
 8007a74:	e07e      	b.n	8007b74 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8007a76:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8007a7a:	697a      	ldr	r2, [r7, #20]
 8007a7c:	4413      	add	r3, r2
 8007a7e:	4618      	mov	r0, r3
 8007a80:	f7ff fd2e 	bl	80074e0 <is_aperture>
 8007a84:	4603      	mov	r3, r0
 8007a86:	461a      	mov	r2, r3
 8007a88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d003      	beq.n	8007a96 <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
				break;
 8007a94:	e06e      	b.n	8007b74 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 8007a96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a98:	3301      	adds	r3, #1
 8007a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c

			currentSpadIndex = nextGoodSpad;
 8007a9c:	697b      	ldr	r3, [r7, #20]
 8007a9e:	653b      	str	r3, [r7, #80]	@ 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	f503 7392 	add.w	r3, r3, #292	@ 0x124
			Status = enable_spad_bit(
 8007aa6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007aa8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007aaa:	4618      	mov	r0, r3
 8007aac:	f7ff fd32 	bl	8007514 <enable_spad_bit>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8007ab6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d10c      	bne.n	8007ad8 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8007abe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ac0:	3301      	adds	r3, #1
 8007ac2:	653b      	str	r3, [r7, #80]	@ 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	f503 7392 	add.w	r3, r3, #292	@ 0x124
				Status = set_ref_spad_map(Dev,
 8007aca:	4619      	mov	r1, r3
 8007acc:	68f8      	ldr	r0, [r7, #12]
 8007ace:	f7ff fd59 	bl	8007584 <set_ref_spad_map>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8007ad8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d146      	bne.n	8007b6e <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8007ae0:	f107 0312 	add.w	r3, r7, #18
 8007ae4:	4619      	mov	r1, r3
 8007ae6:	68f8      	ldr	r0, [r7, #12]
 8007ae8:	f7ff fdee 	bl	80076c8 <perform_ref_signal_measurement>
 8007aec:	4603      	mov	r3, r0
 8007aee:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8007af2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d13b      	bne.n	8007b72 <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8007afa:	8a7b      	ldrh	r3, [r7, #18]
 8007afc:	461a      	mov	r2, r3
 8007afe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007b00:	1ad3      	subs	r3, r2, r3
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	bfb8      	it	lt
 8007b06:	425b      	neglt	r3, r3
 8007b08:	627b      	str	r3, [r7, #36]	@ 0x24

			if (peakSignalRateRef > targetRefRate) {
 8007b0a:	8a7b      	ldrh	r3, [r7, #18]
 8007b0c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	d21c      	bcs.n	8007b4c <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8007b12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b16:	429a      	cmp	r2, r3
 8007b18:	d914      	bls.n	8007b44 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 8007b1a:	f107 031c 	add.w	r3, r7, #28
 8007b1e:	4619      	mov	r1, r3
 8007b20:	68f8      	ldr	r0, [r7, #12]
 8007b22:	f7ff fd2f 	bl	8007584 <set_ref_spad_map>
 8007b26:	4603      	mov	r3, r0
 8007b28:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
					memcpy(
 8007b32:	f107 011c 	add.w	r1, r7, #28
 8007b36:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f002 fd09 	bl	800a550 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8007b3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b40:	3b01      	subs	r3, #1
 8007b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				complete = 1;
 8007b44:	2301      	movs	r3, #1
 8007b46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b4a:	e00a      	b.n	8007b62 <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8007b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b4e:	647b      	str	r3, [r7, #68]	@ 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f503 7192 	add.w	r1, r3, #292	@ 0x124
				memcpy(lastSpadArray,
 8007b56:	f107 031c 	add.w	r3, r7, #28
 8007b5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	f002 fcf7 	bl	800a550 <memcpy>
		while (!complete) {
 8007b62:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	f43f af74 	beq.w	8007a54 <VL53L0X_perform_ref_spad_management+0x2b8>
 8007b6c:	e002      	b.n	8007b74 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8007b6e:	bf00      	nop
 8007b70:	e000      	b.n	8007b74 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8007b72:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007b74:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d115      	bne.n	8007ba8 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007b80:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8007b88:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	2201      	movs	r2, #1
 8007b8e:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	b2da      	uxtb	r2, r3
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	781a      	ldrb	r2, [r3, #0]
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8007ba8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	375c      	adds	r7, #92	@ 0x5c
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bd90      	pop	{r4, r7, pc}

08007bb4 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 8007bb4:	b590      	push	{r4, r7, lr}
 8007bb6:	b093      	sub	sp, #76	@ 0x4c
 8007bb8:	af06      	add	r7, sp, #24
 8007bba:	60f8      	str	r0, [r7, #12]
 8007bbc:	60b9      	str	r1, [r7, #8]
 8007bbe:	4613      	mov	r3, r2
 8007bc0:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t currentSpadIndex = 0;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t startSelect = 0xB4;
 8007bcc:	23b4      	movs	r3, #180	@ 0xb4
 8007bce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t spadArraySize = 6;
 8007bd2:	2306      	movs	r3, #6
 8007bd4:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 8007bd6:	232c      	movs	r3, #44	@ 0x2c
 8007bd8:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007bda:	2201      	movs	r2, #1
 8007bdc:	21ff      	movs	r1, #255	@ 0xff
 8007bde:	68f8      	ldr	r0, [r7, #12]
 8007be0:	f002 fb54 	bl	800a28c <VL53L0X_WrByte>
 8007be4:	4603      	mov	r3, r0
 8007be6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8007bea:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d107      	bne.n	8007c02 <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	214f      	movs	r1, #79	@ 0x4f
 8007bf6:	68f8      	ldr	r0, [r7, #12]
 8007bf8:	f002 fb48 	bl	800a28c <VL53L0X_WrByte>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8007c02:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d107      	bne.n	8007c1a <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8007c0a:	222c      	movs	r2, #44	@ 0x2c
 8007c0c:	214e      	movs	r1, #78	@ 0x4e
 8007c0e:	68f8      	ldr	r0, [r7, #12]
 8007c10:	f002 fb3c 	bl	800a28c <VL53L0X_WrByte>
 8007c14:	4603      	mov	r3, r0
 8007c16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8007c1a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d107      	bne.n	8007c32 <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007c22:	2200      	movs	r2, #0
 8007c24:	21ff      	movs	r1, #255	@ 0xff
 8007c26:	68f8      	ldr	r0, [r7, #12]
 8007c28:	f002 fb30 	bl	800a28c <VL53L0X_WrByte>
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8007c32:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d109      	bne.n	8007c4e <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8007c3a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007c3e:	461a      	mov	r2, r3
 8007c40:	21b6      	movs	r1, #182	@ 0xb6
 8007c42:	68f8      	ldr	r0, [r7, #12]
 8007c44:	f002 fb22 	bl	800a28c <VL53L0X_WrByte>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8007c4e:	2300      	movs	r3, #0
 8007c50:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c52:	e009      	b.n	8007c68 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8007c54:	68fa      	ldr	r2, [r7, #12]
 8007c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c58:	4413      	add	r3, r2
 8007c5a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8007c5e:	2200      	movs	r2, #0
 8007c60:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8007c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c64:	3301      	adds	r3, #1
 8007c66:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c6a:	69fb      	ldr	r3, [r7, #28]
 8007c6c:	429a      	cmp	r2, r3
 8007c6e:	d3f1      	bcc.n	8007c54 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8007c70:	79fb      	ldrb	r3, [r7, #7]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d011      	beq.n	8007c9a <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8007c76:	e002      	b.n	8007c7e <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8007c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c7a:	3301      	adds	r3, #1
 8007c7c:	62bb      	str	r3, [r7, #40]	@ 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8007c7e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8007c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c84:	4413      	add	r3, r2
 8007c86:	4618      	mov	r0, r3
 8007c88:	f7ff fc2a 	bl	80074e0 <is_aperture>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d103      	bne.n	8007c9a <VL53L0X_set_reference_spads+0xe6>
 8007c92:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c94:	69bb      	ldr	r3, [r7, #24]
 8007c96:	429a      	cmp	r2, r3
 8007c98:	d3ee      	bcc.n	8007c78 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	f503 7492 	add.w	r4, r3, #292	@ 0x124
	Status = enable_ref_spads(Dev,
 8007ca6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007caa:	79f9      	ldrb	r1, [r7, #7]
 8007cac:	f107 0214 	add.w	r2, r7, #20
 8007cb0:	9204      	str	r2, [sp, #16]
 8007cb2:	68ba      	ldr	r2, [r7, #8]
 8007cb4:	9203      	str	r2, [sp, #12]
 8007cb6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007cb8:	9202      	str	r2, [sp, #8]
 8007cba:	9301      	str	r3, [sp, #4]
 8007cbc:	69fb      	ldr	r3, [r7, #28]
 8007cbe:	9300      	str	r3, [sp, #0]
 8007cc0:	4623      	mov	r3, r4
 8007cc2:	4602      	mov	r2, r0
 8007cc4:	68f8      	ldr	r0, [r7, #12]
 8007cc6:	f7ff fc83 	bl	80075d0 <enable_ref_spads>
 8007cca:	4603      	mov	r3, r0
 8007ccc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8007cd0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d10c      	bne.n	8007cf2 <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	2201      	movs	r2, #1
 8007cdc:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	b2da      	uxtb	r2, r3
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	79fa      	ldrb	r2, [r7, #7]
 8007cee:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 8007cf2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	3734      	adds	r7, #52	@ 0x34
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd90      	pop	{r4, r7, pc}

08007cfe <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8007cfe:	b580      	push	{r7, lr}
 8007d00:	b084      	sub	sp, #16
 8007d02:	af00      	add	r7, sp, #0
 8007d04:	6078      	str	r0, [r7, #4]
 8007d06:	460b      	mov	r3, r1
 8007d08:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007d0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d10a      	bne.n	8007d2c <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8007d16:	78fb      	ldrb	r3, [r7, #3]
 8007d18:	f043 0301 	orr.w	r3, r3, #1
 8007d1c:	b2db      	uxtb	r3, r3
 8007d1e:	461a      	mov	r2, r3
 8007d20:	2100      	movs	r1, #0
 8007d22:	6878      	ldr	r0, [r7, #4]
 8007d24:	f002 fab2 	bl	800a28c <VL53L0X_WrByte>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8007d2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d104      	bne.n	8007d3e <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	f000 f9bf 	bl	80080b8 <VL53L0X_measurement_poll_for_completion>
 8007d3a:	4603      	mov	r3, r0
 8007d3c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007d3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d105      	bne.n	8007d52 <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8007d46:	2100      	movs	r1, #0
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f7ff fac9 	bl	80072e0 <VL53L0X_ClearInterruptMask>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8007d52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d106      	bne.n	8007d68 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	2100      	movs	r1, #0
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f002 fa94 	bl	800a28c <VL53L0X_WrByte>
 8007d64:	4603      	mov	r3, r0
 8007d66:	73fb      	strb	r3, [r7, #15]

	return Status;
 8007d68:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	3710      	adds	r7, #16
 8007d70:	46bd      	mov	sp, r7
 8007d72:	bd80      	pop	{r7, pc}

08007d74 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b084      	sub	sp, #16
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	4608      	mov	r0, r1
 8007d7e:	4611      	mov	r1, r2
 8007d80:	461a      	mov	r2, r3
 8007d82:	4603      	mov	r3, r0
 8007d84:	70fb      	strb	r3, [r7, #3]
 8007d86:	460b      	mov	r3, r1
 8007d88:	70bb      	strb	r3, [r7, #2]
 8007d8a:	4613      	mov	r3, r2
 8007d8c:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 8007d92:	2300      	movs	r3, #0
 8007d94:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007d96:	2201      	movs	r2, #1
 8007d98:	21ff      	movs	r1, #255	@ 0xff
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f002 fa76 	bl	800a28c <VL53L0X_WrByte>
 8007da0:	4603      	mov	r3, r0
 8007da2:	461a      	mov	r2, r3
 8007da4:	7bfb      	ldrb	r3, [r7, #15]
 8007da6:	4313      	orrs	r3, r2
 8007da8:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8007daa:	2200      	movs	r2, #0
 8007dac:	2100      	movs	r1, #0
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f002 fa6c 	bl	800a28c <VL53L0X_WrByte>
 8007db4:	4603      	mov	r3, r0
 8007db6:	461a      	mov	r2, r3
 8007db8:	7bfb      	ldrb	r3, [r7, #15]
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007dbe:	2200      	movs	r2, #0
 8007dc0:	21ff      	movs	r1, #255	@ 0xff
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	f002 fa62 	bl	800a28c <VL53L0X_WrByte>
 8007dc8:	4603      	mov	r3, r0
 8007dca:	461a      	mov	r2, r3
 8007dcc:	7bfb      	ldrb	r3, [r7, #15]
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 8007dd2:	78fb      	ldrb	r3, [r7, #3]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d01e      	beq.n	8007e16 <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8007dd8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d009      	beq.n	8007df4 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8007de0:	69ba      	ldr	r2, [r7, #24]
 8007de2:	21cb      	movs	r1, #203	@ 0xcb
 8007de4:	6878      	ldr	r0, [r7, #4]
 8007de6:	f002 fad3 	bl	800a390 <VL53L0X_RdByte>
 8007dea:	4603      	mov	r3, r0
 8007dec:	461a      	mov	r2, r3
 8007dee:	7bfb      	ldrb	r3, [r7, #15]
 8007df0:	4313      	orrs	r3, r2
 8007df2:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8007df4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d02a      	beq.n	8007e52 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8007dfc:	f107 030e 	add.w	r3, r7, #14
 8007e00:	461a      	mov	r2, r3
 8007e02:	21ee      	movs	r1, #238	@ 0xee
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f002 fac3 	bl	800a390 <VL53L0X_RdByte>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	461a      	mov	r2, r3
 8007e0e:	7bfb      	ldrb	r3, [r7, #15]
 8007e10:	4313      	orrs	r3, r2
 8007e12:	73fb      	strb	r3, [r7, #15]
 8007e14:	e01d      	b.n	8007e52 <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8007e16:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d00a      	beq.n	8007e34 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8007e1e:	78bb      	ldrb	r3, [r7, #2]
 8007e20:	461a      	mov	r2, r3
 8007e22:	21cb      	movs	r1, #203	@ 0xcb
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f002 fa31 	bl	800a28c <VL53L0X_WrByte>
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	461a      	mov	r2, r3
 8007e2e:	7bfb      	ldrb	r3, [r7, #15]
 8007e30:	4313      	orrs	r3, r2
 8007e32:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8007e34:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d00a      	beq.n	8007e52 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8007e3c:	787b      	ldrb	r3, [r7, #1]
 8007e3e:	2280      	movs	r2, #128	@ 0x80
 8007e40:	21ee      	movs	r1, #238	@ 0xee
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	f002 fa70 	bl	800a328 <VL53L0X_UpdateByte>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	461a      	mov	r2, r3
 8007e4c:	7bfb      	ldrb	r3, [r7, #15]
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007e52:	2201      	movs	r2, #1
 8007e54:	21ff      	movs	r1, #255	@ 0xff
 8007e56:	6878      	ldr	r0, [r7, #4]
 8007e58:	f002 fa18 	bl	800a28c <VL53L0X_WrByte>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	461a      	mov	r2, r3
 8007e60:	7bfb      	ldrb	r3, [r7, #15]
 8007e62:	4313      	orrs	r3, r2
 8007e64:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8007e66:	2201      	movs	r2, #1
 8007e68:	2100      	movs	r1, #0
 8007e6a:	6878      	ldr	r0, [r7, #4]
 8007e6c:	f002 fa0e 	bl	800a28c <VL53L0X_WrByte>
 8007e70:	4603      	mov	r3, r0
 8007e72:	461a      	mov	r2, r3
 8007e74:	7bfb      	ldrb	r3, [r7, #15]
 8007e76:	4313      	orrs	r3, r2
 8007e78:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	21ff      	movs	r1, #255	@ 0xff
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f002 fa04 	bl	800a28c <VL53L0X_WrByte>
 8007e84:	4603      	mov	r3, r0
 8007e86:	461a      	mov	r2, r3
 8007e88:	7bfb      	ldrb	r3, [r7, #15]
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8007e8e:	7bbb      	ldrb	r3, [r7, #14]
 8007e90:	f023 0310 	bic.w	r3, r3, #16
 8007e94:	b2da      	uxtb	r2, r3
 8007e96:	69fb      	ldr	r3, [r7, #28]
 8007e98:	701a      	strb	r2, [r3, #0]

	return Status;
 8007e9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3710      	adds	r7, #16
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}

08007ea6 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8007ea6:	b580      	push	{r7, lr}
 8007ea8:	b08a      	sub	sp, #40	@ 0x28
 8007eaa:	af04      	add	r7, sp, #16
 8007eac:	60f8      	str	r0, [r7, #12]
 8007eae:	60b9      	str	r1, [r7, #8]
 8007eb0:	4611      	mov	r1, r2
 8007eb2:	461a      	mov	r2, r3
 8007eb4:	460b      	mov	r3, r1
 8007eb6:	71fb      	strb	r3, [r7, #7]
 8007eb8:	4613      	mov	r3, r2
 8007eba:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8007ed0:	79bb      	ldrb	r3, [r7, #6]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d003      	beq.n	8007ede <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8007edc:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8007ede:	2201      	movs	r2, #1
 8007ee0:	2101      	movs	r1, #1
 8007ee2:	68f8      	ldr	r0, [r7, #12]
 8007ee4:	f002 f9d2 	bl	800a28c <VL53L0X_WrByte>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8007eec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d105      	bne.n	8007f00 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8007ef4:	2140      	movs	r1, #64	@ 0x40
 8007ef6:	68f8      	ldr	r0, [r7, #12]
 8007ef8:	f7ff ff01 	bl	8007cfe <VL53L0X_perform_single_ref_calibration>
 8007efc:	4603      	mov	r3, r0
 8007efe:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8007f00:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d115      	bne.n	8007f34 <VL53L0X_perform_vhv_calibration+0x8e>
 8007f08:	79fb      	ldrb	r3, [r7, #7]
 8007f0a:	2b01      	cmp	r3, #1
 8007f0c:	d112      	bne.n	8007f34 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8007f0e:	7d39      	ldrb	r1, [r7, #20]
 8007f10:	7d7a      	ldrb	r2, [r7, #21]
 8007f12:	2300      	movs	r3, #0
 8007f14:	9303      	str	r3, [sp, #12]
 8007f16:	2301      	movs	r3, #1
 8007f18:	9302      	str	r3, [sp, #8]
 8007f1a:	f107 0313 	add.w	r3, r7, #19
 8007f1e:	9301      	str	r3, [sp, #4]
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	9300      	str	r3, [sp, #0]
 8007f24:	460b      	mov	r3, r1
 8007f26:	2101      	movs	r1, #1
 8007f28:	68f8      	ldr	r0, [r7, #12]
 8007f2a:	f7ff ff23 	bl	8007d74 <VL53L0X_ref_calibration_io>
 8007f2e:	4603      	mov	r3, r0
 8007f30:	75fb      	strb	r3, [r7, #23]
 8007f32:	e002      	b.n	8007f3a <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	2200      	movs	r2, #0
 8007f38:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8007f3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d112      	bne.n	8007f68 <VL53L0X_perform_vhv_calibration+0xc2>
 8007f42:	79bb      	ldrb	r3, [r7, #6]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d00f      	beq.n	8007f68 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8007f48:	7dbb      	ldrb	r3, [r7, #22]
 8007f4a:	461a      	mov	r2, r3
 8007f4c:	2101      	movs	r1, #1
 8007f4e:	68f8      	ldr	r0, [r7, #12]
 8007f50:	f002 f99c 	bl	800a28c <VL53L0X_WrByte>
 8007f54:	4603      	mov	r3, r0
 8007f56:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8007f58:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d103      	bne.n	8007f68 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	7dba      	ldrb	r2, [r7, #22]
 8007f64:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 8007f68:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	3718      	adds	r7, #24
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bd80      	pop	{r7, pc}

08007f74 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b08a      	sub	sp, #40	@ 0x28
 8007f78:	af04      	add	r7, sp, #16
 8007f7a:	60f8      	str	r0, [r7, #12]
 8007f7c:	60b9      	str	r1, [r7, #8]
 8007f7e:	4611      	mov	r1, r2
 8007f80:	461a      	mov	r2, r3
 8007f82:	460b      	mov	r3, r1
 8007f84:	71fb      	strb	r3, [r7, #7]
 8007f86:	4613      	mov	r3, r2
 8007f88:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8007f8e:	2300      	movs	r3, #0
 8007f90:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8007f92:	2300      	movs	r3, #0
 8007f94:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8007f96:	2300      	movs	r3, #0
 8007f98:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8007f9a:	79bb      	ldrb	r3, [r7, #6]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d003      	beq.n	8007fa8 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8007fa6:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8007fa8:	2202      	movs	r2, #2
 8007faa:	2101      	movs	r1, #1
 8007fac:	68f8      	ldr	r0, [r7, #12]
 8007fae:	f002 f96d 	bl	800a28c <VL53L0X_WrByte>
 8007fb2:	4603      	mov	r3, r0
 8007fb4:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8007fb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d105      	bne.n	8007fca <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8007fbe:	2100      	movs	r1, #0
 8007fc0:	68f8      	ldr	r0, [r7, #12]
 8007fc2:	f7ff fe9c 	bl	8007cfe <VL53L0X_perform_single_ref_calibration>
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8007fca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d115      	bne.n	8007ffe <VL53L0X_perform_phase_calibration+0x8a>
 8007fd2:	79fb      	ldrb	r3, [r7, #7]
 8007fd4:	2b01      	cmp	r3, #1
 8007fd6:	d112      	bne.n	8007ffe <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8007fd8:	7d39      	ldrb	r1, [r7, #20]
 8007fda:	7d7a      	ldrb	r2, [r7, #21]
 8007fdc:	2301      	movs	r3, #1
 8007fde:	9303      	str	r3, [sp, #12]
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	9302      	str	r3, [sp, #8]
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	9301      	str	r3, [sp, #4]
 8007fe8:	f107 0313 	add.w	r3, r7, #19
 8007fec:	9300      	str	r3, [sp, #0]
 8007fee:	460b      	mov	r3, r1
 8007ff0:	2101      	movs	r1, #1
 8007ff2:	68f8      	ldr	r0, [r7, #12]
 8007ff4:	f7ff febe 	bl	8007d74 <VL53L0X_ref_calibration_io>
 8007ff8:	4603      	mov	r3, r0
 8007ffa:	75fb      	strb	r3, [r7, #23]
 8007ffc:	e002      	b.n	8008004 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	2200      	movs	r2, #0
 8008002:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8008004:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d112      	bne.n	8008032 <VL53L0X_perform_phase_calibration+0xbe>
 800800c:	79bb      	ldrb	r3, [r7, #6]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d00f      	beq.n	8008032 <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8008012:	7dbb      	ldrb	r3, [r7, #22]
 8008014:	461a      	mov	r2, r3
 8008016:	2101      	movs	r1, #1
 8008018:	68f8      	ldr	r0, [r7, #12]
 800801a:	f002 f937 	bl	800a28c <VL53L0X_WrByte>
 800801e:	4603      	mov	r3, r0
 8008020:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8008022:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d103      	bne.n	8008032 <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	7dba      	ldrb	r2, [r7, #22]
 800802e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 8008032:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008036:	4618      	mov	r0, r3
 8008038:	3718      	adds	r7, #24
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}

0800803e <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800803e:	b580      	push	{r7, lr}
 8008040:	b086      	sub	sp, #24
 8008042:	af00      	add	r7, sp, #0
 8008044:	60f8      	str	r0, [r7, #12]
 8008046:	60b9      	str	r1, [r7, #8]
 8008048:	607a      	str	r2, [r7, #4]
 800804a:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800804c:	2300      	movs	r3, #0
 800804e:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8008050:	2300      	movs	r3, #0
 8008052:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800805a:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 800805c:	78fa      	ldrb	r2, [r7, #3]
 800805e:	2300      	movs	r3, #0
 8008060:	68b9      	ldr	r1, [r7, #8]
 8008062:	68f8      	ldr	r0, [r7, #12]
 8008064:	f7ff ff1f 	bl	8007ea6 <VL53L0X_perform_vhv_calibration>
 8008068:	4603      	mov	r3, r0
 800806a:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800806c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d107      	bne.n	8008084 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8008074:	78fa      	ldrb	r2, [r7, #3]
 8008076:	2300      	movs	r3, #0
 8008078:	6879      	ldr	r1, [r7, #4]
 800807a:	68f8      	ldr	r0, [r7, #12]
 800807c:	f7ff ff7a 	bl	8007f74 <VL53L0X_perform_phase_calibration>
 8008080:	4603      	mov	r3, r0
 8008082:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8008084:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d10f      	bne.n	80080ac <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800808c:	7dbb      	ldrb	r3, [r7, #22]
 800808e:	461a      	mov	r2, r3
 8008090:	2101      	movs	r1, #1
 8008092:	68f8      	ldr	r0, [r7, #12]
 8008094:	f002 f8fa 	bl	800a28c <VL53L0X_WrByte>
 8008098:	4603      	mov	r3, r0
 800809a:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800809c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d103      	bne.n	80080ac <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	7dba      	ldrb	r2, [r7, #22]
 80080a8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 80080ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	3718      	adds	r7, #24
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}

080080b8 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b086      	sub	sp, #24
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80080c0:	2300      	movs	r3, #0
 80080c2:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 80080c4:	2300      	movs	r3, #0
 80080c6:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 80080c8:	2300      	movs	r3, #0
 80080ca:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80080cc:	f107 030f 	add.w	r3, r7, #15
 80080d0:	4619      	mov	r1, r3
 80080d2:	6878      	ldr	r0, [r7, #4]
 80080d4:	f7fe fe22 	bl	8006d1c <VL53L0X_GetMeasurementDataReady>
 80080d8:	4603      	mov	r3, r0
 80080da:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 80080dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d110      	bne.n	8008106 <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 80080e4:	7bfb      	ldrb	r3, [r7, #15]
 80080e6:	2b01      	cmp	r3, #1
 80080e8:	d00f      	beq.n	800810a <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	3301      	adds	r3, #1
 80080ee:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80080f6:	d302      	bcc.n	80080fe <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 80080f8:	23f9      	movs	r3, #249	@ 0xf9
 80080fa:	75fb      	strb	r3, [r7, #23]
			break;
 80080fc:	e006      	b.n	800810c <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	f002 f9e2 	bl	800a4c8 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8008104:	e7e2      	b.n	80080cc <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 8008106:	bf00      	nop
 8008108:	e000      	b.n	800810c <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 800810a:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 800810c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008110:	4618      	mov	r0, r3
 8008112:	3718      	adds	r7, #24
 8008114:	46bd      	mov	sp, r7
 8008116:	bd80      	pop	{r7, pc}

08008118 <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8008118:	b480      	push	{r7}
 800811a:	b085      	sub	sp, #20
 800811c:	af00      	add	r7, sp, #0
 800811e:	4603      	mov	r3, r0
 8008120:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 8008122:	2300      	movs	r3, #0
 8008124:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8008126:	79fb      	ldrb	r3, [r7, #7]
 8008128:	3301      	adds	r3, #1
 800812a:	b2db      	uxtb	r3, r3
 800812c:	005b      	lsls	r3, r3, #1
 800812e:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8008130:	7bfb      	ldrb	r3, [r7, #15]
}
 8008132:	4618      	mov	r0, r3
 8008134:	3714      	adds	r7, #20
 8008136:	46bd      	mov	sp, r7
 8008138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813c:	4770      	bx	lr

0800813e <VL53L0X_isqrt>:
	return vcsel_period_reg;
}


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800813e:	b480      	push	{r7}
 8008140:	b085      	sub	sp, #20
 8008142:	af00      	add	r7, sp, #0
 8008144:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8008146:	2300      	movs	r3, #0
 8008148:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800814a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800814e:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 8008150:	e002      	b.n	8008158 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	089b      	lsrs	r3, r3, #2
 8008156:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8008158:	68ba      	ldr	r2, [r7, #8]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	429a      	cmp	r2, r3
 800815e:	d8f8      	bhi.n	8008152 <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 8008160:	e017      	b.n	8008192 <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8008162:	68fa      	ldr	r2, [r7, #12]
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	4413      	add	r3, r2
 8008168:	687a      	ldr	r2, [r7, #4]
 800816a:	429a      	cmp	r2, r3
 800816c:	d30b      	bcc.n	8008186 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800816e:	68fa      	ldr	r2, [r7, #12]
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	4413      	add	r3, r2
 8008174:	687a      	ldr	r2, [r7, #4]
 8008176:	1ad3      	subs	r3, r2, r3
 8008178:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	085b      	lsrs	r3, r3, #1
 800817e:	68ba      	ldr	r2, [r7, #8]
 8008180:	4413      	add	r3, r2
 8008182:	60fb      	str	r3, [r7, #12]
 8008184:	e002      	b.n	800818c <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	085b      	lsrs	r3, r3, #1
 800818a:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	089b      	lsrs	r3, r3, #2
 8008190:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d1e4      	bne.n	8008162 <VL53L0X_isqrt+0x24>
	}

	return res;
 8008198:	68fb      	ldr	r3, [r7, #12]
}
 800819a:	4618      	mov	r0, r3
 800819c:	3714      	adds	r7, #20
 800819e:	46bd      	mov	sp, r7
 80081a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a4:	4770      	bx	lr

080081a6 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 80081a6:	b580      	push	{r7, lr}
 80081a8:	b086      	sub	sp, #24
 80081aa:	af00      	add	r7, sp, #0
 80081ac:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80081ae:	2300      	movs	r3, #0
 80081b0:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 80081b2:	2200      	movs	r2, #0
 80081b4:	2183      	movs	r1, #131	@ 0x83
 80081b6:	6878      	ldr	r0, [r7, #4]
 80081b8:	f002 f868 	bl	800a28c <VL53L0X_WrByte>
 80081bc:	4603      	mov	r3, r0
 80081be:	461a      	mov	r2, r3
 80081c0:	7dfb      	ldrb	r3, [r7, #23]
 80081c2:	4313      	orrs	r3, r2
 80081c4:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 80081c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d11e      	bne.n	800820c <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 80081ce:	2300      	movs	r3, #0
 80081d0:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 80081d2:	f107 030f 	add.w	r3, r7, #15
 80081d6:	461a      	mov	r2, r3
 80081d8:	2183      	movs	r1, #131	@ 0x83
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f002 f8d8 	bl	800a390 <VL53L0X_RdByte>
 80081e0:	4603      	mov	r3, r0
 80081e2:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 80081e4:	7bfb      	ldrb	r3, [r7, #15]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d10a      	bne.n	8008200 <VL53L0X_device_read_strobe+0x5a>
 80081ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d106      	bne.n	8008200 <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 80081f2:	693b      	ldr	r3, [r7, #16]
 80081f4:	3301      	adds	r3, #1
 80081f6:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 80081f8:	693b      	ldr	r3, [r7, #16]
 80081fa:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80081fe:	d3e8      	bcc.n	80081d2 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8008206:	d301      	bcc.n	800820c <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 8008208:	23f9      	movs	r3, #249	@ 0xf9
 800820a:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800820c:	2201      	movs	r2, #1
 800820e:	2183      	movs	r1, #131	@ 0x83
 8008210:	6878      	ldr	r0, [r7, #4]
 8008212:	f002 f83b 	bl	800a28c <VL53L0X_WrByte>
 8008216:	4603      	mov	r3, r0
 8008218:	461a      	mov	r2, r3
 800821a:	7dfb      	ldrb	r3, [r7, #23]
 800821c:	4313      	orrs	r3, r2
 800821e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 8008220:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8008224:	4618      	mov	r0, r3
 8008226:	3718      	adds	r7, #24
 8008228:	46bd      	mov	sp, r7
 800822a:	bd80      	pop	{r7, pc}

0800822c <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b098      	sub	sp, #96	@ 0x60
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	460b      	mov	r3, r1
 8008236:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008238:	2300      	movs	r3, #0
 800823a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800823e:	2300      	movs	r3, #0
 8008240:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	uint8_t ReferenceSpadType = 0;
 8008244:	2300      	movs	r3, #0
 8008246:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
	uint32_t PartUIDUpper = 0;
 800824a:	2300      	movs	r3, #0
 800824c:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PartUIDLower = 0;
 800824e:	2300      	movs	r3, #0
 8008250:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t OffsetFixed1104_mm = 0;
 8008252:	2300      	movs	r3, #0
 8008254:	64bb      	str	r3, [r7, #72]	@ 0x48
	int16_t OffsetMicroMeters = 0;
 8008256:	2300      	movs	r3, #0
 8008258:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800825c:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8008260:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 8008262:	2300      	movs	r3, #0
 8008264:	657b      	str	r3, [r7, #84]	@ 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8008266:	2300      	movs	r3, #0
 8008268:	653b      	str	r3, [r7, #80]	@ 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 800826a:	2300      	movs	r3, #0
 800826c:	643b      	str	r3, [r7, #64]	@ 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 8008274:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 8008278:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800827c:	2b07      	cmp	r3, #7
 800827e:	f000 8408 	beq.w	8008a92 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8008282:	2201      	movs	r2, #1
 8008284:	2180      	movs	r1, #128	@ 0x80
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f002 f800 	bl	800a28c <VL53L0X_WrByte>
 800828c:	4603      	mov	r3, r0
 800828e:	461a      	mov	r2, r3
 8008290:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008294:	4313      	orrs	r3, r2
 8008296:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800829a:	2201      	movs	r2, #1
 800829c:	21ff      	movs	r1, #255	@ 0xff
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f001 fff4 	bl	800a28c <VL53L0X_WrByte>
 80082a4:	4603      	mov	r3, r0
 80082a6:	461a      	mov	r2, r3
 80082a8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80082ac:	4313      	orrs	r3, r2
 80082ae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80082b2:	2200      	movs	r2, #0
 80082b4:	2100      	movs	r1, #0
 80082b6:	6878      	ldr	r0, [r7, #4]
 80082b8:	f001 ffe8 	bl	800a28c <VL53L0X_WrByte>
 80082bc:	4603      	mov	r3, r0
 80082be:	461a      	mov	r2, r3
 80082c0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80082c4:	4313      	orrs	r3, r2
 80082c6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 80082ca:	2206      	movs	r2, #6
 80082cc:	21ff      	movs	r1, #255	@ 0xff
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f001 ffdc 	bl	800a28c <VL53L0X_WrByte>
 80082d4:	4603      	mov	r3, r0
 80082d6:	461a      	mov	r2, r3
 80082d8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80082dc:	4313      	orrs	r3, r2
 80082de:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 80082e2:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 80082e6:	461a      	mov	r2, r3
 80082e8:	2183      	movs	r1, #131	@ 0x83
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	f002 f850 	bl	800a390 <VL53L0X_RdByte>
 80082f0:	4603      	mov	r3, r0
 80082f2:	461a      	mov	r2, r3
 80082f4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80082f8:	4313      	orrs	r3, r2
 80082fa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 80082fe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008302:	f043 0304 	orr.w	r3, r3, #4
 8008306:	b2db      	uxtb	r3, r3
 8008308:	461a      	mov	r2, r3
 800830a:	2183      	movs	r1, #131	@ 0x83
 800830c:	6878      	ldr	r0, [r7, #4]
 800830e:	f001 ffbd 	bl	800a28c <VL53L0X_WrByte>
 8008312:	4603      	mov	r3, r0
 8008314:	461a      	mov	r2, r3
 8008316:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800831a:	4313      	orrs	r3, r2
 800831c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 8008320:	2207      	movs	r2, #7
 8008322:	21ff      	movs	r1, #255	@ 0xff
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f001 ffb1 	bl	800a28c <VL53L0X_WrByte>
 800832a:	4603      	mov	r3, r0
 800832c:	461a      	mov	r2, r3
 800832e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008332:	4313      	orrs	r3, r2
 8008334:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8008338:	2201      	movs	r2, #1
 800833a:	2181      	movs	r1, #129	@ 0x81
 800833c:	6878      	ldr	r0, [r7, #4]
 800833e:	f001 ffa5 	bl	800a28c <VL53L0X_WrByte>
 8008342:	4603      	mov	r3, r0
 8008344:	461a      	mov	r2, r3
 8008346:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800834a:	4313      	orrs	r3, r2
 800834c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 8008350:	6878      	ldr	r0, [r7, #4]
 8008352:	f002 f8b9 	bl	800a4c8 <VL53L0X_PollingDelay>
 8008356:	4603      	mov	r3, r0
 8008358:	461a      	mov	r2, r3
 800835a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800835e:	4313      	orrs	r3, r2
 8008360:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8008364:	2201      	movs	r2, #1
 8008366:	2180      	movs	r1, #128	@ 0x80
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f001 ff8f 	bl	800a28c <VL53L0X_WrByte>
 800836e:	4603      	mov	r3, r0
 8008370:	461a      	mov	r2, r3
 8008372:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008376:	4313      	orrs	r3, r2
 8008378:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		if (((option & 1) == 1) &&
 800837c:	78fb      	ldrb	r3, [r7, #3]
 800837e:	f003 0301 	and.w	r3, r3, #1
 8008382:	2b00      	cmp	r3, #0
 8008384:	f000 8098 	beq.w	80084b8 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8008388:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800838c:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8008390:	2b00      	cmp	r3, #0
 8008392:	f040 8091 	bne.w	80084b8 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8008396:	226b      	movs	r2, #107	@ 0x6b
 8008398:	2194      	movs	r1, #148	@ 0x94
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f001 ff76 	bl	800a28c <VL53L0X_WrByte>
 80083a0:	4603      	mov	r3, r0
 80083a2:	461a      	mov	r2, r3
 80083a4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80083a8:	4313      	orrs	r3, r2
 80083aa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f7ff fef9 	bl	80081a6 <VL53L0X_device_read_strobe>
 80083b4:	4603      	mov	r3, r0
 80083b6:	461a      	mov	r2, r3
 80083b8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80083bc:	4313      	orrs	r3, r2
 80083be:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80083c2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80083c6:	461a      	mov	r2, r3
 80083c8:	2190      	movs	r1, #144	@ 0x90
 80083ca:	6878      	ldr	r0, [r7, #4]
 80083cc:	f002 f840 	bl	800a450 <VL53L0X_RdDWord>
 80083d0:	4603      	mov	r3, r0
 80083d2:	461a      	mov	r2, r3
 80083d4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80083d8:	4313      	orrs	r3, r2
 80083da:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 80083de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e0:	0a1b      	lsrs	r3, r3, #8
 80083e2:	b2db      	uxtb	r3, r3
 80083e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80083e8:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 80083ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ee:	0bdb      	lsrs	r3, r3, #15
 80083f0:	b2db      	uxtb	r3, r3
 80083f2:	f003 0301 	and.w	r3, r3, #1
 80083f6:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 80083fa:	2224      	movs	r2, #36	@ 0x24
 80083fc:	2194      	movs	r1, #148	@ 0x94
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f001 ff44 	bl	800a28c <VL53L0X_WrByte>
 8008404:	4603      	mov	r3, r0
 8008406:	461a      	mov	r2, r3
 8008408:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800840c:	4313      	orrs	r3, r2
 800840e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008412:	6878      	ldr	r0, [r7, #4]
 8008414:	f7ff fec7 	bl	80081a6 <VL53L0X_device_read_strobe>
 8008418:	4603      	mov	r3, r0
 800841a:	461a      	mov	r2, r3
 800841c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008420:	4313      	orrs	r3, r2
 8008422:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008426:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800842a:	461a      	mov	r2, r3
 800842c:	2190      	movs	r1, #144	@ 0x90
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f002 f80e 	bl	800a450 <VL53L0X_RdDWord>
 8008434:	4603      	mov	r3, r0
 8008436:	461a      	mov	r2, r3
 8008438:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800843c:	4313      	orrs	r3, r2
 800843e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 8008442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008444:	0e1b      	lsrs	r3, r3, #24
 8008446:	b2db      	uxtb	r3, r3
 8008448:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 800844a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800844c:	0c1b      	lsrs	r3, r3, #16
 800844e:	b2db      	uxtb	r3, r3
 8008450:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8008452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008454:	0a1b      	lsrs	r3, r3, #8
 8008456:	b2db      	uxtb	r3, r3
 8008458:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 800845a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800845c:	b2db      	uxtb	r3, r3
 800845e:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8008460:	2225      	movs	r2, #37	@ 0x25
 8008462:	2194      	movs	r1, #148	@ 0x94
 8008464:	6878      	ldr	r0, [r7, #4]
 8008466:	f001 ff11 	bl	800a28c <VL53L0X_WrByte>
 800846a:	4603      	mov	r3, r0
 800846c:	461a      	mov	r2, r3
 800846e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008472:	4313      	orrs	r3, r2
 8008474:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f7ff fe94 	bl	80081a6 <VL53L0X_device_read_strobe>
 800847e:	4603      	mov	r3, r0
 8008480:	461a      	mov	r2, r3
 8008482:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008486:	4313      	orrs	r3, r2
 8008488:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800848c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8008490:	461a      	mov	r2, r3
 8008492:	2190      	movs	r1, #144	@ 0x90
 8008494:	6878      	ldr	r0, [r7, #4]
 8008496:	f001 ffdb 	bl	800a450 <VL53L0X_RdDWord>
 800849a:	4603      	mov	r3, r0
 800849c:	461a      	mov	r2, r3
 800849e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80084a2:	4313      	orrs	r3, r2
 80084a4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 80084a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084aa:	0e1b      	lsrs	r3, r3, #24
 80084ac:	b2db      	uxtb	r3, r3
 80084ae:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 80084b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084b2:	0c1b      	lsrs	r3, r3, #16
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 80084b8:	78fb      	ldrb	r3, [r7, #3]
 80084ba:	f003 0302 	and.w	r3, r3, #2
 80084be:	2b00      	cmp	r3, #0
 80084c0:	f000 8189 	beq.w	80087d6 <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 80084c4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80084c8:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	f040 8182 	bne.w	80087d6 <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 80084d2:	2202      	movs	r2, #2
 80084d4:	2194      	movs	r1, #148	@ 0x94
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	f001 fed8 	bl	800a28c <VL53L0X_WrByte>
 80084dc:	4603      	mov	r3, r0
 80084de:	461a      	mov	r2, r3
 80084e0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80084e4:	4313      	orrs	r3, r2
 80084e6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f7ff fe5b 	bl	80081a6 <VL53L0X_device_read_strobe>
 80084f0:	4603      	mov	r3, r0
 80084f2:	461a      	mov	r2, r3
 80084f4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80084f8:	4313      	orrs	r3, r2
 80084fa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 80084fe:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 8008502:	461a      	mov	r2, r3
 8008504:	2190      	movs	r1, #144	@ 0x90
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	f001 ff42 	bl	800a390 <VL53L0X_RdByte>
 800850c:	4603      	mov	r3, r0
 800850e:	461a      	mov	r2, r3
 8008510:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008514:	4313      	orrs	r3, r2
 8008516:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800851a:	227b      	movs	r2, #123	@ 0x7b
 800851c:	2194      	movs	r1, #148	@ 0x94
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f001 feb4 	bl	800a28c <VL53L0X_WrByte>
 8008524:	4603      	mov	r3, r0
 8008526:	461a      	mov	r2, r3
 8008528:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800852c:	4313      	orrs	r3, r2
 800852e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f7ff fe37 	bl	80081a6 <VL53L0X_device_read_strobe>
 8008538:	4603      	mov	r3, r0
 800853a:	461a      	mov	r2, r3
 800853c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008540:	4313      	orrs	r3, r2
 8008542:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8008546:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 800854a:	461a      	mov	r2, r3
 800854c:	2190      	movs	r1, #144	@ 0x90
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f001 ff1e 	bl	800a390 <VL53L0X_RdByte>
 8008554:	4603      	mov	r3, r0
 8008556:	461a      	mov	r2, r3
 8008558:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800855c:	4313      	orrs	r3, r2
 800855e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8008562:	2277      	movs	r2, #119	@ 0x77
 8008564:	2194      	movs	r1, #148	@ 0x94
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f001 fe90 	bl	800a28c <VL53L0X_WrByte>
 800856c:	4603      	mov	r3, r0
 800856e:	461a      	mov	r2, r3
 8008570:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008574:	4313      	orrs	r3, r2
 8008576:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f7ff fe13 	bl	80081a6 <VL53L0X_device_read_strobe>
 8008580:	4603      	mov	r3, r0
 8008582:	461a      	mov	r2, r3
 8008584:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008588:	4313      	orrs	r3, r2
 800858a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800858e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8008592:	461a      	mov	r2, r3
 8008594:	2190      	movs	r1, #144	@ 0x90
 8008596:	6878      	ldr	r0, [r7, #4]
 8008598:	f001 ff5a 	bl	800a450 <VL53L0X_RdDWord>
 800859c:	4603      	mov	r3, r0
 800859e:	461a      	mov	r2, r3
 80085a0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80085a4:	4313      	orrs	r3, r2
 80085a6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 80085aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ac:	0e5b      	lsrs	r3, r3, #25
 80085ae:	b2db      	uxtb	r3, r3
 80085b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80085b4:	b2db      	uxtb	r3, r3
 80085b6:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 80085b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ba:	0c9b      	lsrs	r3, r3, #18
 80085bc:	b2db      	uxtb	r3, r3
 80085be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80085c2:	b2db      	uxtb	r3, r3
 80085c4:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 80085c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c8:	0adb      	lsrs	r3, r3, #11
 80085ca:	b2db      	uxtb	r3, r3
 80085cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80085d0:	b2db      	uxtb	r3, r3
 80085d2:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 80085d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d6:	091b      	lsrs	r3, r3, #4
 80085d8:	b2db      	uxtb	r3, r3
 80085da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80085de:	b2db      	uxtb	r3, r3
 80085e0:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 80085e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085e4:	b2db      	uxtb	r3, r3
 80085e6:	00db      	lsls	r3, r3, #3
 80085e8:	b2db      	uxtb	r3, r3
 80085ea:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 80085ee:	b2db      	uxtb	r3, r3
 80085f0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80085f4:	2278      	movs	r2, #120	@ 0x78
 80085f6:	2194      	movs	r1, #148	@ 0x94
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f001 fe47 	bl	800a28c <VL53L0X_WrByte>
 80085fe:	4603      	mov	r3, r0
 8008600:	461a      	mov	r2, r3
 8008602:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008606:	4313      	orrs	r3, r2
 8008608:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800860c:	6878      	ldr	r0, [r7, #4]
 800860e:	f7ff fdca 	bl	80081a6 <VL53L0X_device_read_strobe>
 8008612:	4603      	mov	r3, r0
 8008614:	461a      	mov	r2, r3
 8008616:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800861a:	4313      	orrs	r3, r2
 800861c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008620:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8008624:	461a      	mov	r2, r3
 8008626:	2190      	movs	r1, #144	@ 0x90
 8008628:	6878      	ldr	r0, [r7, #4]
 800862a:	f001 ff11 	bl	800a450 <VL53L0X_RdDWord>
 800862e:	4603      	mov	r3, r0
 8008630:	461a      	mov	r2, r3
 8008632:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008636:	4313      	orrs	r3, r2
 8008638:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800863c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800863e:	0f5b      	lsrs	r3, r3, #29
 8008640:	b2db      	uxtb	r3, r3
 8008642:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008646:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 8008648:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800864c:	4413      	add	r3, r2
 800864e:	b2db      	uxtb	r3, r3
 8008650:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8008652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008654:	0d9b      	lsrs	r3, r3, #22
 8008656:	b2db      	uxtb	r3, r3
 8008658:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800865c:	b2db      	uxtb	r3, r3
 800865e:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 8008660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008662:	0bdb      	lsrs	r3, r3, #15
 8008664:	b2db      	uxtb	r3, r3
 8008666:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800866a:	b2db      	uxtb	r3, r3
 800866c:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800866e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008670:	0a1b      	lsrs	r3, r3, #8
 8008672:	b2db      	uxtb	r3, r3
 8008674:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008678:	b2db      	uxtb	r3, r3
 800867a:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800867c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800867e:	085b      	lsrs	r3, r3, #1
 8008680:	b2db      	uxtb	r3, r3
 8008682:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008686:	b2db      	uxtb	r3, r3
 8008688:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800868a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800868c:	b2db      	uxtb	r3, r3
 800868e:	019b      	lsls	r3, r3, #6
 8008690:	b2db      	uxtb	r3, r3
 8008692:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008696:	b2db      	uxtb	r3, r3
 8008698:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800869c:	2279      	movs	r2, #121	@ 0x79
 800869e:	2194      	movs	r1, #148	@ 0x94
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f001 fdf3 	bl	800a28c <VL53L0X_WrByte>
 80086a6:	4603      	mov	r3, r0
 80086a8:	461a      	mov	r2, r3
 80086aa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80086ae:	4313      	orrs	r3, r2
 80086b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f7ff fd76 	bl	80081a6 <VL53L0X_device_read_strobe>
 80086ba:	4603      	mov	r3, r0
 80086bc:	461a      	mov	r2, r3
 80086be:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80086c2:	4313      	orrs	r3, r2
 80086c4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80086c8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80086cc:	461a      	mov	r2, r3
 80086ce:	2190      	movs	r1, #144	@ 0x90
 80086d0:	6878      	ldr	r0, [r7, #4]
 80086d2:	f001 febd 	bl	800a450 <VL53L0X_RdDWord>
 80086d6:	4603      	mov	r3, r0
 80086d8:	461a      	mov	r2, r3
 80086da:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80086de:	4313      	orrs	r3, r2
 80086e0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 80086e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086e6:	0e9b      	lsrs	r3, r3, #26
 80086e8:	b2db      	uxtb	r3, r3
 80086ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80086ee:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 80086f0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80086f4:	4413      	add	r3, r2
 80086f6:	b2db      	uxtb	r3, r3
 80086f8:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 80086fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086fc:	0cdb      	lsrs	r3, r3, #19
 80086fe:	b2db      	uxtb	r3, r3
 8008700:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008704:	b2db      	uxtb	r3, r3
 8008706:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8008708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800870a:	0b1b      	lsrs	r3, r3, #12
 800870c:	b2db      	uxtb	r3, r3
 800870e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008712:	b2db      	uxtb	r3, r3
 8008714:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8008716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008718:	095b      	lsrs	r3, r3, #5
 800871a:	b2db      	uxtb	r3, r3
 800871c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008720:	b2db      	uxtb	r3, r3
 8008722:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 8008724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008726:	b2db      	uxtb	r3, r3
 8008728:	009b      	lsls	r3, r3, #2
 800872a:	b2db      	uxtb	r3, r3
 800872c:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8008730:	b2db      	uxtb	r3, r3
 8008732:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8008736:	227a      	movs	r2, #122	@ 0x7a
 8008738:	2194      	movs	r1, #148	@ 0x94
 800873a:	6878      	ldr	r0, [r7, #4]
 800873c:	f001 fda6 	bl	800a28c <VL53L0X_WrByte>
 8008740:	4603      	mov	r3, r0
 8008742:	461a      	mov	r2, r3
 8008744:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008748:	4313      	orrs	r3, r2
 800874a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800874e:	6878      	ldr	r0, [r7, #4]
 8008750:	f7ff fd29 	bl	80081a6 <VL53L0X_device_read_strobe>
 8008754:	4603      	mov	r3, r0
 8008756:	461a      	mov	r2, r3
 8008758:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800875c:	4313      	orrs	r3, r2
 800875e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8008762:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8008766:	461a      	mov	r2, r3
 8008768:	2190      	movs	r1, #144	@ 0x90
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f001 fe70 	bl	800a450 <VL53L0X_RdDWord>
 8008770:	4603      	mov	r3, r0
 8008772:	461a      	mov	r2, r3
 8008774:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008778:	4313      	orrs	r3, r2
 800877a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800877e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008780:	0f9b      	lsrs	r3, r3, #30
 8008782:	b2db      	uxtb	r3, r3
 8008784:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008788:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800878a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800878e:	4413      	add	r3, r2
 8008790:	b2db      	uxtb	r3, r3
 8008792:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8008794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008796:	0ddb      	lsrs	r3, r3, #23
 8008798:	b2db      	uxtb	r3, r3
 800879a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800879e:	b2db      	uxtb	r3, r3
 80087a0:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 80087a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a4:	0c1b      	lsrs	r3, r3, #16
 80087a6:	b2db      	uxtb	r3, r3
 80087a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80087ac:	b2db      	uxtb	r3, r3
 80087ae:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 80087b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087b2:	0a5b      	lsrs	r3, r3, #9
 80087b4:	b2db      	uxtb	r3, r3
 80087b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80087ba:	b2db      	uxtb	r3, r3
 80087bc:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 80087c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c2:	089b      	lsrs	r3, r3, #2
 80087c4:	b2db      	uxtb	r3, r3
 80087c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80087ca:	b2db      	uxtb	r3, r3
 80087cc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
			ProductId[18] = '\0';
 80087d0:	2300      	movs	r3, #0
 80087d2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		}

		if (((option & 4) == 4) &&
 80087d6:	78fb      	ldrb	r3, [r7, #3]
 80087d8:	f003 0304 	and.w	r3, r3, #4
 80087dc:	2b00      	cmp	r3, #0
 80087de:	f000 80f1 	beq.w	80089c4 <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 80087e2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80087e6:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	f040 80ea 	bne.w	80089c4 <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80087f0:	227b      	movs	r2, #123	@ 0x7b
 80087f2:	2194      	movs	r1, #148	@ 0x94
 80087f4:	6878      	ldr	r0, [r7, #4]
 80087f6:	f001 fd49 	bl	800a28c <VL53L0X_WrByte>
 80087fa:	4603      	mov	r3, r0
 80087fc:	461a      	mov	r2, r3
 80087fe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008802:	4313      	orrs	r3, r2
 8008804:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008808:	6878      	ldr	r0, [r7, #4]
 800880a:	f7ff fccc 	bl	80081a6 <VL53L0X_device_read_strobe>
 800880e:	4603      	mov	r3, r0
 8008810:	461a      	mov	r2, r3
 8008812:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008816:	4313      	orrs	r3, r2
 8008818:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800881c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8008820:	461a      	mov	r2, r3
 8008822:	2190      	movs	r1, #144	@ 0x90
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	f001 fe13 	bl	800a450 <VL53L0X_RdDWord>
 800882a:	4603      	mov	r3, r0
 800882c:	461a      	mov	r2, r3
 800882e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008832:	4313      	orrs	r3, r2
 8008834:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8008838:	227c      	movs	r2, #124	@ 0x7c
 800883a:	2194      	movs	r1, #148	@ 0x94
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	f001 fd25 	bl	800a28c <VL53L0X_WrByte>
 8008842:	4603      	mov	r3, r0
 8008844:	461a      	mov	r2, r3
 8008846:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800884a:	4313      	orrs	r3, r2
 800884c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f7ff fca8 	bl	80081a6 <VL53L0X_device_read_strobe>
 8008856:	4603      	mov	r3, r0
 8008858:	461a      	mov	r2, r3
 800885a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800885e:	4313      	orrs	r3, r2
 8008860:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8008864:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008868:	461a      	mov	r2, r3
 800886a:	2190      	movs	r1, #144	@ 0x90
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f001 fdef 	bl	800a450 <VL53L0X_RdDWord>
 8008872:	4603      	mov	r3, r0
 8008874:	461a      	mov	r2, r3
 8008876:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800887a:	4313      	orrs	r3, r2
 800887c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8008880:	2273      	movs	r2, #115	@ 0x73
 8008882:	2194      	movs	r1, #148	@ 0x94
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f001 fd01 	bl	800a28c <VL53L0X_WrByte>
 800888a:	4603      	mov	r3, r0
 800888c:	461a      	mov	r2, r3
 800888e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008892:	4313      	orrs	r3, r2
 8008894:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f7ff fc84 	bl	80081a6 <VL53L0X_device_read_strobe>
 800889e:	4603      	mov	r3, r0
 80088a0:	461a      	mov	r2, r3
 80088a2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80088a6:	4313      	orrs	r3, r2
 80088a8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80088ac:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80088b0:	461a      	mov	r2, r3
 80088b2:	2190      	movs	r1, #144	@ 0x90
 80088b4:	6878      	ldr	r0, [r7, #4]
 80088b6:	f001 fdcb 	bl	800a450 <VL53L0X_RdDWord>
 80088ba:	4603      	mov	r3, r0
 80088bc:	461a      	mov	r2, r3
 80088be:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80088c2:	4313      	orrs	r3, r2
 80088c4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 80088c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ca:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 80088d0:	2274      	movs	r2, #116	@ 0x74
 80088d2:	2194      	movs	r1, #148	@ 0x94
 80088d4:	6878      	ldr	r0, [r7, #4]
 80088d6:	f001 fcd9 	bl	800a28c <VL53L0X_WrByte>
 80088da:	4603      	mov	r3, r0
 80088dc:	461a      	mov	r2, r3
 80088de:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80088e2:	4313      	orrs	r3, r2
 80088e4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	f7ff fc5c 	bl	80081a6 <VL53L0X_device_read_strobe>
 80088ee:	4603      	mov	r3, r0
 80088f0:	461a      	mov	r2, r3
 80088f2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80088f6:	4313      	orrs	r3, r2
 80088f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80088fc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8008900:	461a      	mov	r2, r3
 8008902:	2190      	movs	r1, #144	@ 0x90
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	f001 fda3 	bl	800a450 <VL53L0X_RdDWord>
 800890a:	4603      	mov	r3, r0
 800890c:	461a      	mov	r2, r3
 800890e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008912:	4313      	orrs	r3, r2
 8008914:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 8008918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800891a:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800891c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800891e:	4313      	orrs	r3, r2
 8008920:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 8008922:	2275      	movs	r2, #117	@ 0x75
 8008924:	2194      	movs	r1, #148	@ 0x94
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f001 fcb0 	bl	800a28c <VL53L0X_WrByte>
 800892c:	4603      	mov	r3, r0
 800892e:	461a      	mov	r2, r3
 8008930:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008934:	4313      	orrs	r3, r2
 8008936:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f7ff fc33 	bl	80081a6 <VL53L0X_device_read_strobe>
 8008940:	4603      	mov	r3, r0
 8008942:	461a      	mov	r2, r3
 8008944:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008948:	4313      	orrs	r3, r2
 800894a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800894e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8008952:	461a      	mov	r2, r3
 8008954:	2190      	movs	r1, #144	@ 0x90
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f001 fd7a 	bl	800a450 <VL53L0X_RdDWord>
 800895c:	4603      	mov	r3, r0
 800895e:	461a      	mov	r2, r3
 8008960:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008964:	4313      	orrs	r3, r2
 8008966:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 800896a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800896c:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800896e:	b29b      	uxth	r3, r3
 8008970:	657b      	str	r3, [r7, #84]	@ 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 8008972:	2276      	movs	r2, #118	@ 0x76
 8008974:	2194      	movs	r1, #148	@ 0x94
 8008976:	6878      	ldr	r0, [r7, #4]
 8008978:	f001 fc88 	bl	800a28c <VL53L0X_WrByte>
 800897c:	4603      	mov	r3, r0
 800897e:	461a      	mov	r2, r3
 8008980:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008984:	4313      	orrs	r3, r2
 8008986:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f7ff fc0b 	bl	80081a6 <VL53L0X_device_read_strobe>
 8008990:	4603      	mov	r3, r0
 8008992:	461a      	mov	r2, r3
 8008994:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008998:	4313      	orrs	r3, r2
 800899a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800899e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80089a2:	461a      	mov	r2, r3
 80089a4:	2190      	movs	r1, #144	@ 0x90
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f001 fd52 	bl	800a450 <VL53L0X_RdDWord>
 80089ac:	4603      	mov	r3, r0
 80089ae:	461a      	mov	r2, r3
 80089b0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80089b4:	4313      	orrs	r3, r2
 80089b6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 80089ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089bc:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 80089be:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80089c0:	4313      	orrs	r3, r2
 80089c2:	657b      	str	r3, [r7, #84]	@ 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 80089c4:	2200      	movs	r2, #0
 80089c6:	2181      	movs	r1, #129	@ 0x81
 80089c8:	6878      	ldr	r0, [r7, #4]
 80089ca:	f001 fc5f 	bl	800a28c <VL53L0X_WrByte>
 80089ce:	4603      	mov	r3, r0
 80089d0:	461a      	mov	r2, r3
 80089d2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80089d6:	4313      	orrs	r3, r2
 80089d8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 80089dc:	2206      	movs	r2, #6
 80089de:	21ff      	movs	r1, #255	@ 0xff
 80089e0:	6878      	ldr	r0, [r7, #4]
 80089e2:	f001 fc53 	bl	800a28c <VL53L0X_WrByte>
 80089e6:	4603      	mov	r3, r0
 80089e8:	461a      	mov	r2, r3
 80089ea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80089ee:	4313      	orrs	r3, r2
 80089f0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 80089f4:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 80089f8:	461a      	mov	r2, r3
 80089fa:	2183      	movs	r1, #131	@ 0x83
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	f001 fcc7 	bl	800a390 <VL53L0X_RdByte>
 8008a02:	4603      	mov	r3, r0
 8008a04:	461a      	mov	r2, r3
 8008a06:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8008a10:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008a14:	f023 0304 	bic.w	r3, r3, #4
 8008a18:	b2db      	uxtb	r3, r3
 8008a1a:	461a      	mov	r2, r3
 8008a1c:	2183      	movs	r1, #131	@ 0x83
 8008a1e:	6878      	ldr	r0, [r7, #4]
 8008a20:	f001 fc34 	bl	800a28c <VL53L0X_WrByte>
 8008a24:	4603      	mov	r3, r0
 8008a26:	461a      	mov	r2, r3
 8008a28:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008a2c:	4313      	orrs	r3, r2
 8008a2e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8008a32:	2201      	movs	r2, #1
 8008a34:	21ff      	movs	r1, #255	@ 0xff
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f001 fc28 	bl	800a28c <VL53L0X_WrByte>
 8008a3c:	4603      	mov	r3, r0
 8008a3e:	461a      	mov	r2, r3
 8008a40:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008a44:	4313      	orrs	r3, r2
 8008a46:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8008a4a:	2201      	movs	r2, #1
 8008a4c:	2100      	movs	r1, #0
 8008a4e:	6878      	ldr	r0, [r7, #4]
 8008a50:	f001 fc1c 	bl	800a28c <VL53L0X_WrByte>
 8008a54:	4603      	mov	r3, r0
 8008a56:	461a      	mov	r2, r3
 8008a58:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008a5c:	4313      	orrs	r3, r2
 8008a5e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008a62:	2200      	movs	r2, #0
 8008a64:	21ff      	movs	r1, #255	@ 0xff
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f001 fc10 	bl	800a28c <VL53L0X_WrByte>
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	461a      	mov	r2, r3
 8008a70:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008a74:	4313      	orrs	r3, r2
 8008a76:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	2180      	movs	r1, #128	@ 0x80
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f001 fc04 	bl	800a28c <VL53L0X_WrByte>
 8008a84:	4603      	mov	r3, r0
 8008a86:	461a      	mov	r2, r3
 8008a88:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008a8c:	4313      	orrs	r3, r2
 8008a8e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8008a92:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	f040 808f 	bne.w	8008bba <VL53L0X_get_info_from_device+0x98e>
 8008a9c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008aa0:	2b07      	cmp	r3, #7
 8008aa2:	f000 808a 	beq.w	8008bba <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 8008aa6:	78fb      	ldrb	r3, [r7, #3]
 8008aa8:	f003 0301 	and.w	r3, r3, #1
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d024      	beq.n	8008afa <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8008ab0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008ab4:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d11e      	bne.n	8008afa <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8008ac2:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8008acc:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008ad4:	e00e      	b.n	8008af4 <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 8008ad6:	f107 0208 	add.w	r2, r7, #8
 8008ada:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008adc:	4413      	add	r3, r2
 8008ade:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8008ae0:	687a      	ldr	r2, [r7, #4]
 8008ae2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ae4:	4413      	add	r3, r2
 8008ae6:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 8008aea:	460a      	mov	r2, r1
 8008aec:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8008aee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008af0:	3301      	adds	r3, #1
 8008af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008af4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008af6:	2b05      	cmp	r3, #5
 8008af8:	dded      	ble.n	8008ad6 <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8008afa:	78fb      	ldrb	r3, [r7, #3]
 8008afc:	f003 0302 	and.w	r3, r3, #2
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d018      	beq.n	8008b36 <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8008b04:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008b08:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d112      	bne.n	8008b36 <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008b10:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008b1a:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	33f3      	adds	r3, #243	@ 0xf3
 8008b28:	63bb      	str	r3, [r7, #56]	@ 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8008b2a:	f107 0310 	add.w	r3, r7, #16
 8008b2e:	4619      	mov	r1, r3
 8008b30:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008b32:	f001 fd05 	bl	800a540 <strcpy>

		}

		if (((option & 4) == 4) &&
 8008b36:	78fb      	ldrb	r3, [r7, #3]
 8008b38:	f003 0304 	and.w	r3, r3, #4
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d030      	beq.n	8008ba2 <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8008b40:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008b44:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d12a      	bne.n	8008ba2 <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008b4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008b54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8008b5c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b5e:	025b      	lsls	r3, r3, #9
 8008b60:	643b      	str	r3, [r7, #64]	@ 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b66:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 8008b70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d011      	beq.n	8008b9a <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 8008b76:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008b78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b7a:	1ad3      	subs	r3, r2, r3
 8008b7c:	64bb      	str	r3, [r7, #72]	@ 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 8008b7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b80:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008b84:	fb02 f303 	mul.w	r3, r2, r3
 8008b88:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 8008b8a:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
					OffsetMicroMeters *= -1;
 8008b8e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8008b92:	425b      	negs	r3, r3
 8008b94:	b29b      	uxth	r3, r3
 8008b96:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			}

			PALDevDataSet(Dev,
 8008b9a:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	@ 0x5a
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 8008ba2:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8008ba6:	78fb      	ldrb	r3, [r7, #3]
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	b2db      	uxtb	r3, r3
 8008bac:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 8008bb0:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008bba:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	3760      	adds	r7, #96	@ 0x60
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	bd80      	pop	{r7, pc}

08008bc6 <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 8008bc6:	b480      	push	{r7}
 8008bc8:	b087      	sub	sp, #28
 8008bca:	af00      	add	r7, sp, #0
 8008bcc:	6078      	str	r0, [r7, #4]
 8008bce:	460b      	mov	r3, r1
 8008bd0:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 8008bd2:	f240 6277 	movw	r2, #1655	@ 0x677
 8008bd6:	f04f 0300 	mov.w	r3, #0
 8008bda:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 8008bde:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8008be2:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 8008be4:	78fb      	ldrb	r3, [r7, #3]
 8008be6:	68fa      	ldr	r2, [r7, #12]
 8008be8:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8008bec:	693a      	ldr	r2, [r7, #16]
 8008bee:	fb02 f303 	mul.w	r3, r2, r3
 8008bf2:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 8008bf4:	68bb      	ldr	r3, [r7, #8]
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	371c      	adds	r7, #28
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c00:	4770      	bx	lr

08008c02 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 8008c02:	b480      	push	{r7}
 8008c04:	b087      	sub	sp, #28
 8008c06:	af00      	add	r7, sp, #0
 8008c08:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8008c0e:	2300      	movs	r3, #0
 8008c10:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8008c12:	2300      	movs	r3, #0
 8008c14:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d015      	beq.n	8008c48 <VL53L0X_encode_timeout+0x46>
		ls_byte = timeout_macro_clks - 1;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	3b01      	subs	r3, #1
 8008c20:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8008c22:	e005      	b.n	8008c30 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8008c24:	693b      	ldr	r3, [r7, #16]
 8008c26:	085b      	lsrs	r3, r3, #1
 8008c28:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8008c2a:	89fb      	ldrh	r3, [r7, #14]
 8008c2c:	3301      	adds	r3, #1
 8008c2e:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8008c30:	693b      	ldr	r3, [r7, #16]
 8008c32:	2bff      	cmp	r3, #255	@ 0xff
 8008c34:	d8f6      	bhi.n	8008c24 <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8008c36:	89fb      	ldrh	r3, [r7, #14]
 8008c38:	021b      	lsls	r3, r3, #8
 8008c3a:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	b29b      	uxth	r3, r3
 8008c40:	b2db      	uxtb	r3, r3
 8008c42:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8008c44:	4413      	add	r3, r2
 8008c46:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8008c48:	8afb      	ldrh	r3, [r7, #22]

}
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	371c      	adds	r7, #28
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c54:	4770      	bx	lr

08008c56 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8008c56:	b480      	push	{r7}
 8008c58:	b085      	sub	sp, #20
 8008c5a:	af00      	add	r7, sp, #0
 8008c5c:	4603      	mov	r3, r0
 8008c5e:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 8008c60:	2300      	movs	r3, #0
 8008c62:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8008c64:	88fb      	ldrh	r3, [r7, #6]
 8008c66:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8008c68:	88fa      	ldrh	r2, [r7, #6]
 8008c6a:	0a12      	lsrs	r2, r2, #8
 8008c6c:	b292      	uxth	r2, r2
 8008c6e:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8008c70:	3301      	adds	r3, #1
 8008c72:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8008c74:	68fb      	ldr	r3, [r7, #12]
}
 8008c76:	4618      	mov	r0, r3
 8008c78:	3714      	adds	r7, #20
 8008c7a:	46bd      	mov	sp, r7
 8008c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c80:	4770      	bx	lr
	...

08008c84 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b088      	sub	sp, #32
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	60f8      	str	r0, [r7, #12]
 8008c8c:	60b9      	str	r1, [r7, #8]
 8008c8e:	4613      	mov	r3, r2
 8008c90:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 8008c92:	2300      	movs	r3, #0
 8008c94:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8008c96:	79fb      	ldrb	r3, [r7, #7]
 8008c98:	4619      	mov	r1, r3
 8008c9a:	68f8      	ldr	r0, [r7, #12]
 8008c9c:	f7ff ff93 	bl	8008bc6 <VL53L0X_calc_macro_period_ps>
 8008ca0:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8008ca2:	69bb      	ldr	r3, [r7, #24]
 8008ca4:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8008ca8:	4a0a      	ldr	r2, [pc, #40]	@ (8008cd4 <VL53L0X_calc_timeout_mclks+0x50>)
 8008caa:	fba2 2303 	umull	r2, r3, r2, r3
 8008cae:	099b      	lsrs	r3, r3, #6
 8008cb0:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 8008cb2:	68bb      	ldr	r3, [r7, #8]
 8008cb4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008cb8:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	085b      	lsrs	r3, r3, #1
 8008cc0:	441a      	add	r2, r3
	timeout_period_mclks =
 8008cc2:	697b      	ldr	r3, [r7, #20]
 8008cc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cc8:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 8008cca:	69fb      	ldr	r3, [r7, #28]
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3720      	adds	r7, #32
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}
 8008cd4:	10624dd3 	.word	0x10624dd3

08008cd8 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b086      	sub	sp, #24
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
 8008ce0:	460b      	mov	r3, r1
 8008ce2:	807b      	strh	r3, [r7, #2]
 8008ce4:	4613      	mov	r3, r2
 8008ce6:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8008ce8:	2300      	movs	r3, #0
 8008cea:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8008cec:	787b      	ldrb	r3, [r7, #1]
 8008cee:	4619      	mov	r1, r3
 8008cf0:	6878      	ldr	r0, [r7, #4]
 8008cf2:	f7ff ff68 	bl	8008bc6 <VL53L0X_calc_macro_period_ps>
 8008cf6:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8008cf8:	693b      	ldr	r3, [r7, #16]
 8008cfa:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8008cfe:	4a0a      	ldr	r2, [pc, #40]	@ (8008d28 <VL53L0X_calc_timeout_us+0x50>)
 8008d00:	fba2 2303 	umull	r2, r3, r2, r3
 8008d04:	099b      	lsrs	r3, r3, #6
 8008d06:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 8008d08:	887b      	ldrh	r3, [r7, #2]
 8008d0a:	68fa      	ldr	r2, [r7, #12]
 8008d0c:	fb02 f303 	mul.w	r3, r2, r3
 8008d10:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
	actual_timeout_period_us =
 8008d14:	4a04      	ldr	r2, [pc, #16]	@ (8008d28 <VL53L0X_calc_timeout_us+0x50>)
 8008d16:	fba2 2303 	umull	r2, r3, r2, r3
 8008d1a:	099b      	lsrs	r3, r3, #6
 8008d1c:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 8008d1e:	697b      	ldr	r3, [r7, #20]
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	3718      	adds	r7, #24
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bd80      	pop	{r7, pc}
 8008d28:	10624dd3 	.word	0x10624dd3

08008d2c <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b08c      	sub	sp, #48	@ 0x30
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	60f8      	str	r0, [r7, #12]
 8008d34:	460b      	mov	r3, r1
 8008d36:	607a      	str	r2, [r7, #4]
 8008d38:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8008d40:	2300      	movs	r3, #0
 8008d42:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 8008d46:	2300      	movs	r3, #0
 8008d48:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 8008d4e:	2300      	movs	r3, #0
 8008d50:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8008d52:	7afb      	ldrb	r3, [r7, #11]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d005      	beq.n	8008d64 <get_sequence_step_timeout+0x38>
 8008d58:	7afb      	ldrb	r3, [r7, #11]
 8008d5a:	2b01      	cmp	r3, #1
 8008d5c:	d002      	beq.n	8008d64 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8008d5e:	7afb      	ldrb	r3, [r7, #11]
 8008d60:	2b02      	cmp	r3, #2
 8008d62:	d127      	bne.n	8008db4 <get_sequence_step_timeout+0x88>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008d64:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8008d68:	461a      	mov	r2, r3
 8008d6a:	2100      	movs	r1, #0
 8008d6c:	68f8      	ldr	r0, [r7, #12]
 8008d6e:	f7fd fac9 	bl	8006304 <VL53L0X_GetVcselPulsePeriod>
 8008d72:	4603      	mov	r3, r0
 8008d74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8008d78:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d109      	bne.n	8008d94 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 8008d80:	f107 0320 	add.w	r3, r7, #32
 8008d84:	461a      	mov	r2, r3
 8008d86:	2146      	movs	r1, #70	@ 0x46
 8008d88:	68f8      	ldr	r0, [r7, #12]
 8008d8a:	f001 fb01 	bl	800a390 <VL53L0X_RdByte>
 8008d8e:	4603      	mov	r3, r0
 8008d90:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8008d94:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008d98:	4618      	mov	r0, r3
 8008d9a:	f7ff ff5c 	bl	8008c56 <VL53L0X_decode_timeout>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	847b      	strh	r3, [r7, #34]	@ 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8008da2:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8008da6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008da8:	4619      	mov	r1, r3
 8008daa:	68f8      	ldr	r0, [r7, #12]
 8008dac:	f7ff ff94 	bl	8008cd8 <VL53L0X_calc_timeout_us>
 8008db0:	62b8      	str	r0, [r7, #40]	@ 0x28
 8008db2:	e092      	b.n	8008eda <get_sequence_step_timeout+0x1ae>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8008db4:	7afb      	ldrb	r3, [r7, #11]
 8008db6:	2b03      	cmp	r3, #3
 8008db8:	d135      	bne.n	8008e26 <get_sequence_step_timeout+0xfa>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008dba:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8008dbe:	461a      	mov	r2, r3
 8008dc0:	2100      	movs	r1, #0
 8008dc2:	68f8      	ldr	r0, [r7, #12]
 8008dc4:	f7fd fa9e 	bl	8006304 <VL53L0X_GetVcselPulsePeriod>
 8008dc8:	4603      	mov	r3, r0
 8008dca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8008dce:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	f040 8081 	bne.w	8008eda <get_sequence_step_timeout+0x1ae>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008dd8:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8008ddc:	461a      	mov	r2, r3
 8008dde:	2100      	movs	r1, #0
 8008de0:	68f8      	ldr	r0, [r7, #12]
 8008de2:	f7fd fa8f 	bl	8006304 <VL53L0X_GetVcselPulsePeriod>
 8008de6:	4603      	mov	r3, r0
 8008de8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 8008dec:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d109      	bne.n	8008e08 <get_sequence_step_timeout+0xdc>
				Status = VL53L0X_RdWord(Dev,
 8008df4:	f107 031e 	add.w	r3, r7, #30
 8008df8:	461a      	mov	r2, r3
 8008dfa:	2151      	movs	r1, #81	@ 0x51
 8008dfc:	68f8      	ldr	r0, [r7, #12]
 8008dfe:	f001 faf1 	bl	800a3e4 <VL53L0X_RdWord>
 8008e02:	4603      	mov	r3, r0
 8008e04:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8008e08:	8bfb      	ldrh	r3, [r7, #30]
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	f7ff ff23 	bl	8008c56 <VL53L0X_decode_timeout>
 8008e10:	4603      	mov	r3, r0
 8008e12:	84fb      	strh	r3, [r7, #38]	@ 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8008e14:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8008e18:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008e1a:	4619      	mov	r1, r3
 8008e1c:	68f8      	ldr	r0, [r7, #12]
 8008e1e:	f7ff ff5b 	bl	8008cd8 <VL53L0X_calc_timeout_us>
 8008e22:	62b8      	str	r0, [r7, #40]	@ 0x28
 8008e24:	e059      	b.n	8008eda <get_sequence_step_timeout+0x1ae>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8008e26:	7afb      	ldrb	r3, [r7, #11]
 8008e28:	2b04      	cmp	r3, #4
 8008e2a:	d156      	bne.n	8008eda <get_sequence_step_timeout+0x1ae>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8008e2c:	f107 0314 	add.w	r3, r7, #20
 8008e30:	4619      	mov	r1, r3
 8008e32:	68f8      	ldr	r0, [r7, #12]
 8008e34:	f7fd fb70 	bl	8006518 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 8008e38:	2300      	movs	r3, #0
 8008e3a:	84fb      	strh	r3, [r7, #38]	@ 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 8008e3c:	7dfb      	ldrb	r3, [r7, #23]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d01d      	beq.n	8008e7e <get_sequence_step_timeout+0x152>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008e42:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8008e46:	461a      	mov	r2, r3
 8008e48:	2100      	movs	r1, #0
 8008e4a:	68f8      	ldr	r0, [r7, #12]
 8008e4c:	f7fd fa5a 	bl	8006304 <VL53L0X_GetVcselPulsePeriod>
 8008e50:	4603      	mov	r3, r0
 8008e52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 8008e56:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d10f      	bne.n	8008e7e <get_sequence_step_timeout+0x152>
				Status = VL53L0X_RdWord(Dev,
 8008e5e:	f107 031e 	add.w	r3, r7, #30
 8008e62:	461a      	mov	r2, r3
 8008e64:	2151      	movs	r1, #81	@ 0x51
 8008e66:	68f8      	ldr	r0, [r7, #12]
 8008e68:	f001 fabc 	bl	800a3e4 <VL53L0X_RdWord>
 8008e6c:	4603      	mov	r3, r0
 8008e6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8008e72:	8bfb      	ldrh	r3, [r7, #30]
 8008e74:	4618      	mov	r0, r3
 8008e76:	f7ff feee 	bl	8008c56 <VL53L0X_decode_timeout>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	84fb      	strh	r3, [r7, #38]	@ 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8008e7e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d109      	bne.n	8008e9a <get_sequence_step_timeout+0x16e>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008e86:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8008e8a:	461a      	mov	r2, r3
 8008e8c:	2101      	movs	r1, #1
 8008e8e:	68f8      	ldr	r0, [r7, #12]
 8008e90:	f7fd fa38 	bl	8006304 <VL53L0X_GetVcselPulsePeriod>
 8008e94:	4603      	mov	r3, r0
 8008e96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8008e9a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d10f      	bne.n	8008ec2 <get_sequence_step_timeout+0x196>
			Status = VL53L0X_RdWord(Dev,
 8008ea2:	f107 031c 	add.w	r3, r7, #28
 8008ea6:	461a      	mov	r2, r3
 8008ea8:	2171      	movs	r1, #113	@ 0x71
 8008eaa:	68f8      	ldr	r0, [r7, #12]
 8008eac:	f001 fa9a 	bl	800a3e4 <VL53L0X_RdWord>
 8008eb0:	4603      	mov	r3, r0
 8008eb2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8008eb6:	8bbb      	ldrh	r3, [r7, #28]
 8008eb8:	4618      	mov	r0, r3
 8008eba:	f7ff fecc 	bl	8008c56 <VL53L0X_decode_timeout>
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	84bb      	strh	r3, [r7, #36]	@ 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 8008ec2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008ec4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008ec6:	1ad3      	subs	r3, r2, r3
 8008ec8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8008eca:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8008ece:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008ed0:	4619      	mov	r1, r3
 8008ed2:	68f8      	ldr	r0, [r7, #12]
 8008ed4:	f7ff ff00 	bl	8008cd8 <VL53L0X_calc_timeout_us>
 8008ed8:	62b8      	str	r0, [r7, #40]	@ 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008ede:	601a      	str	r2, [r3, #0]

	return Status;
 8008ee0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	3730      	adds	r7, #48	@ 0x30
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}

08008eec <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b08a      	sub	sp, #40	@ 0x28
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	60f8      	str	r0, [r7, #12]
 8008ef4:	460b      	mov	r3, r1
 8008ef6:	607a      	str	r2, [r7, #4]
 8008ef8:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008efa:	2300      	movs	r3, #0
 8008efc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8008f00:	7afb      	ldrb	r3, [r7, #11]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d005      	beq.n	8008f12 <set_sequence_step_timeout+0x26>
 8008f06:	7afb      	ldrb	r3, [r7, #11]
 8008f08:	2b01      	cmp	r3, #1
 8008f0a:	d002      	beq.n	8008f12 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8008f0c:	7afb      	ldrb	r3, [r7, #11]
 8008f0e:	2b02      	cmp	r3, #2
 8008f10:	d138      	bne.n	8008f84 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008f12:	f107 031b 	add.w	r3, r7, #27
 8008f16:	461a      	mov	r2, r3
 8008f18:	2100      	movs	r1, #0
 8008f1a:	68f8      	ldr	r0, [r7, #12]
 8008f1c:	f7fd f9f2 	bl	8006304 <VL53L0X_GetVcselPulsePeriod>
 8008f20:	4603      	mov	r3, r0
 8008f22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8008f26:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d11a      	bne.n	8008f64 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 8008f2e:	7efb      	ldrb	r3, [r7, #27]
 8008f30:	461a      	mov	r2, r3
 8008f32:	6879      	ldr	r1, [r7, #4]
 8008f34:	68f8      	ldr	r0, [r7, #12]
 8008f36:	f7ff fea5 	bl	8008c84 <VL53L0X_calc_timeout_mclks>
 8008f3a:	4603      	mov	r3, r0
 8008f3c:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 8008f3e:	8bbb      	ldrh	r3, [r7, #28]
 8008f40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f44:	d903      	bls.n	8008f4e <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8008f46:	23ff      	movs	r3, #255	@ 0xff
 8008f48:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8008f4c:	e004      	b.n	8008f58 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 8008f4e:	8bbb      	ldrh	r3, [r7, #28]
 8008f50:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 8008f52:	3b01      	subs	r3, #1
 8008f54:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008f58:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008f5c:	b29a      	uxth	r2, r3
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8008f64:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	f040 80ab 	bne.w	80090c4 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 8008f6e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008f72:	461a      	mov	r2, r3
 8008f74:	2146      	movs	r1, #70	@ 0x46
 8008f76:	68f8      	ldr	r0, [r7, #12]
 8008f78:	f001 f988 	bl	800a28c <VL53L0X_WrByte>
 8008f7c:	4603      	mov	r3, r0
 8008f7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 8008f82:	e09f      	b.n	80090c4 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8008f84:	7afb      	ldrb	r3, [r7, #11]
 8008f86:	2b03      	cmp	r3, #3
 8008f88:	d135      	bne.n	8008ff6 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 8008f8a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d11b      	bne.n	8008fca <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8008f92:	f107 031b 	add.w	r3, r7, #27
 8008f96:	461a      	mov	r2, r3
 8008f98:	2100      	movs	r1, #0
 8008f9a:	68f8      	ldr	r0, [r7, #12]
 8008f9c:	f7fd f9b2 	bl	8006304 <VL53L0X_GetVcselPulsePeriod>
 8008fa0:	4603      	mov	r3, r0
 8008fa2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8008fa6:	7efb      	ldrb	r3, [r7, #27]
 8008fa8:	461a      	mov	r2, r3
 8008faa:	6879      	ldr	r1, [r7, #4]
 8008fac:	68f8      	ldr	r0, [r7, #12]
 8008fae:	f7ff fe69 	bl	8008c84 <VL53L0X_calc_timeout_mclks>
 8008fb2:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 8008fb4:	84bb      	strh	r3, [r7, #36]	@ 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8008fb6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8008fb8:	4618      	mov	r0, r3
 8008fba:	f7ff fe22 	bl	8008c02 <VL53L0X_encode_timeout>
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8008fc2:	8b3a      	ldrh	r2, [r7, #24]
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8008fca:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d108      	bne.n	8008fe4 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 8008fd2:	8b3b      	ldrh	r3, [r7, #24]
 8008fd4:	461a      	mov	r2, r3
 8008fd6:	2151      	movs	r1, #81	@ 0x51
 8008fd8:	68f8      	ldr	r0, [r7, #12]
 8008fda:	f001 f97b 	bl	800a2d4 <VL53L0X_WrWord>
 8008fde:	4603      	mov	r3, r0
 8008fe0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8008fe4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d16b      	bne.n	80090c4 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	687a      	ldr	r2, [r7, #4]
 8008ff0:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 8008ff4:	e066      	b.n	80090c4 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8008ff6:	7afb      	ldrb	r3, [r7, #11]
 8008ff8:	2b04      	cmp	r3, #4
 8008ffa:	d160      	bne.n	80090be <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 8008ffc:	f107 0310 	add.w	r3, r7, #16
 8009000:	4619      	mov	r1, r3
 8009002:	68f8      	ldr	r0, [r7, #12]
 8009004:	f7fd fa88 	bl	8006518 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 8009008:	2300      	movs	r3, #0
 800900a:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800900c:	7cfb      	ldrb	r3, [r7, #19]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d01d      	beq.n	800904e <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009012:	f107 031b 	add.w	r3, r7, #27
 8009016:	461a      	mov	r2, r3
 8009018:	2100      	movs	r1, #0
 800901a:	68f8      	ldr	r0, [r7, #12]
 800901c:	f7fd f972 	bl	8006304 <VL53L0X_GetVcselPulsePeriod>
 8009020:	4603      	mov	r3, r0
 8009022:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 8009026:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800902a:	2b00      	cmp	r3, #0
 800902c:	d10f      	bne.n	800904e <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800902e:	f107 0318 	add.w	r3, r7, #24
 8009032:	461a      	mov	r2, r3
 8009034:	2151      	movs	r1, #81	@ 0x51
 8009036:	68f8      	ldr	r0, [r7, #12]
 8009038:	f001 f9d4 	bl	800a3e4 <VL53L0X_RdWord>
 800903c:	4603      	mov	r3, r0
 800903e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 8009042:	8b3b      	ldrh	r3, [r7, #24]
 8009044:	4618      	mov	r0, r3
 8009046:	f7ff fe06 	bl	8008c56 <VL53L0X_decode_timeout>
 800904a:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800904c:	84bb      	strh	r3, [r7, #36]	@ 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800904e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009052:	2b00      	cmp	r3, #0
 8009054:	d109      	bne.n	800906a <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8009056:	f107 031b 	add.w	r3, r7, #27
 800905a:	461a      	mov	r2, r3
 800905c:	2101      	movs	r1, #1
 800905e:	68f8      	ldr	r0, [r7, #12]
 8009060:	f7fd f950 	bl	8006304 <VL53L0X_GetVcselPulsePeriod>
 8009064:	4603      	mov	r3, r0
 8009066:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800906a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800906e:	2b00      	cmp	r3, #0
 8009070:	d128      	bne.n	80090c4 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8009072:	7efb      	ldrb	r3, [r7, #27]
 8009074:	461a      	mov	r2, r3
 8009076:	6879      	ldr	r1, [r7, #4]
 8009078:	68f8      	ldr	r0, [r7, #12]
 800907a:	f7ff fe03 	bl	8008c84 <VL53L0X_calc_timeout_mclks>
 800907e:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 8009080:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009082:	6a3a      	ldr	r2, [r7, #32]
 8009084:	4413      	add	r3, r2
 8009086:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 8009088:	6a38      	ldr	r0, [r7, #32]
 800908a:	f7ff fdba 	bl	8008c02 <VL53L0X_encode_timeout>
 800908e:	4603      	mov	r3, r0
 8009090:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 8009092:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009096:	2b00      	cmp	r3, #0
 8009098:	d108      	bne.n	80090ac <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800909a:	8bfb      	ldrh	r3, [r7, #30]
 800909c:	461a      	mov	r2, r3
 800909e:	2171      	movs	r1, #113	@ 0x71
 80090a0:	68f8      	ldr	r0, [r7, #12]
 80090a2:	f001 f917 	bl	800a2d4 <VL53L0X_WrWord>
 80090a6:	4603      	mov	r3, r0
 80090a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 80090ac:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d107      	bne.n	80090c4 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	687a      	ldr	r2, [r7, #4]
 80090b8:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 80090bc:	e002      	b.n	80090c4 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80090be:	23fc      	movs	r3, #252	@ 0xfc
 80090c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	}
	return Status;
 80090c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	3728      	adds	r7, #40	@ 0x28
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}

080090d0 <VL53L0X_get_vcsel_pulse_period>:
	return Status;
}

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b086      	sub	sp, #24
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	60f8      	str	r0, [r7, #12]
 80090d8:	460b      	mov	r3, r1
 80090da:	607a      	str	r2, [r7, #4]
 80090dc:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80090de:	2300      	movs	r3, #0
 80090e0:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 80090e2:	7afb      	ldrb	r3, [r7, #11]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d002      	beq.n	80090ee <VL53L0X_get_vcsel_pulse_period+0x1e>
 80090e8:	2b01      	cmp	r3, #1
 80090ea:	d00a      	beq.n	8009102 <VL53L0X_get_vcsel_pulse_period+0x32>
 80090ec:	e013      	b.n	8009116 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80090ee:	f107 0316 	add.w	r3, r7, #22
 80090f2:	461a      	mov	r2, r3
 80090f4:	2150      	movs	r1, #80	@ 0x50
 80090f6:	68f8      	ldr	r0, [r7, #12]
 80090f8:	f001 f94a 	bl	800a390 <VL53L0X_RdByte>
 80090fc:	4603      	mov	r3, r0
 80090fe:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8009100:	e00b      	b.n	800911a <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 8009102:	f107 0316 	add.w	r3, r7, #22
 8009106:	461a      	mov	r2, r3
 8009108:	2170      	movs	r1, #112	@ 0x70
 800910a:	68f8      	ldr	r0, [r7, #12]
 800910c:	f001 f940 	bl	800a390 <VL53L0X_RdByte>
 8009110:	4603      	mov	r3, r0
 8009112:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8009114:	e001      	b.n	800911a <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009116:	23fc      	movs	r3, #252	@ 0xfc
 8009118:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800911a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d107      	bne.n	8009132 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 8009122:	7dbb      	ldrb	r3, [r7, #22]
 8009124:	4618      	mov	r0, r3
 8009126:	f7fe fff7 	bl	8008118 <VL53L0X_decode_vcsel_period>
 800912a:	4603      	mov	r3, r0
 800912c:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	701a      	strb	r2, [r3, #0]

	return Status;
 8009132:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009136:	4618      	mov	r0, r3
 8009138:	3718      	adds	r7, #24
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}

0800913e <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800913e:	b580      	push	{r7, lr}
 8009140:	b092      	sub	sp, #72	@ 0x48
 8009142:	af00      	add	r7, sp, #0
 8009144:	6078      	str	r0, [r7, #4]
 8009146:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009148:	2300      	movs	r3, #0
 800914a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800914e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8009152:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8009154:	f240 7376 	movw	r3, #1910	@ 0x776
 8009158:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800915a:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800915e:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 8009160:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8009164:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 8009166:	f240 234e 	movw	r3, #590	@ 0x24e
 800916a:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800916c:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8009170:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8009172:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8009176:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8009178:	f240 2326 	movw	r3, #550	@ 0x226
 800917c:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800917e:	2300      	movs	r3, #0
 8009180:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 8009182:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8009186:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 8009188:	2300      	movs	r3, #0
 800918a:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800918c:	683a      	ldr	r2, [r7, #0]
 800918e:	6a3b      	ldr	r3, [r7, #32]
 8009190:	429a      	cmp	r2, r3
 8009192:	d205      	bcs.n	80091a0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009194:	23fc      	movs	r3, #252	@ 0xfc
 8009196:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		return Status;
 800919a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800919e:	e0aa      	b.n	80092f6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 80091a0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80091a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091a4:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 80091a6:	683a      	ldr	r2, [r7, #0]
 80091a8:	1ad3      	subs	r3, r2, r3
 80091aa:	643b      	str	r3, [r7, #64]	@ 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 80091ac:	f107 0314 	add.w	r3, r7, #20
 80091b0:	4619      	mov	r1, r3
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f7fd f9b0 	bl	8006518 <VL53L0X_GetSequenceStepEnables>
 80091b8:	4603      	mov	r3, r0
 80091ba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 80091be:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d15b      	bne.n	800927e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 80091c6:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d105      	bne.n	80091d8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 80091cc:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d102      	bne.n	80091d8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 80091d2:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d052      	beq.n	800927e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 80091d8:	f107 0310 	add.w	r3, r7, #16
 80091dc:	461a      	mov	r2, r3
 80091de:	2102      	movs	r1, #2
 80091e0:	6878      	ldr	r0, [r7, #4]
 80091e2:	f7ff fda3 	bl	8008d2c <get_sequence_step_timeout>
 80091e6:	4603      	mov	r3, r0
 80091e8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 80091ec:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d002      	beq.n	80091fa <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 80091f4:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80091f8:	e07d      	b.n	80092f6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 80091fa:	7d3b      	ldrb	r3, [r7, #20]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d00f      	beq.n	8009220 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 8009200:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 8009202:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009204:	4413      	add	r3, r2
 8009206:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 8009208:	69fa      	ldr	r2, [r7, #28]
 800920a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800920c:	429a      	cmp	r2, r3
 800920e:	d204      	bcs.n	800921a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 8009210:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009212:	69fb      	ldr	r3, [r7, #28]
 8009214:	1ad3      	subs	r3, r2, r3
 8009216:	643b      	str	r3, [r7, #64]	@ 0x40
 8009218:	e002      	b.n	8009220 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800921a:	23fc      	movs	r3, #252	@ 0xfc
 800921c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 8009220:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8009224:	2b00      	cmp	r3, #0
 8009226:	d002      	beq.n	800922e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 8009228:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800922c:	e063      	b.n	80092f6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800922e:	7dbb      	ldrb	r3, [r7, #22]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d011      	beq.n	8009258 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 8009234:	693a      	ldr	r2, [r7, #16]
 8009236:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009238:	4413      	add	r3, r2
 800923a:	005b      	lsls	r3, r3, #1
 800923c:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800923e:	69fa      	ldr	r2, [r7, #28]
 8009240:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009242:	429a      	cmp	r2, r3
 8009244:	d204      	bcs.n	8009250 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8009246:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009248:	69fb      	ldr	r3, [r7, #28]
 800924a:	1ad3      	subs	r3, r2, r3
 800924c:	643b      	str	r3, [r7, #64]	@ 0x40
 800924e:	e016      	b.n	800927e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009250:	23fc      	movs	r3, #252	@ 0xfc
 8009252:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009256:	e012      	b.n	800927e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 8009258:	7d7b      	ldrb	r3, [r7, #21]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d00f      	beq.n	800927e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800925e:	693b      	ldr	r3, [r7, #16]
 8009260:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009262:	4413      	add	r3, r2
 8009264:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8009266:	69fa      	ldr	r2, [r7, #28]
 8009268:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800926a:	429a      	cmp	r2, r3
 800926c:	d204      	bcs.n	8009278 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800926e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009270:	69fb      	ldr	r3, [r7, #28]
 8009272:	1ad3      	subs	r3, r2, r3
 8009274:	643b      	str	r3, [r7, #64]	@ 0x40
 8009276:	e002      	b.n	800927e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8009278:	23fc      	movs	r3, #252	@ 0xfc
 800927a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800927e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8009282:	2b00      	cmp	r3, #0
 8009284:	d002      	beq.n	800928c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 8009286:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800928a:	e034      	b.n	80092f6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800928c:	7dfb      	ldrb	r3, [r7, #23]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d019      	beq.n	80092c6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 8009292:	f107 030c 	add.w	r3, r7, #12
 8009296:	461a      	mov	r2, r3
 8009298:	2103      	movs	r1, #3
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f7ff fd46 	bl	8008d2c <get_sequence_step_timeout>
 80092a0:	4603      	mov	r3, r0
 80092a2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80092aa:	4413      	add	r3, r2
 80092ac:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80092ae:	69fa      	ldr	r2, [r7, #28]
 80092b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80092b2:	429a      	cmp	r2, r3
 80092b4:	d204      	bcs.n	80092c0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 80092b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80092b8:	69fb      	ldr	r3, [r7, #28]
 80092ba:	1ad3      	subs	r3, r2, r3
 80092bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80092be:	e002      	b.n	80092c6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80092c0:	23fc      	movs	r3, #252	@ 0xfc
 80092c2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 80092c6:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d111      	bne.n	80092f2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 80092ce:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d00e      	beq.n	80092f2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 80092d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80092d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092d8:	1ad3      	subs	r3, r2, r3
 80092da:	643b      	str	r3, [r7, #64]	@ 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 80092dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80092de:	2104      	movs	r1, #4
 80092e0:	6878      	ldr	r0, [r7, #4]
 80092e2:	f7ff fe03 	bl	8008eec <set_sequence_step_timeout>
 80092e6:	4603      	mov	r3, r0
 80092e8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	683a      	ldr	r2, [r7, #0]
 80092f0:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80092f2:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 80092f6:	4618      	mov	r0, r3
 80092f8:	3748      	adds	r7, #72	@ 0x48
 80092fa:	46bd      	mov	sp, r7
 80092fc:	bd80      	pop	{r7, pc}

080092fe <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80092fe:	b580      	push	{r7, lr}
 8009300:	b090      	sub	sp, #64	@ 0x40
 8009302:	af00      	add	r7, sp, #0
 8009304:	6078      	str	r0, [r7, #4]
 8009306:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009308:	2300      	movs	r3, #0
 800930a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800930e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8009312:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8009314:	f240 7376 	movw	r3, #1910	@ 0x776
 8009318:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800931a:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800931e:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 8009320:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8009324:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 8009326:	f240 234e 	movw	r3, #590	@ 0x24e
 800932a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800932c:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8009330:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8009332:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8009336:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8009338:	f240 2326 	movw	r3, #550	@ 0x226
 800933c:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800933e:	2300      	movs	r3, #0
 8009340:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 8009342:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009344:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009346:	441a      	add	r2, r3
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800934c:	f107 0318 	add.w	r3, r7, #24
 8009350:	4619      	mov	r1, r3
 8009352:	6878      	ldr	r0, [r7, #4]
 8009354:	f7fd f8e0 	bl	8006518 <VL53L0X_GetSequenceStepEnables>
 8009358:	4603      	mov	r3, r0
 800935a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800935e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009362:	2b00      	cmp	r3, #0
 8009364:	d002      	beq.n	800936c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 8009366:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800936a:	e075      	b.n	8009458 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800936c:	7e3b      	ldrb	r3, [r7, #24]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d105      	bne.n	800937e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 8009372:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 8009374:	2b00      	cmp	r3, #0
 8009376:	d102      	bne.n	800937e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 8009378:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800937a:	2b00      	cmp	r3, #0
 800937c:	d030      	beq.n	80093e0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800937e:	f107 0310 	add.w	r3, r7, #16
 8009382:	461a      	mov	r2, r3
 8009384:	2102      	movs	r1, #2
 8009386:	6878      	ldr	r0, [r7, #4]
 8009388:	f7ff fcd0 	bl	8008d2c <get_sequence_step_timeout>
 800938c:	4603      	mov	r3, r0
 800938e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 8009392:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009396:	2b00      	cmp	r3, #0
 8009398:	d122      	bne.n	80093e0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800939a:	7e3b      	ldrb	r3, [r7, #24]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d007      	beq.n	80093b0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 80093a4:	6939      	ldr	r1, [r7, #16]
 80093a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093a8:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 80093aa:	441a      	add	r2, r3
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 80093b0:	7ebb      	ldrb	r3, [r7, #26]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d009      	beq.n	80093ca <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 80093ba:	6939      	ldr	r1, [r7, #16]
 80093bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093be:	440b      	add	r3, r1
 80093c0:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 80093c2:	441a      	add	r2, r3
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	601a      	str	r2, [r3, #0]
 80093c8:	e00a      	b.n	80093e0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 80093ca:	7e7b      	ldrb	r3, [r7, #25]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d007      	beq.n	80093e0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 80093d4:	6939      	ldr	r1, [r7, #16]
 80093d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093d8:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 80093da:	441a      	add	r2, r3
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80093e0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d114      	bne.n	8009412 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 80093e8:	7efb      	ldrb	r3, [r7, #27]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d011      	beq.n	8009412 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 80093ee:	f107 030c 	add.w	r3, r7, #12
 80093f2:	461a      	mov	r2, r3
 80093f4:	2103      	movs	r1, #3
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f7ff fc98 	bl	8008d2c <get_sequence_step_timeout>
 80093fc:	4603      	mov	r3, r0
 80093fe:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 8009406:	68f9      	ldr	r1, [r7, #12]
 8009408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800940a:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800940c:	441a      	add	r2, r3
 800940e:	683b      	ldr	r3, [r7, #0]
 8009410:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009412:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009416:	2b00      	cmp	r3, #0
 8009418:	d114      	bne.n	8009444 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800941a:	7f3b      	ldrb	r3, [r7, #28]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d011      	beq.n	8009444 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 8009420:	f107 0314 	add.w	r3, r7, #20
 8009424:	461a      	mov	r2, r3
 8009426:	2104      	movs	r1, #4
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	f7ff fc7f 	bl	8008d2c <get_sequence_step_timeout>
 800942e:	4603      	mov	r3, r0
 8009430:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8009434:	683b      	ldr	r3, [r7, #0]
 8009436:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 8009438:	6979      	ldr	r1, [r7, #20]
 800943a:	6a3b      	ldr	r3, [r7, #32]
 800943c:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800943e:	441a      	add	r2, r3
 8009440:	683b      	ldr	r3, [r7, #0]
 8009442:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009444:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009448:	2b00      	cmp	r3, #0
 800944a:	d103      	bne.n	8009454 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800944c:	683b      	ldr	r3, [r7, #0]
 800944e:	681a      	ldr	r2, [r3, #0]
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009454:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8009458:	4618      	mov	r0, r3
 800945a:	3740      	adds	r7, #64	@ 0x40
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}

08009460 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b088      	sub	sp, #32
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
 8009468:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800946a:	2300      	movs	r3, #0
 800946c:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800946e:	2300      	movs	r3, #0
 8009470:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8009472:	e0c6      	b.n	8009602 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 8009474:	697b      	ldr	r3, [r7, #20]
 8009476:	683a      	ldr	r2, [r7, #0]
 8009478:	4413      	add	r3, r2
 800947a:	781b      	ldrb	r3, [r3, #0]
 800947c:	74fb      	strb	r3, [r7, #19]
		Index++;
 800947e:	697b      	ldr	r3, [r7, #20]
 8009480:	3301      	adds	r3, #1
 8009482:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 8009484:	7cfb      	ldrb	r3, [r7, #19]
 8009486:	2bff      	cmp	r3, #255	@ 0xff
 8009488:	f040 808d 	bne.w	80095a6 <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800948c:	697b      	ldr	r3, [r7, #20]
 800948e:	683a      	ldr	r2, [r7, #0]
 8009490:	4413      	add	r3, r2
 8009492:	781b      	ldrb	r3, [r3, #0]
 8009494:	747b      	strb	r3, [r7, #17]
			Index++;
 8009496:	697b      	ldr	r3, [r7, #20]
 8009498:	3301      	adds	r3, #1
 800949a:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800949c:	7c7b      	ldrb	r3, [r7, #17]
 800949e:	2b03      	cmp	r3, #3
 80094a0:	d87e      	bhi.n	80095a0 <VL53L0X_load_tuning_settings+0x140>
 80094a2:	a201      	add	r2, pc, #4	@ (adr r2, 80094a8 <VL53L0X_load_tuning_settings+0x48>)
 80094a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094a8:	080094b9 	.word	0x080094b9
 80094ac:	080094f3 	.word	0x080094f3
 80094b0:	0800952d 	.word	0x0800952d
 80094b4:	08009567 	.word	0x08009567
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80094b8:	697b      	ldr	r3, [r7, #20]
 80094ba:	683a      	ldr	r2, [r7, #0]
 80094bc:	4413      	add	r3, r2
 80094be:	781b      	ldrb	r3, [r3, #0]
 80094c0:	743b      	strb	r3, [r7, #16]
				Index++;
 80094c2:	697b      	ldr	r3, [r7, #20]
 80094c4:	3301      	adds	r3, #1
 80094c6:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80094c8:	697b      	ldr	r3, [r7, #20]
 80094ca:	683a      	ldr	r2, [r7, #0]
 80094cc:	4413      	add	r3, r2
 80094ce:	781b      	ldrb	r3, [r3, #0]
 80094d0:	73fb      	strb	r3, [r7, #15]
				Index++;
 80094d2:	697b      	ldr	r3, [r7, #20]
 80094d4:	3301      	adds	r3, #1
 80094d6:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80094d8:	7c3b      	ldrb	r3, [r7, #16]
 80094da:	b29b      	uxth	r3, r3
 80094dc:	021b      	lsls	r3, r3, #8
 80094de:	b29a      	uxth	r2, r3
 80094e0:	7bfb      	ldrb	r3, [r7, #15]
 80094e2:	b29b      	uxth	r3, r3
 80094e4:	4413      	add	r3, r2
 80094e6:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	89ba      	ldrh	r2, [r7, #12]
 80094ec:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
				break;
 80094f0:	e087      	b.n	8009602 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80094f2:	697b      	ldr	r3, [r7, #20]
 80094f4:	683a      	ldr	r2, [r7, #0]
 80094f6:	4413      	add	r3, r2
 80094f8:	781b      	ldrb	r3, [r3, #0]
 80094fa:	743b      	strb	r3, [r7, #16]
				Index++;
 80094fc:	697b      	ldr	r3, [r7, #20]
 80094fe:	3301      	adds	r3, #1
 8009500:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8009502:	697b      	ldr	r3, [r7, #20]
 8009504:	683a      	ldr	r2, [r7, #0]
 8009506:	4413      	add	r3, r2
 8009508:	781b      	ldrb	r3, [r3, #0]
 800950a:	73fb      	strb	r3, [r7, #15]
				Index++;
 800950c:	697b      	ldr	r3, [r7, #20]
 800950e:	3301      	adds	r3, #1
 8009510:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8009512:	7c3b      	ldrb	r3, [r7, #16]
 8009514:	b29b      	uxth	r3, r3
 8009516:	021b      	lsls	r3, r3, #8
 8009518:	b29a      	uxth	r2, r3
 800951a:	7bfb      	ldrb	r3, [r7, #15]
 800951c:	b29b      	uxth	r3, r3
 800951e:	4413      	add	r3, r2
 8009520:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	89ba      	ldrh	r2, [r7, #12]
 8009526:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
					Temp16);
				break;
 800952a:	e06a      	b.n	8009602 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800952c:	697b      	ldr	r3, [r7, #20]
 800952e:	683a      	ldr	r2, [r7, #0]
 8009530:	4413      	add	r3, r2
 8009532:	781b      	ldrb	r3, [r3, #0]
 8009534:	743b      	strb	r3, [r7, #16]
				Index++;
 8009536:	697b      	ldr	r3, [r7, #20]
 8009538:	3301      	adds	r3, #1
 800953a:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800953c:	697b      	ldr	r3, [r7, #20]
 800953e:	683a      	ldr	r2, [r7, #0]
 8009540:	4413      	add	r3, r2
 8009542:	781b      	ldrb	r3, [r3, #0]
 8009544:	73fb      	strb	r3, [r7, #15]
				Index++;
 8009546:	697b      	ldr	r3, [r7, #20]
 8009548:	3301      	adds	r3, #1
 800954a:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800954c:	7c3b      	ldrb	r3, [r7, #16]
 800954e:	b29b      	uxth	r3, r3
 8009550:	021b      	lsls	r3, r3, #8
 8009552:	b29a      	uxth	r2, r3
 8009554:	7bfb      	ldrb	r3, [r7, #15]
 8009556:	b29b      	uxth	r3, r3
 8009558:	4413      	add	r3, r2
 800955a:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	89ba      	ldrh	r2, [r7, #12]
 8009560:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
				break;
 8009564:	e04d      	b.n	8009602 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8009566:	697b      	ldr	r3, [r7, #20]
 8009568:	683a      	ldr	r2, [r7, #0]
 800956a:	4413      	add	r3, r2
 800956c:	781b      	ldrb	r3, [r3, #0]
 800956e:	743b      	strb	r3, [r7, #16]
				Index++;
 8009570:	697b      	ldr	r3, [r7, #20]
 8009572:	3301      	adds	r3, #1
 8009574:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8009576:	697b      	ldr	r3, [r7, #20]
 8009578:	683a      	ldr	r2, [r7, #0]
 800957a:	4413      	add	r3, r2
 800957c:	781b      	ldrb	r3, [r3, #0]
 800957e:	73fb      	strb	r3, [r7, #15]
				Index++;
 8009580:	697b      	ldr	r3, [r7, #20]
 8009582:	3301      	adds	r3, #1
 8009584:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8009586:	7c3b      	ldrb	r3, [r7, #16]
 8009588:	b29b      	uxth	r3, r3
 800958a:	021b      	lsls	r3, r3, #8
 800958c:	b29a      	uxth	r2, r3
 800958e:	7bfb      	ldrb	r3, [r7, #15]
 8009590:	b29b      	uxth	r3, r3
 8009592:	4413      	add	r3, r2
 8009594:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	89ba      	ldrh	r2, [r7, #12]
 800959a:	f8a3 213c 	strh.w	r2, [r3, #316]	@ 0x13c
				break;
 800959e:	e030      	b.n	8009602 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80095a0:	23fc      	movs	r3, #252	@ 0xfc
 80095a2:	77fb      	strb	r3, [r7, #31]
 80095a4:	e02d      	b.n	8009602 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 80095a6:	7cfb      	ldrb	r3, [r7, #19]
 80095a8:	2b04      	cmp	r3, #4
 80095aa:	d828      	bhi.n	80095fe <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 80095ac:	697b      	ldr	r3, [r7, #20]
 80095ae:	683a      	ldr	r2, [r7, #0]
 80095b0:	4413      	add	r3, r2
 80095b2:	781b      	ldrb	r3, [r3, #0]
 80095b4:	74bb      	strb	r3, [r7, #18]
			Index++;
 80095b6:	697b      	ldr	r3, [r7, #20]
 80095b8:	3301      	adds	r3, #1
 80095ba:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 80095bc:	2300      	movs	r3, #0
 80095be:	61bb      	str	r3, [r7, #24]
 80095c0:	e00f      	b.n	80095e2 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 80095c2:	697b      	ldr	r3, [r7, #20]
 80095c4:	683a      	ldr	r2, [r7, #0]
 80095c6:	4413      	add	r3, r2
 80095c8:	7819      	ldrb	r1, [r3, #0]
 80095ca:	f107 0208 	add.w	r2, r7, #8
 80095ce:	69bb      	ldr	r3, [r7, #24]
 80095d0:	4413      	add	r3, r2
 80095d2:	460a      	mov	r2, r1
 80095d4:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 80095d6:	697b      	ldr	r3, [r7, #20]
 80095d8:	3301      	adds	r3, #1
 80095da:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 80095dc:	69bb      	ldr	r3, [r7, #24]
 80095de:	3301      	adds	r3, #1
 80095e0:	61bb      	str	r3, [r7, #24]
 80095e2:	7cfb      	ldrb	r3, [r7, #19]
 80095e4:	69ba      	ldr	r2, [r7, #24]
 80095e6:	429a      	cmp	r2, r3
 80095e8:	dbeb      	blt.n	80095c2 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 80095ea:	7cfb      	ldrb	r3, [r7, #19]
 80095ec:	f107 0208 	add.w	r2, r7, #8
 80095f0:	7cb9      	ldrb	r1, [r7, #18]
 80095f2:	6878      	ldr	r0, [r7, #4]
 80095f4:	f000 fdee 	bl	800a1d4 <VL53L0X_WriteMulti>
 80095f8:	4603      	mov	r3, r0
 80095fa:	77fb      	strb	r3, [r7, #31]
 80095fc:	e001      	b.n	8009602 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80095fe:	23fc      	movs	r3, #252	@ 0xfc
 8009600:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8009602:	697b      	ldr	r3, [r7, #20]
 8009604:	683a      	ldr	r2, [r7, #0]
 8009606:	4413      	add	r3, r2
 8009608:	781b      	ldrb	r3, [r3, #0]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d004      	beq.n	8009618 <VL53L0X_load_tuning_settings+0x1b8>
 800960e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8009612:	2b00      	cmp	r3, #0
 8009614:	f43f af2e 	beq.w	8009474 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009618:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800961c:	4618      	mov	r0, r3
 800961e:	3720      	adds	r7, #32
 8009620:	46bd      	mov	sp, r7
 8009622:	bd80      	pop	{r7, pc}

08009624 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b088      	sub	sp, #32
 8009628:	af00      	add	r7, sp, #0
 800962a:	60f8      	str	r0, [r7, #12]
 800962c:	60b9      	str	r1, [r7, #8]
 800962e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009630:	2300      	movs	r3, #0
 8009632:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2200      	movs	r2, #0
 8009638:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800963a:	f107 0313 	add.w	r3, r7, #19
 800963e:	4619      	mov	r1, r3
 8009640:	68f8      	ldr	r0, [r7, #12]
 8009642:	f7fc fff5 	bl	8006630 <VL53L0X_GetXTalkCompensationEnable>
 8009646:	4603      	mov	r3, r0
 8009648:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800964a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800964e:	2b00      	cmp	r3, #0
 8009650:	d111      	bne.n	8009676 <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 8009652:	7cfb      	ldrb	r3, [r7, #19]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d00e      	beq.n	8009676 <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	6a1b      	ldr	r3, [r3, #32]
 800965c:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800965e:	68bb      	ldr	r3, [r7, #8]
 8009660:	8a9b      	ldrh	r3, [r3, #20]
 8009662:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 8009664:	69bb      	ldr	r3, [r7, #24]
 8009666:	fb02 f303 	mul.w	r3, r2, r3
 800966a:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800966c:	697b      	ldr	r3, [r7, #20]
 800966e:	3380      	adds	r3, #128	@ 0x80
 8009670:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 8009676:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800967a:	4618      	mov	r0, r3
 800967c:	3720      	adds	r7, #32
 800967e:	46bd      	mov	sp, r7
 8009680:	bd80      	pop	{r7, pc}

08009682 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 8009682:	b580      	push	{r7, lr}
 8009684:	b086      	sub	sp, #24
 8009686:	af00      	add	r7, sp, #0
 8009688:	60f8      	str	r0, [r7, #12]
 800968a:	60b9      	str	r1, [r7, #8]
 800968c:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800968e:	2300      	movs	r3, #0
 8009690:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 8009692:	68bb      	ldr	r3, [r7, #8]
 8009694:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800969a:	f107 0310 	add.w	r3, r7, #16
 800969e:	461a      	mov	r2, r3
 80096a0:	68b9      	ldr	r1, [r7, #8]
 80096a2:	68f8      	ldr	r0, [r7, #12]
 80096a4:	f7ff ffbe 	bl	8009624 <VL53L0X_get_total_xtalk_rate>
 80096a8:	4603      	mov	r3, r0
 80096aa:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 80096ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d105      	bne.n	80096c0 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681a      	ldr	r2, [r3, #0]
 80096b8:	693b      	ldr	r3, [r7, #16]
 80096ba:	441a      	add	r2, r3
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	601a      	str	r2, [r3, #0]

	return Status;
 80096c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80096c4:	4618      	mov	r0, r3
 80096c6:	3718      	adds	r7, #24
 80096c8:	46bd      	mov	sp, r7
 80096ca:	bd80      	pop	{r7, pc}

080096cc <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b09a      	sub	sp, #104	@ 0x68
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	60f8      	str	r0, [r7, #12]
 80096d4:	60b9      	str	r1, [r7, #8]
 80096d6:	607a      	str	r2, [r7, #4]
 80096d8:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 80096da:	2312      	movs	r3, #18
 80096dc:	657b      	str	r3, [r7, #84]	@ 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 80096de:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80096e2:	653b      	str	r3, [r7, #80]	@ 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 80096e4:	2342      	movs	r3, #66	@ 0x42
 80096e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 80096e8:	2306      	movs	r3, #6
 80096ea:	64bb      	str	r3, [r7, #72]	@ 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 80096ec:	2307      	movs	r3, #7
 80096ee:	647b      	str	r3, [r7, #68]	@ 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80096f0:	2300      	movs	r3, #0
 80096f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
	dmaxCalRange_mm =
 80096fc:	63fb      	str	r3, [r7, #60]	@ 0x3c

	dmaxCalSignalRateRtn_mcps =
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8009704:	63bb      	str	r3, [r7, #56]	@ 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 8009706:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009708:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800970a:	fb02 f303 	mul.w	r3, r2, r3
 800970e:	637b      	str	r3, [r7, #52]	@ 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 8009710:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009712:	3380      	adds	r3, #128	@ 0x80
 8009714:	0a1b      	lsrs	r3, r3, #8
 8009716:	637b      	str	r3, [r7, #52]	@ 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 8009718:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800971a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800971c:	fb02 f303 	mul.w	r3, r2, r3
 8009720:	637b      	str	r3, [r7, #52]	@ 0x34

	minSignalNeeded_p1 = 0;
 8009722:	2300      	movs	r3, #0
 8009724:	667b      	str	r3, [r7, #100]	@ 0x64
	if (totalCorrSignalRate_mcps > 0) {
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2b00      	cmp	r3, #0
 800972a:	d01a      	beq.n	8009762 <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800972c:	68bb      	ldr	r3, [r7, #8]
 800972e:	029b      	lsls	r3, r3, #10
 8009730:	633b      	str	r3, [r7, #48]	@ 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 8009736:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009738:	4413      	add	r3, r2
 800973a:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800973c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	fbb2 f3f3 	udiv	r3, r2, r3
 8009744:	667b      	str	r3, [r7, #100]	@ 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 8009746:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009748:	4613      	mov	r3, r2
 800974a:	005b      	lsls	r3, r3, #1
 800974c:	4413      	add	r3, r2
 800974e:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 8009750:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009752:	fb03 f303 	mul.w	r3, r3, r3
 8009756:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 8009758:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800975a:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800975e:	0c1b      	lsrs	r3, r3, #16
 8009760:	667b      	str	r3, [r7, #100]	@ 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009766:	fb02 f303 	mul.w	r3, r2, r3
 800976a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800976c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800976e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8009772:	0c1b      	lsrs	r3, r3, #16
 8009774:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 8009776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009778:	fb03 f303 	mul.w	r3, r3, r3
 800977c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800977e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009780:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8009784:	0c1b      	lsrs	r3, r3, #16
 8009786:	62bb      	str	r3, [r7, #40]	@ 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 8009788:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800978a:	085a      	lsrs	r2, r3, #1
 800978c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800978e:	441a      	add	r2, r3
 8009790:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009792:	fbb2 f3f3 	udiv	r3, r2, r3
 8009796:	62bb      	str	r3, [r7, #40]	@ 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 8009798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800979a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800979c:	fb02 f303 	mul.w	r3, r2, r3
 80097a0:	62bb      	str	r3, [r7, #40]	@ 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 80097a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80097a8:	d302      	bcc.n	80097b0 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 80097aa:	4b54      	ldr	r3, [pc, #336]	@ (80098fc <VL53L0X_calc_dmax+0x230>)
 80097ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80097ae:	e015      	b.n	80097dc <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 80097b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097b2:	085a      	lsrs	r2, r3, #1
 80097b4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80097b6:	441a      	add	r2, r3
 80097b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80097be:	677b      	str	r3, [r7, #116]	@ 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 80097c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80097c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80097c4:	fb02 f303 	mul.w	r3, r2, r3
 80097c8:	677b      	str	r3, [r7, #116]	@ 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 80097ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80097cc:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80097d0:	0c1b      	lsrs	r3, r3, #16
 80097d2:	663b      	str	r3, [r7, #96]	@ 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 80097d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80097d6:	fb03 f303 	mul.w	r3, r3, r3
 80097da:	663b      	str	r3, [r7, #96]	@ 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 80097dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80097de:	039b      	lsls	r3, r3, #14
 80097e0:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80097e4:	4a46      	ldr	r2, [pc, #280]	@ (8009900 <VL53L0X_calc_dmax+0x234>)
 80097e6:	fba2 2303 	umull	r2, r3, r2, r3
 80097ea:	099b      	lsrs	r3, r3, #6
 80097ec:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 80097ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097f0:	fb03 f303 	mul.w	r3, r3, r3
 80097f4:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 80097f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80097f8:	fb03 f303 	mul.w	r3, r3, r3
 80097fc:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 80097fe:	6a3b      	ldr	r3, [r7, #32]
 8009800:	3308      	adds	r3, #8
 8009802:	091b      	lsrs	r3, r3, #4
 8009804:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 8009806:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009808:	6a3b      	ldr	r3, [r7, #32]
 800980a:	1ad3      	subs	r3, r2, r3
 800980c:	627b      	str	r3, [r7, #36]	@ 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800980e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009810:	4613      	mov	r3, r2
 8009812:	005b      	lsls	r3, r3, #1
 8009814:	4413      	add	r3, r2
 8009816:	011b      	lsls	r3, r3, #4
 8009818:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800981a:	69fb      	ldr	r3, [r7, #28]
 800981c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8009820:	0b9b      	lsrs	r3, r3, #14
 8009822:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 8009824:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009826:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009828:	4413      	add	r3, r2
 800982a:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800982c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800982e:	085b      	lsrs	r3, r3, #1
 8009830:	69ba      	ldr	r2, [r7, #24]
 8009832:	4413      	add	r3, r2
 8009834:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 8009836:	69ba      	ldr	r2, [r7, #24]
 8009838:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800983a:	fbb2 f3f3 	udiv	r3, r2, r3
 800983e:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 8009840:	69bb      	ldr	r3, [r7, #24]
 8009842:	039b      	lsls	r3, r3, #14
 8009844:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 8009846:	69fb      	ldr	r3, [r7, #28]
 8009848:	085b      	lsrs	r3, r3, #1
 800984a:	69ba      	ldr	r2, [r7, #24]
 800984c:	4413      	add	r3, r2
 800984e:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 8009850:	69ba      	ldr	r2, [r7, #24]
 8009852:	69fb      	ldr	r3, [r7, #28]
 8009854:	fbb2 f3f3 	udiv	r3, r2, r3
 8009858:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800985a:	69bb      	ldr	r3, [r7, #24]
 800985c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800985e:	fb02 f303 	mul.w	r3, r2, r3
 8009862:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8009864:	69bb      	ldr	r3, [r7, #24]
 8009866:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800986a:	4a25      	ldr	r2, [pc, #148]	@ (8009900 <VL53L0X_calc_dmax+0x234>)
 800986c:	fba2 2303 	umull	r2, r3, r2, r3
 8009870:	099b      	lsrs	r3, r3, #6
 8009872:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 8009874:	69bb      	ldr	r3, [r7, #24]
 8009876:	011b      	lsls	r3, r3, #4
 8009878:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800987a:	69bb      	ldr	r3, [r7, #24]
 800987c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8009880:	4a1f      	ldr	r2, [pc, #124]	@ (8009900 <VL53L0X_calc_dmax+0x234>)
 8009882:	fba2 2303 	umull	r2, r3, r2, r3
 8009886:	099b      	lsrs	r3, r3, #6
 8009888:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800988a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800988c:	3380      	adds	r3, #128	@ 0x80
 800988e:	0a1b      	lsrs	r3, r3, #8
 8009890:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 8009892:	697b      	ldr	r3, [r7, #20]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d008      	beq.n	80098aa <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 8009898:	697b      	ldr	r3, [r7, #20]
 800989a:	085a      	lsrs	r2, r3, #1
 800989c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800989e:	441a      	add	r2, r3
 80098a0:	697b      	ldr	r3, [r7, #20]
 80098a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80098a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80098a8:	e001      	b.n	80098ae <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 80098aa:	2300      	movs	r3, #0
 80098ac:	65bb      	str	r3, [r7, #88]	@ 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 80098ae:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80098b0:	f7fe fc45 	bl	800813e <VL53L0X_isqrt>
 80098b4:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 80098b6:	69bb      	ldr	r3, [r7, #24]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d008      	beq.n	80098ce <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 80098bc:	69bb      	ldr	r3, [r7, #24]
 80098be:	085a      	lsrs	r2, r3, #1
 80098c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098c2:	441a      	add	r2, r3
 80098c4:	69bb      	ldr	r3, [r7, #24]
 80098c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80098ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80098cc:	e001      	b.n	80098d2 <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 80098ce:	2300      	movs	r3, #0
 80098d0:	65fb      	str	r3, [r7, #92]	@ 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 80098d2:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80098d4:	f7fe fc33 	bl	800813e <VL53L0X_isqrt>
 80098d8:	65f8      	str	r0, [r7, #92]	@ 0x5c

	*pdmax_mm = dmaxDark;
 80098da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80098dc:	693a      	ldr	r2, [r7, #16]
 80098de:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 80098e0:	693a      	ldr	r2, [r7, #16]
 80098e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098e4:	429a      	cmp	r2, r3
 80098e6:	d902      	bls.n	80098ee <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 80098e8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80098ea:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80098ec:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 80098ee:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
}
 80098f2:	4618      	mov	r0, r3
 80098f4:	3768      	adds	r7, #104	@ 0x68
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bd80      	pop	{r7, pc}
 80098fa:	bf00      	nop
 80098fc:	fff00000 	.word	0xfff00000
 8009900:	10624dd3 	.word	0x10624dd3

08009904 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b0b4      	sub	sp, #208	@ 0xd0
 8009908:	af04      	add	r7, sp, #16
 800990a:	60f8      	str	r0, [r7, #12]
 800990c:	60b9      	str	r1, [r7, #8]
 800990e:	607a      	str	r2, [r7, #4]
 8009910:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 8009912:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8009916:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800991a:	f44f 7316 	mov.w	r3, #600	@ 0x258
 800991e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 8009922:	f44f 13c8 	mov.w	r3, #1638400	@ 0x190000
 8009926:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800992a:	f241 235c 	movw	r3, #4700	@ 0x125c
 800992e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 8009932:	4b9e      	ldr	r3, [pc, #632]	@ (8009bac <VL53L0X_calc_sigma_estimate+0x2a8>)
 8009934:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 8009938:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800993c:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800993e:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 8009942:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009946:	fbb2 f3f3 	udiv	r3, r2, r3
 800994a:	67bb      	str	r3, [r7, #120]	@ 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800994c:	4b98      	ldr	r3, [pc, #608]	@ (8009bb0 <VL53L0X_calc_sigma_estimate+0x2ac>)
 800994e:	677b      	str	r3, [r7, #116]	@ 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 8009950:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009954:	673b      	str	r3, [r7, #112]	@ 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 8009956:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 800995a:	66fb      	str	r3, [r7, #108]	@ 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800995c:	f240 6377 	movw	r3, #1655	@ 0x677
 8009960:	66bb      	str	r3, [r7, #104]	@ 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009962:	2300      	movs	r3, #0
 8009964:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	6a1b      	ldr	r3, [r3, #32]
 800996c:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800996e:	68bb      	ldr	r3, [r7, #8]
 8009970:	691b      	ldr	r3, [r3, #16]
 8009972:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009976:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800997a:	0c1b      	lsrs	r3, r3, #16
 800997c:	667b      	str	r3, [r7, #100]	@ 0x64

	correctedSignalRate_mcps =
 800997e:	68bb      	ldr	r3, [r7, #8]
 8009980:	68db      	ldr	r3, [r3, #12]
 8009982:	663b      	str	r3, [r7, #96]	@ 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 8009984:	f107 0310 	add.w	r3, r7, #16
 8009988:	461a      	mov	r2, r3
 800998a:	68b9      	ldr	r1, [r7, #8]
 800998c:	68f8      	ldr	r0, [r7, #12]
 800998e:	f7ff fe78 	bl	8009682 <VL53L0X_get_total_signal_rate>
 8009992:	4603      	mov	r3, r0
 8009994:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 8009998:	f107 0314 	add.w	r3, r7, #20
 800999c:	461a      	mov	r2, r3
 800999e:	68b9      	ldr	r1, [r7, #8]
 80099a0:	68f8      	ldr	r0, [r7, #12]
 80099a2:	f7ff fe3f 	bl	8009624 <VL53L0X_get_total_xtalk_rate>
 80099a6:	4603      	mov	r3, r0
 80099a8:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 80099ac:	693b      	ldr	r3, [r7, #16]
 80099ae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80099b2:	fb02 f303 	mul.w	r3, r2, r3
 80099b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 80099b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80099ba:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80099be:	0c1b      	lsrs	r3, r3, #16
 80099c0:	65fb      	str	r3, [r7, #92]	@ 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 80099c2:	697b      	ldr	r3, [r7, #20]
 80099c4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80099c8:	fb02 f303 	mul.w	r3, r2, r3
 80099cc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 80099d0:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80099d4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80099d6:	429a      	cmp	r2, r3
 80099d8:	d902      	bls.n	80099e0 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 80099da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80099dc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 80099e0:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d168      	bne.n	8009aba <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80099ee:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 80099f8:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 80099fc:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8009a00:	461a      	mov	r2, r3
 8009a02:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 8009a06:	68f8      	ldr	r0, [r7, #12]
 8009a08:	f7ff f93c 	bl	8008c84 <VL53L0X_calc_timeout_mclks>
 8009a0c:	6578      	str	r0, [r7, #84]	@ 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009a14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8009a1e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8009a22:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8009a26:	461a      	mov	r2, r3
 8009a28:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
 8009a2c:	68f8      	ldr	r0, [r7, #12]
 8009a2e:	f7ff f929 	bl	8008c84 <VL53L0X_calc_timeout_mclks>
 8009a32:	64f8      	str	r0, [r7, #76]	@ 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 8009a34:	2303      	movs	r3, #3
 8009a36:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		if (finalRangeVcselPCLKS == 8)
 8009a3a:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8009a3e:	2b08      	cmp	r3, #8
 8009a40:	d102      	bne.n	8009a48 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 8009a42:	2302      	movs	r3, #2
 8009a44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 8009a48:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009a4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a4c:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 8009a4e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009a52:	fb02 f303 	mul.w	r3, r2, r3
 8009a56:	02db      	lsls	r3, r3, #11
 8009a58:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8009a5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009a60:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8009a64:	4a53      	ldr	r2, [pc, #332]	@ (8009bb4 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8009a66:	fba2 2303 	umull	r2, r3, r2, r3
 8009a6a:	099b      	lsrs	r3, r3, #6
 8009a6c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 8009a70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009a74:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009a76:	fb02 f303 	mul.w	r3, r2, r3
 8009a7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8009a7e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009a82:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8009a86:	4a4b      	ldr	r2, [pc, #300]	@ (8009bb4 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8009a88:	fba2 2303 	umull	r2, r3, r2, r3
 8009a8c:	099b      	lsrs	r3, r3, #6
 8009a8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 8009a92:	693b      	ldr	r3, [r7, #16]
 8009a94:	3380      	adds	r3, #128	@ 0x80
 8009a96:	0a1b      	lsrs	r3, r3, #8
 8009a98:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 8009a9a:	693a      	ldr	r2, [r7, #16]
 8009a9c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009aa0:	fb02 f303 	mul.w	r3, r2, r3
 8009aa4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8009aa8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009aac:	3380      	adds	r3, #128	@ 0x80
 8009aae:	0a1b      	lsrs	r3, r3, #8
 8009ab0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 8009ab4:	693b      	ldr	r3, [r7, #16]
 8009ab6:	021b      	lsls	r3, r3, #8
 8009ab8:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 8009aba:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d002      	beq.n	8009ac8 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 8009ac2:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
 8009ac6:	e15e      	b.n	8009d86 <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 8009ac8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d10c      	bne.n	8009ae8 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009ad4:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009adc:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		*pDmax_mm = 0;
 8009ae0:	683b      	ldr	r3, [r7, #0]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	601a      	str	r2, [r3, #0]
 8009ae6:	e14c      	b.n	8009d82 <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 8009ae8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d102      	bne.n	8009af6 <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 8009af0:	2301      	movs	r3, #1
 8009af2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 8009af6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009afa:	64bb      	str	r3, [r7, #72]	@ 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 8009afc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009afe:	041a      	lsls	r2, r3, #16
 8009b00:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b06:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 8009b0a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009b0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009b10:	429a      	cmp	r2, r3
 8009b12:	d902      	bls.n	8009b1a <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 8009b14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009b16:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 8009b1a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009b1e:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 8009b22:	fb02 f303 	mul.w	r3, r2, r3
 8009b26:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8009b2a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8009b2e:	4613      	mov	r3, r2
 8009b30:	005b      	lsls	r3, r3, #1
 8009b32:	4413      	add	r3, r2
 8009b34:	009b      	lsls	r3, r3, #2
 8009b36:	4618      	mov	r0, r3
 8009b38:	f7fe fb01 	bl	800813e <VL53L0X_isqrt>
 8009b3c:	4603      	mov	r3, r0
 8009b3e:	005b      	lsls	r3, r3, #1
 8009b40:	647b      	str	r3, [r7, #68]	@ 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 8009b42:	68bb      	ldr	r3, [r7, #8]
 8009b44:	891b      	ldrh	r3, [r3, #8]
 8009b46:	461a      	mov	r2, r3
 8009b48:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009b4a:	fb02 f303 	mul.w	r3, r2, r3
 8009b4e:	643b      	str	r3, [r7, #64]	@ 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8009b50:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b52:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 8009b54:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009b58:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8009b5a:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 8009b5c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8009b60:	4a14      	ldr	r2, [pc, #80]	@ (8009bb4 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8009b62:	fba2 2303 	umull	r2, r3, r2, r3
 8009b66:	099b      	lsrs	r3, r3, #6
 8009b68:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 8009b6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b6c:	041b      	lsls	r3, r3, #16
 8009b6e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8009b72:	4a10      	ldr	r2, [pc, #64]	@ (8009bb4 <VL53L0X_calc_sigma_estimate+0x2b0>)
 8009b74:	fba2 2303 	umull	r2, r3, r2, r3
 8009b78:	099b      	lsrs	r3, r3, #6
 8009b7a:	63bb      	str	r3, [r7, #56]	@ 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 8009b7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b7e:	021b      	lsls	r3, r3, #8
 8009b80:	63fb      	str	r3, [r7, #60]	@ 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 8009b82:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	bfb8      	it	lt
 8009b8e:	425b      	neglt	r3, r3
 8009b90:	637b      	str	r3, [r7, #52]	@ 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 8009b92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b94:	021b      	lsls	r3, r3, #8
 8009b96:	637b      	str	r3, [r7, #52]	@ 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 8009b98:	68bb      	ldr	r3, [r7, #8]
 8009b9a:	7e1b      	ldrb	r3, [r3, #24]
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d00b      	beq.n	8009bb8 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 8009ba0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8009ba4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009ba8:	e033      	b.n	8009c12 <VL53L0X_calc_sigma_estimate+0x30e>
 8009baa:	bf00      	nop
 8009bac:	028f87ae 	.word	0x028f87ae
 8009bb0:	0006999a 	.word	0x0006999a
 8009bb4:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 8009bb8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009bba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bc2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 8009bc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bc8:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 8009bcc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bd0:	fb02 f303 	mul.w	r3, r2, r3
 8009bd4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 8009bd8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009bdc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009bde:	4413      	add	r3, r2
 8009be0:	0c1b      	lsrs	r3, r3, #16
 8009be2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 8009be6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bea:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8009bee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 8009bf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bf6:	085b      	lsrs	r3, r3, #1
 8009bf8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 8009bfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c00:	fb03 f303 	mul.w	r3, r3, r3
 8009c04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 8009c08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c0c:	0b9b      	lsrs	r3, r3, #14
 8009c0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 8009c12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009c18:	fb02 f303 	mul.w	r3, r2, r3
 8009c1c:	633b      	str	r3, [r7, #48]	@ 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 8009c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c20:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8009c24:	0c1b      	lsrs	r3, r3, #16
 8009c26:	633b      	str	r3, [r7, #48]	@ 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 8009c28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c2a:	fb03 f303 	mul.w	r3, r3, r3
 8009c2e:	633b      	str	r3, [r7, #48]	@ 0x30

		sqr2 = sigmaEstimateP2;
 8009c30:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009c34:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 8009c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c38:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8009c3c:	0c1b      	lsrs	r3, r3, #16
 8009c3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 8009c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c42:	fb03 f303 	mul.w	r3, r3, r3
 8009c46:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 8009c48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c4c:	4413      	add	r3, r2
 8009c4e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 8009c50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c52:	f7fe fa74 	bl	800813e <VL53L0X_isqrt>
 8009c56:	6278      	str	r0, [r7, #36]	@ 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 8009c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c5a:	041b      	lsls	r3, r3, #16
 8009c5c:	627b      	str	r3, [r7, #36]	@ 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 8009c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c60:	3332      	adds	r3, #50	@ 0x32
 8009c62:	4a4b      	ldr	r2, [pc, #300]	@ (8009d90 <VL53L0X_calc_sigma_estimate+0x48c>)
 8009c64:	fba2 2303 	umull	r2, r3, r2, r3
 8009c68:	095a      	lsrs	r2, r3, #5
 8009c6a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8009c74:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009c78:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 8009c7c:	fb02 f303 	mul.w	r3, r2, r3
 8009c80:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 8009c84:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009c88:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8009c8c:	3308      	adds	r3, #8
 8009c8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		sigmaEstRtn		 /= 10000;
 8009c92:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009c96:	4a3f      	ldr	r2, [pc, #252]	@ (8009d94 <VL53L0X_calc_sigma_estimate+0x490>)
 8009c98:	fba2 2303 	umull	r2, r3, r2, r3
 8009c9c:	0b5b      	lsrs	r3, r3, #13
 8009c9e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 8009ca2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009ca6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009ca8:	429a      	cmp	r2, r3
 8009caa:	d902      	bls.n	8009cb2 <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 8009cac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8009cae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 8009cb2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009cb6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009cba:	4413      	add	r3, r2
 8009cbc:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 8009cc0:	4a35      	ldr	r2, [pc, #212]	@ (8009d98 <VL53L0X_calc_sigma_estimate+0x494>)
 8009cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8009cc6:	099b      	lsrs	r3, r3, #6
 8009cc8:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 8009cca:	6a3b      	ldr	r3, [r7, #32]
 8009ccc:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 8009cce:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009cd2:	441a      	add	r2, r3
 8009cd4:	6a3b      	ldr	r3, [r7, #32]
 8009cd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009cda:	4618      	mov	r0, r3
 8009cdc:	f7fe fa2f 	bl	800813e <VL53L0X_isqrt>
 8009ce0:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 8009ce2:	69fb      	ldr	r3, [r7, #28]
 8009ce4:	021b      	lsls	r3, r3, #8
 8009ce6:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 8009ce8:	69fb      	ldr	r3, [r7, #28]
 8009cea:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8009cee:	4a2a      	ldr	r2, [pc, #168]	@ (8009d98 <VL53L0X_calc_sigma_estimate+0x494>)
 8009cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8009cf4:	099b      	lsrs	r3, r3, #6
 8009cf6:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 8009cf8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009cfc:	fb03 f303 	mul.w	r3, r3, r3
 8009d00:	633b      	str	r3, [r7, #48]	@ 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 8009d02:	69fb      	ldr	r3, [r7, #28]
 8009d04:	fb03 f303 	mul.w	r3, r3, r3
 8009d08:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 8009d0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d0e:	4413      	add	r3, r2
 8009d10:	4618      	mov	r0, r3
 8009d12:	f7fe fa14 	bl	800813e <VL53L0X_isqrt>
 8009d16:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 8009d18:	69bb      	ldr	r3, [r7, #24]
 8009d1a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009d1e:	fb02 f303 	mul.w	r3, r2, r3
 8009d22:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 8009d26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d009      	beq.n	8009d40 <VL53L0X_calc_sigma_estimate+0x43c>
 8009d2c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d005      	beq.n	8009d40 <VL53L0X_calc_sigma_estimate+0x43c>
 8009d34:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8009d38:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009d3c:	429a      	cmp	r2, r3
 8009d3e:	d903      	bls.n	8009d48 <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 8009d40:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009d44:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8009d4e:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681a      	ldr	r2, [r3, #0]
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
		Status = VL53L0X_calc_dmax(
 8009d5a:	6939      	ldr	r1, [r7, #16]
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	9303      	str	r3, [sp, #12]
 8009d60:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009d64:	9302      	str	r3, [sp, #8]
 8009d66:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8009d6a:	9301      	str	r3, [sp, #4]
 8009d6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d6e:	9300      	str	r3, [sp, #0]
 8009d70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d74:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009d76:	68f8      	ldr	r0, [r7, #12]
 8009d78:	f7ff fca8 	bl	80096cc <VL53L0X_calc_dmax>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8009d82:	f997 309f 	ldrsb.w	r3, [r7, #159]	@ 0x9f
}
 8009d86:	4618      	mov	r0, r3
 8009d88:	37c0      	adds	r7, #192	@ 0xc0
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bd80      	pop	{r7, pc}
 8009d8e:	bf00      	nop
 8009d90:	51eb851f 	.word	0x51eb851f
 8009d94:	d1b71759 	.word	0xd1b71759
 8009d98:	10624dd3 	.word	0x10624dd3

08009d9c <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b090      	sub	sp, #64	@ 0x40
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	60f8      	str	r0, [r7, #12]
 8009da4:	607a      	str	r2, [r7, #4]
 8009da6:	461a      	mov	r2, r3
 8009da8:	460b      	mov	r3, r1
 8009daa:	72fb      	strb	r3, [r7, #11]
 8009dac:	4613      	mov	r3, r2
 8009dae:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8009db0:	2300      	movs	r3, #0
 8009db2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 8009db6:	2300      	movs	r3, #0
 8009db8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t SignalRefClipflag = 0;
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 8009dc8:	2300      	movs	r3, #0
 8009dca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 8009dce:	2300      	movs	r3, #0
 8009dd0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 8009dda:	2300      	movs	r3, #0
 8009ddc:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 8009de0:	2300      	movs	r3, #0
 8009de2:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	uint16_t tmpWord = 0;
 8009de6:	2300      	movs	r3, #0
 8009de8:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 8009dea:	2300      	movs	r3, #0
 8009dec:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 8009dee:	7afb      	ldrb	r3, [r7, #11]
 8009df0:	10db      	asrs	r3, r3, #3
 8009df2:	b2db      	uxtb	r3, r3
 8009df4:	f003 030f 	and.w	r3, r3, #15
 8009df8:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

	if (DeviceRangeStatusInternal == 0 ||
 8009dfc:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d017      	beq.n	8009e34 <VL53L0X_get_pal_range_status+0x98>
 8009e04:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8009e08:	2b05      	cmp	r3, #5
 8009e0a:	d013      	beq.n	8009e34 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 8009e0c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8009e10:	2b07      	cmp	r3, #7
 8009e12:	d00f      	beq.n	8009e34 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 8009e14:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8009e18:	2b0c      	cmp	r3, #12
 8009e1a:	d00b      	beq.n	8009e34 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 8009e1c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8009e20:	2b0d      	cmp	r3, #13
 8009e22:	d007      	beq.n	8009e34 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 8009e24:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8009e28:	2b0e      	cmp	r3, #14
 8009e2a:	d003      	beq.n	8009e34 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 8009e2c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8009e30:	2b0f      	cmp	r3, #15
 8009e32:	d103      	bne.n	8009e3c <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 8009e34:	2301      	movs	r3, #1
 8009e36:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8009e3a:	e002      	b.n	8009e42 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8009e42:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d109      	bne.n	8009e5e <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8009e4a:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 8009e4e:	461a      	mov	r2, r3
 8009e50:	2100      	movs	r1, #0
 8009e52:	68f8      	ldr	r0, [r7, #12]
 8009e54:	f7fc fcc0 	bl	80067d8 <VL53L0X_GetLimitCheckEnable>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 8009e5e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d02e      	beq.n	8009ec4 <VL53L0X_get_pal_range_status+0x128>
 8009e66:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d12a      	bne.n	8009ec4 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 8009e6e:	f107 0310 	add.w	r3, r7, #16
 8009e72:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8009e76:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009e78:	68f8      	ldr	r0, [r7, #12]
 8009e7a:	f7ff fd43 	bl	8009904 <VL53L0X_calc_sigma_estimate>
 8009e7e:	4603      	mov	r3, r0
 8009e80:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 8009e84:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d103      	bne.n	8009e94 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 8009e8c:	693b      	ldr	r3, [r7, #16]
 8009e8e:	b29a      	uxth	r2, r3
 8009e90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e92:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 8009e94:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d113      	bne.n	8009ec4 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 8009e9c:	f107 0320 	add.w	r3, r7, #32
 8009ea0:	461a      	mov	r2, r3
 8009ea2:	2100      	movs	r1, #0
 8009ea4:	68f8      	ldr	r0, [r7, #12]
 8009ea6:	f7fc fd1d 	bl	80068e4 <VL53L0X_GetLimitCheckValue>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 8009eb0:	6a3b      	ldr	r3, [r7, #32]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d006      	beq.n	8009ec4 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 8009eb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009eb8:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 8009eba:	429a      	cmp	r2, r3
 8009ebc:	d902      	bls.n	8009ec4 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8009ec4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d109      	bne.n	8009ee0 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8009ecc:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 8009ed0:	461a      	mov	r2, r3
 8009ed2:	2102      	movs	r1, #2
 8009ed4:	68f8      	ldr	r0, [r7, #12]
 8009ed6:	f7fc fc7f 	bl	80067d8 <VL53L0X_GetLimitCheckEnable>
 8009eda:	4603      	mov	r3, r0
 8009edc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 8009ee0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d044      	beq.n	8009f72 <VL53L0X_get_pal_range_status+0x1d6>
 8009ee8:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d140      	bne.n	8009f72 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8009ef0:	f107 031c 	add.w	r3, r7, #28
 8009ef4:	461a      	mov	r2, r3
 8009ef6:	2102      	movs	r1, #2
 8009ef8:	68f8      	ldr	r0, [r7, #12]
 8009efa:	f7fc fcf3 	bl	80068e4 <VL53L0X_GetLimitCheckValue>
 8009efe:	4603      	mov	r3, r0
 8009f00:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 8009f04:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d107      	bne.n	8009f1c <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8009f0c:	2201      	movs	r2, #1
 8009f0e:	21ff      	movs	r1, #255	@ 0xff
 8009f10:	68f8      	ldr	r0, [r7, #12]
 8009f12:	f000 f9bb 	bl	800a28c <VL53L0X_WrByte>
 8009f16:	4603      	mov	r3, r0
 8009f18:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 8009f1c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d109      	bne.n	8009f38 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 8009f24:	f107 0316 	add.w	r3, r7, #22
 8009f28:	461a      	mov	r2, r3
 8009f2a:	21b6      	movs	r1, #182	@ 0xb6
 8009f2c:	68f8      	ldr	r0, [r7, #12]
 8009f2e:	f000 fa59 	bl	800a3e4 <VL53L0X_RdWord>
 8009f32:	4603      	mov	r3, r0
 8009f34:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 8009f38:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d107      	bne.n	8009f50 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8009f40:	2200      	movs	r2, #0
 8009f42:	21ff      	movs	r1, #255	@ 0xff
 8009f44:	68f8      	ldr	r0, [r7, #12]
 8009f46:	f000 f9a1 	bl	800a28c <VL53L0X_WrByte>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 8009f50:	8afb      	ldrh	r3, [r7, #22]
 8009f52:	025b      	lsls	r3, r3, #9
 8009f54:	62fb      	str	r3, [r7, #44]	@ 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f5a:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148

		if ((SignalRefClipValue > 0) &&
 8009f5e:	69fb      	ldr	r3, [r7, #28]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d006      	beq.n	8009f72 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 8009f64:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 8009f66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	d902      	bls.n	8009f72 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 8009f6c:	2301      	movs	r3, #1
 8009f6e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8009f72:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d109      	bne.n	8009f8e <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8009f7a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8009f7e:	461a      	mov	r2, r3
 8009f80:	2103      	movs	r1, #3
 8009f82:	68f8      	ldr	r0, [r7, #12]
 8009f84:	f7fc fc28 	bl	80067d8 <VL53L0X_GetLimitCheckEnable>
 8009f88:	4603      	mov	r3, r0
 8009f8a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 8009f8e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d023      	beq.n	8009fde <VL53L0X_get_pal_range_status+0x242>
 8009f96:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d11f      	bne.n	8009fde <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 8009f9e:	893b      	ldrh	r3, [r7, #8]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d102      	bne.n	8009faa <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009fa8:	e005      	b.n	8009fb6 <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	021a      	lsls	r2, r3, #8
 8009fae:	893b      	ldrh	r3, [r7, #8]
 8009fb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fb4:	637b      	str	r3, [r7, #52]	@ 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8009fb6:	f107 0318 	add.w	r3, r7, #24
 8009fba:	461a      	mov	r2, r3
 8009fbc:	2103      	movs	r1, #3
 8009fbe:	68f8      	ldr	r0, [r7, #12]
 8009fc0:	f7fc fc90 	bl	80068e4 <VL53L0X_GetLimitCheckValue>
 8009fc4:	4603      	mov	r3, r0
 8009fc6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 8009fca:	69bb      	ldr	r3, [r7, #24]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d006      	beq.n	8009fde <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 8009fd0:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 8009fd2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009fd4:	429a      	cmp	r2, r3
 8009fd6:	d202      	bcs.n	8009fde <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 8009fd8:	2301      	movs	r3, #1
 8009fda:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8009fde:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d14a      	bne.n	800a07c <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 8009fe6:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8009fea:	2b01      	cmp	r3, #1
 8009fec:	d103      	bne.n	8009ff6 <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 8009fee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ff0:	22ff      	movs	r2, #255	@ 0xff
 8009ff2:	701a      	strb	r2, [r3, #0]
 8009ff4:	e042      	b.n	800a07c <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 8009ff6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8009ffa:	2b01      	cmp	r3, #1
 8009ffc:	d007      	beq.n	800a00e <VL53L0X_get_pal_range_status+0x272>
 8009ffe:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800a002:	2b02      	cmp	r3, #2
 800a004:	d003      	beq.n	800a00e <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 800a006:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800a00a:	2b03      	cmp	r3, #3
 800a00c:	d103      	bne.n	800a016 <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 800a00e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a010:	2205      	movs	r2, #5
 800a012:	701a      	strb	r2, [r3, #0]
 800a014:	e032      	b.n	800a07c <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 800a016:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800a01a:	2b06      	cmp	r3, #6
 800a01c:	d003      	beq.n	800a026 <VL53L0X_get_pal_range_status+0x28a>
 800a01e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800a022:	2b09      	cmp	r3, #9
 800a024:	d103      	bne.n	800a02e <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 800a026:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a028:	2204      	movs	r2, #4
 800a02a:	701a      	strb	r2, [r3, #0]
 800a02c:	e026      	b.n	800a07c <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 800a02e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800a032:	2b08      	cmp	r3, #8
 800a034:	d007      	beq.n	800a046 <VL53L0X_get_pal_range_status+0x2aa>
 800a036:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800a03a:	2b0a      	cmp	r3, #10
 800a03c:	d003      	beq.n	800a046 <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 800a03e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800a042:	2b01      	cmp	r3, #1
 800a044:	d103      	bne.n	800a04e <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 800a046:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a048:	2203      	movs	r2, #3
 800a04a:	701a      	strb	r2, [r3, #0]
 800a04c:	e016      	b.n	800a07c <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 800a04e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800a052:	2b04      	cmp	r3, #4
 800a054:	d003      	beq.n	800a05e <VL53L0X_get_pal_range_status+0x2c2>
 800a056:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800a05a:	2b01      	cmp	r3, #1
 800a05c:	d103      	bne.n	800a066 <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800a05e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a060:	2202      	movs	r2, #2
 800a062:	701a      	strb	r2, [r3, #0]
 800a064:	e00a      	b.n	800a07c <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 800a066:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800a06a:	2b01      	cmp	r3, #1
 800a06c:	d103      	bne.n	800a076 <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800a06e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a070:	2201      	movs	r2, #1
 800a072:	701a      	strb	r2, [r3, #0]
 800a074:	e002      	b.n	800a07c <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 800a076:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a078:	2200      	movs	r2, #0
 800a07a:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 800a07c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a07e:	781b      	ldrb	r3, [r3, #0]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d102      	bne.n	800a08a <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 800a084:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a086:	2200      	movs	r2, #0
 800a088:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800a08a:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 800a08e:	461a      	mov	r2, r3
 800a090:	2101      	movs	r1, #1
 800a092:	68f8      	ldr	r0, [r7, #12]
 800a094:	f7fc fba0 	bl	80067d8 <VL53L0X_GetLimitCheckEnable>
 800a098:	4603      	mov	r3, r0
 800a09a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 800a09e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d14f      	bne.n	800a146 <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800a0a6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d003      	beq.n	800a0b6 <VL53L0X_get_pal_range_status+0x31a>
 800a0ae:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800a0b2:	2b01      	cmp	r3, #1
 800a0b4:	d103      	bne.n	800a0be <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800a0b6:	2301      	movs	r3, #1
 800a0b8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800a0bc:	e002      	b.n	800a0c4 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 800a0be:	2300      	movs	r3, #0
 800a0c0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800a0ca:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 800a0ce:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800a0d2:	2b04      	cmp	r3, #4
 800a0d4:	d003      	beq.n	800a0de <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800a0d6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d103      	bne.n	800a0e6 <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 800a0de:	2301      	movs	r3, #1
 800a0e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800a0e4:	e002      	b.n	800a0ec <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800a0f2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800a0f6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d003      	beq.n	800a106 <VL53L0X_get_pal_range_status+0x36a>
 800a0fe:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800a102:	2b01      	cmp	r3, #1
 800a104:	d103      	bne.n	800a10e <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800a106:	2301      	movs	r3, #1
 800a108:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800a10c:	e002      	b.n	800a114 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 800a10e:	2300      	movs	r3, #0
 800a110:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800a11a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 800a11e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a122:	2b00      	cmp	r3, #0
 800a124:	d003      	beq.n	800a12e <VL53L0X_get_pal_range_status+0x392>
 800a126:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800a12a:	2b01      	cmp	r3, #1
 800a12c:	d103      	bne.n	800a136 <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 800a12e:	2301      	movs	r3, #1
 800a130:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800a134:	e002      	b.n	800a13c <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 800a136:	2300      	movs	r3, #0
 800a138:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800a142:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800a146:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f

}
 800a14a:	4618      	mov	r0, r3
 800a14c:	3740      	adds	r7, #64	@ 0x40
 800a14e:	46bd      	mov	sp, r7
 800a150:	bd80      	pop	{r7, pc}

0800a152 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800a152:	b580      	push	{r7, lr}
 800a154:	b088      	sub	sp, #32
 800a156:	af02      	add	r7, sp, #8
 800a158:	60f8      	str	r0, [r7, #12]
 800a15a:	60b9      	str	r1, [r7, #8]
 800a15c:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	330a      	adds	r3, #10
 800a162:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 800a170:	4619      	mov	r1, r3
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	b29a      	uxth	r2, r3
 800a176:	697b      	ldr	r3, [r7, #20]
 800a178:	9300      	str	r3, [sp, #0]
 800a17a:	4613      	mov	r3, r2
 800a17c:	68ba      	ldr	r2, [r7, #8]
 800a17e:	f7f9 f857 	bl	8003230 <HAL_I2C_Master_Transmit>
 800a182:	4603      	mov	r3, r0
 800a184:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800a186:	693b      	ldr	r3, [r7, #16]
}
 800a188:	4618      	mov	r0, r3
 800a18a:	3718      	adds	r7, #24
 800a18c:	46bd      	mov	sp, r7
 800a18e:	bd80      	pop	{r7, pc}

0800a190 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800a190:	b580      	push	{r7, lr}
 800a192:	b088      	sub	sp, #32
 800a194:	af02      	add	r7, sp, #8
 800a196:	60f8      	str	r0, [r7, #12]
 800a198:	60b9      	str	r1, [r7, #8]
 800a19a:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	330a      	adds	r3, #10
 800a1a0:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	f8d3 015c 	ldr.w	r0, [r3, #348]	@ 0x15c
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	f893 3160 	ldrb.w	r3, [r3, #352]	@ 0x160
 800a1ae:	f043 0301 	orr.w	r3, r3, #1
 800a1b2:	b2db      	uxtb	r3, r3
 800a1b4:	4619      	mov	r1, r3
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	b29a      	uxth	r2, r3
 800a1ba:	697b      	ldr	r3, [r7, #20]
 800a1bc:	9300      	str	r3, [sp, #0]
 800a1be:	4613      	mov	r3, r2
 800a1c0:	68ba      	ldr	r2, [r7, #8]
 800a1c2:	f7f9 f94d 	bl	8003460 <HAL_I2C_Master_Receive>
 800a1c6:	4603      	mov	r3, r0
 800a1c8:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800a1ca:	693b      	ldr	r3, [r7, #16]
}
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	3718      	adds	r7, #24
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	bd80      	pop	{r7, pc}

0800a1d4 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800a1d4:	b580      	push	{r7, lr}
 800a1d6:	b086      	sub	sp, #24
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	60f8      	str	r0, [r7, #12]
 800a1dc:	607a      	str	r2, [r7, #4]
 800a1de:	603b      	str	r3, [r7, #0]
 800a1e0:	460b      	mov	r3, r1
 800a1e2:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	2b3f      	cmp	r3, #63	@ 0x3f
 800a1ec:	d902      	bls.n	800a1f4 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800a1ee:	f06f 0303 	mvn.w	r3, #3
 800a1f2:	e016      	b.n	800a222 <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 800a1f4:	4a0d      	ldr	r2, [pc, #52]	@ (800a22c <VL53L0X_WriteMulti+0x58>)
 800a1f6:	7afb      	ldrb	r3, [r7, #11]
 800a1f8:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800a1fa:	683a      	ldr	r2, [r7, #0]
 800a1fc:	6879      	ldr	r1, [r7, #4]
 800a1fe:	480c      	ldr	r0, [pc, #48]	@ (800a230 <VL53L0X_WriteMulti+0x5c>)
 800a200:	f000 f9a6 	bl	800a550 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	3301      	adds	r3, #1
 800a208:	461a      	mov	r2, r3
 800a20a:	4908      	ldr	r1, [pc, #32]	@ (800a22c <VL53L0X_WriteMulti+0x58>)
 800a20c:	68f8      	ldr	r0, [r7, #12]
 800a20e:	f7ff ffa0 	bl	800a152 <_I2CWrite>
 800a212:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800a214:	693b      	ldr	r3, [r7, #16]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d001      	beq.n	800a21e <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a21a:	23ec      	movs	r3, #236	@ 0xec
 800a21c:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800a21e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a222:	4618      	mov	r0, r3
 800a224:	3718      	adds	r7, #24
 800a226:	46bd      	mov	sp, r7
 800a228:	bd80      	pop	{r7, pc}
 800a22a:	bf00      	nop
 800a22c:	20000adc 	.word	0x20000adc
 800a230:	20000add 	.word	0x20000add

0800a234 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 800a234:	b580      	push	{r7, lr}
 800a236:	b086      	sub	sp, #24
 800a238:	af00      	add	r7, sp, #0
 800a23a:	60f8      	str	r0, [r7, #12]
 800a23c:	607a      	str	r2, [r7, #4]
 800a23e:	603b      	str	r3, [r7, #0]
 800a240:	460b      	mov	r3, r1
 800a242:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a244:	2300      	movs	r3, #0
 800a246:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800a248:	f107 030b 	add.w	r3, r7, #11
 800a24c:	2201      	movs	r2, #1
 800a24e:	4619      	mov	r1, r3
 800a250:	68f8      	ldr	r0, [r7, #12]
 800a252:	f7ff ff7e 	bl	800a152 <_I2CWrite>
 800a256:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800a258:	693b      	ldr	r3, [r7, #16]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d002      	beq.n	800a264 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a25e:	23ec      	movs	r3, #236	@ 0xec
 800a260:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a262:	e00c      	b.n	800a27e <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 800a264:	683a      	ldr	r2, [r7, #0]
 800a266:	6879      	ldr	r1, [r7, #4]
 800a268:	68f8      	ldr	r0, [r7, #12]
 800a26a:	f7ff ff91 	bl	800a190 <_I2CRead>
 800a26e:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800a270:	693b      	ldr	r3, [r7, #16]
 800a272:	2b00      	cmp	r3, #0
 800a274:	d002      	beq.n	800a27c <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a276:	23ec      	movs	r3, #236	@ 0xec
 800a278:	75fb      	strb	r3, [r7, #23]
 800a27a:	e000      	b.n	800a27e <VL53L0X_ReadMulti+0x4a>
    }
done:
 800a27c:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800a27e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a282:	4618      	mov	r0, r3
 800a284:	3718      	adds	r7, #24
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}
	...

0800a28c <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b084      	sub	sp, #16
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
 800a294:	460b      	mov	r3, r1
 800a296:	70fb      	strb	r3, [r7, #3]
 800a298:	4613      	mov	r3, r2
 800a29a:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a29c:	2300      	movs	r3, #0
 800a29e:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800a2a0:	4a0b      	ldr	r2, [pc, #44]	@ (800a2d0 <VL53L0X_WrByte+0x44>)
 800a2a2:	78fb      	ldrb	r3, [r7, #3]
 800a2a4:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800a2a6:	4a0a      	ldr	r2, [pc, #40]	@ (800a2d0 <VL53L0X_WrByte+0x44>)
 800a2a8:	78bb      	ldrb	r3, [r7, #2]
 800a2aa:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 800a2ac:	2202      	movs	r2, #2
 800a2ae:	4908      	ldr	r1, [pc, #32]	@ (800a2d0 <VL53L0X_WrByte+0x44>)
 800a2b0:	6878      	ldr	r0, [r7, #4]
 800a2b2:	f7ff ff4e 	bl	800a152 <_I2CWrite>
 800a2b6:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800a2b8:	68bb      	ldr	r3, [r7, #8]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d001      	beq.n	800a2c2 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a2be:	23ec      	movs	r3, #236	@ 0xec
 800a2c0:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800a2c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	3710      	adds	r7, #16
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	bd80      	pop	{r7, pc}
 800a2ce:	bf00      	nop
 800a2d0:	20000adc 	.word	0x20000adc

0800a2d4 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b084      	sub	sp, #16
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
 800a2dc:	460b      	mov	r3, r1
 800a2de:	70fb      	strb	r3, [r7, #3]
 800a2e0:	4613      	mov	r3, r2
 800a2e2:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800a2e8:	4a0e      	ldr	r2, [pc, #56]	@ (800a324 <VL53L0X_WrWord+0x50>)
 800a2ea:	78fb      	ldrb	r3, [r7, #3]
 800a2ec:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 800a2ee:	883b      	ldrh	r3, [r7, #0]
 800a2f0:	0a1b      	lsrs	r3, r3, #8
 800a2f2:	b29b      	uxth	r3, r3
 800a2f4:	b2da      	uxtb	r2, r3
 800a2f6:	4b0b      	ldr	r3, [pc, #44]	@ (800a324 <VL53L0X_WrWord+0x50>)
 800a2f8:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800a2fa:	883b      	ldrh	r3, [r7, #0]
 800a2fc:	b2da      	uxtb	r2, r3
 800a2fe:	4b09      	ldr	r3, [pc, #36]	@ (800a324 <VL53L0X_WrWord+0x50>)
 800a300:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 800a302:	2203      	movs	r2, #3
 800a304:	4907      	ldr	r1, [pc, #28]	@ (800a324 <VL53L0X_WrWord+0x50>)
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	f7ff ff23 	bl	800a152 <_I2CWrite>
 800a30c:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800a30e:	68bb      	ldr	r3, [r7, #8]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d001      	beq.n	800a318 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a314:	23ec      	movs	r3, #236	@ 0xec
 800a316:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 800a318:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a31c:	4618      	mov	r0, r3
 800a31e:	3710      	adds	r7, #16
 800a320:	46bd      	mov	sp, r7
 800a322:	bd80      	pop	{r7, pc}
 800a324:	20000adc 	.word	0x20000adc

0800a328 <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800a328:	b580      	push	{r7, lr}
 800a32a:	b084      	sub	sp, #16
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
 800a330:	4608      	mov	r0, r1
 800a332:	4611      	mov	r1, r2
 800a334:	461a      	mov	r2, r3
 800a336:	4603      	mov	r3, r0
 800a338:	70fb      	strb	r3, [r7, #3]
 800a33a:	460b      	mov	r3, r1
 800a33c:	70bb      	strb	r3, [r7, #2]
 800a33e:	4613      	mov	r3, r2
 800a340:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a342:	2300      	movs	r3, #0
 800a344:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800a346:	f107 020e 	add.w	r2, r7, #14
 800a34a:	78fb      	ldrb	r3, [r7, #3]
 800a34c:	4619      	mov	r1, r3
 800a34e:	6878      	ldr	r0, [r7, #4]
 800a350:	f000 f81e 	bl	800a390 <VL53L0X_RdByte>
 800a354:	4603      	mov	r3, r0
 800a356:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800a358:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d110      	bne.n	800a382 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 800a360:	7bba      	ldrb	r2, [r7, #14]
 800a362:	78bb      	ldrb	r3, [r7, #2]
 800a364:	4013      	ands	r3, r2
 800a366:	b2da      	uxtb	r2, r3
 800a368:	787b      	ldrb	r3, [r7, #1]
 800a36a:	4313      	orrs	r3, r2
 800a36c:	b2db      	uxtb	r3, r3
 800a36e:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 800a370:	7bba      	ldrb	r2, [r7, #14]
 800a372:	78fb      	ldrb	r3, [r7, #3]
 800a374:	4619      	mov	r1, r3
 800a376:	6878      	ldr	r0, [r7, #4]
 800a378:	f7ff ff88 	bl	800a28c <VL53L0X_WrByte>
 800a37c:	4603      	mov	r3, r0
 800a37e:	73fb      	strb	r3, [r7, #15]
 800a380:	e000      	b.n	800a384 <VL53L0X_UpdateByte+0x5c>
        goto done;
 800a382:	bf00      	nop
done:
    return Status;
 800a384:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a388:	4618      	mov	r0, r3
 800a38a:	3710      	adds	r7, #16
 800a38c:	46bd      	mov	sp, r7
 800a38e:	bd80      	pop	{r7, pc}

0800a390 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 800a390:	b580      	push	{r7, lr}
 800a392:	b086      	sub	sp, #24
 800a394:	af00      	add	r7, sp, #0
 800a396:	60f8      	str	r0, [r7, #12]
 800a398:	460b      	mov	r3, r1
 800a39a:	607a      	str	r2, [r7, #4]
 800a39c:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a39e:	2300      	movs	r3, #0
 800a3a0:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800a3a2:	f107 030b 	add.w	r3, r7, #11
 800a3a6:	2201      	movs	r2, #1
 800a3a8:	4619      	mov	r1, r3
 800a3aa:	68f8      	ldr	r0, [r7, #12]
 800a3ac:	f7ff fed1 	bl	800a152 <_I2CWrite>
 800a3b0:	6138      	str	r0, [r7, #16]
    if( status_int ){
 800a3b2:	693b      	ldr	r3, [r7, #16]
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d002      	beq.n	800a3be <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a3b8:	23ec      	movs	r3, #236	@ 0xec
 800a3ba:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a3bc:	e00c      	b.n	800a3d8 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 800a3be:	2201      	movs	r2, #1
 800a3c0:	6879      	ldr	r1, [r7, #4]
 800a3c2:	68f8      	ldr	r0, [r7, #12]
 800a3c4:	f7ff fee4 	bl	800a190 <_I2CRead>
 800a3c8:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800a3ca:	693b      	ldr	r3, [r7, #16]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d002      	beq.n	800a3d6 <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a3d0:	23ec      	movs	r3, #236	@ 0xec
 800a3d2:	75fb      	strb	r3, [r7, #23]
 800a3d4:	e000      	b.n	800a3d8 <VL53L0X_RdByte+0x48>
    }
done:
 800a3d6:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800a3d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a3dc:	4618      	mov	r0, r3
 800a3de:	3718      	adds	r7, #24
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	bd80      	pop	{r7, pc}

0800a3e4 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	b086      	sub	sp, #24
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	60f8      	str	r0, [r7, #12]
 800a3ec:	460b      	mov	r3, r1
 800a3ee:	607a      	str	r2, [r7, #4]
 800a3f0:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a3f2:	2300      	movs	r3, #0
 800a3f4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800a3f6:	f107 030b 	add.w	r3, r7, #11
 800a3fa:	2201      	movs	r2, #1
 800a3fc:	4619      	mov	r1, r3
 800a3fe:	68f8      	ldr	r0, [r7, #12]
 800a400:	f7ff fea7 	bl	800a152 <_I2CWrite>
 800a404:	6138      	str	r0, [r7, #16]

    if( status_int ){
 800a406:	693b      	ldr	r3, [r7, #16]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d002      	beq.n	800a412 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a40c:	23ec      	movs	r3, #236	@ 0xec
 800a40e:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a410:	e015      	b.n	800a43e <VL53L0X_RdWord+0x5a>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 800a412:	2202      	movs	r2, #2
 800a414:	490d      	ldr	r1, [pc, #52]	@ (800a44c <VL53L0X_RdWord+0x68>)
 800a416:	68f8      	ldr	r0, [r7, #12]
 800a418:	f7ff feba 	bl	800a190 <_I2CRead>
 800a41c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800a41e:	693b      	ldr	r3, [r7, #16]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d002      	beq.n	800a42a <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a424:	23ec      	movs	r3, #236	@ 0xec
 800a426:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a428:	e009      	b.n	800a43e <VL53L0X_RdWord+0x5a>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 800a42a:	4b08      	ldr	r3, [pc, #32]	@ (800a44c <VL53L0X_RdWord+0x68>)
 800a42c:	781b      	ldrb	r3, [r3, #0]
 800a42e:	021b      	lsls	r3, r3, #8
 800a430:	b29b      	uxth	r3, r3
 800a432:	4a06      	ldr	r2, [pc, #24]	@ (800a44c <VL53L0X_RdWord+0x68>)
 800a434:	7852      	ldrb	r2, [r2, #1]
 800a436:	4413      	add	r3, r2
 800a438:	b29a      	uxth	r2, r3
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 800a43e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a442:	4618      	mov	r0, r3
 800a444:	3718      	adds	r7, #24
 800a446:	46bd      	mov	sp, r7
 800a448:	bd80      	pop	{r7, pc}
 800a44a:	bf00      	nop
 800a44c:	20000adc 	.word	0x20000adc

0800a450 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 800a450:	b580      	push	{r7, lr}
 800a452:	b086      	sub	sp, #24
 800a454:	af00      	add	r7, sp, #0
 800a456:	60f8      	str	r0, [r7, #12]
 800a458:	460b      	mov	r3, r1
 800a45a:	607a      	str	r2, [r7, #4]
 800a45c:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800a45e:	2300      	movs	r3, #0
 800a460:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800a462:	f107 030b 	add.w	r3, r7, #11
 800a466:	2201      	movs	r2, #1
 800a468:	4619      	mov	r1, r3
 800a46a:	68f8      	ldr	r0, [r7, #12]
 800a46c:	f7ff fe71 	bl	800a152 <_I2CWrite>
 800a470:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800a472:	693b      	ldr	r3, [r7, #16]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d002      	beq.n	800a47e <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a478:	23ec      	movs	r3, #236	@ 0xec
 800a47a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a47c:	e01b      	b.n	800a4b6 <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 800a47e:	2204      	movs	r2, #4
 800a480:	4910      	ldr	r1, [pc, #64]	@ (800a4c4 <VL53L0X_RdDWord+0x74>)
 800a482:	68f8      	ldr	r0, [r7, #12]
 800a484:	f7ff fe84 	bl	800a190 <_I2CRead>
 800a488:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800a48a:	693b      	ldr	r3, [r7, #16]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d002      	beq.n	800a496 <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800a490:	23ec      	movs	r3, #236	@ 0xec
 800a492:	75fb      	strb	r3, [r7, #23]
        goto done;
 800a494:	e00f      	b.n	800a4b6 <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800a496:	4b0b      	ldr	r3, [pc, #44]	@ (800a4c4 <VL53L0X_RdDWord+0x74>)
 800a498:	781b      	ldrb	r3, [r3, #0]
 800a49a:	061a      	lsls	r2, r3, #24
 800a49c:	4b09      	ldr	r3, [pc, #36]	@ (800a4c4 <VL53L0X_RdDWord+0x74>)
 800a49e:	785b      	ldrb	r3, [r3, #1]
 800a4a0:	041b      	lsls	r3, r3, #16
 800a4a2:	441a      	add	r2, r3
 800a4a4:	4b07      	ldr	r3, [pc, #28]	@ (800a4c4 <VL53L0X_RdDWord+0x74>)
 800a4a6:	789b      	ldrb	r3, [r3, #2]
 800a4a8:	021b      	lsls	r3, r3, #8
 800a4aa:	4413      	add	r3, r2
 800a4ac:	4a05      	ldr	r2, [pc, #20]	@ (800a4c4 <VL53L0X_RdDWord+0x74>)
 800a4ae:	78d2      	ldrb	r2, [r2, #3]
 800a4b0:	441a      	add	r2, r3
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800a4b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	3718      	adds	r7, #24
 800a4be:	46bd      	mov	sp, r7
 800a4c0:	bd80      	pop	{r7, pc}
 800a4c2:	bf00      	nop
 800a4c4:	20000adc 	.word	0x20000adc

0800a4c8 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b084      	sub	sp, #16
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800a4d4:	2002      	movs	r0, #2
 800a4d6:	f7f6 fbb9 	bl	8000c4c <HAL_Delay>
    return status;
 800a4da:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	3710      	adds	r7, #16
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	bd80      	pop	{r7, pc}

0800a4e6 <memset>:
 800a4e6:	4402      	add	r2, r0
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	4293      	cmp	r3, r2
 800a4ec:	d100      	bne.n	800a4f0 <memset+0xa>
 800a4ee:	4770      	bx	lr
 800a4f0:	f803 1b01 	strb.w	r1, [r3], #1
 800a4f4:	e7f9      	b.n	800a4ea <memset+0x4>
	...

0800a4f8 <__libc_init_array>:
 800a4f8:	b570      	push	{r4, r5, r6, lr}
 800a4fa:	4d0d      	ldr	r5, [pc, #52]	@ (800a530 <__libc_init_array+0x38>)
 800a4fc:	4c0d      	ldr	r4, [pc, #52]	@ (800a534 <__libc_init_array+0x3c>)
 800a4fe:	1b64      	subs	r4, r4, r5
 800a500:	10a4      	asrs	r4, r4, #2
 800a502:	2600      	movs	r6, #0
 800a504:	42a6      	cmp	r6, r4
 800a506:	d109      	bne.n	800a51c <__libc_init_array+0x24>
 800a508:	4d0b      	ldr	r5, [pc, #44]	@ (800a538 <__libc_init_array+0x40>)
 800a50a:	4c0c      	ldr	r4, [pc, #48]	@ (800a53c <__libc_init_array+0x44>)
 800a50c:	f000 f82e 	bl	800a56c <_init>
 800a510:	1b64      	subs	r4, r4, r5
 800a512:	10a4      	asrs	r4, r4, #2
 800a514:	2600      	movs	r6, #0
 800a516:	42a6      	cmp	r6, r4
 800a518:	d105      	bne.n	800a526 <__libc_init_array+0x2e>
 800a51a:	bd70      	pop	{r4, r5, r6, pc}
 800a51c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a520:	4798      	blx	r3
 800a522:	3601      	adds	r6, #1
 800a524:	e7ee      	b.n	800a504 <__libc_init_array+0xc>
 800a526:	f855 3b04 	ldr.w	r3, [r5], #4
 800a52a:	4798      	blx	r3
 800a52c:	3601      	adds	r6, #1
 800a52e:	e7f2      	b.n	800a516 <__libc_init_array+0x1e>
 800a530:	0800a594 	.word	0x0800a594
 800a534:	0800a594 	.word	0x0800a594
 800a538:	0800a594 	.word	0x0800a594
 800a53c:	0800a598 	.word	0x0800a598

0800a540 <strcpy>:
 800a540:	4603      	mov	r3, r0
 800a542:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a546:	f803 2b01 	strb.w	r2, [r3], #1
 800a54a:	2a00      	cmp	r2, #0
 800a54c:	d1f9      	bne.n	800a542 <strcpy+0x2>
 800a54e:	4770      	bx	lr

0800a550 <memcpy>:
 800a550:	440a      	add	r2, r1
 800a552:	4291      	cmp	r1, r2
 800a554:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800a558:	d100      	bne.n	800a55c <memcpy+0xc>
 800a55a:	4770      	bx	lr
 800a55c:	b510      	push	{r4, lr}
 800a55e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a562:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a566:	4291      	cmp	r1, r2
 800a568:	d1f9      	bne.n	800a55e <memcpy+0xe>
 800a56a:	bd10      	pop	{r4, pc}

0800a56c <_init>:
 800a56c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a56e:	bf00      	nop
 800a570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a572:	bc08      	pop	{r3}
 800a574:	469e      	mov	lr, r3
 800a576:	4770      	bx	lr

0800a578 <_fini>:
 800a578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a57a:	bf00      	nop
 800a57c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a57e:	bc08      	pop	{r3}
 800a580:	469e      	mov	lr, r3
 800a582:	4770      	bx	lr
