read -sv run_verilog_mid/adder_32b_9_88_31ba85863bf8f2a4840ed68d5b40d1da.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_88_31ba85863bf8f2a4840ed68d5b40d1da_yosys.v
