#s(hash-table size 730 test equal rehash-size 1.5 rehash-threshold 0.8125 data
	      ("ieee"
	       (:items nil :locs
		       ((:type nil :desc "use ieee.numeric_std.all;" :file "vhdl/files/common/hierarchy.vhd" :line 3087)
			(:type nil :desc "use ieee.std_logic_1164.all;" :file "vhdl/files/common/hierarchy.vhd" :line 3086)
			(:type nil :desc "library ieee;" :file "vhdl/files/common/hierarchy.vhd" :line 3084)
			(:type nil :desc "use ieee.numeric_std.all;" :file "vhdl/files/common/hierarchy.vhd" :line 2488)
			(:type nil :desc "use ieee.std_logic_1164.all;" :file "vhdl/files/common/hierarchy.vhd" :line 2487)
			(:type nil :desc "library ieee;" :file "vhdl/files/common/hierarchy.vhd" :line 2486)
			(:type nil :desc "use ieee.numeric_std.all;" :file "vhdl/files/common/hierarchy.vhd" :line 1666)
			(:type nil :desc "use ieee.std_logic_1164.all;" :file "vhdl/files/common/hierarchy.vhd" :line 1665)
			(:type nil :desc "library ieee;" :file "vhdl/files/common/hierarchy.vhd" :line 1663)
			(:type nil :desc "use ieee.numeric_std.all;" :file "vhdl/files/common/hierarchy.vhd" :line 25)
			(:type nil :desc "use ieee.std_logic_1164.all;" :file "vhdl/files/common/hierarchy.vhd" :line 24)
			(:type nil :desc "library ieee;" :file "vhdl/files/common/hierarchy.vhd" :line 22)))
	       "xil_defaultlib"
	       (:items nil :locs
		       ((:type nil :desc "library xil_defaultlib;" :file "vhdl/files/common/hierarchy.vhd" :line 3085)
			(:type nil :desc "library xil_defaultlib;" :file "vhdl/files/common/hierarchy.vhd" :line 2489)
			(:type nil :desc "use xil_defaultlib.global.all;" :file "vhdl/files/common/hierarchy.vhd" :line 1667)
			(:type nil :desc "library xil_defaultlib;" :file "vhdl/files/common/hierarchy.vhd" :line 1664)
			(:type nil :desc "use xil_defaultlib.global.all;" :file "vhdl/files/common/hierarchy.vhd" :line 1531)
			(:type nil :desc "library xil_defaultlib;" :file "vhdl/files/common/hierarchy.vhd" :line 1527)
			(:type nil :desc "use xil_defaultlib.global.all;" :file "vhdl/files/common/hierarchy.vhd" :line 966)
			(:type nil :desc "use xil_defaultlib.input_buffer_logic.all;" :file "vhdl/files/common/hierarchy.vhd" :line 965)
			(:type nil :desc "use xil_defaultlib.input_buffer_types.all;" :file "vhdl/files/common/hierarchy.vhd" :line 964)
			(:type nil :desc "library xil_defaultlib;" :file "vhdl/files/common/hierarchy.vhd" :line 961)
			(:type nil :desc "library xil_defaultlib;" :file "vhdl/files/common/hierarchy.vhd" :line 921)
			(:type nil :desc "library xil_defaultlib;" :file "vhdl/files/common/hierarchy.vhd" :line 868)
			(:type nil :desc "library xil_defaultlib;" :file "vhdl/files/common/hierarchy.vhd" :line 813)
			(:type nil :desc "I_CORE_FSM_R : entity xil_defaultlib.core_fsm" :file "vhdl/files/common/hierarchy.vhd" :line 782)
			(:type nil :desc "I_CORE_FSM_L : entity xil_defaultlib.core_fsm" :file "vhdl/files/common/hierarchy.vhd" :line 756)
			(:type nil :desc "I_PATTERN_COUNTER_R : entity xil_defaultlib.pattern_counter" :file "vhdl/files/common/hierarchy.vhd" :line 738)
			(:type nil :desc "I_PATTERN_COUNTER_L : entity xil_defaultlib.pattern_counter" :file "vhdl/files/common/hierarchy.vhd" :line 720)
			(:type nil :desc "I_CLK_FS_SYNC : entity xil_defaultlib.clk_sync" :file "vhdl/files/common/hierarchy.vhd" :line 711)
			(:type nil :desc "I_CLK_DIV : entity xil_defaultlib.clk_div" :file "vhdl/files/common/hierarchy.vhd" :line 699)
			(:type nil :desc "I_AXI_LITE_MASTER : entity xil_defaultlib.axi_lite_master" :file "vhdl/files/common/hierarchy.vhd" :line 653)
			(:type nil :desc "I_CORE_CONVERTER_R : entity xil_defaultlib.core_converter" :file "vhdl/files/common/hierarchy.vhd" :line 557)
			(:type nil :desc "I_CORE_CONVERTER_L : entity xil_defaultlib.core_converter" :file "vhdl/files/common/hierarchy.vhd" :line 462)
			(:type nil :desc "I_INPUT_BUFFER : entity xil_defaultlib.input_buffer" :file "vhdl/files/common/hierarchy.vhd" :line 392)
			(:type nil :desc "I_AXI_LITE_REGS : entity xil_defaultlib.axi_lite_regs" :file "vhdl/files/common/hierarchy.vhd" :line 326)
			(:type nil :desc "use xil_defaultlib.input_buffer_types.all;" :file "vhdl/files/common/hierarchy.vhd" :line 27)
			(:type nil :desc "use xil_defaultlib.global.all;" :file "vhdl/files/common/hierarchy.vhd" :line 26)
			(:type nil :desc "library xil_defaultlib;" :file "vhdl/files/common/hierarchy.vhd" :line 23)))
	       "std_logic_1164"
	       (:items nil :locs
		       ((:type nil :desc "use ieee.std_logic_1164.all;" :file "vhdl/files/common/hierarchy.vhd" :line 3086)
			(:type nil :desc "use ieee.std_logic_1164.all;" :file "vhdl/files/common/hierarchy.vhd" :line 2487)
			(:type nil :desc "use ieee.std_logic_1164.all;" :file "vhdl/files/common/hierarchy.vhd" :line 1665)
			(:type nil :desc "use IEEE.std_logic_1164.all;" :file "vhdl/files/common/hierarchy.vhd" :line 1529)
			(:type nil :desc "use IEEE.std_logic_1164.all;" :file "vhdl/files/common/hierarchy.vhd" :line 962)
			(:type nil :desc "use IEEE.std_logic_1164.all;" :file "vhdl/files/common/hierarchy.vhd" :line 922)
			(:type nil :desc "use IEEE.std_logic_1164.all;" :file "vhdl/files/common/hierarchy.vhd" :line 814)
			(:type nil :desc "use ieee.std_logic_1164.all;" :file "vhdl/files/common/hierarchy.vhd" :line 24)))
	       "numeric_std"
	       (:items nil :locs
		       ((:type nil :desc "use ieee.numeric_std.all;" :file "vhdl/files/common/hierarchy.vhd" :line 3087)
			(:type nil :desc "use ieee.numeric_std.all;" :file "vhdl/files/common/hierarchy.vhd" :line 2488)
			(:type nil :desc "use ieee.numeric_std.all;" :file "vhdl/files/common/hierarchy.vhd" :line 1666)
			(:type nil :desc "use IEEE.numeric_std.all;" :file "vhdl/files/common/hierarchy.vhd" :line 1530)
			(:type nil :desc "use IEEE.numeric_std.all;" :file "vhdl/files/common/hierarchy.vhd" :line 963)
			(:type nil :desc "use IEEE.numeric_std.all;" :file "vhdl/files/common/hierarchy.vhd" :line 923)
			(:type nil :desc "use IEEE.numeric_std.all;" :file "vhdl/files/common/hierarchy.vhd" :line 872)
			(:type nil :desc "use IEEE.numeric_std.all;" :file "vhdl/files/common/hierarchy.vhd" :line 815)
			(:type nil :desc "use ieee.numeric_std.all;" :file "vhdl/files/common/hierarchy.vhd" :line 25)))
	       "global"
	       (:items nil :locs
		       ((:type nil :desc "use xil_defaultlib.global.all;" :file "vhdl/files/common/hierarchy.vhd" :line 1667)
			(:type nil :desc "use xil_defaultlib.global.all;" :file "vhdl/files/common/hierarchy.vhd" :line 1531)
			(:type nil :desc "use xil_defaultlib.global.all;" :file "vhdl/files/common/hierarchy.vhd" :line 966)
			(:type nil :desc "use xil_defaultlib.global.all;" :file "vhdl/files/common/hierarchy.vhd" :line 26)))
	       "input_buffer_types"
	       (:items nil :locs
		       ((:type nil :desc "use xil_defaultlib.input_buffer_types.all;" :file "vhdl/files/common/hierarchy.vhd" :line 964)
			(:type nil :desc "use xil_defaultlib.input_buffer_types.all;" :file "vhdl/files/common/hierarchy.vhd" :line 27)))
	       "axi_if_converter"
	       (:items nil :locs
		       ((:type nil :desc "architecture RTL of axi_if_converter is" :file "vhdl/files/common/hierarchy.vhd" :line 214)
			(:type nil :desc "end entity axi_if_converter;" :file "vhdl/files/common/hierarchy.vhd" :line 211)
			(:type nil :desc "entity axi_if_converter is" :file "vhdl/files/common/hierarchy.vhd" :line 29)))
	       "clk"
	       (:items nil :locs
		       ((:type nil :desc "if (rising_edge(clk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1583)
			(:type nil :desc "fsm_axi_full : process (clk)" :file "vhdl/files/common/hierarchy.vhd" :line 1581)
			(:type nil :desc "clk            : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1535)
			(:type nil :desc "if (rising_edge(clk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 945)
			(:type nil :desc "clk_fs_sync_proc : process (clk) is" :file "vhdl/files/common/hierarchy.vhd" :line 943)
			(:type nil :desc "clk         : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 928)
			(:type nil :desc "if (rising_edge(clk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 895)
			(:type nil :desc "div_proc : process(clk)" :file "vhdl/files/common/hierarchy.vhd" :line 893)
			(:type nil :desc "clk        : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 879)
			(:type nil :desc "clk           => clk," :file "vhdl/files/common/hierarchy.vhd" :line 784)
			(:type nil :desc "clk           => clk," :file "vhdl/files/common/hierarchy.vhd" :line 758)
			(:type nil :desc "clk         => '0'," :file "vhdl/files/common/hierarchy.vhd" :line 713)
			(:type nil :desc "clk        => clk_fs_ext," :file "vhdl/files/common/hierarchy.vhd" :line 704)
			(:type nil :desc "clk        : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 33)))
	       "std_logic"
	       (:items nil :locs
		       ((:type nil :desc "signal reading           : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3149)
			(:type nil :desc "signal start_single_read : std_logic := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3148)
			(:type nil :desc "signal read_resp_error  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3146)
			(:type nil :desc "signal write_resp_error : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3145)
			(:type nil :desc "signal axi_bready  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3140)
			(:type nil :desc "signal axi_rready  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3139)
			(:type nil :desc "signal axi_arvalid : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3138)
			(:type nil :desc "signal axi_wvalid  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3137)
			(:type nil :desc "signal axi_awvalid : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3136)
			(:type nil :desc "m_axi_rready  : out std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 3129)
			(:type nil :desc "m_axi_rvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3128)
			(:type nil :desc "m_axi_arready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3125)
			(:type nil :desc "m_axi_arvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3124)
			(:type nil :desc "m_axi_bready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3121)
			(:type nil :desc "m_axi_bvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3120)
			(:type nil :desc "m_axi_wready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3118)
			(:type nil :desc "m_axi_wvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3117)
			(:type nil :desc "m_axi_awready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3114)
			(:type nil :desc "m_axi_awvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3113)
			(:type nil :desc "m_axi_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3110)
			(:type nil :desc "m_axi_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3109)
			(:type nil :desc "read_data_valid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3107)
			(:type nil :desc "read_request    : in  std_logic                     := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3104)
			(:type nil :desc "write_done    : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3102)
			(:type nil :desc "write_request : in  std_logic                     := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3099)
			(:type nil :desc "transaction_error : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3097)
			(:type nil :desc "soft_reset        : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3096)
			(:type nil :desc "procedure add_out_sigH (signal sigH : out std_logic; signal bitpos : in std_logic) is" :file "vhdl/files/common/hierarchy.vhd" :line 3000)
			(:type nil :desc "procedure add_bit (signal sigH : in std_logic; signal bitpos : out std_logic) is" :file "vhdl/files/common/hierarchy.vhd" :line 2641)
			(:type nil :desc "alias BIT_READ_DATA_VALID : std_logic is master_lite_rd_setup_reg(31);" :file "vhdl/files/common/hierarchy.vhd" :line 2637)
			(:type nil :desc "alias BIT_READ_REQUEST    : std_logic is master_lite_rd_setup_reg(0);" :file "vhdl/files/common/hierarchy.vhd" :line 2636)
			(:type nil :desc "alias BIT_WRITE_DONE      : std_logic is master_lite_wr_setup_reg(31);" :file "vhdl/files/common/hierarchy.vhd" :line 2635)
			(:type nil :desc "alias BIT_WRITE_REQUEST   : std_logic is master_lite_wr_setup_reg(0);" :file "vhdl/files/common/hierarchy.vhd" :line 2634)
			(:type nil :desc "alias BIT_CONV_OP_R : std_logic is converter_setup_reg(1);" :file "vhdl/files/common/hierarchy.vhd" :line 2632)
			(:type nil :desc "alias BIT_CONV_OP_L : std_logic is converter_setup_reg(0);" :file "vhdl/files/common/hierarchy.vhd" :line 2631)
			(:type nil :desc "alias BIT_OUT_REG_OVERFLOW_ERR_R  : std_logic is status_reg(31);" :file "vhdl/files/common/hierarchy.vhd" :line 2627)
			(:type nil :desc "alias BIT_OUT_REG_UNDERFLOW_ERR_R : std_logic is status_reg(30);" :file "vhdl/files/common/hierarchy.vhd" :line 2626)
			(:type nil :desc "alias BIT_OUT_REG_OVERFLOW_ERR_L  : std_logic is status_reg(29);" :file "vhdl/files/common/hierarchy.vhd" :line 2625)
			(:type nil :desc "alias BIT_OUT_REG_UNDERFLOW_ERR_L : std_logic is status_reg(28);" :file "vhdl/files/common/hierarchy.vhd" :line 2624)
			(:type nil :desc "alias BIT_BRAM_OVERFLOW_ERR       : std_logic is status_reg(27);" :file "vhdl/files/common/hierarchy.vhd" :line 2623)
			(:type nil :desc "alias BIT_AXI_LITE_MASTER_ERR     : std_logic is status_reg(26);" :file "vhdl/files/common/hierarchy.vhd" :line 2622)
			(:type nil :desc "alias BIT_RUNNING                 : std_logic is status_reg(0);" :file "vhdl/files/common/hierarchy.vhd" :line 2621)
			(:type nil :desc "alias BIT_SOFT_RESET : std_logic is control_reg(31);" :file "vhdl/files/common/hierarchy.vhd" :line 2619)
			(:type nil :desc "alias BIT_ENABLE     : std_logic is control_reg(0);" :file "vhdl/files/common/hierarchy.vhd" :line 2618)
			(:type nil :desc "signal soft_reset_i        : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2579)
			(:type nil :desc "signal slv_reg_wren : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2575)
			(:type nil :desc "signal slv_reg_rden : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2574)
			(:type nil :desc "signal axi_rvalid  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2569)
			(:type nil :desc "signal axi_arready : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2566)
			(:type nil :desc "signal axi_bvalid  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2564)
			(:type nil :desc "signal axi_wready  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2562)
			(:type nil :desc "signal axi_awready : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2561)
			(:type nil :desc "s_axi_rready  : in  std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 2552)
			(:type nil :desc "s_axi_rvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2551)
			(:type nil :desc "s_axi_arready : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2548)
			(:type nil :desc "s_axi_arvalid : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2547)
			(:type nil :desc "s_axi_bready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2544)
			(:type nil :desc "s_axi_bvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2543)
			(:type nil :desc "s_axi_wready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2541)
			(:type nil :desc "s_axi_wvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2540)
			(:type nil :desc "s_axi_awready : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2537)
			(:type nil :desc "s_axi_awvalid : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2536)
			(:type nil :desc "s_axi_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2533)
			(:type nil :desc "s_axi_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2532)
			(:type nil :desc "out_reg_overflow_error_r  : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2529)
			(:type nil :desc "out_reg_underflow_error_r : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2528)
			(:type nil :desc "out_reg_overflow_error_l  : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2527)
			(:type nil :desc "out_reg_underflow_error_l : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2526)
			(:type nil :desc "bram_overflow_error       : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2525)
			(:type nil :desc "transaction_error : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2517)
			(:type nil :desc "read_data_valid : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2515)
			(:type nil :desc "read_request    : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2512)
			(:type nil :desc "write_done    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2510)
			(:type nil :desc "write_request : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2507)
			(:type nil :desc "conv_op_rch : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2502)
			(:type nil :desc "conv_op_lch : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2501)
			(:type nil :desc "system_running : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2499)
			(:type nil :desc "system_enable  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2498)
			(:type nil :desc "soft_reset     : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2497)
			(:type nil :desc "signal pattern_finished_i : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1851)
			(:type nil :desc "signal write_done                : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1846)
			(:type nil :desc "signal write_start               : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1845)
			(:type nil :desc "signal wr_burst_start_done       : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1840)
			(:type nil :desc "signal wr_burst_start_active     : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1839)
			(:type nil :desc "signal wr_burst_start            : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1838)
			(:type nil :desc "signal wr_burst_size_calc_done   : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1837)
			(:type nil :desc "signal wr_burst_size_calc_active : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1836)
			(:type nil :desc "signal wr_burst_size_calc_start  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1835)
			(:type nil :desc "signal strobe_burst              : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1832)
			(:type nil :desc "signal wr_short_burst_4kb        : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1831)
			(:type nil :desc "signal read_done                 : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1827)
			(:type nil :desc "signal read_start                : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1826)
			(:type nil :desc "signal rd_burst_start_done       : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1821)
			(:type nil :desc "signal rd_burst_start_active     : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1820)
			(:type nil :desc "signal rd_burst_start            : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1819)
			(:type nil :desc "signal rd_burst_size_calc_done   : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1818)
			(:type nil :desc "signal rd_burst_size_calc_active : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1817)
			(:type nil :desc "signal rd_burst_size_calc_start  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1816)
			(:type nil :desc "signal req_pulse : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1814)
			(:type nil :desc "signal req_dd    : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1813)
			(:type nil :desc "signal req_d     : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1812)
			(:type nil :desc "signal axi_rready  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1810)
			(:type nil :desc "signal axi_arvalid : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1809)
			(:type nil :desc "signal axi_bready  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1807)
			(:type nil :desc "signal axi_wvalid  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1806)
			(:type nil :desc "signal axi_wlast_i : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1805)
			(:type nil :desc "signal axi_wlast   : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1804)
			(:type nil :desc "signal axi_awvalid : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1802)
			(:type nil :desc "internal_error : out std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 1760)
			(:type nil :desc "m_axi_rready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1758)
			(:type nil :desc "m_axi_rvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1757)
			(:type nil :desc "m_axi_rlast   : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1755)
			(:type nil :desc "m_axi_arready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1751)
			(:type nil :desc "m_axi_arvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1750)
			(:type nil :desc "m_axi_arlock  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1745)
			(:type nil :desc "m_axi_bready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1739)
			(:type nil :desc "m_axi_bvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1738)
			(:type nil :desc "m_axi_wready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1734)
			(:type nil :desc "m_axi_wvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1733)
			(:type nil :desc "m_axi_wlast   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1731)
			(:type nil :desc "m_axi_awready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1728)
			(:type nil :desc "m_axi_awvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1727)
			(:type nil :desc "m_axi_awlock  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1722)
			(:type nil :desc "m_axi_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1716)
			(:type nil :desc "m_axi_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1715)
			(:type nil :desc "m_axis_tdest   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1713)
			(:type nil :desc "m_axis_tready  : in  std_logic := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1712)
			(:type nil :desc "m_axis_tlast   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1711)
			(:type nil :desc "m_axis_tvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1709)
			(:type nil :desc "m_axis_aresetn : in  std_logic := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1707)
			(:type nil :desc "m_axis_aclk    : in  std_logic := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1706)
			(:type nil :desc "s_axis_tlast   : in  std_logic                     := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1704)
			(:type nil :desc "s_axis_tvalid  : in  std_logic                     := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1702)
			(:type nil :desc "s_axis_tready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1700)
			(:type nil :desc "s_axis_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1699)
			(:type nil :desc "s_axis_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1698)
			(:type nil :desc "pattern_tlast    : in  std_logic            := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1696)
			(:type nil :desc "pattern_finished : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1695)
			(:type nil :desc "pattern_req      : in  std_logic            := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1693)
			(:type nil :desc "fb_burst_done     : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1691)
			(:type nil :desc "fb_reduced_burst  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1689)
			(:type nil :desc "fb_wlast          : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1688)
			(:type nil :desc "fb_wr_burst_start : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1686)
			(:type nil :desc "soft_reset : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1682)
			(:type nil :desc "pattern_tlast    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1550)
			(:type nil :desc "pattern_finished : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1549)
			(:type nil :desc "pattern_req      : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1547)
			(:type nil :desc "internal_error : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1545)
			(:type nil :desc "conv_op        : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1542)
			(:type nil :desc "system_running : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1540)
			(:type nil :desc "system_enable  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1539)
			(:type nil :desc "soft_reset     : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1538)
			(:type nil :desc "clk_fs         : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1537)
			(:type nil :desc "resetn         : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1536)
			(:type nil :desc "clk            : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1535)
			(:type nil :desc "signal load_output_reg_r         : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1213)
			(:type nil :desc "signal load_output_reg_l         : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1212)
			(:type nil :desc "signal last_word_out_reg_r       : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1211)
			(:type nil :desc "signal last_word_out_reg_l       : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1210)
			(:type nil :desc "signal output_reg_out_tvalid_r_d : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1209)
			(:type nil :desc "signal output_reg_out_tvalid_r   : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1208)
			(:type nil :desc "signal output_reg_out_tvalid_l_d : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1207)
			(:type nil :desc "signal output_reg_out_tvalid_l   : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1206)
			(:type nil :desc "signal bram_overflow_error_r : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1202)
			(:type nil :desc "signal bram_overflow_error_l : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1201)
			(:type nil :desc "signal read_bram_enb_r       : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1196)
			(:type nil :desc "signal read_bram_enb_l       : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1195)
			(:type nil :desc "signal reset_bram_r          : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1192)
			(:type nil :desc "signal reset_bram_l          : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1191)
			(:type nil :desc "signal out_reg_overflow_error     : out std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 1182)
			(:type nil :desc "signal out_reg_underflow_error    : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1181)
			(:type nil :desc "signal out_reg_overflow_error     : out std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 1159)
			(:type nil :desc "signal out_reg_underflow_error    : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1158)
			(:type nil :desc "signal load_output_reg            : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1156)
			(:type nil :desc "signal output_reg_out_tvalid      : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1153)
			(:type nil :desc "signal write_done            : in    std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1131)
			(:type nil :desc "signal last_word_out_reg     : out std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 1118)
			(:type nil :desc "signal load_output_reg       : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1117)
			(:type nil :desc "signal output_reg_out_tvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1116)
			(:type nil :desc "signal read_bram_enb         : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1115)
			(:type nil :desc "signal output_reg_out_tvalid : out   std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 1083)
			(:type nil :desc "signal load_output_reg       : out   std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1082)
			(:type nil :desc "signal last_word_out_reg     : inout std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1081)
			(:type nil :desc "signal read_bram_enb         : inout std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1080)
			(:type nil :desc "signal wlast                 : in    std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1075)
			(:type nil :desc "signal start_burst_master    : in    std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1074)
			(:type nil :desc "signal overflow_error  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1063)
			(:type nil :desc "signal overflow_error  : out   std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1048)
			(:type nil :desc "signal read_bram_enb   : in    std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1046)
			(:type nil :desc "signal s_axis_tvalid   : in    std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1044)
			(:type nil :desc "enb   : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1037)
			(:type nil :desc "rstb  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1036)
			(:type nil :desc "clkb  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1035)
			(:type nil :desc "ena   : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1030)
			(:type nil :desc "clka  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1029)
			(:type nil :desc "out_reg_overflow_error_r  : out std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 1018)
			(:type nil :desc "out_reg_underflow_error_r : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1017)
			(:type nil :desc "out_reg_overflow_error_l  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1016)
			(:type nil :desc "out_reg_underflow_error_l : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1015)
			(:type nil :desc "bram_overflow_error       : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1014)
			(:type nil :desc "m_axis_rch_tready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1011)
			(:type nil :desc "m_axis_rch_tlast   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1010)
			(:type nil :desc "m_axis_rch_tvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1008)
			(:type nil :desc "m_axis_rch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1006)
			(:type nil :desc "m_axis_rch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1005)
			(:type nil :desc "m_axis_lch_tready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1003)
			(:type nil :desc "m_axis_lch_tlast   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1002)
			(:type nil :desc "m_axis_lch_tvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1000)
			(:type nil :desc "m_axis_lch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 998)
			(:type nil :desc "m_axis_lch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 997)
			(:type nil :desc "s_axis_rch_tready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 994)
			(:type nil :desc "s_axis_rch_tlast   : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 993)
			(:type nil :desc "s_axis_rch_tvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 991)
			(:type nil :desc "s_axis_rch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 989)
			(:type nil :desc "s_axis_rch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 988)
			(:type nil :desc "s_axis_lch_tready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 986)
			(:type nil :desc "s_axis_lch_tlast   : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 985)
			(:type nil :desc "s_axis_lch_tvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 983)
			(:type nil :desc "s_axis_lch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 981)
			(:type nil :desc "s_axis_lch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 980)
			(:type nil :desc "soft_reset : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 977)
			(:type nil :desc "signal clk_fs_ff : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 939)
			(:type nil :desc "clk_fs_sync : out std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 932)
			(:type nil :desc "clk_fs      : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 931)
			(:type nil :desc "soft_reset  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 930)
			(:type nil :desc "resetn      : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 929)
			(:type nil :desc "clk         : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 928)
			(:type nil :desc "signal clk_div : std_logic := '1';" :file "vhdl/files/common/hierarchy.vhd" :line 889)
			(:type nil :desc "clk_out    : out std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 882)
			(:type nil :desc "soft_reset : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 881)
			(:type nil :desc "resetn     : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 880)
			(:type nil :desc "clk        : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 879)
			(:type nil :desc "axis_tready : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 829)
			(:type nil :desc "axis_tvalid : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 827)
			(:type nil :desc "soft_reset  : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 825)
			(:type nil :desc "axis_resetn : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 824)
			(:type nil :desc "axis_clk    : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 823)
			(:type nil :desc "signal clk_fs_sync : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 315)
			(:type nil :desc "signal clk_fs      : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 314)
			(:type nil :desc "signal pattern_tlast_rch    : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 305)
			(:type nil :desc "signal pattern_finished_rch : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 304)
			(:type nil :desc "signal pattern_req_rch      : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 302)
			(:type nil :desc "signal internal_error_rch   : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 301)
			(:type nil :desc "signal pattern_tlast_lch    : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 297)
			(:type nil :desc "signal pattern_finished_lch : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 296)
			(:type nil :desc "signal pattern_req_lch      : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 294)
			(:type nil :desc "signal internal_error_lch   : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 293)
			(:type nil :desc "signal conv_op_rch        : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 285)
			(:type nil :desc "signal conv_op_lch        : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 284)
			(:type nil :desc "signal system_running_rch : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 283)
			(:type nil :desc "signal system_running_lch : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 282)
			(:type nil :desc "signal system_running     : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 281)
			(:type nil :desc "signal system_enable      : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 280)
			(:type nil :desc "signal read_data_valid : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 271)
			(:type nil :desc "signal read_request    : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 268)
			(:type nil :desc "signal write_done    : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 266)
			(:type nil :desc "signal write_request : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 263)
			(:type nil :desc "signal transaction_error : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 261)
			(:type nil :desc "signal out_reg_overflow_error_r  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 258)
			(:type nil :desc "signal out_reg_underflow_error_r : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 257)
			(:type nil :desc "signal out_reg_overflow_error_l  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 256)
			(:type nil :desc "signal out_reg_underflow_error_l : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 255)
			(:type nil :desc "signal bram_overflow_error       : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 254)
			(:type nil :desc "signal fb_burst_done_rch     : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 250)
			(:type nil :desc "signal fb_reduced_burst_rch  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 248)
			(:type nil :desc "signal fb_wlast_rch          : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 247)
			(:type nil :desc "signal fb_wr_burst_start_rch : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 245)
			(:type nil :desc "signal fb_burst_done_lch     : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 242)
			(:type nil :desc "signal fb_reduced_burst_lch  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 240)
			(:type nil :desc "signal fb_wlast_lch          : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 239)
			(:type nil :desc "signal fb_wr_burst_start_lch : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 237)
			(:type nil :desc "signal m_axis_rch_inbuf_tready  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 234)
			(:type nil :desc "signal m_axis_rch_inbuf_tlast   : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 233)
			(:type nil :desc "signal m_axis_rch_inbuf_tvalid  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 231)
			(:type nil :desc "signal m_axis_rch_inbuf_aresetn : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 229)
			(:type nil :desc "signal m_axis_rch_inbuf_aclk    : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 228)
			(:type nil :desc "signal m_axis_lch_inbuf_tready  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 226)
			(:type nil :desc "signal m_axis_lch_inbuf_tlast   : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 225)
			(:type nil :desc "signal m_axis_lch_inbuf_tvalid  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 223)
			(:type nil :desc "signal m_axis_lch_inbuf_aresetn : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 221)
			(:type nil :desc "signal m_axis_lch_inbuf_aclk    : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 220)
			(:type nil :desc "signal soft_reset : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 217)
			(:type nil :desc "m_axi_conf_rready  : out std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 208)
			(:type nil :desc "m_axi_conf_rvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 207)
			(:type nil :desc "m_axi_conf_arready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 204)
			(:type nil :desc "m_axi_conf_arvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 203)
			(:type nil :desc "m_axi_conf_bready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 200)
			(:type nil :desc "m_axi_conf_bvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 199)
			(:type nil :desc "m_axi_conf_wready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 197)
			(:type nil :desc "m_axi_conf_wvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 196)
			(:type nil :desc "m_axi_conf_awready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 193)
			(:type nil :desc "m_axi_conf_awvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 192)
			(:type nil :desc "m_axi_conf_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 189)
			(:type nil :desc "m_axi_conf_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 188)
			(:type nil :desc "m_axi_rch_rready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 185)
			(:type nil :desc "m_axi_rch_rvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 184)
			(:type nil :desc "m_axi_rch_rlast   : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 182)
			(:type nil :desc "m_axi_rch_arready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 178)
			(:type nil :desc "m_axi_rch_arvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 177)
			(:type nil :desc "m_axi_rch_arlock  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 172)
			(:type nil :desc "m_axi_rch_bready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 166)
			(:type nil :desc "m_axi_rch_bvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 165)
			(:type nil :desc "m_axi_rch_wready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 161)
			(:type nil :desc "m_axi_rch_wvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 160)
			(:type nil :desc "m_axi_rch_wlast   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 158)
			(:type nil :desc "m_axi_rch_awready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 155)
			(:type nil :desc "m_axi_rch_awvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 154)
			(:type nil :desc "m_axi_rch_awlock  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 149)
			(:type nil :desc "m_axi_rch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 143)
			(:type nil :desc "m_axi_rch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 142)
			(:type nil :desc "m_axi_lch_rready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 140)
			(:type nil :desc "m_axi_lch_rvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 139)
			(:type nil :desc "m_axi_lch_rlast   : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 137)
			(:type nil :desc "m_axi_lch_arready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 133)
			(:type nil :desc "m_axi_lch_arvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 132)
			(:type nil :desc "m_axi_lch_arlock  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 127)
			(:type nil :desc "m_axi_lch_bready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 121)
			(:type nil :desc "m_axi_lch_bvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 120)
			(:type nil :desc "m_axi_lch_wready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 116)
			(:type nil :desc "m_axi_lch_wvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 115)
			(:type nil :desc "m_axi_lch_wlast   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 113)
			(:type nil :desc "m_axi_lch_awready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 110)
			(:type nil :desc "m_axi_lch_awvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 109)
			(:type nil :desc "m_axi_lch_awlock  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 104)
			(:type nil :desc "m_axi_lch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 98)
			(:type nil :desc "m_axi_lch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 97)
			(:type nil :desc "m_axis_rch_tdest   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 94)
			(:type nil :desc "m_axis_rch_tready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 93)
			(:type nil :desc "m_axis_rch_tlast   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 92)
			(:type nil :desc "m_axis_rch_tvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 90)
			(:type nil :desc "m_axis_rch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 88)
			(:type nil :desc "m_axis_rch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 87)
			(:type nil :desc "m_axis_lch_tdest   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 85)
			(:type nil :desc "m_axis_lch_tready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 84)
			(:type nil :desc "m_axis_lch_tlast   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 83)
			(:type nil :desc "m_axis_lch_tvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 81)
			(:type nil :desc "m_axis_lch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 79)
			(:type nil :desc "m_axis_lch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 78)
			(:type nil :desc "s_axis_rch_tready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 75)
			(:type nil :desc "s_axis_rch_tlast   : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 74)
			(:type nil :desc "s_axis_rch_tvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 72)
			(:type nil :desc "s_axis_rch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 70)
			(:type nil :desc "s_axis_rch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 69)
			(:type nil :desc "s_axis_lch_tready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 67)
			(:type nil :desc "s_axis_lch_tlast   : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 66)
			(:type nil :desc "s_axis_lch_tvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 64)
			(:type nil :desc "s_axis_lch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 62)
			(:type nil :desc "s_axis_lch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 61)
			(:type nil :desc "s_axi_rready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 58)
			(:type nil :desc "s_axi_rvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 57)
			(:type nil :desc "s_axi_arready : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 54)
			(:type nil :desc "s_axi_arvalid : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 53)
			(:type nil :desc "s_axi_bready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 50)
			(:type nil :desc "s_axi_bvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 49)
			(:type nil :desc "s_axi_wready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 47)
			(:type nil :desc "s_axi_wvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 46)
			(:type nil :desc "s_axi_awready : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 43)
			(:type nil :desc "s_axi_awvalid : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 42)
			(:type nil :desc "s_axi_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 39)
			(:type nil :desc "s_axi_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 38)
			(:type nil :desc "clk_fs_ext : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 35)
			(:type nil :desc "resetn     : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 34)
			(:type nil :desc "clk        : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 33)))
	       "resetn"
	       (:items nil :locs
		       ((:type nil :desc "if (resetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1584)
			(:type nil :desc "resetn         : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1536)
			(:type nil :desc "if (resetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 946)
			(:type nil :desc "resetn      : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 929)
			(:type nil :desc "if (resetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 896)
			(:type nil :desc "resetn     : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 880)
			(:type nil :desc "resetn        => resetn," :file "vhdl/files/common/hierarchy.vhd" :line 785)
			(:type nil :desc "resetn        => resetn," :file "vhdl/files/common/hierarchy.vhd" :line 759)
			(:type nil :desc "resetn      => '0'," :file "vhdl/files/common/hierarchy.vhd" :line 714)
			(:type nil :desc "resetn     => resetn," :file "vhdl/files/common/hierarchy.vhd" :line 705)
			(:type nil :desc "resetn     : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 34)))
	       "clk_fs_ext"
	       (:items nil :locs
		       ((:type nil :desc "clk        => clk_fs_ext," :file "vhdl/files/common/hierarchy.vhd" :line 704)
			(:type nil :desc "clk_fs_ext : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 35)))
	       "s_axi_aclk"
	       (:items nil :locs
		       ((:type nil :desc "if (rising_edge(s_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3061)
			(:type nil :desc "master_lite_proc : process (s_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 3059)
			(:type nil :desc "if (rising_edge(s_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3043)
			(:type nil :desc "mm2s_proc : process (s_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 3041)
			(:type nil :desc "if (rising_edge(s_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3021)
			(:type nil :desc "soft_reset_out_proc : process (s_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 3019)
			(:type nil :desc "if rising_edge(s_axi_aclk) then" :file "vhdl/files/common/hierarchy.vhd" :line 3008)
			(:type nil :desc "control_reg_signals_proc : process (s_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2999)
			(:type nil :desc "if rising_edge(s_axi_aclk) then" :file "vhdl/files/common/hierarchy.vhd" :line 2966)
			(:type nil :desc "read_only_regs_proc : process (s_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2964)
			(:type nil :desc "if rising_edge(s_axi_aclk) then" :file "vhdl/files/common/hierarchy.vhd" :line 2859)
			(:type nil :desc "read_write_regs_proc : process (s_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 2856)
			(:type nil :desc "if (rising_edge (s_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2795)
			(:type nil :desc "axi_rdata_proc : process(s_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2793)
			(:type nil :desc "if rising_edge(s_axi_aclk) then" :file "vhdl/files/common/hierarchy.vhd" :line 2776)
			(:type nil :desc "axi_rvalid_proc : process (s_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 2774)
			(:type nil :desc "if rising_edge(s_axi_aclk) then" :file "vhdl/files/common/hierarchy.vhd" :line 2750)
			(:type nil :desc "axi_arready_proc : process (s_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 2748)
			(:type nil :desc "if rising_edge(s_axi_aclk) then" :file "vhdl/files/common/hierarchy.vhd" :line 2726)
			(:type nil :desc "axi_bvalid_proc : process (s_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 2724)
			(:type nil :desc "if rising_edge(s_axi_aclk) then" :file "vhdl/files/common/hierarchy.vhd" :line 2705)
			(:type nil :desc "axi_wready_proc : process (s_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 2703)
			(:type nil :desc "if rising_edge(s_axi_aclk) then" :file "vhdl/files/common/hierarchy.vhd" :line 2689)
			(:type nil :desc "axi_awaddr_proc : process (s_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 2687)
			(:type nil :desc "if rising_edge(s_axi_aclk) then" :file "vhdl/files/common/hierarchy.vhd" :line 2670)
			(:type nil :desc "axi_awready_proc : process (s_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 2668)
			(:type nil :desc "s_axi_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2532)
			(:type nil :desc "s_axi_aclk    => s_axi_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 368)
			(:type nil :desc "s_axi_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 38)))
	       "s_axi_aresetn"
	       (:items nil :locs
		       ((:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3062)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3044)
			(:type nil :desc "if (s_axi_aresetn = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 3022)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3009)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2967)
			(:type nil :desc "if (s_axi_aresetn = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2860)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2796)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2777)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2751)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2727)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2706)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2690)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2671)
			(:type nil :desc "s_axi_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2533)
			(:type nil :desc "s_axi_aresetn => s_axi_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 369)
			(:type nil :desc "s_axi_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 39)))
	       "s_axi_awaddr"
	       (:items nil :locs
		       ((:type nil :desc "axi_awaddr <= s_axi_awaddr;" :file "vhdl/files/common/hierarchy.vhd" :line 2693)
			(:type nil :desc "s_axi_awaddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2534)
			(:type nil :desc "s_axi_awaddr  => s_axi_awaddr," :file "vhdl/files/common/hierarchy.vhd" :line 370)
			(:type nil :desc "s_axi_awaddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 40)))
	       "std_logic_vector"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_araddr  <= std_logic_vector(unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_araddr));" :file "vhdl/files/common/hierarchy.vhd" :line 3159)
			(:type nil :desc "m_axi_awaddr  <= std_logic_vector (unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_awaddr));" :file "vhdl/files/common/hierarchy.vhd" :line 3154)
			(:type nil :desc "signal axi_araddr  : std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3143)
			(:type nil :desc "signal axi_wdata   : std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3142)
			(:type nil :desc "signal axi_awaddr  : std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3141)
			(:type nil :desc "m_axi_rresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3127)
			(:type nil :desc "m_axi_rdata   : in  std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3126)
			(:type nil :desc "m_axi_arprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3123)
			(:type nil :desc "m_axi_araddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3122)
			(:type nil :desc "m_axi_bresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3119)
			(:type nil :desc "m_axi_wstrb   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH/8-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3116)
			(:type nil :desc "m_axi_wdata   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3115)
			(:type nil :desc "m_axi_awprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3112)
			(:type nil :desc "m_axi_awaddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3111)
			(:type nil :desc "read_data       : out std_logic_vector (31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3106)
			(:type nil :desc "read_address    : in  std_logic_vector(31 downto 0) := x\"0000_0000\";" :file "vhdl/files/common/hierarchy.vhd" :line 3105)
			(:type nil :desc "write_address : in  std_logic_vector(31 downto 0) := x\"0000_0000\";" :file "vhdl/files/common/hierarchy.vhd" :line 3101)
			(:type nil :desc "write_data    : in  std_logic_vector(31 downto 0) := x\"0000_0000\";" :file "vhdl/files/common/hierarchy.vhd" :line 3100)
			(:type nil :desc "C_M_AXIL_MASTER_TARGET_BASE_ADDR : std_logic_vector := x\"0000_0000\";" :file "vhdl/files/common/hierarchy.vhd" :line 3091)
			(:type nil :desc "pattern_count_rch_reg   <= std_logic_vector(pattern_count_rch);" :file "vhdl/files/common/hierarchy.vhd" :line 2990)
			(:type nil :desc "count_rch_reg           <= std_logic_vector(count_rch);" :file "vhdl/files/common/hierarchy.vhd" :line 2989)
			(:type nil :desc "pattern_count_lch_reg   <= std_logic_vector(pattern_count_lch);" :file "vhdl/files/common/hierarchy.vhd" :line 2988)
			(:type nil :desc "count_lch_reg           <= std_logic_vector(count_lch);" :file "vhdl/files/common/hierarchy.vhd" :line 2987)
			(:type nil :desc "variable loc_addr : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2857)
			(:type nil :desc "variable loc_addr : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2809)
			(:type nil :desc "constant IP_VERSION : std_logic_vector(31 downto 0) := x\"DEAD_BEEF\";" :file "vhdl/files/common/hierarchy.vhd" :line 2629)
			(:type nil :desc "signal pattern_count_rch_reg    : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2598)
			(:type nil :desc "signal count_rch_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2597)
			(:type nil :desc "signal pattern_count_lch_reg    : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2596)
			(:type nil :desc "signal count_lch_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2595)
			(:type nil :desc "signal master_lite_rd_data_reg  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2594)
			(:type nil :desc "signal master_lite_rd_add_reg   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2593)
			(:type nil :desc "signal master_lite_rd_setup_reg : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2592)
			(:type nil :desc "signal master_lite_wr_data_reg  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2591)
			(:type nil :desc "signal master_lite_wr_add_reg   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2590)
			(:type nil :desc "signal master_lite_wr_setup_reg : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2589)
			(:type nil :desc "signal mm2s_size_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2588)
			(:type nil :desc "signal converter_setup_reg      : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2587)
			(:type nil :desc "signal version_reg              : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2586)
			(:type nil :desc "signal status_reg               : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2585)
			(:type nil :desc "signal control_reg              : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2584)
			(:type nil :desc "signal reg_data_out : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2576)
			(:type nil :desc "signal axi_rresp   : std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2568)
			(:type nil :desc "signal axi_rdata   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2567)
			(:type nil :desc "signal axi_araddr  : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2565)
			(:type nil :desc "signal axi_bresp   : std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2563)
			(:type nil :desc "signal axi_awaddr  : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2560)
			(:type nil :desc "s_axi_rresp   : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2550)
			(:type nil :desc "s_axi_rdata   : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2549)
			(:type nil :desc "s_axi_arprot  : in  std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2546)
			(:type nil :desc "s_axi_araddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2545)
			(:type nil :desc "s_axi_bresp   : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2542)
			(:type nil :desc "s_axi_wstrb   : in  std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2539)
			(:type nil :desc "s_axi_wdata   : in  std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2538)
			(:type nil :desc "s_axi_awprot  : in  std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2535)
			(:type nil :desc "s_axi_awaddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2534)
			(:type nil :desc "read_data       : in  std_logic_vector (31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2514)
			(:type nil :desc "read_address    : out std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2513)
			(:type nil :desc "write_address : out std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2509)
			(:type nil :desc "write_data    : out std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2508)
			(:type nil :desc "transaction_wr_counter <= std_logic_vector(unsigned(transaction_wr_counter) + 1);" :file "vhdl/files/common/hierarchy.vhd" :line 2357)
			(:type nil :desc "burst_write_counter <= std_logic_vector(unsigned(burst_write_counter) + 1);" :file "vhdl/files/common/hierarchy.vhd" :line 2332)
			(:type nil :desc "strobe_len   <= std_logic_vector(resize((resize(unsigned(transaction_wr_size), 11)-unsigned(transaction_wr_counter)), 8));" :file "vhdl/files/common/hierarchy.vhd" :line 2274)
			(:type nil :desc "burst_wr_addr <= std_logic_vector(unsigned(burst_wr_addr) + unsigned(wr_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :file "vhdl/files/common/hierarchy.vhd" :line 2252)
			(:type nil :desc "burst_wr_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(wr_burst_size srl 1) + unsigned(burst_wr_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2232)
			(:type nil :desc "(burst_wr_addr_end(11 downto 0) /= std_logic_vector(to_unsigned(0, 12)))) then" :file "vhdl/files/common/hierarchy.vhd" :line 2229)
			(:type nil :desc "wr_burst_size             <= std_logic_vector (to_unsigned(C_M_AXI_BURST_LEN, 8));" :file "vhdl/files/common/hierarchy.vhd" :line 2225)
			(:type nil :desc "burst_wr_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_wr_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2224)
			(:type nil :desc "elsif (burst_read_counter = std_logic_vector(unsigned(rd_burst_size)-1) and m_axi_rvalid = '1' and axi_rready = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2200)
			(:type nil :desc "transaction_rd_counter <= std_logic_vector(unsigned(transaction_rd_counter) + 1);" :file "vhdl/files/common/hierarchy.vhd" :line 2184)
			(:type nil :desc "burst_read_counter <= std_logic_vector(unsigned(burst_read_counter) + 1);" :file "vhdl/files/common/hierarchy.vhd" :line 2171)
			(:type nil :desc "burst_rd_addr <= std_logic_vector(unsigned(burst_rd_addr) + unsigned(rd_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :file "vhdl/files/common/hierarchy.vhd" :line 2121)
			(:type nil :desc "burst_rd_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(rd_burst_size srl 1) + unsigned(burst_rd_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2097)
			(:type nil :desc "(burst_rd_addr_end(11 downto 0) /= std_logic_vector(to_unsigned(0, 12)))) then" :file "vhdl/files/common/hierarchy.vhd" :line 2095)
			(:type nil :desc "rd_burst_size             <= std_logic_vector(to_unsigned(C_M_AXI_BURST_LEN, 8));" :file "vhdl/files/common/hierarchy.vhd" :line 2091)
			(:type nil :desc "burst_rd_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_rd_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2090)
			(:type nil :desc "transaction_rd_size <= std_logic_vector(conv_req.size);" :file "vhdl/files/common/hierarchy.vhd" :line 1981)
			(:type nil :desc "transaction_wr_size <= std_logic_vector(conv_req.size);" :file "vhdl/files/common/hierarchy.vhd" :line 1977)
			(:type nil :desc "m_axi_arsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :file "vhdl/files/common/hierarchy.vhd" :line 1885)
			(:type nil :desc "m_axi_arlen   <= std_logic_vector(unsigned(axi_arlen) -1);" :file "vhdl/files/common/hierarchy.vhd" :line 1884)
			(:type nil :desc "m_axi_awsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :file "vhdl/files/common/hierarchy.vhd" :line 1876)
			(:type nil :desc "m_axi_awlen   <= std_logic_vector(unsigned(axi_awlen) -1);" :file "vhdl/files/common/hierarchy.vhd" :line 1875)
			(:type nil :desc "signal rd_burst_size             : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1849)
			(:type nil :desc "signal transaction_rd_counter    : std_logic_vector(11 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1848)
			(:type nil :desc "signal burst_read_counter        : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1847)
			(:type nil :desc "signal transaction_rd_size       : std_logic_vector(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1844)
			(:type nil :desc "signal burst_rd_addr_end         : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1843)
			(:type nil :desc "signal burst_rd_addr             : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1842)
			(:type nil :desc "signal base_rd_addr              : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1841)
			(:type nil :desc "signal strobe_len                : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1833)
			(:type nil :desc "signal wr_burst_size             : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1830)
			(:type nil :desc "signal transaction_wr_counter    : std_logic_vector(11 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1829)
			(:type nil :desc "signal burst_write_counter       : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1828)
			(:type nil :desc "signal transaction_wr_size       : std_logic_vector(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1825)
			(:type nil :desc "signal burst_wr_addr_end         : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1824)
			(:type nil :desc "signal burst_wr_addr             : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1823)
			(:type nil :desc "signal base_wr_addr              : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1822)
			(:type nil :desc "signal axi_arlen   : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1808)
			(:type nil :desc "signal axi_wdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1803)
			(:type nil :desc "signal axi_awlen   : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1801)
			(:type nil :desc "m_axi_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1756)
			(:type nil :desc "m_axi_rresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1754)
			(:type nil :desc "m_axi_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1753)
			(:type nil :desc "m_axi_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1752)
			(:type nil :desc "m_axi_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1749)
			(:type nil :desc "m_axi_arqos   : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1748)
			(:type nil :desc "m_axi_arprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1747)
			(:type nil :desc "m_axi_arcache : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1746)
			(:type nil :desc "m_axi_arburst : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1744)
			(:type nil :desc "m_axi_arsize  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1743)
			(:type nil :desc "m_axi_arlen   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1742)
			(:type nil :desc "m_axi_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1741)
			(:type nil :desc "m_axi_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1740)
			(:type nil :desc "m_axi_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1737)
			(:type nil :desc "m_axi_bresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1736)
			(:type nil :desc "m_axi_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1735)
			(:type nil :desc "m_axi_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1732)
			(:type nil :desc "m_axi_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1730)
			(:type nil :desc "m_axi_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1729)
			(:type nil :desc "m_axi_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1726)
			(:type nil :desc "m_axi_awqos   : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1725)
			(:type nil :desc "m_axi_awprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1724)
			(:type nil :desc "m_axi_awcache : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1723)
			(:type nil :desc "m_axi_awburst : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1721)
			(:type nil :desc "m_axi_awsize  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1720)
			(:type nil :desc "m_axi_awlen   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1719)
			(:type nil :desc "m_axi_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1718)
			(:type nil :desc "m_axi_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1717)
			(:type nil :desc "m_axis_tkeep   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1710)
			(:type nil :desc "m_axis_tdata   : out std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1708)
			(:type nil :desc "s_axis_tkeep   : in  std_logic_vector(7 downto 0)  := (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1703)
			(:type nil :desc "s_axis_tdata   : in  std_logic_vector(63 downto 0) := (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1701)
			(:type nil :desc "fb_awlen          : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1690)
			(:type nil :desc "fb_bw_counter     : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1687)
			(:type nil :desc "mm2s_read_ptr <= std_logic_vector(unsigned(mm2s_read_ptr) + mm2s_read_req_size);" :file "vhdl/files/common/hierarchy.vhd" :line 1645)
			(:type nil :desc "s2mm_write_ptr <= std_logic_vector(unsigned(s2mm_write_ptr) + s2mm_write_req_size);" :file "vhdl/files/common/hierarchy.vhd" :line 1628)
			(:type nil :desc "elsif (conv_op = '1' and mm2s_read_ptr(15 downto 0) < std_logic_vector(read_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1608)
			(:type nil :desc "signal mm2s_read_ptr       : std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1571)
			(:type nil :desc "signal s2mm_write_ptr      : std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1570)
			(:type nil :desc "bram_ptr    : in std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1553)
			(:type nil :desc "bram_b_addrb <= std_logic_vector(idx_r_bram);" :file "vhdl/files/common/hierarchy.vhd" :line 1284)
			(:type nil :desc "bram_a_addrb <= std_logic_vector(idx_l_bram);" :file "vhdl/files/common/hierarchy.vhd" :line 1283)
			(:type nil :desc "signal address_write_d_r : std_logic_vector(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1218)
			(:type nil :desc "signal address_write_d_l : std_logic_vector(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1217)
			(:type nil :desc "signal bram_ptr_pos_r    : std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1216)
			(:type nil :desc "signal bram_ptr_pos_l    : std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1215)
			(:type nil :desc "signal bram_to_buffer_r      : std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1200)
			(:type nil :desc "signal bram_to_buffer_l      : std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1199)
			(:type nil :desc "signal bram_b_addrb          : std_logic_vector(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1194)
			(:type nil :desc "signal bram_a_addrb          : std_logic_vector(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1193)
			(:type nil :desc "constant OUTPUT_REG_DEFAULT_VALUE : in  std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1179)
			(:type nil :desc "signal bram_to_buffer             : in  std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1155)
			(:type nil :desc "constant OUTPUT_REG_DEFAULT_VALUE : in  std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1152)
			(:type nil :desc "signal bram_pointer_position : out std_logic_vector(31 downto 0)" :file "vhdl/files/common/hierarchy.vhd" :line 1144)
			(:type nil :desc "constant CH_BASE_ADDRESS     : in  std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1143)
			(:type nil :desc "bram_pointer_position <= std_logic_vector(unsigned(bram_pointer_position) + (resize(read_size, 32) sll 3));" :file "vhdl/files/common/hierarchy.vhd" :line 1137)
			(:type nil :desc "signal bram_pointer_position : inout std_logic_vector(31 downto 0)" :file "vhdl/files/common/hierarchy.vhd" :line 1133)
			(:type nil :desc "signal bram_to_buffer        : in    std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1079)
			(:type nil :desc "signal address_write_d : out std_logic_vector(10 downto 0)" :file "vhdl/files/common/hierarchy.vhd" :line 1064)
			(:type nil :desc "address_write_d <= std_logic_vector(bram_pointer.tail);" :file "vhdl/files/common/hierarchy.vhd" :line 1057)
			(:type nil :desc "signal address_write_d : out   std_logic_vector(10 downto 0)" :file "vhdl/files/common/hierarchy.vhd" :line 1049)
			(:type nil :desc "signal s_axis_tdata    : in    std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1045)
			(:type nil :desc "doutb : out std_logic_vector(63 downto 0)" :file "vhdl/files/common/hierarchy.vhd" :line 1039)
			(:type nil :desc "addrb : in  std_logic_vector(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1038)
			(:type nil :desc "dina  : in  std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1033)
			(:type nil :desc "addra : in  std_logic_vector(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1032)
			(:type nil :desc "wea   : in  std_logic_vector(0 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1031)
			(:type nil :desc "m_axis_rch_tkeep   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1009)
			(:type nil :desc "m_axis_rch_tdata   : out std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1007)
			(:type nil :desc "m_axis_lch_tkeep   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1001)
			(:type nil :desc "m_axis_lch_tdata   : out std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 999)
			(:type nil :desc "s_axis_rch_tkeep   : in  std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 992)
			(:type nil :desc "s_axis_rch_tdata   : in  std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 990)
			(:type nil :desc "s_axis_lch_tkeep   : in  std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 984)
			(:type nil :desc "s_axis_lch_tdata   : in  std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 982)
			(:type nil :desc "RIGHT_CH_BASE_ADDRESS : std_logic_vector(31 downto 0) := RIGHT_CH_ST_BASE_ADDRESS" :file "vhdl/files/common/hierarchy.vhd" :line 972)
			(:type nil :desc "LEFT_CH_BASE_ADDRESS  : std_logic_vector(31 downto 0) := LEFT_CH_ST_BASE_ADDRESS;" :file "vhdl/files/common/hierarchy.vhd" :line 971)
			(:type nil :desc "axis_tdata  : in std_logic_vector(DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 828)
			(:type nil :desc "PATTERN    : std_logic_vector(DATA_WIDTH-1 downto 0) := (others => '0')" :file "vhdl/files/common/hierarchy.vhd" :line 820)
			(:type nil :desc "signal bram_ptr_r    : std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 311)
			(:type nil :desc "signal bram_ptr_l    : std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 309)
			(:type nil :desc "signal read_data       : std_logic_vector (31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 270)
			(:type nil :desc "signal read_address    : std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 269)
			(:type nil :desc "signal write_address : std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 265)
			(:type nil :desc "signal write_data    : std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 264)
			(:type nil :desc "signal fb_awlen_rch          : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 249)
			(:type nil :desc "signal fb_bw_counter_rch     : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 246)
			(:type nil :desc "signal fb_awlen_lch          : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 241)
			(:type nil :desc "signal fb_bw_counter_lch     : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 238)
			(:type nil :desc "signal m_axis_rch_inbuf_tkeep   : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 232)
			(:type nil :desc "signal m_axis_rch_inbuf_tdata   : std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 230)
			(:type nil :desc "signal m_axis_lch_inbuf_tkeep   : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 224)
			(:type nil :desc "signal m_axis_lch_inbuf_tdata   : std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 222)
			(:type nil :desc "m_axi_conf_rresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 206)
			(:type nil :desc "m_axi_conf_rdata   : in  std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 205)
			(:type nil :desc "m_axi_conf_arprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 202)
			(:type nil :desc "m_axi_conf_araddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 201)
			(:type nil :desc "m_axi_conf_bresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 198)
			(:type nil :desc "m_axi_conf_wstrb   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH/8-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 195)
			(:type nil :desc "m_axi_conf_wdata   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 194)
			(:type nil :desc "m_axi_conf_awprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 191)
			(:type nil :desc "m_axi_conf_awaddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 190)
			(:type nil :desc "m_axi_rch_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 183)
			(:type nil :desc "m_axi_rch_rresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 181)
			(:type nil :desc "m_axi_rch_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 180)
			(:type nil :desc "m_axi_rch_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 179)
			(:type nil :desc "m_axi_rch_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 176)
			(:type nil :desc "m_axi_rch_arqos   : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 175)
			(:type nil :desc "m_axi_rch_arprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 174)
			(:type nil :desc "m_axi_rch_arcache : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 173)
			(:type nil :desc "m_axi_rch_arburst : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 171)
			(:type nil :desc "m_axi_rch_arsize  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 170)
			(:type nil :desc "m_axi_rch_arlen   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 169)
			(:type nil :desc "m_axi_rch_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 168)
			(:type nil :desc "m_axi_rch_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 167)
			(:type nil :desc "m_axi_rch_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 164)
			(:type nil :desc "m_axi_rch_bresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 163)
			(:type nil :desc "m_axi_rch_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 162)
			(:type nil :desc "m_axi_rch_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 159)
			(:type nil :desc "m_axi_rch_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 157)
			(:type nil :desc "m_axi_rch_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 156)
			(:type nil :desc "m_axi_rch_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 153)
			(:type nil :desc "m_axi_rch_awqos   : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 152)
			(:type nil :desc "m_axi_rch_awprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 151)
			(:type nil :desc "m_axi_rch_awcache : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 150)
			(:type nil :desc "m_axi_rch_awburst : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 148)
			(:type nil :desc "m_axi_rch_awsize  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 147)
			(:type nil :desc "m_axi_rch_awlen   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 146)
			(:type nil :desc "m_axi_rch_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 145)
			(:type nil :desc "m_axi_rch_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 144)
			(:type nil :desc "m_axi_lch_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 138)
			(:type nil :desc "m_axi_lch_rresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 136)
			(:type nil :desc "m_axi_lch_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 135)
			(:type nil :desc "m_axi_lch_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 134)
			(:type nil :desc "m_axi_lch_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 131)
			(:type nil :desc "m_axi_lch_arqos   : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 130)
			(:type nil :desc "m_axi_lch_arprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 129)
			(:type nil :desc "m_axi_lch_arcache : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 128)
			(:type nil :desc "m_axi_lch_arburst : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 126)
			(:type nil :desc "m_axi_lch_arsize  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 125)
			(:type nil :desc "m_axi_lch_arlen   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 124)
			(:type nil :desc "m_axi_lch_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 123)
			(:type nil :desc "m_axi_lch_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 122)
			(:type nil :desc "m_axi_lch_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 119)
			(:type nil :desc "m_axi_lch_bresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 118)
			(:type nil :desc "m_axi_lch_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 117)
			(:type nil :desc "m_axi_lch_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 114)
			(:type nil :desc "m_axi_lch_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 112)
			(:type nil :desc "m_axi_lch_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 111)
			(:type nil :desc "m_axi_lch_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 108)
			(:type nil :desc "m_axi_lch_awqos   : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 107)
			(:type nil :desc "m_axi_lch_awprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 106)
			(:type nil :desc "m_axi_lch_awcache : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 105)
			(:type nil :desc "m_axi_lch_awburst : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 103)
			(:type nil :desc "m_axi_lch_awsize  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 102)
			(:type nil :desc "m_axi_lch_awlen   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 101)
			(:type nil :desc "m_axi_lch_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 100)
			(:type nil :desc "m_axi_lch_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 99)
			(:type nil :desc "m_axis_rch_tkeep   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 91)
			(:type nil :desc "m_axis_rch_tdata   : out std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 89)
			(:type nil :desc "m_axis_lch_tkeep   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 82)
			(:type nil :desc "m_axis_lch_tdata   : out std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 80)
			(:type nil :desc "s_axis_rch_tkeep   : in  std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 73)
			(:type nil :desc "s_axis_rch_tdata   : in  std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 71)
			(:type nil :desc "s_axis_lch_tkeep   : in  std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 65)
			(:type nil :desc "s_axis_lch_tdata   : in  std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 63)
			(:type nil :desc "s_axi_rresp   : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 56)
			(:type nil :desc "s_axi_rdata   : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 55)
			(:type nil :desc "s_axi_arprot  : in  std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 52)
			(:type nil :desc "s_axi_araddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 51)
			(:type nil :desc "s_axi_bresp   : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 48)
			(:type nil :desc "s_axi_wstrb   : in  std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 45)
			(:type nil :desc "s_axi_wdata   : in  std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 44)
			(:type nil :desc "s_axi_awprot  : in  std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 41)
			(:type nil :desc "s_axi_awaddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 40)))
	       "C_S_AXI_ADDR_WIDTH"
	       (:items nil :locs
		       ((:type nil :desc "signal axi_araddr  : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2565)
			(:type nil :desc "signal axi_awaddr  : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2560)
			(:type nil :desc "s_axi_araddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2545)
			(:type nil :desc "s_axi_awaddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2534)
			(:type nil :desc "C_S_AXI_ADDR_WIDTH : integer := 7" :file "vhdl/files/common/hierarchy.vhd" :line 2494)
			(:type nil :desc "C_S_AXI_ADDR_WIDTH => C_S_AXI_ADDR_WIDTH" :file "vhdl/files/common/hierarchy.vhd" :line 329)
			(:type nil :desc "s_axi_araddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 51)
			(:type nil :desc "s_axi_awaddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 40)))
	       "s_axi_awprot"
	       (:items nil :locs
		       ((:type nil :desc "s_axi_awprot  : in  std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2535)
			(:type nil :desc "s_axi_awprot  => s_axi_awprot," :file "vhdl/files/common/hierarchy.vhd" :line 371)
			(:type nil :desc "s_axi_awprot  : in  std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 41)))
	       "s_axi_awvalid"
	       (:items nil :locs
		       ((:type nil :desc "if (axi_awready = '1' and s_axi_awvalid = '1' and axi_wready = '1' and s_axi_wvalid = '1' and axi_bvalid = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2731)
			(:type nil :desc "if (axi_wready = '0' and s_axi_wvalid = '1' and s_axi_awvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2709)
			(:type nil :desc "elsif (axi_awready = '0' and s_axi_awvalid = '1' and s_axi_wvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2692)
			(:type nil :desc "if (axi_awready = '0' and s_axi_awvalid = '1' and s_axi_wvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2674)
			(:type nil :desc "slv_reg_wren <= axi_wready and s_axi_wvalid and axi_awready and s_axi_awvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 2660)
			(:type nil :desc "s_axi_awvalid : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2536)
			(:type nil :desc "s_axi_awvalid => s_axi_awvalid," :file "vhdl/files/common/hierarchy.vhd" :line 372)
			(:type nil :desc "s_axi_awvalid : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 42)))
	       "s_axi_awready"
	       (:items nil :locs
		       ((:type nil :desc "s_axi_awready <= axi_awready;" :file "vhdl/files/common/hierarchy.vhd" :line 2651)
			(:type nil :desc "s_axi_awready : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2537)
			(:type nil :desc "s_axi_awready => s_axi_awready," :file "vhdl/files/common/hierarchy.vhd" :line 373)
			(:type nil :desc "s_axi_awready : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 43)))
	       "s_axi_wdata"
	       (:items nil :locs
		       ((:type nil :desc "master_lite_rd_add_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2925)
			(:type nil :desc "master_lite_rd_setup_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2918)
			(:type nil :desc "master_lite_wr_data_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2911)
			(:type nil :desc "master_lite_wr_add_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2904)
			(:type nil :desc "master_lite_wr_setup_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2897)
			(:type nil :desc "mm2s_size_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2890)
			(:type nil :desc "converter_setup_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2883)
			(:type nil :desc "control_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2876)
			(:type nil :desc "s_axi_wdata   : in  std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2538)
			(:type nil :desc "s_axi_wdata   => s_axi_wdata," :file "vhdl/files/common/hierarchy.vhd" :line 374)
			(:type nil :desc "s_axi_wdata   : in  std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 44)))
	       "C_S_AXI_DATA_WIDTH"
	       (:items nil :locs
		       ((:type nil :desc "for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :file "vhdl/files/common/hierarchy.vhd" :line 2923)
			(:type nil :desc "for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :file "vhdl/files/common/hierarchy.vhd" :line 2916)
			(:type nil :desc "for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :file "vhdl/files/common/hierarchy.vhd" :line 2909)
			(:type nil :desc "for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :file "vhdl/files/common/hierarchy.vhd" :line 2902)
			(:type nil :desc "for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :file "vhdl/files/common/hierarchy.vhd" :line 2895)
			(:type nil :desc "for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :file "vhdl/files/common/hierarchy.vhd" :line 2888)
			(:type nil :desc "for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :file "vhdl/files/common/hierarchy.vhd" :line 2881)
			(:type nil :desc "for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :file "vhdl/files/common/hierarchy.vhd" :line 2874)
			(:type nil :desc "signal pattern_count_rch_reg    : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2598)
			(:type nil :desc "signal count_rch_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2597)
			(:type nil :desc "signal pattern_count_lch_reg    : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2596)
			(:type nil :desc "signal count_lch_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2595)
			(:type nil :desc "signal master_lite_rd_data_reg  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2594)
			(:type nil :desc "signal master_lite_rd_add_reg   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2593)
			(:type nil :desc "signal master_lite_rd_setup_reg : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2592)
			(:type nil :desc "signal master_lite_wr_data_reg  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2591)
			(:type nil :desc "signal master_lite_wr_add_reg   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2590)
			(:type nil :desc "signal master_lite_wr_setup_reg : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2589)
			(:type nil :desc "signal mm2s_size_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2588)
			(:type nil :desc "signal converter_setup_reg      : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2587)
			(:type nil :desc "signal version_reg              : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2586)
			(:type nil :desc "signal status_reg               : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2585)
			(:type nil :desc "signal control_reg              : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2584)
			(:type nil :desc "signal reg_data_out : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2576)
			(:type nil :desc "constant ADDR_LSB          : integer := (C_S_AXI_DATA_WIDTH/32)+ 1;" :file "vhdl/files/common/hierarchy.vhd" :line 2571)
			(:type nil :desc "signal axi_rdata   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2567)
			(:type nil :desc "s_axi_rdata   : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2549)
			(:type nil :desc "s_axi_wstrb   : in  std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2539)
			(:type nil :desc "s_axi_wdata   : in  std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2538)
			(:type nil :desc "C_S_AXI_DATA_WIDTH : integer := 32;" :file "vhdl/files/common/hierarchy.vhd" :line 2493)
			(:type nil :desc "C_S_AXI_DATA_WIDTH => C_S_AXI_DATA_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 328)
			(:type nil :desc "s_axi_rdata   : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 55)
			(:type nil :desc "s_axi_wstrb   : in  std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 45)
			(:type nil :desc "s_axi_wdata   : in  std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 44)))
	       "s_axi_wstrb"
	       (:items nil :locs
		       ((:type nil :desc "if (s_axi_wstrb(byte_index) = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2924)
			(:type nil :desc "if (s_axi_wstrb(byte_index) = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2917)
			(:type nil :desc "if (s_axi_wstrb(byte_index) = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2910)
			(:type nil :desc "if (s_axi_wstrb(byte_index) = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2903)
			(:type nil :desc "if (s_axi_wstrb(byte_index) = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2896)
			(:type nil :desc "if (s_axi_wstrb(byte_index) = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2889)
			(:type nil :desc "if (s_axi_wstrb(byte_index) = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2882)
			(:type nil :desc "if (s_axi_wstrb(byte_index) = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2875)
			(:type nil :desc "s_axi_wstrb   : in  std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2539)
			(:type nil :desc "s_axi_wstrb   => s_axi_wstrb," :file "vhdl/files/common/hierarchy.vhd" :line 375)
			(:type nil :desc "s_axi_wstrb   : in  std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 45)))
	       "s_axi_wvalid"
	       (:items nil :locs
		       ((:type nil :desc "if (axi_awready = '1' and s_axi_awvalid = '1' and axi_wready = '1' and s_axi_wvalid = '1' and axi_bvalid = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2731)
			(:type nil :desc "if (axi_wready = '0' and s_axi_wvalid = '1' and s_axi_awvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2709)
			(:type nil :desc "elsif (axi_awready = '0' and s_axi_awvalid = '1' and s_axi_wvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2692)
			(:type nil :desc "if (axi_awready = '0' and s_axi_awvalid = '1' and s_axi_wvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2674)
			(:type nil :desc "slv_reg_wren <= axi_wready and s_axi_wvalid and axi_awready and s_axi_awvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 2660)
			(:type nil :desc "s_axi_wvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2540)
			(:type nil :desc "s_axi_wvalid  => s_axi_wvalid," :file "vhdl/files/common/hierarchy.vhd" :line 376)
			(:type nil :desc "s_axi_wvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 46)))
	       "s_axi_wready"
	       (:items nil :locs
		       ((:type nil :desc "s_axi_wready  <= axi_wready;" :file "vhdl/files/common/hierarchy.vhd" :line 2652)
			(:type nil :desc "s_axi_wready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2541)
			(:type nil :desc "s_axi_wready  => s_axi_wready," :file "vhdl/files/common/hierarchy.vhd" :line 377)
			(:type nil :desc "s_axi_wready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 47)))
	       "s_axi_bresp"
	       (:items nil :locs
		       ((:type nil :desc "s_axi_bresp   <= axi_bresp;" :file "vhdl/files/common/hierarchy.vhd" :line 2653)
			(:type nil :desc "s_axi_bresp   : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2542)
			(:type nil :desc "s_axi_bresp   => s_axi_bresp," :file "vhdl/files/common/hierarchy.vhd" :line 378)
			(:type nil :desc "s_axi_bresp   : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 48)))
	       "s_axi_bvalid"
	       (:items nil :locs
		       ((:type nil :desc "s_axi_bvalid  <= axi_bvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 2654)
			(:type nil :desc "s_axi_bvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2543)
			(:type nil :desc "s_axi_bvalid  => s_axi_bvalid," :file "vhdl/files/common/hierarchy.vhd" :line 379)
			(:type nil :desc "s_axi_bvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 49)))
	       "s_axi_bready"
	       (:items nil :locs
		       ((:type nil :desc "elsif (s_axi_bready = '1' and axi_bvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2734)
			(:type nil :desc "s_axi_bready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2544)
			(:type nil :desc "s_axi_bready  => s_axi_bready," :file "vhdl/files/common/hierarchy.vhd" :line 380)
			(:type nil :desc "s_axi_bready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 50)))
	       "s_axi_araddr"
	       (:items nil :locs
		       ((:type nil :desc "axi_araddr  <= s_axi_araddr;" :file "vhdl/files/common/hierarchy.vhd" :line 2757)
			(:type nil :desc "s_axi_araddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2545)
			(:type nil :desc "s_axi_araddr  => s_axi_araddr," :file "vhdl/files/common/hierarchy.vhd" :line 381)
			(:type nil :desc "s_axi_araddr  : in  std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 51)))
	       "s_axi_arprot"
	       (:items nil :locs
		       ((:type nil :desc "s_axi_arprot  : in  std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2546)
			(:type nil :desc "s_axi_arprot  => s_axi_arprot," :file "vhdl/files/common/hierarchy.vhd" :line 382)
			(:type nil :desc "s_axi_arprot  : in  std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 52)))
	       "s_axi_arvalid"
	       (:items nil :locs
		       ((:type nil :desc "if (axi_arready = '1' and s_axi_arvalid = '1' and axi_rvalid = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2781)
			(:type nil :desc "if (axi_arready = '0' and s_axi_arvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2755)
			(:type nil :desc "slv_reg_rden <= axi_arready and s_axi_arvalid and (not axi_rvalid);" :file "vhdl/files/common/hierarchy.vhd" :line 2661)
			(:type nil :desc "s_axi_arvalid : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2547)
			(:type nil :desc "s_axi_arvalid => s_axi_arvalid," :file "vhdl/files/common/hierarchy.vhd" :line 383)
			(:type nil :desc "s_axi_arvalid : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 53)))
	       "s_axi_arready"
	       (:items nil :locs
		       ((:type nil :desc "s_axi_arready <= axi_arready;" :file "vhdl/files/common/hierarchy.vhd" :line 2655)
			(:type nil :desc "s_axi_arready : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2548)
			(:type nil :desc "s_axi_arready => s_axi_arready," :file "vhdl/files/common/hierarchy.vhd" :line 384)
			(:type nil :desc "s_axi_arready : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 54)))
	       "s_axi_rdata"
	       (:items nil :locs
		       ((:type nil :desc "s_axi_rdata   <= axi_rdata;" :file "vhdl/files/common/hierarchy.vhd" :line 2656)
			(:type nil :desc "s_axi_rdata   : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2549)
			(:type nil :desc "s_axi_rdata   => s_axi_rdata," :file "vhdl/files/common/hierarchy.vhd" :line 385)
			(:type nil :desc "s_axi_rdata   : out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 55)))
	       "s_axi_rresp"
	       (:items nil :locs
		       ((:type nil :desc "s_axi_rresp   <= axi_rresp;" :file "vhdl/files/common/hierarchy.vhd" :line 2657)
			(:type nil :desc "s_axi_rresp   : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2550)
			(:type nil :desc "s_axi_rresp   => s_axi_rresp," :file "vhdl/files/common/hierarchy.vhd" :line 386)
			(:type nil :desc "s_axi_rresp   : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 56)))
	       "s_axi_rvalid"
	       (:items nil :locs
		       ((:type nil :desc "s_axi_rvalid  <= axi_rvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 2658)
			(:type nil :desc "s_axi_rvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2551)
			(:type nil :desc "s_axi_rvalid  => s_axi_rvalid," :file "vhdl/files/common/hierarchy.vhd" :line 387)
			(:type nil :desc "s_axi_rvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 57)))
	       "s_axi_rready"
	       (:items nil :locs
		       ((:type nil :desc "elsif (axi_rvalid = '1' and s_axi_rready = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2784)
			(:type nil :desc "s_axi_rready  : in  std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 2552)
			(:type nil :desc "s_axi_rready  => s_axi_rready" :file "vhdl/files/common/hierarchy.vhd" :line 388)
			(:type nil :desc "s_axi_rready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 58)))
	       "s_axis_lch_aclk"
	       (:items nil :locs
		       ((:type nil :desc "if (rising_edge(s_axis_lch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1502)
			(:type nil :desc "delay_output_reg_valid_l : process (s_axis_lch_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 1500)
			(:type nil :desc "if (rising_edge(s_axis_lch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1449)
			(:type nil :desc "output_reg_loading_l : process (s_axis_lch_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 1447)
			(:type nil :desc "if (rising_edge(s_axis_lch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1411)
			(:type nil :desc "bram_ptr_pos_l_proc : process (s_axis_lch_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 1409)
			(:type nil :desc "if (rising_edge(s_axis_lch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1351)
			(:type nil :desc "read_to_output_reg_l : process (s_axis_lch_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 1349)
			(:type nil :desc "if (rising_edge(s_axis_lch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1305)
			(:type nil :desc "axi_bram_logic_l : process(s_axis_lch_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 1303)
			(:type nil :desc "clkb  => s_axis_lch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 1245)
			(:type nil :desc "clka  => s_axis_lch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 1239)
			(:type nil :desc "s_axis_lch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 980)
			(:type nil :desc "axis_clk    => s_axis_lch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 730)
			(:type nil :desc "s_axis_lch_aclk    => s_axis_lch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 421)
			(:type nil :desc "s_axis_lch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 61)))
	       "s_axis_lch_aresetn"
	       (:items nil :locs
		       ((:type nil :desc "if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1503)
			(:type nil :desc "if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1450)
			(:type nil :desc "if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1412)
			(:type nil :desc "if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1352)
			(:type nil :desc "if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1306)
			(:type nil :desc "reset_bram_l <= not s_axis_lch_aresetn;" :file "vhdl/files/common/hierarchy.vhd" :line 1234)
			(:type nil :desc "s_axis_lch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 981)
			(:type nil :desc "axis_resetn => s_axis_lch_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 731)
			(:type nil :desc "s_axis_lch_aresetn => s_axis_lch_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 422)
			(:type nil :desc "s_axis_lch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 62)))
	       "s_axis_lch_tdata"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_tdata    => s_axis_lch_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 1315)
			(:type nil :desc "s_axis_lch_tdata   : in  std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 982)
			(:type nil :desc "axis_tdata  => s_axis_lch_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 733)
			(:type nil :desc "s_axis_lch_tdata   => s_axis_lch_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 423)
			(:type nil :desc "s_axis_lch_tdata   : in  std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 63)))
	       "s_axis_lch_tvalid"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_tvalid   => s_axis_lch_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 1314)
			(:type nil :desc "s_axis_lch_tvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 983)
			(:type nil :desc "axis_tvalid => s_axis_lch_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 732)
			(:type nil :desc "s_axis_lch_tvalid  => s_axis_lch_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 424)
			(:type nil :desc "s_axis_lch_tvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 64)))
	       "s_axis_lch_tkeep"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_lch_tkeep   : in  std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 984)
			(:type nil :desc "s_axis_lch_tkeep   => s_axis_lch_tkeep," :file "vhdl/files/common/hierarchy.vhd" :line 425)
			(:type nil :desc "s_axis_lch_tkeep   : in  std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 65)))
	       "s_axis_lch_tlast"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_lch_tlast   : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 985)
			(:type nil :desc "s_axis_lch_tlast   => s_axis_lch_tlast," :file "vhdl/files/common/hierarchy.vhd" :line 426)
			(:type nil :desc "s_axis_lch_tlast   : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 66)))
	       "s_axis_lch_tready"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_lch_tready <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 1293)
			(:type nil :desc "s_axis_lch_tready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 986)
			(:type nil :desc "axis_tready => s_axis_lch_tready" :file "vhdl/files/common/hierarchy.vhd" :line 734)
			(:type nil :desc "s_axis_lch_tready  => s_axis_lch_tready," :file "vhdl/files/common/hierarchy.vhd" :line 427)
			(:type nil :desc "s_axis_lch_tready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 67)))
	       "s_axis_rch_aclk"
	       (:items nil :locs
		       ((:type nil :desc "if (rising_edge(s_axis_rch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1514)
			(:type nil :desc "delay_output_reg_valid_r : process (s_axis_rch_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 1512)
			(:type nil :desc "if (rising_edge(s_axis_rch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1476)
			(:type nil :desc "output_reg_loading_r : process (s_axis_rch_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 1474)
			(:type nil :desc "if (rising_edge(s_axis_rch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1430)
			(:type nil :desc "bram_ptr_pos_r_proc : process (s_axis_rch_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 1428)
			(:type nil :desc "if (rising_edge(s_axis_rch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1381)
			(:type nil :desc "read_to_output_reg_r : process (s_axis_rch_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 1379)
			(:type nil :desc "if (rising_edge(s_axis_rch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1328)
			(:type nil :desc "axi_bram_logic_r : process(s_axis_rch_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 1326)
			(:type nil :desc "clkb  => s_axis_rch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 1261)
			(:type nil :desc "clka  => s_axis_rch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 1255)
			(:type nil :desc "s_axis_rch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 988)
			(:type nil :desc "axis_clk    => s_axis_rch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 748)
			(:type nil :desc "s_axis_rch_aclk    => s_axis_rch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 429)
			(:type nil :desc "s_axis_rch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 69)))
	       "s_axis_rch_aresetn"
	       (:items nil :locs
		       ((:type nil :desc "if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1515)
			(:type nil :desc "if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1477)
			(:type nil :desc "if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1431)
			(:type nil :desc "if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1382)
			(:type nil :desc "if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1329)
			(:type nil :desc "reset_bram_r <= not s_axis_rch_aresetn;" :file "vhdl/files/common/hierarchy.vhd" :line 1235)
			(:type nil :desc "s_axis_rch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 989)
			(:type nil :desc "axis_resetn => s_axis_rch_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 749)
			(:type nil :desc "s_axis_rch_aresetn => s_axis_rch_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 430)
			(:type nil :desc "s_axis_rch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 70)))
	       "s_axis_rch_tdata"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_tdata    => s_axis_rch_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 1338)
			(:type nil :desc "s_axis_rch_tdata   : in  std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 990)
			(:type nil :desc "axis_tdata  => s_axis_rch_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 751)
			(:type nil :desc "s_axis_rch_tdata   => s_axis_rch_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 431)
			(:type nil :desc "s_axis_rch_tdata   : in  std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 71)))
	       "s_axis_rch_tvalid"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_tvalid   => s_axis_rch_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 1337)
			(:type nil :desc "s_axis_rch_tvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 991)
			(:type nil :desc "axis_tvalid => s_axis_rch_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 750)
			(:type nil :desc "s_axis_rch_tvalid  => s_axis_rch_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 432)
			(:type nil :desc "s_axis_rch_tvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 72)))
	       "s_axis_rch_tkeep"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_rch_tkeep   : in  std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 992)
			(:type nil :desc "s_axis_rch_tkeep   => s_axis_rch_tkeep," :file "vhdl/files/common/hierarchy.vhd" :line 433)
			(:type nil :desc "s_axis_rch_tkeep   : in  std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 73)))
	       "s_axis_rch_tlast"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_rch_tlast   : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 993)
			(:type nil :desc "s_axis_rch_tlast   => s_axis_rch_tlast," :file "vhdl/files/common/hierarchy.vhd" :line 434)
			(:type nil :desc "s_axis_rch_tlast   : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 74)))
	       "s_axis_rch_tready"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_rch_tready <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 1294)
			(:type nil :desc "s_axis_rch_tready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 994)
			(:type nil :desc "axis_tready => s_axis_rch_tready" :file "vhdl/files/common/hierarchy.vhd" :line 752)
			(:type nil :desc "s_axis_rch_tready  => s_axis_rch_tready," :file "vhdl/files/common/hierarchy.vhd" :line 435)
			(:type nil :desc "s_axis_rch_tready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 75)))
	       "m_axis_lch_aclk"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_lch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 997)
			(:type nil :desc "m_axis_aclk    => m_axis_lch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 501)
			(:type nil :desc "m_axis_lch_aclk    => m_axis_lch_inbuf_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 437)
			(:type nil :desc "m_axis_lch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 78)))
	       "m_axis_lch_aresetn"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_lch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 998)
			(:type nil :desc "m_axis_aresetn => m_axis_lch_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 502)
			(:type nil :desc "m_axis_lch_aresetn => m_axis_lch_inbuf_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 438)
			(:type nil :desc "m_axis_lch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 79)))
	       "m_axis_lch_tdata"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_lch_tdata      <= output_reg_l(to_integer(unsigned(inputs.bw_counter_l)));" :file "vhdl/files/common/hierarchy.vhd" :line 1274)
			(:type nil :desc "m_axis_lch_tdata   : out std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 999)
			(:type nil :desc "m_axis_tdata   => m_axis_lch_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 503)
			(:type nil :desc "m_axis_lch_tdata   => m_axis_lch_inbuf_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 439)
			(:type nil :desc "m_axis_lch_tdata   : out std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 80)))
	       "m_axis_lch_tvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_lch_tvalid     <= output_reg_out_tvalid_l and output_reg_out_tvalid_l_d;" :file "vhdl/files/common/hierarchy.vhd" :line 1275)
			(:type nil :desc "m_axis_lch_tvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1000)
			(:type nil :desc "m_axis_tvalid  => m_axis_lch_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 504)
			(:type nil :desc "m_axis_lch_tvalid  => m_axis_lch_inbuf_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 440)
			(:type nil :desc "m_axis_lch_tvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 81)))
	       "m_axis_lch_tkeep"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_lch_tkeep  <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1295)
			(:type nil :desc "m_axis_lch_tkeep   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1001)
			(:type nil :desc "m_axis_tkeep   => m_axis_lch_tkeep," :file "vhdl/files/common/hierarchy.vhd" :line 505)
			(:type nil :desc "m_axis_lch_tkeep   => m_axis_lch_inbuf_tkeep," :file "vhdl/files/common/hierarchy.vhd" :line 441)
			(:type nil :desc "m_axis_lch_tkeep   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 82)))
	       "m_axis_lch_tlast"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_lch_tlast  <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1296)
			(:type nil :desc "m_axis_lch_tlast   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1002)
			(:type nil :desc "m_axis_tlast   => m_axis_lch_tlast," :file "vhdl/files/common/hierarchy.vhd" :line 506)
			(:type nil :desc "m_axis_lch_tlast   => m_axis_lch_inbuf_tlast," :file "vhdl/files/common/hierarchy.vhd" :line 442)
			(:type nil :desc "m_axis_lch_tlast   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 83)))
	       "m_axis_lch_tready"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_lch_tready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1003)
			(:type nil :desc "m_axis_tready  => m_axis_lch_tready," :file "vhdl/files/common/hierarchy.vhd" :line 507)
			(:type nil :desc "m_axis_lch_tready  => m_axis_lch_inbuf_tready," :file "vhdl/files/common/hierarchy.vhd" :line 443)
			(:type nil :desc "m_axis_lch_tready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 84)))
	       "m_axis_lch_tdest"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_tdest   => m_axis_lch_tdest," :file "vhdl/files/common/hierarchy.vhd" :line 508)
			(:type nil :desc "m_axis_lch_tdest   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 85)))
	       "m_axis_rch_aclk"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_rch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1005)
			(:type nil :desc "m_axis_aclk    => m_axis_rch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 596)
			(:type nil :desc "m_axis_rch_aclk    => m_axis_rch_inbuf_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 445)
			(:type nil :desc "m_axis_rch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 87)))
	       "m_axis_rch_aresetn"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_rch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1006)
			(:type nil :desc "m_axis_aresetn => m_axis_rch_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 597)
			(:type nil :desc "m_axis_rch_aresetn => m_axis_rch_inbuf_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 446)
			(:type nil :desc "m_axis_rch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 88)))
	       "m_axis_rch_tdata"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_rch_tdata      <= output_reg_r(to_integer(unsigned(inputs.bw_counter_r)));" :file "vhdl/files/common/hierarchy.vhd" :line 1279)
			(:type nil :desc "m_axis_rch_tdata   : out std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1007)
			(:type nil :desc "m_axis_tdata   => m_axis_rch_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 598)
			(:type nil :desc "m_axis_rch_tdata   => m_axis_rch_inbuf_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 447)
			(:type nil :desc "m_axis_rch_tdata   : out std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 89)))
	       "m_axis_rch_tvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_rch_tvalid     <= output_reg_out_tvalid_r and output_reg_out_tvalid_r_d;" :file "vhdl/files/common/hierarchy.vhd" :line 1280)
			(:type nil :desc "m_axis_rch_tvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1008)
			(:type nil :desc "m_axis_tvalid  => m_axis_rch_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 599)
			(:type nil :desc "m_axis_rch_tvalid  => m_axis_rch_inbuf_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 448)
			(:type nil :desc "m_axis_rch_tvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 90)))
	       "m_axis_rch_tkeep"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_rch_tkeep  <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1297)
			(:type nil :desc "m_axis_rch_tkeep   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1009)
			(:type nil :desc "m_axis_tkeep   => m_axis_rch_tkeep," :file "vhdl/files/common/hierarchy.vhd" :line 600)
			(:type nil :desc "m_axis_rch_tkeep   => m_axis_rch_inbuf_tkeep," :file "vhdl/files/common/hierarchy.vhd" :line 449)
			(:type nil :desc "m_axis_rch_tkeep   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 91)))
	       "m_axis_rch_tlast"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_rch_tlast  <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1298)
			(:type nil :desc "m_axis_rch_tlast   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1010)
			(:type nil :desc "m_axis_tlast   => m_axis_rch_tlast," :file "vhdl/files/common/hierarchy.vhd" :line 601)
			(:type nil :desc "m_axis_rch_tlast   => m_axis_rch_inbuf_tlast," :file "vhdl/files/common/hierarchy.vhd" :line 450)
			(:type nil :desc "m_axis_rch_tlast   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 92)))
	       "m_axis_rch_tready"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_rch_tready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1011)
			(:type nil :desc "m_axis_tready  => m_axis_rch_tready," :file "vhdl/files/common/hierarchy.vhd" :line 602)
			(:type nil :desc "m_axis_rch_tready  => m_axis_rch_inbuf_tready," :file "vhdl/files/common/hierarchy.vhd" :line 451)
			(:type nil :desc "m_axis_rch_tready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 93)))
	       "m_axis_rch_tdest"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_tdest   => m_axis_rch_tdest," :file "vhdl/files/common/hierarchy.vhd" :line 603)
			(:type nil :desc "m_axis_rch_tdest   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 94)))
	       "m_axi_lch_aclk"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_aclk    => m_axi_lch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 510)
			(:type nil :desc "m_axi_lch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 97)))
	       "m_axi_lch_aresetn"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_aresetn => m_axi_lch_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 511)
			(:type nil :desc "m_axi_lch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 98)))
	       "m_axi_lch_awid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awid    => m_axi_lch_awid," :file "vhdl/files/common/hierarchy.vhd" :line 512)
			(:type nil :desc "m_axi_lch_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 99)))
	       "C_M_AXI_ID_WIDTH"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1752)
			(:type nil :desc "m_axi_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1740)
			(:type nil :desc "m_axi_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1735)
			(:type nil :desc "m_axi_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1717)
			(:type nil :desc "C_M_AXI_ID_WIDTH     : integer := 1;" :file "vhdl/files/common/hierarchy.vhd" :line 1672)
			(:type nil :desc "C_M_AXI_ID_WIDTH     => C_M_AXI_ID_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 560)
			(:type nil :desc "C_M_AXI_ID_WIDTH     => C_M_AXI_ID_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 465)
			(:type nil :desc "m_axi_rch_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 179)
			(:type nil :desc "m_axi_rch_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 167)
			(:type nil :desc "m_axi_rch_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 162)
			(:type nil :desc "m_axi_rch_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 144)
			(:type nil :desc "m_axi_lch_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 134)
			(:type nil :desc "m_axi_lch_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 122)
			(:type nil :desc "m_axi_lch_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 117)
			(:type nil :desc "m_axi_lch_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 99)))
	       "m_axi_lch_awaddr"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awaddr  => m_axi_lch_awaddr," :file "vhdl/files/common/hierarchy.vhd" :line 513)
			(:type nil :desc "m_axi_lch_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 100)))
	       "C_M_AXI_ADDR_WIDTH"
	       (:items nil :locs
		       ((:type nil :desc "signal burst_rd_addr_end         : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1843)
			(:type nil :desc "signal burst_rd_addr             : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1842)
			(:type nil :desc "signal base_rd_addr              : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1841)
			(:type nil :desc "signal burst_wr_addr_end         : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1824)
			(:type nil :desc "signal burst_wr_addr             : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1823)
			(:type nil :desc "signal base_wr_addr              : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1822)
			(:type nil :desc "m_axi_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1741)
			(:type nil :desc "m_axi_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1718)
			(:type nil :desc "C_M_AXI_ADDR_WIDTH   : integer := 32;" :file "vhdl/files/common/hierarchy.vhd" :line 1673)
			(:type nil :desc "C_M_AXI_ADDR_WIDTH   => C_M_AXI_ADDR_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 561)
			(:type nil :desc "C_M_AXI_ADDR_WIDTH   => C_M_AXI_ADDR_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 466)
			(:type nil :desc "m_axi_rch_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 168)
			(:type nil :desc "m_axi_rch_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 145)
			(:type nil :desc "m_axi_lch_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 123)
			(:type nil :desc "m_axi_lch_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 100)))
	       "m_axi_lch_awlen"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awlen   => m_axi_lch_awlen," :file "vhdl/files/common/hierarchy.vhd" :line 514)
			(:type nil :desc "m_axi_lch_awlen   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 101)))
	       "m_axi_lch_awsize"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awsize  => m_axi_lch_awsize," :file "vhdl/files/common/hierarchy.vhd" :line 515)
			(:type nil :desc "m_axi_lch_awsize  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 102)))
	       "m_axi_lch_awburst"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awburst => m_axi_lch_awburst," :file "vhdl/files/common/hierarchy.vhd" :line 516)
			(:type nil :desc "m_axi_lch_awburst : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 103)))
	       "m_axi_lch_awlock"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awlock  => m_axi_lch_awlock," :file "vhdl/files/common/hierarchy.vhd" :line 517)
			(:type nil :desc "m_axi_lch_awlock  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 104)))
	       "m_axi_lch_awcache"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awcache => m_axi_lch_awcache," :file "vhdl/files/common/hierarchy.vhd" :line 518)
			(:type nil :desc "m_axi_lch_awcache : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 105)))
	       "m_axi_lch_awprot"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awprot  => m_axi_lch_awprot," :file "vhdl/files/common/hierarchy.vhd" :line 519)
			(:type nil :desc "m_axi_lch_awprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 106)))
	       "m_axi_lch_awqos"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awqos   => m_axi_lch_awqos," :file "vhdl/files/common/hierarchy.vhd" :line 520)
			(:type nil :desc "m_axi_lch_awqos   : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 107)))
	       "m_axi_lch_awuser"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awuser  => m_axi_lch_awuser," :file "vhdl/files/common/hierarchy.vhd" :line 521)
			(:type nil :desc "m_axi_lch_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 108)))
	       "C_M_AXI_AWUSER_WIDTH"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1726)
			(:type nil :desc "C_M_AXI_AWUSER_WIDTH : integer := 0;" :file "vhdl/files/common/hierarchy.vhd" :line 1675)
			(:type nil :desc "C_M_AXI_AWUSER_WIDTH => C_M_AXI_AWUSER_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 563)
			(:type nil :desc "C_M_AXI_AWUSER_WIDTH => C_M_AXI_AWUSER_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 468)
			(:type nil :desc "m_axi_rch_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 153)
			(:type nil :desc "m_axi_lch_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 108)))
	       "m_axi_lch_awvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awvalid => m_axi_lch_awvalid," :file "vhdl/files/common/hierarchy.vhd" :line 522)
			(:type nil :desc "m_axi_lch_awvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 109)))
	       "m_axi_lch_awready"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awready => m_axi_lch_awready," :file "vhdl/files/common/hierarchy.vhd" :line 523)
			(:type nil :desc "m_axi_lch_awready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 110)))
	       "m_axi_lch_wdata"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wdata   => m_axi_lch_wdata," :file "vhdl/files/common/hierarchy.vhd" :line 524)
			(:type nil :desc "m_axi_lch_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 111)))
	       "C_M_AXI_DATA_WIDTH"
	       (:items nil :locs
		       ((:type nil :desc "burst_wr_addr <= std_logic_vector(unsigned(burst_wr_addr) + unsigned(wr_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :file "vhdl/files/common/hierarchy.vhd" :line 2252)
			(:type nil :desc "burst_wr_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(wr_burst_size srl 1) + unsigned(burst_wr_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2232)
			(:type nil :desc "burst_wr_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_wr_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2224)
			(:type nil :desc "burst_rd_addr <= std_logic_vector(unsigned(burst_rd_addr) + unsigned(rd_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :file "vhdl/files/common/hierarchy.vhd" :line 2121)
			(:type nil :desc "burst_rd_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(rd_burst_size srl 1) + unsigned(burst_rd_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2097)
			(:type nil :desc "burst_rd_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_rd_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2090)
			(:type nil :desc "m_axi_arsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :file "vhdl/files/common/hierarchy.vhd" :line 1885)
			(:type nil :desc "m_axi_awsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :file "vhdl/files/common/hierarchy.vhd" :line 1876)
			(:type nil :desc "signal axi_wdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1803)
			(:type nil :desc "m_axi_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1753)
			(:type nil :desc "m_axi_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1730)
			(:type nil :desc "m_axi_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1729)
			(:type nil :desc "C_M_AXI_DATA_WIDTH   : integer := 64;" :file "vhdl/files/common/hierarchy.vhd" :line 1674)
			(:type nil :desc "C_M_AXI_DATA_WIDTH   => C_M_AXI_DATA_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 562)
			(:type nil :desc "C_M_AXI_DATA_WIDTH   => C_M_AXI_DATA_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 467)
			(:type nil :desc "m_axi_rch_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 180)
			(:type nil :desc "m_axi_rch_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 157)
			(:type nil :desc "m_axi_rch_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 156)
			(:type nil :desc "m_axi_lch_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 135)
			(:type nil :desc "m_axi_lch_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 112)
			(:type nil :desc "m_axi_lch_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 111)))
	       "m_axi_lch_wstrb"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wstrb   => m_axi_lch_wstrb," :file "vhdl/files/common/hierarchy.vhd" :line 525)
			(:type nil :desc "m_axi_lch_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 112)))
	       "m_axi_lch_wlast"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wlast   => m_axi_lch_wlast," :file "vhdl/files/common/hierarchy.vhd" :line 526)
			(:type nil :desc "m_axi_lch_wlast   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 113)))
	       "m_axi_lch_wuser"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wuser   => m_axi_lch_wuser," :file "vhdl/files/common/hierarchy.vhd" :line 527)
			(:type nil :desc "m_axi_lch_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 114)))
	       "C_M_AXI_WUSER_WIDTH"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1732)
			(:type nil :desc "C_M_AXI_WUSER_WIDTH  : integer := 0;" :file "vhdl/files/common/hierarchy.vhd" :line 1677)
			(:type nil :desc "C_M_AXI_WUSER_WIDTH  => C_M_AXI_WUSER_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 565)
			(:type nil :desc "C_M_AXI_WUSER_WIDTH  => C_M_AXI_WUSER_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 470)
			(:type nil :desc "m_axi_rch_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 159)
			(:type nil :desc "m_axi_lch_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 114)))
	       "m_axi_lch_wvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wvalid  => m_axi_lch_wvalid," :file "vhdl/files/common/hierarchy.vhd" :line 528)
			(:type nil :desc "m_axi_lch_wvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 115)))
	       "m_axi_lch_wready"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wready  => m_axi_lch_wready," :file "vhdl/files/common/hierarchy.vhd" :line 529)
			(:type nil :desc "m_axi_lch_wready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 116)))
	       "m_axi_lch_bid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_bid     => m_axi_lch_bid," :file "vhdl/files/common/hierarchy.vhd" :line 530)
			(:type nil :desc "m_axi_lch_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 117)))
	       "m_axi_lch_bresp"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_bresp   => m_axi_lch_bresp," :file "vhdl/files/common/hierarchy.vhd" :line 531)
			(:type nil :desc "m_axi_lch_bresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 118)))
	       "m_axi_lch_buser"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_buser   => m_axi_lch_buser," :file "vhdl/files/common/hierarchy.vhd" :line 532)
			(:type nil :desc "m_axi_lch_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 119)))
	       "C_M_AXI_BUSER_WIDTH"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1737)
			(:type nil :desc "C_M_AXI_BUSER_WIDTH  : integer := 0" :file "vhdl/files/common/hierarchy.vhd" :line 1679)
			(:type nil :desc "C_M_AXI_BUSER_WIDTH  => C_M_AXI_BUSER_WIDTH" :file "vhdl/files/common/hierarchy.vhd" :line 567)
			(:type nil :desc "C_M_AXI_BUSER_WIDTH  => C_M_AXI_BUSER_WIDTH" :file "vhdl/files/common/hierarchy.vhd" :line 472)
			(:type nil :desc "m_axi_rch_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 164)
			(:type nil :desc "m_axi_lch_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 119)))
	       "m_axi_lch_bvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_bvalid  => m_axi_lch_bvalid," :file "vhdl/files/common/hierarchy.vhd" :line 533)
			(:type nil :desc "m_axi_lch_bvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 120)))
	       "m_axi_lch_bready"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_bready  => m_axi_lch_bready," :file "vhdl/files/common/hierarchy.vhd" :line 534)
			(:type nil :desc "m_axi_lch_bready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 121)))
	       "m_axi_lch_arid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arid    => m_axi_lch_arid," :file "vhdl/files/common/hierarchy.vhd" :line 535)
			(:type nil :desc "m_axi_lch_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 122)))
	       "m_axi_lch_araddr"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_araddr  => m_axi_lch_araddr," :file "vhdl/files/common/hierarchy.vhd" :line 536)
			(:type nil :desc "m_axi_lch_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 123)))
	       "m_axi_lch_arlen"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arlen   => m_axi_lch_arlen," :file "vhdl/files/common/hierarchy.vhd" :line 537)
			(:type nil :desc "m_axi_lch_arlen   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 124)))
	       "m_axi_lch_arsize"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arsize  => m_axi_lch_arsize," :file "vhdl/files/common/hierarchy.vhd" :line 538)
			(:type nil :desc "m_axi_lch_arsize  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 125)))
	       "m_axi_lch_arburst"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arburst => m_axi_lch_arburst," :file "vhdl/files/common/hierarchy.vhd" :line 539)
			(:type nil :desc "m_axi_lch_arburst : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 126)))
	       "m_axi_lch_arlock"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arlock  => m_axi_lch_arlock," :file "vhdl/files/common/hierarchy.vhd" :line 540)
			(:type nil :desc "m_axi_lch_arlock  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 127)))
	       "m_axi_lch_arcache"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arcache => m_axi_lch_arcache," :file "vhdl/files/common/hierarchy.vhd" :line 541)
			(:type nil :desc "m_axi_lch_arcache : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 128)))
	       "m_axi_lch_arprot"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arprot  => m_axi_lch_arprot," :file "vhdl/files/common/hierarchy.vhd" :line 542)
			(:type nil :desc "m_axi_lch_arprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 129)))
	       "m_axi_lch_arqos"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arqos   => m_axi_lch_arqos," :file "vhdl/files/common/hierarchy.vhd" :line 543)
			(:type nil :desc "m_axi_lch_arqos   : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 130)))
	       "m_axi_lch_aruser"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_aruser  => m_axi_lch_aruser," :file "vhdl/files/common/hierarchy.vhd" :line 544)
			(:type nil :desc "m_axi_lch_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 131)))
	       "C_M_AXI_ARUSER_WIDTH"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1749)
			(:type nil :desc "C_M_AXI_ARUSER_WIDTH : integer := 0;" :file "vhdl/files/common/hierarchy.vhd" :line 1676)
			(:type nil :desc "C_M_AXI_ARUSER_WIDTH => C_M_AXI_ARUSER_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 564)
			(:type nil :desc "C_M_AXI_ARUSER_WIDTH => C_M_AXI_ARUSER_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 469)
			(:type nil :desc "m_axi_rch_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 176)
			(:type nil :desc "m_axi_lch_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 131)))
	       "m_axi_lch_arvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arvalid => m_axi_lch_arvalid," :file "vhdl/files/common/hierarchy.vhd" :line 545)
			(:type nil :desc "m_axi_lch_arvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 132)))
	       "m_axi_lch_arready"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arready => m_axi_lch_arready," :file "vhdl/files/common/hierarchy.vhd" :line 546)
			(:type nil :desc "m_axi_lch_arready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 133)))
	       "m_axi_lch_rid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rid     => m_axi_lch_rid," :file "vhdl/files/common/hierarchy.vhd" :line 547)
			(:type nil :desc "m_axi_lch_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 134)))
	       "m_axi_lch_rdata"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rdata   => m_axi_lch_rdata," :file "vhdl/files/common/hierarchy.vhd" :line 548)
			(:type nil :desc "m_axi_lch_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 135)))
	       "m_axi_lch_rresp"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rresp   => m_axi_lch_rresp," :file "vhdl/files/common/hierarchy.vhd" :line 549)
			(:type nil :desc "m_axi_lch_rresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 136)))
	       "m_axi_lch_rlast"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rlast   => m_axi_lch_rlast," :file "vhdl/files/common/hierarchy.vhd" :line 550)
			(:type nil :desc "m_axi_lch_rlast   : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 137)))
	       "m_axi_lch_ruser"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_ruser   => m_axi_lch_ruser," :file "vhdl/files/common/hierarchy.vhd" :line 551)
			(:type nil :desc "m_axi_lch_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 138)))
	       "C_M_AXI_RUSER_WIDTH"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1756)
			(:type nil :desc "C_M_AXI_RUSER_WIDTH  : integer := 0;" :file "vhdl/files/common/hierarchy.vhd" :line 1678)
			(:type nil :desc "C_M_AXI_RUSER_WIDTH  => C_M_AXI_RUSER_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 566)
			(:type nil :desc "C_M_AXI_RUSER_WIDTH  => C_M_AXI_RUSER_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 471)
			(:type nil :desc "m_axi_rch_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 183)
			(:type nil :desc "m_axi_lch_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 138)))
	       "m_axi_lch_rvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rvalid  => m_axi_lch_rvalid," :file "vhdl/files/common/hierarchy.vhd" :line 552)
			(:type nil :desc "m_axi_lch_rvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 139)))
	       "m_axi_lch_rready"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rready  => m_axi_lch_rready" :file "vhdl/files/common/hierarchy.vhd" :line 553)
			(:type nil :desc "m_axi_lch_rready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 140)))
	       "m_axi_rch_aclk"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_aclk    => m_axi_rch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 605)
			(:type nil :desc "m_axi_rch_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 142)))
	       "m_axi_rch_aresetn"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_aresetn => m_axi_rch_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 606)
			(:type nil :desc "m_axi_rch_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 143)))
	       "m_axi_rch_awid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awid    => m_axi_rch_awid," :file "vhdl/files/common/hierarchy.vhd" :line 607)
			(:type nil :desc "m_axi_rch_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 144)))
	       "m_axi_rch_awaddr"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awaddr  => m_axi_rch_awaddr," :file "vhdl/files/common/hierarchy.vhd" :line 608)
			(:type nil :desc "m_axi_rch_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 145)))
	       "m_axi_rch_awlen"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awlen   => m_axi_rch_awlen," :file "vhdl/files/common/hierarchy.vhd" :line 609)
			(:type nil :desc "m_axi_rch_awlen   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 146)))
	       "m_axi_rch_awsize"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awsize  => m_axi_rch_awsize," :file "vhdl/files/common/hierarchy.vhd" :line 610)
			(:type nil :desc "m_axi_rch_awsize  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 147)))
	       "m_axi_rch_awburst"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awburst => m_axi_rch_awburst," :file "vhdl/files/common/hierarchy.vhd" :line 611)
			(:type nil :desc "m_axi_rch_awburst : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 148)))
	       "m_axi_rch_awlock"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awlock  => m_axi_rch_awlock," :file "vhdl/files/common/hierarchy.vhd" :line 612)
			(:type nil :desc "m_axi_rch_awlock  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 149)))
	       "m_axi_rch_awcache"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awcache => m_axi_rch_awcache," :file "vhdl/files/common/hierarchy.vhd" :line 613)
			(:type nil :desc "m_axi_rch_awcache : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 150)))
	       "m_axi_rch_awprot"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awprot  => m_axi_rch_awprot," :file "vhdl/files/common/hierarchy.vhd" :line 614)
			(:type nil :desc "m_axi_rch_awprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 151)))
	       "m_axi_rch_awqos"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awqos   => m_axi_rch_awqos," :file "vhdl/files/common/hierarchy.vhd" :line 615)
			(:type nil :desc "m_axi_rch_awqos   : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 152)))
	       "m_axi_rch_awuser"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awuser  => m_axi_rch_awuser," :file "vhdl/files/common/hierarchy.vhd" :line 616)
			(:type nil :desc "m_axi_rch_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 153)))
	       "m_axi_rch_awvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awvalid => m_axi_rch_awvalid," :file "vhdl/files/common/hierarchy.vhd" :line 617)
			(:type nil :desc "m_axi_rch_awvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 154)))
	       "m_axi_rch_awready"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awready => m_axi_rch_awready," :file "vhdl/files/common/hierarchy.vhd" :line 618)
			(:type nil :desc "m_axi_rch_awready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 155)))
	       "m_axi_rch_wdata"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wdata   => m_axi_rch_wdata," :file "vhdl/files/common/hierarchy.vhd" :line 619)
			(:type nil :desc "m_axi_rch_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 156)))
	       "m_axi_rch_wstrb"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wstrb   => m_axi_rch_wstrb," :file "vhdl/files/common/hierarchy.vhd" :line 620)
			(:type nil :desc "m_axi_rch_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 157)))
	       "m_axi_rch_wlast"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wlast   => m_axi_rch_wlast," :file "vhdl/files/common/hierarchy.vhd" :line 621)
			(:type nil :desc "m_axi_rch_wlast   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 158)))
	       "m_axi_rch_wuser"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wuser   => m_axi_rch_wuser," :file "vhdl/files/common/hierarchy.vhd" :line 622)
			(:type nil :desc "m_axi_rch_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 159)))
	       "m_axi_rch_wvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wvalid  => m_axi_rch_wvalid," :file "vhdl/files/common/hierarchy.vhd" :line 623)
			(:type nil :desc "m_axi_rch_wvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 160)))
	       "m_axi_rch_wready"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wready  => m_axi_rch_wready," :file "vhdl/files/common/hierarchy.vhd" :line 624)
			(:type nil :desc "m_axi_rch_wready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 161)))
	       "m_axi_rch_bid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_bid     => m_axi_rch_bid," :file "vhdl/files/common/hierarchy.vhd" :line 625)
			(:type nil :desc "m_axi_rch_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 162)))
	       "m_axi_rch_bresp"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_bresp   => m_axi_rch_bresp," :file "vhdl/files/common/hierarchy.vhd" :line 626)
			(:type nil :desc "m_axi_rch_bresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 163)))
	       "m_axi_rch_buser"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_buser   => m_axi_rch_buser," :file "vhdl/files/common/hierarchy.vhd" :line 627)
			(:type nil :desc "m_axi_rch_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 164)))
	       "m_axi_rch_bvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_bvalid  => m_axi_rch_bvalid," :file "vhdl/files/common/hierarchy.vhd" :line 628)
			(:type nil :desc "m_axi_rch_bvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 165)))
	       "m_axi_rch_bready"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_bready  => m_axi_rch_bready," :file "vhdl/files/common/hierarchy.vhd" :line 629)
			(:type nil :desc "m_axi_rch_bready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 166)))
	       "m_axi_rch_arid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arid    => m_axi_rch_arid," :file "vhdl/files/common/hierarchy.vhd" :line 630)
			(:type nil :desc "m_axi_rch_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 167)))
	       "m_axi_rch_araddr"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_araddr  => m_axi_rch_araddr," :file "vhdl/files/common/hierarchy.vhd" :line 631)
			(:type nil :desc "m_axi_rch_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 168)))
	       "m_axi_rch_arlen"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arlen   => m_axi_rch_arlen," :file "vhdl/files/common/hierarchy.vhd" :line 632)
			(:type nil :desc "m_axi_rch_arlen   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 169)))
	       "m_axi_rch_arsize"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arsize  => m_axi_rch_arsize," :file "vhdl/files/common/hierarchy.vhd" :line 633)
			(:type nil :desc "m_axi_rch_arsize  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 170)))
	       "m_axi_rch_arburst"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arburst => m_axi_rch_arburst," :file "vhdl/files/common/hierarchy.vhd" :line 634)
			(:type nil :desc "m_axi_rch_arburst : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 171)))
	       "m_axi_rch_arlock"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arlock  => m_axi_rch_arlock," :file "vhdl/files/common/hierarchy.vhd" :line 635)
			(:type nil :desc "m_axi_rch_arlock  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 172)))
	       "m_axi_rch_arcache"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arcache => m_axi_rch_arcache," :file "vhdl/files/common/hierarchy.vhd" :line 636)
			(:type nil :desc "m_axi_rch_arcache : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 173)))
	       "m_axi_rch_arprot"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arprot  => m_axi_rch_arprot," :file "vhdl/files/common/hierarchy.vhd" :line 637)
			(:type nil :desc "m_axi_rch_arprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 174)))
	       "m_axi_rch_arqos"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arqos   => m_axi_rch_arqos," :file "vhdl/files/common/hierarchy.vhd" :line 638)
			(:type nil :desc "m_axi_rch_arqos   : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 175)))
	       "m_axi_rch_aruser"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_aruser  => m_axi_rch_aruser," :file "vhdl/files/common/hierarchy.vhd" :line 639)
			(:type nil :desc "m_axi_rch_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 176)))
	       "m_axi_rch_arvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arvalid => m_axi_rch_arvalid," :file "vhdl/files/common/hierarchy.vhd" :line 640)
			(:type nil :desc "m_axi_rch_arvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 177)))
	       "m_axi_rch_arready"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arready => m_axi_rch_arready," :file "vhdl/files/common/hierarchy.vhd" :line 641)
			(:type nil :desc "m_axi_rch_arready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 178)))
	       "m_axi_rch_rid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rid     => m_axi_rch_rid," :file "vhdl/files/common/hierarchy.vhd" :line 642)
			(:type nil :desc "m_axi_rch_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 179)))
	       "m_axi_rch_rdata"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rdata   => m_axi_rch_rdata," :file "vhdl/files/common/hierarchy.vhd" :line 643)
			(:type nil :desc "m_axi_rch_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 180)))
	       "m_axi_rch_rresp"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rresp   => m_axi_rch_rresp," :file "vhdl/files/common/hierarchy.vhd" :line 644)
			(:type nil :desc "m_axi_rch_rresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 181)))
	       "m_axi_rch_rlast"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rlast   => m_axi_rch_rlast," :file "vhdl/files/common/hierarchy.vhd" :line 645)
			(:type nil :desc "m_axi_rch_rlast   : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 182)))
	       "m_axi_rch_ruser"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_ruser   => m_axi_rch_ruser," :file "vhdl/files/common/hierarchy.vhd" :line 646)
			(:type nil :desc "m_axi_rch_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 183)))
	       "m_axi_rch_rvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rvalid  => m_axi_rch_rvalid," :file "vhdl/files/common/hierarchy.vhd" :line 647)
			(:type nil :desc "m_axi_rch_rvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 184)))
	       "m_axi_rch_rready"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rready  => m_axi_rch_rready" :file "vhdl/files/common/hierarchy.vhd" :line 648)
			(:type nil :desc "m_axi_rch_rready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 185)))
	       "m_axi_conf_aclk"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_aclk    => m_axi_conf_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 675)
			(:type nil :desc "m_axi_conf_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 188)))
	       "m_axi_conf_aresetn"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_aresetn => m_axi_conf_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 676)
			(:type nil :desc "m_axi_conf_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 189)))
	       "m_axi_conf_awaddr"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awaddr  => m_axi_conf_awaddr," :file "vhdl/files/common/hierarchy.vhd" :line 677)
			(:type nil :desc "m_axi_conf_awaddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 190)))
	       "C_M_AXIL_MASTER_ADDR_WIDTH"
	       (:items nil :locs
		       ((:type nil :desc "signal axi_araddr  : std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3143)
			(:type nil :desc "signal axi_awaddr  : std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3141)
			(:type nil :desc "m_axi_araddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3122)
			(:type nil :desc "m_axi_awaddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3111)
			(:type nil :desc "C_M_AXIL_MASTER_ADDR_WIDTH       : integer          := 32;" :file "vhdl/files/common/hierarchy.vhd" :line 3092)
			(:type nil :desc "C_M_AXIL_MASTER_ADDR_WIDTH       => C_M_AXIL_MASTER_ADDR_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 656)
			(:type nil :desc "m_axi_conf_araddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 201)
			(:type nil :desc "m_axi_conf_awaddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 190)))
	       "m_axi_conf_awprot"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awprot  => m_axi_conf_awprot," :file "vhdl/files/common/hierarchy.vhd" :line 678)
			(:type nil :desc "m_axi_conf_awprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 191)))
	       "m_axi_conf_awvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awvalid => m_axi_conf_awvalid," :file "vhdl/files/common/hierarchy.vhd" :line 679)
			(:type nil :desc "m_axi_conf_awvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 192)))
	       "m_axi_conf_awready"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awready => m_axi_conf_awready," :file "vhdl/files/common/hierarchy.vhd" :line 680)
			(:type nil :desc "m_axi_conf_awready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 193)))
	       "m_axi_conf_wdata"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wdata   => m_axi_conf_wdata," :file "vhdl/files/common/hierarchy.vhd" :line 681)
			(:type nil :desc "m_axi_conf_wdata   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 194)))
	       "C_M_AXIL_MASTER_DATA_WIDTH"
	       (:items nil :locs
		       ((:type nil :desc "signal axi_wdata   : std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3142)
			(:type nil :desc "m_axi_rdata   : in  std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3126)
			(:type nil :desc "m_axi_wstrb   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH/8-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3116)
			(:type nil :desc "m_axi_wdata   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3115)
			(:type nil :desc "C_M_AXIL_MASTER_DATA_WIDTH       : integer          := 32" :file "vhdl/files/common/hierarchy.vhd" :line 3093)
			(:type nil :desc "C_M_AXIL_MASTER_DATA_WIDTH       => C_M_AXIL_MASTER_DATA_WIDTH" :file "vhdl/files/common/hierarchy.vhd" :line 657)
			(:type nil :desc "m_axi_conf_rdata   : in  std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 205)
			(:type nil :desc "m_axi_conf_wstrb   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH/8-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 195)
			(:type nil :desc "m_axi_conf_wdata   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 194)))
	       "m_axi_conf_wstrb"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wstrb   => m_axi_conf_wstrb," :file "vhdl/files/common/hierarchy.vhd" :line 682)
			(:type nil :desc "m_axi_conf_wstrb   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH/8-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 195)))
	       "m_axi_conf_wvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wvalid  => m_axi_conf_wvalid," :file "vhdl/files/common/hierarchy.vhd" :line 683)
			(:type nil :desc "m_axi_conf_wvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 196)))
	       "m_axi_conf_wready"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wready  => m_axi_conf_wready," :file "vhdl/files/common/hierarchy.vhd" :line 684)
			(:type nil :desc "m_axi_conf_wready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 197)))
	       "m_axi_conf_bresp"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_bresp   => m_axi_conf_bresp," :file "vhdl/files/common/hierarchy.vhd" :line 685)
			(:type nil :desc "m_axi_conf_bresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 198)))
	       "m_axi_conf_bvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_bvalid  => m_axi_conf_bvalid," :file "vhdl/files/common/hierarchy.vhd" :line 686)
			(:type nil :desc "m_axi_conf_bvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 199)))
	       "m_axi_conf_bready"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_bready  => m_axi_conf_bready," :file "vhdl/files/common/hierarchy.vhd" :line 687)
			(:type nil :desc "m_axi_conf_bready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 200)))
	       "m_axi_conf_araddr"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_araddr  => m_axi_conf_araddr," :file "vhdl/files/common/hierarchy.vhd" :line 688)
			(:type nil :desc "m_axi_conf_araddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 201)))
	       "m_axi_conf_arprot"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arprot  => m_axi_conf_arprot," :file "vhdl/files/common/hierarchy.vhd" :line 689)
			(:type nil :desc "m_axi_conf_arprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 202)))
	       "m_axi_conf_arvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arvalid => m_axi_conf_arvalid," :file "vhdl/files/common/hierarchy.vhd" :line 690)
			(:type nil :desc "m_axi_conf_arvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 203)))
	       "m_axi_conf_arready"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arready => m_axi_conf_arready," :file "vhdl/files/common/hierarchy.vhd" :line 691)
			(:type nil :desc "m_axi_conf_arready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 204)))
	       "m_axi_conf_rdata"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rdata   => m_axi_conf_rdata," :file "vhdl/files/common/hierarchy.vhd" :line 692)
			(:type nil :desc "m_axi_conf_rdata   : in  std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 205)))
	       "m_axi_conf_rresp"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rresp   => m_axi_conf_rresp," :file "vhdl/files/common/hierarchy.vhd" :line 693)
			(:type nil :desc "m_axi_conf_rresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 206)))
	       "m_axi_conf_rvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rvalid  => m_axi_conf_rvalid," :file "vhdl/files/common/hierarchy.vhd" :line 694)
			(:type nil :desc "m_axi_conf_rvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 207)))
	       "m_axi_conf_rready"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rready  => m_axi_conf_rready" :file "vhdl/files/common/hierarchy.vhd" :line 695)
			(:type nil :desc "m_axi_conf_rready  : out std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 208)))
	       "RTL"
	       (:items nil :locs
		       ((:type nil :desc "end RTL;" :file "vhdl/files/common/hierarchy.vhd" :line 3328)
			(:type nil :desc "architecture RTL of axi_lite_master is" :file "vhdl/files/common/hierarchy.vhd" :line 3134)
			(:type nil :desc "end RTL;" :file "vhdl/files/common/hierarchy.vhd" :line 3080)
			(:type nil :desc "architecture RTL of axi_lite_regs is" :file "vhdl/files/common/hierarchy.vhd" :line 2558)
			(:type nil :desc "end RTL;" :file "vhdl/files/common/hierarchy.vhd" :line 2462)
			(:type nil :desc "architecture RTL of core_converter is" :file "vhdl/files/common/hierarchy.vhd" :line 1767)
			(:type nil :desc "end RTL;" :file "vhdl/files/common/hierarchy.vhd" :line 1660)
			(:type nil :desc "architecture RTL of core_fsm is" :file "vhdl/files/common/hierarchy.vhd" :line 1559)
			(:type nil :desc "end RTL;" :file "vhdl/files/common/hierarchy.vhd" :line 1524)
			(:type nil :desc "architecture RTL of input_buffer is" :file "vhdl/files/common/hierarchy.vhd" :line 1024)
			(:type nil :desc "end architecture RTL;" :file "vhdl/files/common/hierarchy.vhd" :line 957)
			(:type nil :desc "architecture RTL of clk_sync is" :file "vhdl/files/common/hierarchy.vhd" :line 937)
			(:type nil :desc "end RTL;" :file "vhdl/files/common/hierarchy.vhd" :line 916)
			(:type nil :desc "architecture RTL of clk_div is" :file "vhdl/files/common/hierarchy.vhd" :line 887)
			(:type nil :desc "end architecture RTL;" :file "vhdl/files/common/hierarchy.vhd" :line 863)
			(:type nil :desc "architecture RTL of pattern_counter is" :file "vhdl/files/common/hierarchy.vhd" :line 838)
			(:type nil :desc "end architecture RTL;" :file "vhdl/files/common/hierarchy.vhd" :line 808)
			(:type nil :desc "architecture RTL of axi_if_converter is" :file "vhdl/files/common/hierarchy.vhd" :line 214)))
	       "soft_reset"
	       (:items nil :locs
		       ((:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3298)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3286)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3270)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3254)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3238)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3222)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3210)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3194)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3178)
			(:type nil :desc "soft_reset        : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3096)
			(:type nil :desc "soft_reset <= soft_reset_i;" :file "vhdl/files/common/hierarchy.vhd" :line 3035)
			(:type nil :desc "soft_reset     <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3023)
			(:type nil :desc "soft_reset     : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2497)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2440)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2426)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2401)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2371)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2342)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2328)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1' or state /= WRITE_INITIATE) then" :file "vhdl/files/common/hierarchy.vhd" :line 2300)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2288)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2261)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2247)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2210)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= READING_FROM_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2198)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2180)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= READING_FROM_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2168)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2156)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= READ_INITIATE or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2130)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2116)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2080)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1951)
			(:type nil :desc "soft_reset : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1682)
			(:type nil :desc "if (resetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1584)
			(:type nil :desc "soft_reset     : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1538)
			(:type nil :desc "if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1515)
			(:type nil :desc "if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1503)
			(:type nil :desc "if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1477)
			(:type nil :desc "if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1450)
			(:type nil :desc "if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1431)
			(:type nil :desc "if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1412)
			(:type nil :desc "if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1382)
			(:type nil :desc "if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1352)
			(:type nil :desc "if (s_axis_rch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1329)
			(:type nil :desc "if (s_axis_lch_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1306)
			(:type nil :desc "soft_reset : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 977)
			(:type nil :desc "if (resetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 946)
			(:type nil :desc "soft_reset  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 930)
			(:type nil :desc "if (resetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 896)
			(:type nil :desc "soft_reset : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 881)
			(:type nil :desc "if(axis_resetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 850)
			(:type nil :desc "soft_reset  : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 825)
			(:type nil :desc "soft_reset    => soft_reset," :file "vhdl/files/common/hierarchy.vhd" :line 787)
			(:type nil :desc "soft_reset    => soft_reset," :file "vhdl/files/common/hierarchy.vhd" :line 761)
			(:type nil :desc "soft_reset    => soft_reset," :file "vhdl/files/common/hierarchy.vhd" :line 744)
			(:type nil :desc "soft_reset    => soft_reset," :file "vhdl/files/common/hierarchy.vhd" :line 726)
			(:type nil :desc "soft_reset  => '0'," :file "vhdl/files/common/hierarchy.vhd" :line 715)
			(:type nil :desc "soft_reset => soft_reset," :file "vhdl/files/common/hierarchy.vhd" :line 706)
			(:type nil :desc "soft_reset        => soft_reset," :file "vhdl/files/common/hierarchy.vhd" :line 660)
			(:type nil :desc "soft_reset => soft_reset," :file "vhdl/files/common/hierarchy.vhd" :line 570)
			(:type nil :desc "soft_reset => soft_reset," :file "vhdl/files/common/hierarchy.vhd" :line 475)
			(:type nil :desc "soft_reset => soft_reset," :file "vhdl/files/common/hierarchy.vhd" :line 399)
			(:type nil :desc "soft_reset => soft_reset," :file "vhdl/files/common/hierarchy.vhd" :line 332)
			(:type nil :desc "signal soft_reset : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 217)))
	       "m_axis_lch_inbuf_aclk"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_aclk    => m_axis_lch_inbuf_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 493)
			(:type nil :desc "m_axis_lch_aclk    => m_axis_lch_inbuf_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 437)
			(:type nil :desc "signal m_axis_lch_inbuf_aclk    : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 220)))
	       "m_axis_lch_inbuf_aresetn"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_aresetn => m_axis_lch_inbuf_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 494)
			(:type nil :desc "m_axis_lch_aresetn => m_axis_lch_inbuf_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 438)
			(:type nil :desc "signal m_axis_lch_inbuf_aresetn : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 221)))
	       "m_axis_lch_inbuf_tdata"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_tdata   => m_axis_lch_inbuf_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 496)
			(:type nil :desc "m_axis_lch_tdata   => m_axis_lch_inbuf_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 439)
			(:type nil :desc "signal m_axis_lch_inbuf_tdata   : std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 222)))
	       "m_axis_lch_inbuf_tvalid"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_tvalid  => m_axis_lch_inbuf_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 497)
			(:type nil :desc "m_axis_lch_tvalid  => m_axis_lch_inbuf_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 440)
			(:type nil :desc "signal m_axis_lch_inbuf_tvalid  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 223)))
	       "m_axis_lch_inbuf_tkeep"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_tkeep   => m_axis_lch_inbuf_tkeep," :file "vhdl/files/common/hierarchy.vhd" :line 498)
			(:type nil :desc "m_axis_lch_tkeep   => m_axis_lch_inbuf_tkeep," :file "vhdl/files/common/hierarchy.vhd" :line 441)
			(:type nil :desc "signal m_axis_lch_inbuf_tkeep   : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 224)))
	       "m_axis_lch_inbuf_tlast"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_tlast   => m_axis_lch_inbuf_tlast," :file "vhdl/files/common/hierarchy.vhd" :line 499)
			(:type nil :desc "m_axis_lch_tlast   => m_axis_lch_inbuf_tlast," :file "vhdl/files/common/hierarchy.vhd" :line 442)
			(:type nil :desc "signal m_axis_lch_inbuf_tlast   : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 225)))
	       "m_axis_lch_inbuf_tready"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_tready  => m_axis_lch_inbuf_tready," :file "vhdl/files/common/hierarchy.vhd" :line 495)
			(:type nil :desc "m_axis_lch_tready  => m_axis_lch_inbuf_tready," :file "vhdl/files/common/hierarchy.vhd" :line 443)
			(:type nil :desc "signal m_axis_lch_inbuf_tready  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 226)))
	       "m_axis_rch_inbuf_aclk"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_aclk    => m_axis_rch_inbuf_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 588)
			(:type nil :desc "m_axis_rch_aclk    => m_axis_rch_inbuf_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 445)
			(:type nil :desc "signal m_axis_rch_inbuf_aclk    : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 228)))
	       "m_axis_rch_inbuf_aresetn"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_aresetn => m_axis_rch_inbuf_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 589)
			(:type nil :desc "m_axis_rch_aresetn => m_axis_rch_inbuf_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 446)
			(:type nil :desc "signal m_axis_rch_inbuf_aresetn : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 229)))
	       "m_axis_rch_inbuf_tdata"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_tdata   => m_axis_rch_inbuf_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 591)
			(:type nil :desc "m_axis_rch_tdata   => m_axis_rch_inbuf_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 447)
			(:type nil :desc "signal m_axis_rch_inbuf_tdata   : std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 230)))
	       "m_axis_rch_inbuf_tvalid"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_tvalid  => m_axis_rch_inbuf_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 592)
			(:type nil :desc "m_axis_rch_tvalid  => m_axis_rch_inbuf_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 448)
			(:type nil :desc "signal m_axis_rch_inbuf_tvalid  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 231)))
	       "m_axis_rch_inbuf_tkeep"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_tkeep   => m_axis_rch_inbuf_tkeep," :file "vhdl/files/common/hierarchy.vhd" :line 593)
			(:type nil :desc "m_axis_rch_tkeep   => m_axis_rch_inbuf_tkeep," :file "vhdl/files/common/hierarchy.vhd" :line 449)
			(:type nil :desc "signal m_axis_rch_inbuf_tkeep   : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 232)))
	       "m_axis_rch_inbuf_tlast"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_tlast   => m_axis_rch_inbuf_tlast," :file "vhdl/files/common/hierarchy.vhd" :line 594)
			(:type nil :desc "m_axis_rch_tlast   => m_axis_rch_inbuf_tlast," :file "vhdl/files/common/hierarchy.vhd" :line 450)
			(:type nil :desc "signal m_axis_rch_inbuf_tlast   : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 233)))
	       "m_axis_rch_inbuf_tready"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_tready  => m_axis_rch_inbuf_tready," :file "vhdl/files/common/hierarchy.vhd" :line 590)
			(:type nil :desc "m_axis_rch_tready  => m_axis_rch_inbuf_tready," :file "vhdl/files/common/hierarchy.vhd" :line 451)
			(:type nil :desc "signal m_axis_rch_inbuf_tready  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 234)))
	       "fb_wr_burst_start_lch"
	       (:items nil :locs
		       ((:type nil :desc "fb_wr_burst_start => fb_wr_burst_start_lch," :file "vhdl/files/common/hierarchy.vhd" :line 481)
			(:type nil :desc "inputs.start_burst_master_l => fb_wr_burst_start_lch," :file "vhdl/files/common/hierarchy.vhd" :line 402)
			(:type nil :desc "signal fb_wr_burst_start_lch : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 237)))
	       "fb_bw_counter_lch"
	       (:items nil :locs
		       ((:type nil :desc "fb_bw_counter     => fb_bw_counter_lch," :file "vhdl/files/common/hierarchy.vhd" :line 482)
			(:type nil :desc "inputs.bw_counter_l         => fb_bw_counter_lch," :file "vhdl/files/common/hierarchy.vhd" :line 403)
			(:type nil :desc "signal fb_bw_counter_lch     : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 238)))
	       "fb_wlast_lch"
	       (:items nil :locs
		       ((:type nil :desc "fb_wlast          => fb_wlast_lch," :file "vhdl/files/common/hierarchy.vhd" :line 483)
			(:type nil :desc "inputs.wlast_l              => fb_wlast_lch," :file "vhdl/files/common/hierarchy.vhd" :line 404)
			(:type nil :desc "signal fb_wlast_lch          : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 239)))
	       "fb_reduced_burst_lch"
	       (:items nil :locs
		       ((:type nil :desc "fb_reduced_burst  => fb_reduced_burst_lch," :file "vhdl/files/common/hierarchy.vhd" :line 484)
			(:type nil :desc "inputs.short_burst_l        => fb_reduced_burst_lch," :file "vhdl/files/common/hierarchy.vhd" :line 405)
			(:type nil :desc "signal fb_reduced_burst_lch  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 240)))
	       "fb_awlen_lch"
	       (:items nil :locs
		       ((:type nil :desc "fb_awlen          => fb_awlen_lch," :file "vhdl/files/common/hierarchy.vhd" :line 485)
			(:type nil :desc "fb_send_size_l <= b\"00\" & unsigned(fb_awlen_lch);" :file "vhdl/files/common/hierarchy.vhd" :line 321)
			(:type nil :desc "signal fb_awlen_lch          : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 241)))
	       "fb_burst_done_lch"
	       (:items nil :locs
		       ((:type nil :desc "fb_burst_done     => fb_burst_done_lch," :file "vhdl/files/common/hierarchy.vhd" :line 486)
			(:type nil :desc "inputs.write_done_l         => fb_burst_done_lch," :file "vhdl/files/common/hierarchy.vhd" :line 406)
			(:type nil :desc "signal fb_burst_done_lch     : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 242)))
	       "fb_send_size_l"
	       (:items nil :locs
		       ((:type nil :desc "inputs.send_size_l          => fb_send_size_l," :file "vhdl/files/common/hierarchy.vhd" :line 407)
			(:type nil :desc "fb_send_size_l <= b\"00\" & unsigned(fb_awlen_lch);" :file "vhdl/files/common/hierarchy.vhd" :line 321)
			(:type nil :desc "signal fb_send_size_l        : unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 243)))
	       "unsigned"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_araddr  <= std_logic_vector(unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_araddr));" :file "vhdl/files/common/hierarchy.vhd" :line 3159)
			(:type nil :desc "m_axi_awaddr  <= std_logic_vector (unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_awaddr));" :file "vhdl/files/common/hierarchy.vhd" :line 3154)
			(:type nil :desc "read_size_r <= unsigned(mm2s_size_reg(31 downto 16));" :file "vhdl/files/common/hierarchy.vhd" :line 3053)
			(:type nil :desc "read_size_l <= unsigned(mm2s_size_reg(15 downto 0));" :file "vhdl/files/common/hierarchy.vhd" :line 3052)
			(:type nil :desc "pattern_count_rch : in unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2523)
			(:type nil :desc "count_rch         : in unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2522)
			(:type nil :desc "pattern_count_lch : in unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2521)
			(:type nil :desc "count_lch         : in unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2520)
			(:type nil :desc "read_size_r : out unsigned(15 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2504)
			(:type nil :desc "read_size_l : out unsigned(15 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2503)
			(:type nil :desc "if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-1)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2387)
			(:type nil :desc "if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :file "vhdl/files/common/hierarchy.vhd" :line 2381)
			(:type nil :desc "elsif (unsigned(wr_burst_size) = 2) then" :file "vhdl/files/common/hierarchy.vhd" :line 2380)
			(:type nil :desc "if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :file "vhdl/files/common/hierarchy.vhd" :line 2375)
			(:type nil :desc "if (unsigned(wr_burst_size) > 2) then" :file "vhdl/files/common/hierarchy.vhd" :line 2374)
			(:type nil :desc "if ((unsigned(transaction_wr_counter) + 1) >= unsigned(transaction_wr_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2358)
			(:type nil :desc "transaction_wr_counter <= std_logic_vector(unsigned(transaction_wr_counter) + 1);" :file "vhdl/files/common/hierarchy.vhd" :line 2357)
			(:type nil :desc "if (unsigned(transaction_wr_counter) < unsigned(transaction_wr_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2350)
			(:type nil :desc "burst_write_counter <= std_logic_vector(unsigned(burst_write_counter) + 1);" :file "vhdl/files/common/hierarchy.vhd" :line 2332)
			(:type nil :desc "strobe_len   <= std_logic_vector(resize((resize(unsigned(transaction_wr_size), 11)-unsigned(transaction_wr_counter)), 8));" :file "vhdl/files/common/hierarchy.vhd" :line 2274)
			(:type nil :desc "if ((unsigned(transaction_wr_counter) + unsigned(wr_burst_size)) > unsigned(transaction_wr_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2272)
			(:type nil :desc "burst_wr_addr <= std_logic_vector(unsigned(burst_wr_addr) + unsigned(wr_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :file "vhdl/files/common/hierarchy.vhd" :line 2252)
			(:type nil :desc "burst_wr_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(wr_burst_size srl 1) + unsigned(burst_wr_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2232)
			(:type nil :desc "burst_wr_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_wr_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2224)
			(:type nil :desc "elsif (burst_read_counter = std_logic_vector(unsigned(rd_burst_size)-1) and m_axi_rvalid = '1' and axi_rready = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2200)
			(:type nil :desc "transaction_rd_counter <= std_logic_vector(unsigned(transaction_rd_counter) + 1);" :file "vhdl/files/common/hierarchy.vhd" :line 2184)
			(:type nil :desc "burst_read_counter <= std_logic_vector(unsigned(burst_read_counter) + 1);" :file "vhdl/files/common/hierarchy.vhd" :line 2171)
			(:type nil :desc "burst_rd_addr <= std_logic_vector(unsigned(burst_rd_addr) + unsigned(rd_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :file "vhdl/files/common/hierarchy.vhd" :line 2121)
			(:type nil :desc "burst_rd_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(rd_burst_size srl 1) + unsigned(burst_rd_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2097)
			(:type nil :desc "burst_rd_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_rd_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2090)
			(:type nil :desc "if (unsigned(transaction_rd_counter) >= unsigned(transaction_rd_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2061)
			(:type nil :desc "if (unsigned(transaction_wr_counter) >= unsigned(transaction_wr_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2017)
			(:type nil :desc "s_axis_tready <= m_axi_wready when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :file "vhdl/files/common/hierarchy.vhd" :line 1923)
			(:type nil :desc "'1'           when ((write_start = '1') and (unsigned(burst_write_counter) <= C_M_AXI_BURST_LEN-1)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1920)
			(:type nil :desc "s_axis_tvalid when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :file "vhdl/files/common/hierarchy.vhd" :line 1919)
			(:type nil :desc "axi_wdata <= s_axis_tdata when ((axi_wvalid = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :file "vhdl/files/common/hierarchy.vhd" :line 1915)
			(:type nil :desc "'1'           when (read_start = '1' and (unsigned(burst_read_counter) <= C_M_AXI_BURST_LEN-1)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1905)
			(:type nil :desc "m_axis_tready when (read_start = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1904)
			(:type nil :desc "m_axis_tlast <= '1' when (pattern_tlast = '1' and m_axi_rvalid = '1' and axi_rready = '1' and (unsigned(transaction_rd_size)-1) = unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1900)
			(:type nil :desc "m_axi_rvalid when (axi_rready = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1897)
			(:type nil :desc "m_axi_rdata when (axi_rready = '1' and m_axi_rvalid = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1893)
			(:type nil :desc "m_axi_arlen   <= std_logic_vector(unsigned(axi_arlen) -1);" :file "vhdl/files/common/hierarchy.vhd" :line 1884)
			(:type nil :desc "m_axi_awlen   <= std_logic_vector(unsigned(axi_awlen) -1);" :file "vhdl/files/common/hierarchy.vhd" :line 1875)
			(:type nil :desc "signal pattern_cnt        : unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1852)
			(:type nil :desc "pattern_len      : in  unsigned(9 downto 0) := (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1694)
			(:type nil :desc "mm2s_read_ptr <= std_logic_vector(unsigned(mm2s_read_ptr) + mm2s_read_req_size);" :file "vhdl/files/common/hierarchy.vhd" :line 1645)
			(:type nil :desc "s2mm_write_ptr <= std_logic_vector(unsigned(s2mm_write_ptr) + s2mm_write_req_size);" :file "vhdl/files/common/hierarchy.vhd" :line 1628)
			(:type nil :desc "signal mm2s_read_req_size  : unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1573)
			(:type nil :desc "signal s2mm_write_req_size : unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1572)
			(:type nil :desc "read_size   : in unsigned(15 downto 0)" :file "vhdl/files/common/hierarchy.vhd" :line 1554)
			(:type nil :desc "buffer_size : in unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1552)
			(:type nil :desc "pattern_len      : out unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1548)
			(:type nil :desc "m_axis_rch_tdata      <= output_reg_r(to_integer(unsigned(inputs.bw_counter_r)));" :file "vhdl/files/common/hierarchy.vhd" :line 1279)
			(:type nil :desc "m_axis_lch_tdata      <= output_reg_l(to_integer(unsigned(inputs.bw_counter_l)));" :file "vhdl/files/common/hierarchy.vhd" :line 1274)
			(:type nil :desc "signal idx_r_bram : unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1223)
			(:type nil :desc "signal idx_r      : unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1222)
			(:type nil :desc "signal idx_l_bram : unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1221)
			(:type nil :desc "signal idx_l      : unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1220)
			(:type nil :desc "signal idx                        : in  unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1154)
			(:type nil :desc "bram_pointer_position <= std_logic_vector(unsigned(bram_pointer_position) + (resize(read_size, 32) sll 3));" :file "vhdl/files/common/hierarchy.vhd" :line 1137)
			(:type nil :desc "signal read_size             : in    unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1132)
			(:type nil :desc "signal idx_bram              : out unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1114)
			(:type nil :desc "signal idx                   : out unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1113)
			(:type nil :desc "signal idx_bram              : inout unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1078)
			(:type nil :desc "signal idx                   : inout unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1077)
			(:type nil :desc "signal read_size             : in    unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1076)
			(:type nil :desc "signal pattern_count_i : unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 840)
			(:type nil :desc "signal count_i         : unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 839)
			(:type nil :desc "pattern_count : out unsigned(31 downto 0)" :file "vhdl/files/common/hierarchy.vhd" :line 832)
			(:type nil :desc "count         : out unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 831)
			(:type nil :desc "fb_send_size_r <= b\"00\" & unsigned(fb_awlen_rch);" :file "vhdl/files/common/hierarchy.vhd" :line 322)
			(:type nil :desc "fb_send_size_l <= b\"00\" & unsigned(fb_awlen_lch);" :file "vhdl/files/common/hierarchy.vhd" :line 321)
			(:type nil :desc "signal buffer_size_r : unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 310)
			(:type nil :desc "signal buffer_size_l : unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 308)
			(:type nil :desc "signal pattern_len_rch      : unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 303)
			(:type nil :desc "signal pattern_len_lch      : unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 295)
			(:type nil :desc "signal read_size_r        : unsigned(15 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 287)
			(:type nil :desc "signal read_size_l        : unsigned(15 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 286)
			(:type nil :desc "signal pattern_count_rch : unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 277)
			(:type nil :desc "signal count_rch         : unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 276)
			(:type nil :desc "signal pattern_count_lch : unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 275)
			(:type nil :desc "signal count_lch         : unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 274)
			(:type nil :desc "signal fb_send_size_r        : unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 251)
			(:type nil :desc "signal fb_send_size_l        : unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 243)))
	       "fb_wr_burst_start_rch"
	       (:items nil :locs
		       ((:type nil :desc "fb_wr_burst_start => fb_wr_burst_start_rch," :file "vhdl/files/common/hierarchy.vhd" :line 576)
			(:type nil :desc "inputs.start_burst_master_r => fb_wr_burst_start_rch," :file "vhdl/files/common/hierarchy.vhd" :line 409)
			(:type nil :desc "signal fb_wr_burst_start_rch : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 245)))
	       "fb_bw_counter_rch"
	       (:items nil :locs
		       ((:type nil :desc "fb_bw_counter     => fb_bw_counter_rch," :file "vhdl/files/common/hierarchy.vhd" :line 577)
			(:type nil :desc "inputs.bw_counter_r         => fb_bw_counter_rch," :file "vhdl/files/common/hierarchy.vhd" :line 410)
			(:type nil :desc "signal fb_bw_counter_rch     : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 246)))
	       "fb_wlast_rch"
	       (:items nil :locs
		       ((:type nil :desc "fb_wlast          => fb_wlast_rch," :file "vhdl/files/common/hierarchy.vhd" :line 578)
			(:type nil :desc "inputs.wlast_r              => fb_wlast_rch," :file "vhdl/files/common/hierarchy.vhd" :line 411)
			(:type nil :desc "signal fb_wlast_rch          : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 247)))
	       "fb_reduced_burst_rch"
	       (:items nil :locs
		       ((:type nil :desc "fb_reduced_burst  => fb_reduced_burst_rch," :file "vhdl/files/common/hierarchy.vhd" :line 579)
			(:type nil :desc "inputs.short_burst_r        => fb_reduced_burst_rch," :file "vhdl/files/common/hierarchy.vhd" :line 412)
			(:type nil :desc "signal fb_reduced_burst_rch  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 248)))
	       "fb_awlen_rch"
	       (:items nil :locs
		       ((:type nil :desc "fb_awlen          => fb_awlen_rch," :file "vhdl/files/common/hierarchy.vhd" :line 580)
			(:type nil :desc "fb_send_size_r <= b\"00\" & unsigned(fb_awlen_rch);" :file "vhdl/files/common/hierarchy.vhd" :line 322)
			(:type nil :desc "signal fb_awlen_rch          : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 249)))
	       "fb_burst_done_rch"
	       (:items nil :locs
		       ((:type nil :desc "fb_burst_done     => fb_burst_done_rch," :file "vhdl/files/common/hierarchy.vhd" :line 581)
			(:type nil :desc "inputs.write_done_r         => fb_burst_done_rch," :file "vhdl/files/common/hierarchy.vhd" :line 413)
			(:type nil :desc "signal fb_burst_done_rch     : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 250)))
	       "fb_send_size_r"
	       (:items nil :locs
		       ((:type nil :desc "inputs.send_size_r          => fb_send_size_r," :file "vhdl/files/common/hierarchy.vhd" :line 414)
			(:type nil :desc "fb_send_size_r <= b\"00\" & unsigned(fb_awlen_rch);" :file "vhdl/files/common/hierarchy.vhd" :line 322)
			(:type nil :desc "signal fb_send_size_r        : unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 251)))
	       "bram_overflow_error"
	       (:items nil :locs
		       ((:type nil :desc "add_bit(bram_overflow_error, BIT_BRAM_OVERFLOW_ERR);" :file "vhdl/files/common/hierarchy.vhd" :line 2979)
			(:type nil :desc "bram_overflow_error       : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2525)
			(:type nil :desc "bram_overflow_error <= bram_overflow_error_l or bram_overflow_error_r;" :file "vhdl/files/common/hierarchy.vhd" :line 1287)
			(:type nil :desc "bram_overflow_error       : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1014)
			(:type nil :desc "bram_overflow_error       => bram_overflow_error," :file "vhdl/files/common/hierarchy.vhd" :line 453)
			(:type nil :desc "bram_overflow_error       => bram_overflow_error," :file "vhdl/files/common/hierarchy.vhd" :line 362)
			(:type nil :desc "signal bram_overflow_error       : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 254)))
	       "out_reg_underflow_error_l"
	       (:items nil :locs
		       ((:type nil :desc "add_bit(out_reg_underflow_error_l, BIT_OUT_REG_UNDERFLOW_ERR_L);" :file "vhdl/files/common/hierarchy.vhd" :line 2980)
			(:type nil :desc "out_reg_underflow_error_l : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2526)
			(:type nil :desc "out_reg_underflow_error  => out_reg_underflow_error_l," :file "vhdl/files/common/hierarchy.vhd" :line 1465)
			(:type nil :desc "out_reg_underflow_error  => out_reg_underflow_error_l," :file "vhdl/files/common/hierarchy.vhd" :line 1454)
			(:type nil :desc "out_reg_underflow_error_l : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1015)
			(:type nil :desc "out_reg_underflow_error_l => out_reg_underflow_error_l," :file "vhdl/files/common/hierarchy.vhd" :line 454)
			(:type nil :desc "out_reg_underflow_error_l => out_reg_underflow_error_l," :file "vhdl/files/common/hierarchy.vhd" :line 363)
			(:type nil :desc "signal out_reg_underflow_error_l : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 255)))
	       "out_reg_overflow_error_l"
	       (:items nil :locs
		       ((:type nil :desc "add_bit(out_reg_overflow_error_l, BIT_OUT_REG_OVERFLOW_ERR_L);" :file "vhdl/files/common/hierarchy.vhd" :line 2981)
			(:type nil :desc "out_reg_overflow_error_l  : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2527)
			(:type nil :desc "out_reg_overflow_error   => out_reg_overflow_error_l" :file "vhdl/files/common/hierarchy.vhd" :line 1466)
			(:type nil :desc "out_reg_overflow_error   => out_reg_overflow_error_l" :file "vhdl/files/common/hierarchy.vhd" :line 1455)
			(:type nil :desc "out_reg_overflow_error_l  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1016)
			(:type nil :desc "out_reg_overflow_error_l  => out_reg_overflow_error_l," :file "vhdl/files/common/hierarchy.vhd" :line 455)
			(:type nil :desc "out_reg_overflow_error_l  => out_reg_overflow_error_l," :file "vhdl/files/common/hierarchy.vhd" :line 364)
			(:type nil :desc "signal out_reg_overflow_error_l  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 256)))
	       "out_reg_underflow_error_r"
	       (:items nil :locs
		       ((:type nil :desc "add_bit(out_reg_underflow_error_r, BIT_OUT_REG_UNDERFLOW_ERR_R);" :file "vhdl/files/common/hierarchy.vhd" :line 2982)
			(:type nil :desc "out_reg_underflow_error_r : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2528)
			(:type nil :desc "out_reg_underflow_error  => out_reg_underflow_error_r," :file "vhdl/files/common/hierarchy.vhd" :line 1492)
			(:type nil :desc "out_reg_underflow_error  => out_reg_underflow_error_r," :file "vhdl/files/common/hierarchy.vhd" :line 1481)
			(:type nil :desc "out_reg_underflow_error_r : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1017)
			(:type nil :desc "out_reg_underflow_error_r => out_reg_underflow_error_r," :file "vhdl/files/common/hierarchy.vhd" :line 456)
			(:type nil :desc "out_reg_underflow_error_r => out_reg_underflow_error_r," :file "vhdl/files/common/hierarchy.vhd" :line 365)
			(:type nil :desc "signal out_reg_underflow_error_r : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 257)))
	       "out_reg_overflow_error_r"
	       (:items nil :locs
		       ((:type nil :desc "add_bit(out_reg_overflow_error_r, BIT_OUT_REG_OVERFLOW_ERR_R);" :file "vhdl/files/common/hierarchy.vhd" :line 2983)
			(:type nil :desc "out_reg_overflow_error_r  : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2529)
			(:type nil :desc "out_reg_overflow_error   => out_reg_overflow_error_r" :file "vhdl/files/common/hierarchy.vhd" :line 1493)
			(:type nil :desc "out_reg_overflow_error   => out_reg_overflow_error_r" :file "vhdl/files/common/hierarchy.vhd" :line 1482)
			(:type nil :desc "out_reg_overflow_error_r  : out std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 1018)
			(:type nil :desc "out_reg_overflow_error_r  => out_reg_overflow_error_r" :file "vhdl/files/common/hierarchy.vhd" :line 457)
			(:type nil :desc "out_reg_overflow_error_r  => out_reg_overflow_error_r," :file "vhdl/files/common/hierarchy.vhd" :line 366)
			(:type nil :desc "signal out_reg_overflow_error_r  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 258)))
	       "transaction_error"
	       (:items nil :locs
		       ((:type nil :desc "transaction_error <= read_resp_error or write_resp_error;" :file "vhdl/files/common/hierarchy.vhd" :line 3323)
			(:type nil :desc "transaction_error : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3097)
			(:type nil :desc "add_bit(transaction_error, BIT_AXI_LITE_MASTER_ERR);" :file "vhdl/files/common/hierarchy.vhd" :line 2978)
			(:type nil :desc "transaction_error : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2517)
			(:type nil :desc "transaction_error => transaction_error," :file "vhdl/files/common/hierarchy.vhd" :line 661)
			(:type nil :desc "transaction_error => transaction_error," :file "vhdl/files/common/hierarchy.vhd" :line 353)
			(:type nil :desc "signal transaction_error : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 261)))
	       "write_request"
	       (:items nil :locs
		       ((:type nil :desc "if (write_request = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3225)
			(:type nil :desc "elsif (write_request = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3212)
			(:type nil :desc "if (write_request = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3197)
			(:type nil :desc "if (write_request = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3181)
			(:type nil :desc "write_request : in  std_logic                     := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3099)
			(:type nil :desc "write_request <= BIT_WRITE_REQUEST;" :file "vhdl/files/common/hierarchy.vhd" :line 3071)
			(:type nil :desc "write_request <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3065)
			(:type nil :desc "if (write_request) then" :file "vhdl/files/common/hierarchy.vhd" :line 2948)
			(:type nil :desc "write_request : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2507)
			(:type nil :desc "write_request => write_request," :file "vhdl/files/common/hierarchy.vhd" :line 664)
			(:type nil :desc "write_request => write_request," :file "vhdl/files/common/hierarchy.vhd" :line 343)
			(:type nil :desc "signal write_request : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 263)))
	       "write_data"
	       (:items nil :locs
		       ((:type nil :desc "axi_wdata <= write_data;" :file "vhdl/files/common/hierarchy.vhd" :line 3226)
			(:type nil :desc "write_data    : in  std_logic_vector(31 downto 0) := x\"0000_0000\";" :file "vhdl/files/common/hierarchy.vhd" :line 3100)
			(:type nil :desc "write_data    <= master_lite_wr_data_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 3070)
			(:type nil :desc "write_data    <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 3064)
			(:type nil :desc "write_data    : out std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2508)
			(:type nil :desc "write_data    => write_data," :file "vhdl/files/common/hierarchy.vhd" :line 665)
			(:type nil :desc "write_data    => write_data," :file "vhdl/files/common/hierarchy.vhd" :line 344)
			(:type nil :desc "signal write_data    : std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 264)))
	       "write_address"
	       (:items nil :locs
		       ((:type nil :desc "axi_awaddr <= write_address;" :file "vhdl/files/common/hierarchy.vhd" :line 3213)
			(:type nil :desc "write_address : in  std_logic_vector(31 downto 0) := x\"0000_0000\";" :file "vhdl/files/common/hierarchy.vhd" :line 3101)
			(:type nil :desc "write_address <= master_lite_wr_add_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 3069)
			(:type nil :desc "write_address <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 3063)
			(:type nil :desc "write_address : out std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2509)
			(:type nil :desc "write_address => write_address," :file "vhdl/files/common/hierarchy.vhd" :line 666)
			(:type nil :desc "write_address => write_address," :file "vhdl/files/common/hierarchy.vhd" :line 345)
			(:type nil :desc "signal write_address : std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 265)))
	       "write_done"
	       (:items nil :locs
		       ((:type nil :desc "write_done      <= axi_bready and m_axi_bvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 3169)
			(:type nil :desc "write_done    : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3102)
			(:type nil :desc "if (write_done) then" :file "vhdl/files/common/hierarchy.vhd" :line 2952)
			(:type nil :desc "write_done    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2510)
			(:type nil :desc "write_done <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2414)
			(:type nil :desc "write_done <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2412)
			(:type nil :desc "if (write_done = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2411)
			(:type nil :desc "write_done <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2403)
			(:type nil :desc "elsif (write_done = '1' and state = WRITING_TO_MEM) then" :file "vhdl/files/common/hierarchy.vhd" :line 2251)
			(:type nil :desc "if (write_done = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2016)
			(:type nil :desc "if (write_done = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2010)
			(:type nil :desc "fb_burst_done     <= write_done when (state = WRITING_TO_MEM) else '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1933)
			(:type nil :desc "signal write_done                : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1846)
			(:type nil :desc "write_done            => inputs.write_done_r," :file "vhdl/files/common/hierarchy.vhd" :line 1438)
			(:type nil :desc "write_done            => inputs.write_done_l," :file "vhdl/files/common/hierarchy.vhd" :line 1419)
			(:type nil :desc "if (write_done = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1136)
			(:type nil :desc "signal write_done            : in    std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1131)
			(:type nil :desc "write_done    => write_done," :file "vhdl/files/common/hierarchy.vhd" :line 667)
			(:type nil :desc "write_done    => write_done," :file "vhdl/files/common/hierarchy.vhd" :line 346)
			(:type nil :desc "signal write_done    : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 266)))
	       "read_request"
	       (:items nil :locs
		       ((:type nil :desc "if (read_request = '1' or reading = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3302)
			(:type nil :desc "elsif (read_request = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3288)
			(:type nil :desc "read_request    : in  std_logic                     := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3104)
			(:type nil :desc "read_request  <= BIT_READ_REQUEST;" :file "vhdl/files/common/hierarchy.vhd" :line 3073)
			(:type nil :desc "read_request  <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3067)
			(:type nil :desc "if (read_request) then" :file "vhdl/files/common/hierarchy.vhd" :line 2940)
			(:type nil :desc "read_request    : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2512)
			(:type nil :desc "read_request    => read_request," :file "vhdl/files/common/hierarchy.vhd" :line 670)
			(:type nil :desc "read_request    => read_request," :file "vhdl/files/common/hierarchy.vhd" :line 348)
			(:type nil :desc "signal read_request    : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 268)))
	       "read_address"
	       (:items nil :locs
		       ((:type nil :desc "axi_araddr <= read_address;" :file "vhdl/files/common/hierarchy.vhd" :line 3289)
			(:type nil :desc "read_address    : in  std_logic_vector(31 downto 0) := x\"0000_0000\";" :file "vhdl/files/common/hierarchy.vhd" :line 3105)
			(:type nil :desc "read_address  <= master_lite_rd_add_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 3072)
			(:type nil :desc "read_address  <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 3066)
			(:type nil :desc "read_address    : out std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2513)
			(:type nil :desc "read_address    => read_address," :file "vhdl/files/common/hierarchy.vhd" :line 671)
			(:type nil :desc "read_address    => read_address," :file "vhdl/files/common/hierarchy.vhd" :line 349)
			(:type nil :desc "signal read_address    : std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 269)))
	       "read_data"
	       (:items nil :locs
		       ((:type nil :desc "read_data <= m_axi_rdata when (m_axi_rvalid = '1' and axi_rready = '1') else" :file "vhdl/files/common/hierarchy.vhd" :line 3166)
			(:type nil :desc "read_data       : out std_logic_vector (31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3106)
			(:type nil :desc "master_lite_rd_data_reg <= read_data;" :file "vhdl/files/common/hierarchy.vhd" :line 2992)
			(:type nil :desc "read_data       : in  std_logic_vector (31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2514)
			(:type nil :desc "read_data       => read_data," :file "vhdl/files/common/hierarchy.vhd" :line 672)
			(:type nil :desc "read_data       => read_data," :file "vhdl/files/common/hierarchy.vhd" :line 350)
			(:type nil :desc "signal read_data       : std_logic_vector (31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 270)))
	       "read_data_valid"
	       (:items nil :locs
		       ((:type nil :desc "if (read_data_valid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3312)
			(:type nil :desc "read_data_valid <= axi_rready and m_axi_rvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 3168)
			(:type nil :desc "read_data_valid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3107)
			(:type nil :desc "if (read_data_valid) then" :file "vhdl/files/common/hierarchy.vhd" :line 2944)
			(:type nil :desc "read_data_valid : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2515)
			(:type nil :desc "read_data_valid => read_data_valid," :file "vhdl/files/common/hierarchy.vhd" :line 673)
			(:type nil :desc "read_data_valid => read_data_valid," :file "vhdl/files/common/hierarchy.vhd" :line 351)
			(:type nil :desc "signal read_data_valid : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 271)))
	       "count_lch"
	       (:items nil :locs
		       ((:type nil :desc "count_lch_reg           <= std_logic_vector(count_lch);" :file "vhdl/files/common/hierarchy.vhd" :line 2987)
			(:type nil :desc "count_lch         : in unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2520)
			(:type nil :desc "count         => count_lch," :file "vhdl/files/common/hierarchy.vhd" :line 727)
			(:type nil :desc "count_lch         => count_lch," :file "vhdl/files/common/hierarchy.vhd" :line 356)
			(:type nil :desc "signal count_lch         : unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 274)))
	       "pattern_count_lch"
	       (:items nil :locs
		       ((:type nil :desc "pattern_count_lch_reg   <= std_logic_vector(pattern_count_lch);" :file "vhdl/files/common/hierarchy.vhd" :line 2988)
			(:type nil :desc "pattern_count_lch : in unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2521)
			(:type nil :desc "pattern_count => pattern_count_lch," :file "vhdl/files/common/hierarchy.vhd" :line 728)
			(:type nil :desc "pattern_count_lch => pattern_count_lch," :file "vhdl/files/common/hierarchy.vhd" :line 357)
			(:type nil :desc "signal pattern_count_lch : unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 275)))
	       "count_rch"
	       (:items nil :locs
		       ((:type nil :desc "count_rch_reg           <= std_logic_vector(count_rch);" :file "vhdl/files/common/hierarchy.vhd" :line 2989)
			(:type nil :desc "count_rch         : in unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2522)
			(:type nil :desc "count         => count_rch," :file "vhdl/files/common/hierarchy.vhd" :line 745)
			(:type nil :desc "count_rch         => count_rch," :file "vhdl/files/common/hierarchy.vhd" :line 358)
			(:type nil :desc "signal count_rch         : unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 276)))
	       "pattern_count_rch"
	       (:items nil :locs
		       ((:type nil :desc "pattern_count_rch_reg   <= std_logic_vector(pattern_count_rch);" :file "vhdl/files/common/hierarchy.vhd" :line 2990)
			(:type nil :desc "pattern_count_rch : in unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2523)
			(:type nil :desc "pattern_count => pattern_count_rch," :file "vhdl/files/common/hierarchy.vhd" :line 746)
			(:type nil :desc "pattern_count_rch => pattern_count_rch," :file "vhdl/files/common/hierarchy.vhd" :line 359)
			(:type nil :desc "signal pattern_count_rch : unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 277)))
	       "system_enable"
	       (:items nil :locs
		       ((:type nil :desc "add_out_sigH(system_enable, BIT_ENABLE);" :file "vhdl/files/common/hierarchy.vhd" :line 3012)
			(:type nil :desc "system_enable <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3010)
			(:type nil :desc "system_enable  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2498)
			(:type nil :desc "if (not system_enable) then" :file "vhdl/files/common/hierarchy.vhd" :line 1651)
			(:type nil :desc "if (system_enable) then" :file "vhdl/files/common/hierarchy.vhd" :line 1605)
			(:type nil :desc "system_enable  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1539)
			(:type nil :desc "system_enable => system_enable," :file "vhdl/files/common/hierarchy.vhd" :line 788)
			(:type nil :desc "system_enable => system_enable," :file "vhdl/files/common/hierarchy.vhd" :line 762)
			(:type nil :desc "system_enable  => system_enable," :file "vhdl/files/common/hierarchy.vhd" :line 335)
			(:type nil :desc "signal system_enable      : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 280)))
	       "system_running"
	       (:items nil :locs
		       ((:type nil :desc "add_bit(system_running, BIT_RUNNING);" :file "vhdl/files/common/hierarchy.vhd" :line 2977)
			(:type nil :desc "system_running : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2499)
			(:type nil :desc "system_running <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1604)
			(:type nil :desc "system_running   <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 1599)
			(:type nil :desc "system_running <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1586)
			(:type nil :desc "system_running : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1540)
			(:type nil :desc "system_running => system_running_rch" :file "vhdl/files/common/hierarchy.vhd" :line 803)
			(:type nil :desc "system_running => system_running_lch" :file "vhdl/files/common/hierarchy.vhd" :line 778)
			(:type nil :desc "system_running => system_running," :file "vhdl/files/common/hierarchy.vhd" :line 336)
			(:type nil :desc "system_running <= system_running_lch or system_running_rch;" :file "vhdl/files/common/hierarchy.vhd" :line 323)
			(:type nil :desc "signal system_running     : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 281)))
	       "system_running_lch"
	       (:items nil :locs
		       ((:type nil :desc "system_running => system_running_lch" :file "vhdl/files/common/hierarchy.vhd" :line 778)
			(:type nil :desc "system_running <= system_running_lch or system_running_rch;" :file "vhdl/files/common/hierarchy.vhd" :line 323)
			(:type nil :desc "signal system_running_lch : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 282)))
	       "system_running_rch"
	       (:items nil :locs
		       ((:type nil :desc "system_running => system_running_rch" :file "vhdl/files/common/hierarchy.vhd" :line 803)
			(:type nil :desc "system_running <= system_running_lch or system_running_rch;" :file "vhdl/files/common/hierarchy.vhd" :line 323)
			(:type nil :desc "signal system_running_rch : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 283)))
	       "conv_op_lch"
	       (:items nil :locs
		       ((:type nil :desc "add_bit(BIT_CONV_OP_L, conv_op_lch);" :file "vhdl/files/common/hierarchy.vhd" :line 3050)
			(:type nil :desc "conv_op_lch <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3045)
			(:type nil :desc "conv_op_lch : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2501)
			(:type nil :desc "conv_op  => conv_op_lch," :file "vhdl/files/common/hierarchy.vhd" :line 764)
			(:type nil :desc "conv_op_lch    => conv_op_lch," :file "vhdl/files/common/hierarchy.vhd" :line 337)
			(:type nil :desc "signal conv_op_lch        : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 284)))
	       "conv_op_rch"
	       (:items nil :locs
		       ((:type nil :desc "add_bit(BIT_CONV_OP_R, conv_op_rch);" :file "vhdl/files/common/hierarchy.vhd" :line 3051)
			(:type nil :desc "conv_op_rch <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3046)
			(:type nil :desc "conv_op_rch : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2502)
			(:type nil :desc "conv_op          => conv_op_rch," :file "vhdl/files/common/hierarchy.vhd" :line 790)
			(:type nil :desc "conv_op_rch    => conv_op_rch," :file "vhdl/files/common/hierarchy.vhd" :line 338)
			(:type nil :desc "signal conv_op_rch        : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 285)))
	       "read_size_l"
	       (:items nil :locs
		       ((:type nil :desc "read_size_l <= unsigned(mm2s_size_reg(15 downto 0));" :file "vhdl/files/common/hierarchy.vhd" :line 3052)
			(:type nil :desc "read_size_l <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 3047)
			(:type nil :desc "read_size_l : out unsigned(15 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2503)
			(:type nil :desc "read_size   => read_size_l," :file "vhdl/files/common/hierarchy.vhd" :line 775)
			(:type nil :desc "read_size_l    => read_size_l," :file "vhdl/files/common/hierarchy.vhd" :line 339)
			(:type nil :desc "signal read_size_l        : unsigned(15 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 286)))
	       "read_size_r"
	       (:items nil :locs
		       ((:type nil :desc "read_size_r <= unsigned(mm2s_size_reg(31 downto 16));" :file "vhdl/files/common/hierarchy.vhd" :line 3053)
			(:type nil :desc "read_size_r <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 3048)
			(:type nil :desc "read_size_r : out unsigned(15 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2504)
			(:type nil :desc "read_size   => read_size_r," :file "vhdl/files/common/hierarchy.vhd" :line 800)
			(:type nil :desc "read_size_r    => read_size_r," :file "vhdl/files/common/hierarchy.vhd" :line 340)
			(:type nil :desc "signal read_size_r        : unsigned(15 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 287)))
	       "conv_req_lch"
	       (:items nil :locs
		       ((:type nil :desc "conv_req => conv_req_lch," :file "vhdl/files/common/hierarchy.vhd" :line 765)
			(:type nil :desc "conv_req       => conv_req_lch," :file "vhdl/files/common/hierarchy.vhd" :line 477)
			(:type nil :desc "signal conv_req_lch         : conversion_req_t;" :file "vhdl/files/common/hierarchy.vhd" :line 291)))
	       "conversion_req_t"
	       (:items nil :locs
		       ((:type nil :desc "conv_req   : in  conversion_req_t;" :file "vhdl/files/common/hierarchy.vhd" :line 1683)
			(:type nil :desc "conv_req       : out conversion_req_t;" :file "vhdl/files/common/hierarchy.vhd" :line 1543)
			(:type nil :desc "signal conv_req_rch         : conversion_req_t;" :file "vhdl/files/common/hierarchy.vhd" :line 299)
			(:type nil :desc "signal conv_req_lch         : conversion_req_t;" :file "vhdl/files/common/hierarchy.vhd" :line 291)))
	       "conv_rsp_lch"
	       (:items nil :locs
		       ((:type nil :desc "conv_rsp => conv_rsp_lch," :file "vhdl/files/common/hierarchy.vhd" :line 766)
			(:type nil :desc "conv_rsp       => conv_rsp_lch," :file "vhdl/files/common/hierarchy.vhd" :line 478)
			(:type nil :desc "signal conv_rsp_lch         : conversion_rsp_t;" :file "vhdl/files/common/hierarchy.vhd" :line 292)))
	       "conversion_rsp_t"
	       (:items nil :locs
		       ((:type nil :desc "conv_rsp   : out conversion_rsp_t;" :file "vhdl/files/common/hierarchy.vhd" :line 1684)
			(:type nil :desc "conv_rsp       : in  conversion_rsp_t;" :file "vhdl/files/common/hierarchy.vhd" :line 1544)
			(:type nil :desc "signal conv_rsp_rch         : conversion_rsp_t;" :file "vhdl/files/common/hierarchy.vhd" :line 300)
			(:type nil :desc "signal conv_rsp_lch         : conversion_rsp_t;" :file "vhdl/files/common/hierarchy.vhd" :line 292)))
	       "internal_error_lch"
	       (:items nil :locs
		       ((:type nil :desc "internal_error => internal_error_lch," :file "vhdl/files/common/hierarchy.vhd" :line 777)
			(:type nil :desc "internal_error => internal_error_lch," :file "vhdl/files/common/hierarchy.vhd" :line 479)
			(:type nil :desc "signal internal_error_lch   : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 293)))
	       "pattern_req_lch"
	       (:items nil :locs
		       ((:type nil :desc "pattern_req      => pattern_req_lch," :file "vhdl/files/common/hierarchy.vhd" :line 768)
			(:type nil :desc "pattern_req      => pattern_req_lch," :file "vhdl/files/common/hierarchy.vhd" :line 488)
			(:type nil :desc "signal pattern_req_lch      : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 294)))
	       "pattern_len_lch"
	       (:items nil :locs
		       ((:type nil :desc "pattern_len      => pattern_len_lch," :file "vhdl/files/common/hierarchy.vhd" :line 769)
			(:type nil :desc "pattern_len      => pattern_len_lch," :file "vhdl/files/common/hierarchy.vhd" :line 489)
			(:type nil :desc "signal pattern_len_lch      : unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 295)))
	       "pattern_finished_lch"
	       (:items nil :locs
		       ((:type nil :desc "pattern_finished => pattern_finished_lch," :file "vhdl/files/common/hierarchy.vhd" :line 770)
			(:type nil :desc "pattern_finished => pattern_finished_lch," :file "vhdl/files/common/hierarchy.vhd" :line 490)
			(:type nil :desc "signal pattern_finished_lch : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 296)))
	       "pattern_tlast_lch"
	       (:items nil :locs
		       ((:type nil :desc "pattern_tlast    => pattern_tlast_lch," :file "vhdl/files/common/hierarchy.vhd" :line 771)
			(:type nil :desc "pattern_tlast    => pattern_tlast_lch," :file "vhdl/files/common/hierarchy.vhd" :line 491)
			(:type nil :desc "signal pattern_tlast_lch    : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 297)))
	       "conv_req_rch"
	       (:items nil :locs
		       ((:type nil :desc "conv_req         => conv_req_rch," :file "vhdl/files/common/hierarchy.vhd" :line 791)
			(:type nil :desc "conv_req       => conv_req_rch," :file "vhdl/files/common/hierarchy.vhd" :line 572)
			(:type nil :desc "signal conv_req_rch         : conversion_req_t;" :file "vhdl/files/common/hierarchy.vhd" :line 299)))
	       "conv_rsp_rch"
	       (:items nil :locs
		       ((:type nil :desc "conv_rsp         => conv_rsp_rch," :file "vhdl/files/common/hierarchy.vhd" :line 792)
			(:type nil :desc "conv_rsp       => conv_rsp_rch," :file "vhdl/files/common/hierarchy.vhd" :line 573)
			(:type nil :desc "signal conv_rsp_rch         : conversion_rsp_t;" :file "vhdl/files/common/hierarchy.vhd" :line 300)))
	       "internal_error_rch"
	       (:items nil :locs
		       ((:type nil :desc "internal_error => internal_error_rch," :file "vhdl/files/common/hierarchy.vhd" :line 802)
			(:type nil :desc "internal_error => internal_error_rch," :file "vhdl/files/common/hierarchy.vhd" :line 574)
			(:type nil :desc "signal internal_error_rch   : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 301)))
	       "pattern_req_rch"
	       (:items nil :locs
		       ((:type nil :desc "pattern_req      => pattern_req_rch," :file "vhdl/files/common/hierarchy.vhd" :line 793)
			(:type nil :desc "pattern_req      => pattern_req_rch," :file "vhdl/files/common/hierarchy.vhd" :line 583)
			(:type nil :desc "signal pattern_req_rch      : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 302)))
	       "pattern_len_rch"
	       (:items nil :locs
		       ((:type nil :desc "pattern_len      => pattern_len_rch," :file "vhdl/files/common/hierarchy.vhd" :line 794)
			(:type nil :desc "pattern_len      => pattern_len_rch," :file "vhdl/files/common/hierarchy.vhd" :line 584)
			(:type nil :desc "signal pattern_len_rch      : unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 303)))
	       "pattern_finished_rch"
	       (:items nil :locs
		       ((:type nil :desc "pattern_finished => pattern_finished_rch," :file "vhdl/files/common/hierarchy.vhd" :line 795)
			(:type nil :desc "pattern_finished => pattern_finished_rch," :file "vhdl/files/common/hierarchy.vhd" :line 585)
			(:type nil :desc "signal pattern_finished_rch : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 304)))
	       "pattern_tlast_rch"
	       (:items nil :locs
		       ((:type nil :desc "pattern_tlast    => pattern_tlast_rch," :file "vhdl/files/common/hierarchy.vhd" :line 796)
			(:type nil :desc "pattern_tlast    => pattern_tlast_rch," :file "vhdl/files/common/hierarchy.vhd" :line 586)
			(:type nil :desc "signal pattern_tlast_rch    : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 305)))
	       "buffer_size_l"
	       (:items nil :locs
		       ((:type nil :desc "outputs.buffer_size_l <= bram_pointer_l.tail - bram_pointer_l.head;" :file "vhdl/files/common/hierarchy.vhd" :line 1272)
			(:type nil :desc "buffer_size => buffer_size_l," :file "vhdl/files/common/hierarchy.vhd" :line 773)
			(:type nil :desc "outputs.buffer_size_l => buffer_size_l," :file "vhdl/files/common/hierarchy.vhd" :line 416)
			(:type nil :desc "signal buffer_size_l : unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 308)))
	       "bram_ptr_l"
	       (:items nil :locs
		       ((:type nil :desc "outputs.bram_ptr_l    <= bram_ptr_pos_l;" :file "vhdl/files/common/hierarchy.vhd" :line 1273)
			(:type nil :desc "bram_ptr    => bram_ptr_l," :file "vhdl/files/common/hierarchy.vhd" :line 774)
			(:type nil :desc "outputs.bram_ptr_l    => bram_ptr_l," :file "vhdl/files/common/hierarchy.vhd" :line 417)
			(:type nil :desc "signal bram_ptr_l    : std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 309)))
	       "buffer_size_r"
	       (:items nil :locs
		       ((:type nil :desc "outputs.buffer_size_r <= bram_pointer_r.tail - bram_pointer_r.head;" :file "vhdl/files/common/hierarchy.vhd" :line 1277)
			(:type nil :desc "buffer_size => buffer_size_r," :file "vhdl/files/common/hierarchy.vhd" :line 798)
			(:type nil :desc "outputs.buffer_size_r => buffer_size_r," :file "vhdl/files/common/hierarchy.vhd" :line 418)
			(:type nil :desc "signal buffer_size_r : unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 310)))
	       "bram_ptr_r"
	       (:items nil :locs
		       ((:type nil :desc "outputs.bram_ptr_r    <= bram_ptr_pos_r;" :file "vhdl/files/common/hierarchy.vhd" :line 1278)
			(:type nil :desc "bram_ptr    => bram_ptr_r," :file "vhdl/files/common/hierarchy.vhd" :line 799)
			(:type nil :desc "outputs.bram_ptr_r    => bram_ptr_r," :file "vhdl/files/common/hierarchy.vhd" :line 419)
			(:type nil :desc "signal bram_ptr_r    : std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 311)))
	       "clk_fs"
	       (:items nil :locs
		       ((:type nil :desc "clk_fs         : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1537)
			(:type nil :desc "clk_fs_ff   <= clk_fs;" :file "vhdl/files/common/hierarchy.vhd" :line 950)
			(:type nil :desc "clk_fs      : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 931)
			(:type nil :desc "clk_fs        => clk_fs_sync," :file "vhdl/files/common/hierarchy.vhd" :line 786)
			(:type nil :desc "clk_fs        => clk_fs_sync," :file "vhdl/files/common/hierarchy.vhd" :line 760)
			(:type nil :desc "clk_fs      => '0'," :file "vhdl/files/common/hierarchy.vhd" :line 716)
			(:type nil :desc "clk_out    => clk_fs" :file "vhdl/files/common/hierarchy.vhd" :line 707)
			(:type nil :desc "signal clk_fs      : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 314)))
	       "clk_fs_sync"
	       (:items nil :locs
		       ((:type nil :desc "clk_fs_sync <= clk_fs_ff;" :file "vhdl/files/common/hierarchy.vhd" :line 951)
			(:type nil :desc "clk_fs_sync <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 947)
			(:type nil :desc "clk_fs_sync : out std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 932)
			(:type nil :desc "clk_fs        => clk_fs_sync," :file "vhdl/files/common/hierarchy.vhd" :line 786)
			(:type nil :desc "clk_fs        => clk_fs_sync," :file "vhdl/files/common/hierarchy.vhd" :line 760)
			(:type nil :desc "clk_fs_sync => clk_fs_sync" :file "vhdl/files/common/hierarchy.vhd" :line 717)
			(:type nil :desc "signal clk_fs_sync : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 315)))
	       "I_AXI_LITE_REGS"
	       (:items nil :locs
		       ((:type nil :desc "I_AXI_LITE_REGS : entity xil_defaultlib.axi_lite_regs" :file "vhdl/files/common/hierarchy.vhd" :line 326)))
	       "axi_lite_regs"
	       (:items nil :locs
		       ((:type nil :desc "architecture RTL of axi_lite_regs is" :file "vhdl/files/common/hierarchy.vhd" :line 2558)
			(:type nil :desc "end axi_lite_regs;" :file "vhdl/files/common/hierarchy.vhd" :line 2555)
			(:type nil :desc "entity axi_lite_regs is" :file "vhdl/files/common/hierarchy.vhd" :line 2491)
			(:type nil :desc "I_AXI_LITE_REGS : entity xil_defaultlib.axi_lite_regs" :file "vhdl/files/common/hierarchy.vhd" :line 326)))
	       "I_INPUT_BUFFER"
	       (:items nil :locs
		       ((:type nil :desc "I_INPUT_BUFFER : entity xil_defaultlib.input_buffer" :file "vhdl/files/common/hierarchy.vhd" :line 392)))
	       "input_buffer"
	       (:items nil :locs
		       ((:type nil :desc "architecture RTL of input_buffer is" :file "vhdl/files/common/hierarchy.vhd" :line 1024)
			(:type nil :desc "end input_buffer;" :file "vhdl/files/common/hierarchy.vhd" :line 1020)
			(:type nil :desc "entity input_buffer is" :file "vhdl/files/common/hierarchy.vhd" :line 968)
			(:type nil :desc "I_INPUT_BUFFER : entity xil_defaultlib.input_buffer" :file "vhdl/files/common/hierarchy.vhd" :line 392)))
	       "C_M_AXI_BURST_LEN"
	       (:items nil :locs
		       ((:type nil :desc "wr_burst_size             <= std_logic_vector (to_unsigned(C_M_AXI_BURST_LEN, 8));" :file "vhdl/files/common/hierarchy.vhd" :line 2225)
			(:type nil :desc "burst_wr_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_wr_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2224)
			(:type nil :desc "rd_burst_size             <= std_logic_vector(to_unsigned(C_M_AXI_BURST_LEN, 8));" :file "vhdl/files/common/hierarchy.vhd" :line 2091)
			(:type nil :desc "burst_rd_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_rd_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2090)
			(:type nil :desc "'1'           when ((write_start = '1') and (unsigned(burst_write_counter) <= C_M_AXI_BURST_LEN-1)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1920)
			(:type nil :desc "'1'           when (read_start = '1' and (unsigned(burst_read_counter) <= C_M_AXI_BURST_LEN-1)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1905)
			(:type nil :desc "C_M_AXI_BURST_LEN    : integer := 256;" :file "vhdl/files/common/hierarchy.vhd" :line 1671)
			(:type nil :desc "C_M_AXI_BURST_LEN     : integer                       := C_M_AXI_BURST_LEN;" :file "vhdl/files/common/hierarchy.vhd" :line 970)
			(:type nil :desc "C_M_AXI_BURST_LEN    => C_M_AXI_BURST_LEN," :file "vhdl/files/common/hierarchy.vhd" :line 559)
			(:type nil :desc "C_M_AXI_BURST_LEN    => C_M_AXI_BURST_LEN," :file "vhdl/files/common/hierarchy.vhd" :line 464)
			(:type nil :desc "C_M_AXI_BURST_LEN     => C_M_AXI_BURST_LEN," :file "vhdl/files/common/hierarchy.vhd" :line 394)))
	       "LEFT_CH_BASE_ADDRESS"
	       (:items nil :locs
		       ((:type nil :desc "CH_BASE_ADDRESS       => LEFT_CH_BASE_ADDRESS," :file "vhdl/files/common/hierarchy.vhd" :line 1414)
			(:type nil :desc "LEFT_CH_BASE_ADDRESS  : std_logic_vector(31 downto 0) := LEFT_CH_ST_BASE_ADDRESS;" :file "vhdl/files/common/hierarchy.vhd" :line 971)
			(:type nil :desc "LEFT_CH_BASE_ADDRESS  => LEFT_CH_ST_BASE_ADDRESS," :file "vhdl/files/common/hierarchy.vhd" :line 395)))
	       "LEFT_CH_ST_BASE_ADDRESS"
	       (:items nil :locs
		       ((:type nil :desc "LEFT_CH_BASE_ADDRESS  : std_logic_vector(31 downto 0) := LEFT_CH_ST_BASE_ADDRESS;" :file "vhdl/files/common/hierarchy.vhd" :line 971)
			(:type nil :desc "LEFT_CH_BASE_ADDRESS  => LEFT_CH_ST_BASE_ADDRESS," :file "vhdl/files/common/hierarchy.vhd" :line 395)))
	       "RIGHT_CH_BASE_ADDRESS"
	       (:items nil :locs
		       ((:type nil :desc "CH_BASE_ADDRESS       => RIGHT_CH_BASE_ADDRESS," :file "vhdl/files/common/hierarchy.vhd" :line 1433)
			(:type nil :desc "RIGHT_CH_BASE_ADDRESS : std_logic_vector(31 downto 0) := RIGHT_CH_ST_BASE_ADDRESS" :file "vhdl/files/common/hierarchy.vhd" :line 972)
			(:type nil :desc "RIGHT_CH_BASE_ADDRESS => RIGHT_CH_ST_BASE_ADDRESS" :file "vhdl/files/common/hierarchy.vhd" :line 396)))
	       "RIGHT_CH_ST_BASE_ADDRESS"
	       (:items nil :locs
		       ((:type nil :desc "RIGHT_CH_BASE_ADDRESS : std_logic_vector(31 downto 0) := RIGHT_CH_ST_BASE_ADDRESS" :file "vhdl/files/common/hierarchy.vhd" :line 972)
			(:type nil :desc "RIGHT_CH_BASE_ADDRESS => RIGHT_CH_ST_BASE_ADDRESS" :file "vhdl/files/common/hierarchy.vhd" :line 396)))
	       "inputs"
	       (:items nil :locs
		       ((:type nil :desc "read_size             => inputs.send_size_r," :file "vhdl/files/common/hierarchy.vhd" :line 1439)
			(:type nil :desc "write_done            => inputs.write_done_r," :file "vhdl/files/common/hierarchy.vhd" :line 1438)
			(:type nil :desc "read_size             => inputs.send_size_l," :file "vhdl/files/common/hierarchy.vhd" :line 1420)
			(:type nil :desc "write_done            => inputs.write_done_l," :file "vhdl/files/common/hierarchy.vhd" :line 1419)
			(:type nil :desc "read_size             => inputs.send_size_r," :file "vhdl/files/common/hierarchy.vhd" :line 1395)
			(:type nil :desc "wlast                 => inputs.wlast_r," :file "vhdl/files/common/hierarchy.vhd" :line 1394)
			(:type nil :desc "start_burst_master    => inputs.start_burst_master_r," :file "vhdl/files/common/hierarchy.vhd" :line 1393)
			(:type nil :desc "read_size             => inputs.send_size_l," :file "vhdl/files/common/hierarchy.vhd" :line 1365)
			(:type nil :desc "wlast                 => inputs.wlast_l," :file "vhdl/files/common/hierarchy.vhd" :line 1364)
			(:type nil :desc "start_burst_master    => inputs.start_burst_master_l," :file "vhdl/files/common/hierarchy.vhd" :line 1363)
			(:type nil :desc "m_axis_rch_tdata      <= output_reg_r(to_integer(unsigned(inputs.bw_counter_r)));" :file "vhdl/files/common/hierarchy.vhd" :line 1279)
			(:type nil :desc "m_axis_lch_tdata      <= output_reg_l(to_integer(unsigned(inputs.bw_counter_l)));" :file "vhdl/files/common/hierarchy.vhd" :line 1274)
			(:type nil :desc "inputs     : in  input_buffer_inputs_t;" :file "vhdl/files/common/hierarchy.vhd" :line 975)
			(:type nil :desc "inputs.send_size_r          => fb_send_size_r," :file "vhdl/files/common/hierarchy.vhd" :line 414)
			(:type nil :desc "inputs.write_done_r         => fb_burst_done_rch," :file "vhdl/files/common/hierarchy.vhd" :line 413)
			(:type nil :desc "inputs.short_burst_r        => fb_reduced_burst_rch," :file "vhdl/files/common/hierarchy.vhd" :line 412)
			(:type nil :desc "inputs.wlast_r              => fb_wlast_rch," :file "vhdl/files/common/hierarchy.vhd" :line 411)
			(:type nil :desc "inputs.bw_counter_r         => fb_bw_counter_rch," :file "vhdl/files/common/hierarchy.vhd" :line 410)
			(:type nil :desc "inputs.start_burst_master_r => fb_wr_burst_start_rch," :file "vhdl/files/common/hierarchy.vhd" :line 409)
			(:type nil :desc "inputs.send_size_l          => fb_send_size_l," :file "vhdl/files/common/hierarchy.vhd" :line 407)
			(:type nil :desc "inputs.write_done_l         => fb_burst_done_lch," :file "vhdl/files/common/hierarchy.vhd" :line 406)
			(:type nil :desc "inputs.short_burst_l        => fb_reduced_burst_lch," :file "vhdl/files/common/hierarchy.vhd" :line 405)
			(:type nil :desc "inputs.wlast_l              => fb_wlast_lch," :file "vhdl/files/common/hierarchy.vhd" :line 404)
			(:type nil :desc "inputs.bw_counter_l         => fb_bw_counter_lch," :file "vhdl/files/common/hierarchy.vhd" :line 403)
			(:type nil :desc "inputs.start_burst_master_l => fb_wr_burst_start_lch," :file "vhdl/files/common/hierarchy.vhd" :line 402)))
	       "start_burst_master_l"
	       (:items nil :locs
		       ((:type nil :desc "start_burst_master    => inputs.start_burst_master_l," :file "vhdl/files/common/hierarchy.vhd" :line 1363)
			(:type nil :desc "inputs.start_burst_master_l => fb_wr_burst_start_lch," :file "vhdl/files/common/hierarchy.vhd" :line 402)))
	       "bw_counter_l"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_lch_tdata      <= output_reg_l(to_integer(unsigned(inputs.bw_counter_l)));" :file "vhdl/files/common/hierarchy.vhd" :line 1274)
			(:type nil :desc "inputs.bw_counter_l         => fb_bw_counter_lch," :file "vhdl/files/common/hierarchy.vhd" :line 403)))
	       "wlast_l"
	       (:items nil :locs
		       ((:type nil :desc "wlast                 => inputs.wlast_l," :file "vhdl/files/common/hierarchy.vhd" :line 1364)
			(:type nil :desc "inputs.wlast_l              => fb_wlast_lch," :file "vhdl/files/common/hierarchy.vhd" :line 404)))
	       "short_burst_l"
	       (:items nil :locs
		       ((:type nil :desc "inputs.short_burst_l        => fb_reduced_burst_lch," :file "vhdl/files/common/hierarchy.vhd" :line 405)))
	       "write_done_l"
	       (:items nil :locs
		       ((:type nil :desc "write_done            => inputs.write_done_l," :file "vhdl/files/common/hierarchy.vhd" :line 1419)
			(:type nil :desc "inputs.write_done_l         => fb_burst_done_lch," :file "vhdl/files/common/hierarchy.vhd" :line 406)))
	       "send_size_l"
	       (:items nil :locs
		       ((:type nil :desc "read_size             => inputs.send_size_l," :file "vhdl/files/common/hierarchy.vhd" :line 1420)
			(:type nil :desc "read_size             => inputs.send_size_l," :file "vhdl/files/common/hierarchy.vhd" :line 1365)
			(:type nil :desc "inputs.send_size_l          => fb_send_size_l," :file "vhdl/files/common/hierarchy.vhd" :line 407)))
	       "start_burst_master_r"
	       (:items nil :locs
		       ((:type nil :desc "start_burst_master    => inputs.start_burst_master_r," :file "vhdl/files/common/hierarchy.vhd" :line 1393)
			(:type nil :desc "inputs.start_burst_master_r => fb_wr_burst_start_rch," :file "vhdl/files/common/hierarchy.vhd" :line 409)))
	       "bw_counter_r"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_rch_tdata      <= output_reg_r(to_integer(unsigned(inputs.bw_counter_r)));" :file "vhdl/files/common/hierarchy.vhd" :line 1279)
			(:type nil :desc "inputs.bw_counter_r         => fb_bw_counter_rch," :file "vhdl/files/common/hierarchy.vhd" :line 410)))
	       "wlast_r"
	       (:items nil :locs
		       ((:type nil :desc "wlast                 => inputs.wlast_r," :file "vhdl/files/common/hierarchy.vhd" :line 1394)
			(:type nil :desc "inputs.wlast_r              => fb_wlast_rch," :file "vhdl/files/common/hierarchy.vhd" :line 411)))
	       "short_burst_r"
	       (:items nil :locs
		       ((:type nil :desc "inputs.short_burst_r        => fb_reduced_burst_rch," :file "vhdl/files/common/hierarchy.vhd" :line 412)))
	       "write_done_r"
	       (:items nil :locs
		       ((:type nil :desc "write_done            => inputs.write_done_r," :file "vhdl/files/common/hierarchy.vhd" :line 1438)
			(:type nil :desc "inputs.write_done_r         => fb_burst_done_rch," :file "vhdl/files/common/hierarchy.vhd" :line 413)))
	       "send_size_r"
	       (:items nil :locs
		       ((:type nil :desc "read_size             => inputs.send_size_r," :file "vhdl/files/common/hierarchy.vhd" :line 1439)
			(:type nil :desc "read_size             => inputs.send_size_r," :file "vhdl/files/common/hierarchy.vhd" :line 1395)
			(:type nil :desc "inputs.send_size_r          => fb_send_size_r," :file "vhdl/files/common/hierarchy.vhd" :line 414)))
	       "outputs"
	       (:items nil :locs
		       ((:type nil :desc "outputs.bram_ptr_r    <= bram_ptr_pos_r;" :file "vhdl/files/common/hierarchy.vhd" :line 1278)
			(:type nil :desc "outputs.buffer_size_r <= bram_pointer_r.tail - bram_pointer_r.head;" :file "vhdl/files/common/hierarchy.vhd" :line 1277)
			(:type nil :desc "outputs.bram_ptr_l    <= bram_ptr_pos_l;" :file "vhdl/files/common/hierarchy.vhd" :line 1273)
			(:type nil :desc "outputs.buffer_size_l <= bram_pointer_l.tail - bram_pointer_l.head;" :file "vhdl/files/common/hierarchy.vhd" :line 1272)
			(:type nil :desc "outputs    : out input_buffer_outputs_t;" :file "vhdl/files/common/hierarchy.vhd" :line 976)
			(:type nil :desc "outputs.bram_ptr_r    => bram_ptr_r," :file "vhdl/files/common/hierarchy.vhd" :line 419)
			(:type nil :desc "outputs.buffer_size_r => buffer_size_r," :file "vhdl/files/common/hierarchy.vhd" :line 418)
			(:type nil :desc "outputs.bram_ptr_l    => bram_ptr_l," :file "vhdl/files/common/hierarchy.vhd" :line 417)
			(:type nil :desc "outputs.buffer_size_l => buffer_size_l," :file "vhdl/files/common/hierarchy.vhd" :line 416)))
	       "I_CORE_CONVERTER_L"
	       (:items nil :locs
		       ((:type nil :desc "I_CORE_CONVERTER_L : entity xil_defaultlib.core_converter" :file "vhdl/files/common/hierarchy.vhd" :line 462)))
	       "core_converter"
	       (:items nil :locs
		       ((:type nil :desc "architecture RTL of core_converter is" :file "vhdl/files/common/hierarchy.vhd" :line 1767)
			(:type nil :desc "end core_converter;" :file "vhdl/files/common/hierarchy.vhd" :line 1763)
			(:type nil :desc "entity core_converter is" :file "vhdl/files/common/hierarchy.vhd" :line 1669)
			(:type nil :desc "I_CORE_CONVERTER_R : entity xil_defaultlib.core_converter" :file "vhdl/files/common/hierarchy.vhd" :line 557)
			(:type nil :desc "I_CORE_CONVERTER_L : entity xil_defaultlib.core_converter" :file "vhdl/files/common/hierarchy.vhd" :line 462)))
	       "conv_req"
	       (:items nil :locs
		       ((:type nil :desc "req_d  <= conv_req.request;" :file "vhdl/files/common/hierarchy.vhd" :line 2430)
			(:type nil :desc "burst_wr_addr <= conv_req.address;" :file "vhdl/files/common/hierarchy.vhd" :line 2250)
			(:type nil :desc "elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = S2MM) then" :file "vhdl/files/common/hierarchy.vhd" :line 2249)
			(:type nil :desc "burst_rd_addr <= conv_req.address;" :file "vhdl/files/common/hierarchy.vhd" :line 2119)
			(:type nil :desc "elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = MM2S) then" :file "vhdl/files/common/hierarchy.vhd" :line 2118)
			(:type nil :desc "transaction_rd_size <= std_logic_vector(conv_req.size);" :file "vhdl/files/common/hierarchy.vhd" :line 1981)
			(:type nil :desc "base_rd_addr        <= conv_req.address;" :file "vhdl/files/common/hierarchy.vhd" :line 1980)
			(:type nil :desc "transaction_wr_size <= std_logic_vector(conv_req.size);" :file "vhdl/files/common/hierarchy.vhd" :line 1977)
			(:type nil :desc "base_wr_addr        <= conv_req.address;" :file "vhdl/files/common/hierarchy.vhd" :line 1976)
			(:type nil :desc "if (conv_req.op_type = S2MM) then" :file "vhdl/files/common/hierarchy.vhd" :line 1974)
			(:type nil :desc "conv_req   : in  conversion_req_t;" :file "vhdl/files/common/hierarchy.vhd" :line 1683)
			(:type nil :desc "conv_req.address <= mm2s_read_ptr;" :file "vhdl/files/common/hierarchy.vhd" :line 1637)
			(:type nil :desc "conv_req.size    <= read_size(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1636)
			(:type nil :desc "conv_req.request <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 1635)
			(:type nil :desc "conv_req.op_type <= MM2S;" :file "vhdl/files/common/hierarchy.vhd" :line 1634)
			(:type nil :desc "conv_req.address <= s2mm_write_ptr;" :file "vhdl/files/common/hierarchy.vhd" :line 1619)
			(:type nil :desc "conv_req.size    <= to_unsigned(S2MM_WRITE_SIZE, 10);" :file "vhdl/files/common/hierarchy.vhd" :line 1618)
			(:type nil :desc "conv_req.request <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 1617)
			(:type nil :desc "conv_req.op_type <= S2MM;" :file "vhdl/files/common/hierarchy.vhd" :line 1616)
			(:type nil :desc "conv_req.address <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1598)
			(:type nil :desc "conv_req.size    <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1597)
			(:type nil :desc "conv_req.request <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1596)
			(:type nil :desc "conv_req            <= (request => '0', op_type => S2MM, size => (others => '0'), address => (others => '0'));" :file "vhdl/files/common/hierarchy.vhd" :line 1588)
			(:type nil :desc "conv_req       : out conversion_req_t;" :file "vhdl/files/common/hierarchy.vhd" :line 1543)
			(:type nil :desc "conv_req         => conv_req_rch," :file "vhdl/files/common/hierarchy.vhd" :line 791)
			(:type nil :desc "conv_req => conv_req_lch," :file "vhdl/files/common/hierarchy.vhd" :line 765)
			(:type nil :desc "conv_req       => conv_req_rch," :file "vhdl/files/common/hierarchy.vhd" :line 572)
			(:type nil :desc "conv_req       => conv_req_lch," :file "vhdl/files/common/hierarchy.vhd" :line 477)))
	       "conv_rsp"
	       (:items nil :locs
		       ((:type nil :desc "conv_rsp.mm2s_done <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2068)
			(:type nil :desc "conv_rsp.mm2s_done <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2062)
			(:type nil :desc "conv_rsp.s2mm_done <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2025)
			(:type nil :desc "conv_rsp.s2mm_done <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2022)
			(:type nil :desc "conv_rsp.s2mm_done <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2018)
			(:type nil :desc "conv_rsp.mm2s_done <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1971)
			(:type nil :desc "conv_rsp.s2mm_done <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1970)
			(:type nil :desc "conv_rsp.mm2s_done       <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1954)
			(:type nil :desc "conv_rsp.s2mm_done       <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1953)
			(:type nil :desc "conv_rsp   : out conversion_rsp_t;" :file "vhdl/files/common/hierarchy.vhd" :line 1684)
			(:type nil :desc "if (conv_rsp.mm2s_done) then" :file "vhdl/files/common/hierarchy.vhd" :line 1644)
			(:type nil :desc "if (conv_rsp.s2mm_done) then" :file "vhdl/files/common/hierarchy.vhd" :line 1627)
			(:type nil :desc "conv_rsp       : in  conversion_rsp_t;" :file "vhdl/files/common/hierarchy.vhd" :line 1544)
			(:type nil :desc "conv_rsp         => conv_rsp_rch," :file "vhdl/files/common/hierarchy.vhd" :line 792)
			(:type nil :desc "conv_rsp => conv_rsp_lch," :file "vhdl/files/common/hierarchy.vhd" :line 766)
			(:type nil :desc "conv_rsp       => conv_rsp_rch," :file "vhdl/files/common/hierarchy.vhd" :line 573)
			(:type nil :desc "conv_rsp       => conv_rsp_lch," :file "vhdl/files/common/hierarchy.vhd" :line 478)))
	       "internal_error"
	       (:items nil :locs
		       ((:type nil :desc "internal_error   <= (axi_rready and m_axi_rvalid and m_axi_rresp(1)) or" :file "vhdl/files/common/hierarchy.vhd" :line 1937)
			(:type nil :desc "internal_error : out std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 1760)
			(:type nil :desc "internal_error : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1545)
			(:type nil :desc "internal_error => internal_error_rch," :file "vhdl/files/common/hierarchy.vhd" :line 802)
			(:type nil :desc "internal_error => internal_error_lch," :file "vhdl/files/common/hierarchy.vhd" :line 777)
			(:type nil :desc "internal_error => internal_error_rch," :file "vhdl/files/common/hierarchy.vhd" :line 574)
			(:type nil :desc "internal_error => internal_error_lch," :file "vhdl/files/common/hierarchy.vhd" :line 479)))
	       "fb_wr_burst_start"
	       (:items nil :locs
		       ((:type nil :desc "fb_wr_burst_start <= wr_burst_start;" :file "vhdl/files/common/hierarchy.vhd" :line 1928)
			(:type nil :desc "fb_wr_burst_start : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1686)
			(:type nil :desc "fb_wr_burst_start => fb_wr_burst_start_rch," :file "vhdl/files/common/hierarchy.vhd" :line 576)
			(:type nil :desc "fb_wr_burst_start => fb_wr_burst_start_lch," :file "vhdl/files/common/hierarchy.vhd" :line 481)))
	       "fb_bw_counter"
	       (:items nil :locs
		       ((:type nil :desc "fb_bw_counter     <= burst_write_counter;" :file "vhdl/files/common/hierarchy.vhd" :line 1929)
			(:type nil :desc "fb_bw_counter     : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1687)
			(:type nil :desc "fb_bw_counter     => fb_bw_counter_rch," :file "vhdl/files/common/hierarchy.vhd" :line 577)
			(:type nil :desc "fb_bw_counter     => fb_bw_counter_lch," :file "vhdl/files/common/hierarchy.vhd" :line 482)))
	       "fb_wlast"
	       (:items nil :locs
		       ((:type nil :desc "fb_wlast          <= axi_wlast;" :file "vhdl/files/common/hierarchy.vhd" :line 1930)
			(:type nil :desc "fb_wlast          : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1688)
			(:type nil :desc "fb_wlast          => fb_wlast_rch," :file "vhdl/files/common/hierarchy.vhd" :line 578)
			(:type nil :desc "fb_wlast          => fb_wlast_lch," :file "vhdl/files/common/hierarchy.vhd" :line 483)))
	       "fb_reduced_burst"
	       (:items nil :locs
		       ((:type nil :desc "fb_reduced_burst  <= (wr_short_burst_4kb or strobe_burst);" :file "vhdl/files/common/hierarchy.vhd" :line 1931)
			(:type nil :desc "fb_reduced_burst  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1689)
			(:type nil :desc "fb_reduced_burst  => fb_reduced_burst_rch," :file "vhdl/files/common/hierarchy.vhd" :line 579)
			(:type nil :desc "fb_reduced_burst  => fb_reduced_burst_lch," :file "vhdl/files/common/hierarchy.vhd" :line 484)))
	       "fb_awlen"
	       (:items nil :locs
		       ((:type nil :desc "fb_awlen          <= strobe_len when (strobe_burst = '1')     else axi_awlen;" :file "vhdl/files/common/hierarchy.vhd" :line 1932)
			(:type nil :desc "fb_awlen          : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1690)
			(:type nil :desc "fb_awlen          => fb_awlen_rch," :file "vhdl/files/common/hierarchy.vhd" :line 580)
			(:type nil :desc "fb_awlen          => fb_awlen_lch," :file "vhdl/files/common/hierarchy.vhd" :line 485)))
	       "fb_burst_done"
	       (:items nil :locs
		       ((:type nil :desc "fb_burst_done     <= write_done when (state = WRITING_TO_MEM) else '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1933)
			(:type nil :desc "fb_burst_done     : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1691)
			(:type nil :desc "fb_burst_done     => fb_burst_done_rch," :file "vhdl/files/common/hierarchy.vhd" :line 581)
			(:type nil :desc "fb_burst_done     => fb_burst_done_lch," :file "vhdl/files/common/hierarchy.vhd" :line 486)))
	       "pattern_req"
	       (:items nil :locs
		       ((:type nil :desc "if (pattern_req = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2452)
			(:type nil :desc "if (m_axis_tready = '1' and pattern_req = '1' and pattern_finished_i = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2444)
			(:type nil :desc "m_axis_tvalid <= '1' when (pattern_req = '1' and pattern_finished_i = '0') else" :file "vhdl/files/common/hierarchy.vhd" :line 1896)
			(:type nil :desc "m_axis_tdata <= (others => '0') when pattern_req = '1' else" :file "vhdl/files/common/hierarchy.vhd" :line 1892)
			(:type nil :desc "pattern_req      : in  std_logic            := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1693)
			(:type nil :desc "pattern_req      : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1547)
			(:type nil :desc "pattern_req      => pattern_req_rch," :file "vhdl/files/common/hierarchy.vhd" :line 793)
			(:type nil :desc "pattern_req      => pattern_req_lch," :file "vhdl/files/common/hierarchy.vhd" :line 768)
			(:type nil :desc "pattern_req      => pattern_req_rch," :file "vhdl/files/common/hierarchy.vhd" :line 583)
			(:type nil :desc "pattern_req      => pattern_req_lch," :file "vhdl/files/common/hierarchy.vhd" :line 488)))
	       "pattern_len"
	       (:items nil :locs
		       ((:type nil :desc "if (pattern_cnt = pattern_len-1) then" :file "vhdl/files/common/hierarchy.vhd" :line 2445)
			(:type nil :desc "pattern_len      : in  unsigned(9 downto 0) := (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1694)
			(:type nil :desc "pattern_len      : out unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1548)
			(:type nil :desc "pattern_len      => pattern_len_rch," :file "vhdl/files/common/hierarchy.vhd" :line 794)
			(:type nil :desc "pattern_len      => pattern_len_lch," :file "vhdl/files/common/hierarchy.vhd" :line 769)
			(:type nil :desc "pattern_len      => pattern_len_rch," :file "vhdl/files/common/hierarchy.vhd" :line 584)
			(:type nil :desc "pattern_len      => pattern_len_lch," :file "vhdl/files/common/hierarchy.vhd" :line 489)))
	       "pattern_finished"
	       (:items nil :locs
		       ((:type nil :desc "pattern_finished <= pattern_finished_i;" :file "vhdl/files/common/hierarchy.vhd" :line 1936)
			(:type nil :desc "pattern_finished : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1695)
			(:type nil :desc "pattern_finished : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1549)
			(:type nil :desc "pattern_finished => pattern_finished_rch," :file "vhdl/files/common/hierarchy.vhd" :line 795)
			(:type nil :desc "pattern_finished => pattern_finished_lch," :file "vhdl/files/common/hierarchy.vhd" :line 770)
			(:type nil :desc "pattern_finished => pattern_finished_rch," :file "vhdl/files/common/hierarchy.vhd" :line 585)
			(:type nil :desc "pattern_finished => pattern_finished_lch," :file "vhdl/files/common/hierarchy.vhd" :line 490)))
	       "pattern_tlast"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_tlast <= '1' when (pattern_tlast = '1' and m_axi_rvalid = '1' and axi_rready = '1' and (unsigned(transaction_rd_size)-1) = unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1900)
			(:type nil :desc "pattern_tlast    : in  std_logic            := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1696)
			(:type nil :desc "pattern_tlast    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1550)
			(:type nil :desc "pattern_tlast    => pattern_tlast_rch," :file "vhdl/files/common/hierarchy.vhd" :line 796)
			(:type nil :desc "pattern_tlast    => pattern_tlast_lch," :file "vhdl/files/common/hierarchy.vhd" :line 771)
			(:type nil :desc "pattern_tlast    => pattern_tlast_rch," :file "vhdl/files/common/hierarchy.vhd" :line 586)
			(:type nil :desc "pattern_tlast    => pattern_tlast_lch," :file "vhdl/files/common/hierarchy.vhd" :line 491)))
	       "s_axis_aclk"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1698)
			(:type nil :desc "s_axis_aclk    => m_axis_rch_inbuf_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 588)
			(:type nil :desc "s_axis_aclk    => m_axis_lch_inbuf_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 493)))
	       "s_axis_aresetn"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1699)
			(:type nil :desc "s_axis_aresetn => m_axis_rch_inbuf_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 589)
			(:type nil :desc "s_axis_aresetn => m_axis_lch_inbuf_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 494)))
	       "s_axis_tready"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_tready <= m_axi_wready when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :file "vhdl/files/common/hierarchy.vhd" :line 1923)
			(:type nil :desc "s_axis_tready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1700)
			(:type nil :desc "s_axis_tready  => m_axis_rch_inbuf_tready," :file "vhdl/files/common/hierarchy.vhd" :line 590)
			(:type nil :desc "s_axis_tready  => m_axis_lch_inbuf_tready," :file "vhdl/files/common/hierarchy.vhd" :line 495)))
	       "s_axis_tdata"
	       (:items nil :locs
		       ((:type nil :desc "axi_wdata <= s_axis_tdata when ((axi_wvalid = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :file "vhdl/files/common/hierarchy.vhd" :line 1915)
			(:type nil :desc "s_axis_tdata   : in  std_logic_vector(63 downto 0) := (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1701)
			(:type nil :desc "s_axis_tdata    => s_axis_rch_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 1338)
			(:type nil :desc "s_axis_tdata    => s_axis_lch_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 1315)
			(:type nil :desc "stream_to_bram(s_axis_tvalid, s_axis_tdata, bram_pointer, overflow_error);" :file "vhdl/files/common/hierarchy.vhd" :line 1056)
			(:type nil :desc "signal s_axis_tdata    : in    std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1045)
			(:type nil :desc "s_axis_tdata   => m_axis_rch_inbuf_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 591)
			(:type nil :desc "s_axis_tdata   => m_axis_lch_inbuf_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 496)))
	       "s_axis_tvalid"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_tvalid when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :file "vhdl/files/common/hierarchy.vhd" :line 1919)
			(:type nil :desc "s_axis_tvalid  : in  std_logic                     := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1702)
			(:type nil :desc "s_axis_tvalid   => s_axis_rch_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 1337)
			(:type nil :desc "s_axis_tvalid   => s_axis_lch_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 1314)
			(:type nil :desc "stream_to_bram(s_axis_tvalid, s_axis_tdata, bram_pointer, overflow_error);" :file "vhdl/files/common/hierarchy.vhd" :line 1056)
			(:type nil :desc "signal s_axis_tvalid   : in    std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1044)
			(:type nil :desc "s_axis_tvalid  => m_axis_rch_inbuf_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 592)
			(:type nil :desc "s_axis_tvalid  => m_axis_lch_inbuf_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 497)))
	       "s_axis_tkeep"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_tkeep   : in  std_logic_vector(7 downto 0)  := (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1703)
			(:type nil :desc "s_axis_tkeep   => m_axis_rch_inbuf_tkeep," :file "vhdl/files/common/hierarchy.vhd" :line 593)
			(:type nil :desc "s_axis_tkeep   => m_axis_lch_inbuf_tkeep," :file "vhdl/files/common/hierarchy.vhd" :line 498)))
	       "s_axis_tlast"
	       (:items nil :locs
		       ((:type nil :desc "s_axis_tlast   : in  std_logic                     := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1704)
			(:type nil :desc "s_axis_tlast   => m_axis_rch_inbuf_tlast," :file "vhdl/files/common/hierarchy.vhd" :line 594)
			(:type nil :desc "s_axis_tlast   => m_axis_lch_inbuf_tlast," :file "vhdl/files/common/hierarchy.vhd" :line 499)))
	       "m_axis_aclk"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_aclk    : in  std_logic := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1706)
			(:type nil :desc "m_axis_aclk    => m_axis_rch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 596)
			(:type nil :desc "m_axis_aclk    => m_axis_lch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 501)))
	       "m_axis_aresetn"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_aresetn : in  std_logic := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1707)
			(:type nil :desc "m_axis_aresetn => m_axis_rch_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 597)
			(:type nil :desc "m_axis_aresetn => m_axis_lch_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 502)))
	       "m_axis_tdata"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_tdata <= (others => '0') when pattern_req = '1' else" :file "vhdl/files/common/hierarchy.vhd" :line 1892)
			(:type nil :desc "m_axis_tdata   : out std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1708)
			(:type nil :desc "m_axis_tdata   => m_axis_rch_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 598)
			(:type nil :desc "m_axis_tdata   => m_axis_lch_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 503)))
	       "m_axis_tvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_tvalid <= '1' when (pattern_req = '1' and pattern_finished_i = '0') else" :file "vhdl/files/common/hierarchy.vhd" :line 1896)
			(:type nil :desc "m_axis_tvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1709)
			(:type nil :desc "m_axis_tvalid  => m_axis_rch_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 599)
			(:type nil :desc "m_axis_tvalid  => m_axis_lch_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 504)))
	       "m_axis_tkeep"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_tkeep <= x\"FF\";" :file "vhdl/files/common/hierarchy.vhd" :line 1909)
			(:type nil :desc "m_axis_tkeep   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1710)
			(:type nil :desc "m_axis_tkeep   => m_axis_rch_tkeep," :file "vhdl/files/common/hierarchy.vhd" :line 600)
			(:type nil :desc "m_axis_tkeep   => m_axis_lch_tkeep," :file "vhdl/files/common/hierarchy.vhd" :line 505)))
	       "m_axis_tlast"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_tlast <= '1' when (pattern_tlast = '1' and m_axi_rvalid = '1' and axi_rready = '1' and (unsigned(transaction_rd_size)-1) = unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1900)
			(:type nil :desc "m_axis_tlast   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1711)
			(:type nil :desc "m_axis_tlast   => m_axis_rch_tlast," :file "vhdl/files/common/hierarchy.vhd" :line 601)
			(:type nil :desc "m_axis_tlast   => m_axis_lch_tlast," :file "vhdl/files/common/hierarchy.vhd" :line 506)))
	       "m_axis_tready"
	       (:items nil :locs
		       ((:type nil :desc "if (m_axis_tready = '1' and pattern_req = '1' and pattern_finished_i = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2444)
			(:type nil :desc "m_axis_tready when (read_start = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1904)
			(:type nil :desc "m_axis_tready  : in  std_logic := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1712)
			(:type nil :desc "m_axis_tready  => m_axis_rch_tready," :file "vhdl/files/common/hierarchy.vhd" :line 602)
			(:type nil :desc "m_axis_tready  => m_axis_lch_tready," :file "vhdl/files/common/hierarchy.vhd" :line 507)))
	       "m_axis_tdest"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_tdest <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1908)
			(:type nil :desc "m_axis_tdest   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1713)
			(:type nil :desc "m_axis_tdest   => m_axis_rch_tdest," :file "vhdl/files/common/hierarchy.vhd" :line 603)
			(:type nil :desc "m_axis_tdest   => m_axis_lch_tdest," :file "vhdl/files/common/hierarchy.vhd" :line 508)))
	       "m_axi_aclk"
	       (:items nil :locs
		       ((:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3297)
			(:type nil :desc "do_read : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 3295)
			(:type nil :desc "if (rising_edge (m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3285)
			(:type nil :desc "araddr_proc : process(m_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 3283)
			(:type nil :desc "if (rising_edge (m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3269)
			(:type nil :desc "rready_proc : process(m_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 3267)
			(:type nil :desc "if (rising_edge (m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3253)
			(:type nil :desc "arvalid_proc : process(m_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 3251)
			(:type nil :desc "if (rising_edge (m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3237)
			(:type nil :desc "bready_proc : process(m_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 3235)
			(:type nil :desc "if (rising_edge (m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3221)
			(:type nil :desc "wdata_proc : process(m_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 3219)
			(:type nil :desc "if (rising_edge (m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3209)
			(:type nil :desc "awaddr_proc : process(m_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 3207)
			(:type nil :desc "if (rising_edge (m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3193)
			(:type nil :desc "wvalid_proc : process(m_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 3191)
			(:type nil :desc "if (rising_edge (m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3177)
			(:type nil :desc "awvalid_proc : process(m_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 3175)
			(:type nil :desc "m_axi_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3109)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2439)
			(:type nil :desc "pattern_cnt_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2437)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2425)
			(:type nil :desc "request_edge_detection_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2423)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2400)
			(:type nil :desc "bready_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2398)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2370)
			(:type nil :desc "wlast_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2368)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2341)
			(:type nil :desc "wdata_total_counter_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2339)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2327)
			(:type nil :desc "wdata_counter_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2325)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2299)
			(:type nil :desc "awvalid_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2297)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2287)
			(:type nil :desc "awlen_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2285)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2260)
			(:type nil :desc "strobe_burst_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2258)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2246)
			(:type nil :desc "awaddr_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2244)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2209)
			(:type nil :desc "write_burst_size_calc_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2207)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2197)
			(:type nil :desc "r_done_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2195)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2179)
			(:type nil :desc "rdata_total_counter_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2177)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2167)
			(:type nil :desc "rdata_counter_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2165)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2155)
			(:type nil :desc "arlen_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2153)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2129)
			(:type nil :desc "arvalid_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2127)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2115)
			(:type nil :desc "araddr_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2113)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2079)
			(:type nil :desc "read_burst_size_calc_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2077)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1950)
			(:type nil :desc "fsm_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 1948)
			(:type nil :desc "m_axi_aclk    : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1715)
			(:type nil :desc "m_axi_aclk    => m_axi_conf_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 675)
			(:type nil :desc "m_axi_aclk    => m_axi_rch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 605)
			(:type nil :desc "m_axi_aclk    => m_axi_lch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 510)))
	       "m_axi_aresetn"
	       (:items nil :locs
		       ((:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3298)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3286)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3270)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3254)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3238)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3222)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3210)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3194)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3178)
			(:type nil :desc "m_axi_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3110)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2440)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2426)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2401)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2371)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2342)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2328)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1' or state /= WRITE_INITIATE) then" :file "vhdl/files/common/hierarchy.vhd" :line 2300)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2288)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2261)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2247)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2210)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= READING_FROM_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2198)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2180)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= READING_FROM_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2168)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2156)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= READ_INITIATE or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2130)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2116)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2080)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1951)
			(:type nil :desc "m_axi_aresetn : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1716)
			(:type nil :desc "m_axi_aresetn => m_axi_conf_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 676)
			(:type nil :desc "m_axi_aresetn => m_axi_rch_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 606)
			(:type nil :desc "m_axi_aresetn => m_axi_lch_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 511)))
	       "m_axi_awid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awid    <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1858)
			(:type nil :desc "m_axi_awid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1717)
			(:type nil :desc "m_axi_awid    => m_axi_rch_awid," :file "vhdl/files/common/hierarchy.vhd" :line 607)
			(:type nil :desc "m_axi_awid    => m_axi_lch_awid," :file "vhdl/files/common/hierarchy.vhd" :line 512)))
	       "m_axi_awaddr"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awaddr  <= std_logic_vector (unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_awaddr));" :file "vhdl/files/common/hierarchy.vhd" :line 3154)
			(:type nil :desc "m_axi_awaddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3111)
			(:type nil :desc "m_axi_awaddr  <= burst_wr_addr;" :file "vhdl/files/common/hierarchy.vhd" :line 1874)
			(:type nil :desc "m_axi_awaddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1718)
			(:type nil :desc "m_axi_awaddr  => m_axi_conf_awaddr," :file "vhdl/files/common/hierarchy.vhd" :line 677)
			(:type nil :desc "m_axi_awaddr  => m_axi_rch_awaddr," :file "vhdl/files/common/hierarchy.vhd" :line 608)
			(:type nil :desc "m_axi_awaddr  => m_axi_lch_awaddr," :file "vhdl/files/common/hierarchy.vhd" :line 513)))
	       "m_axi_awlen"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awlen   <= std_logic_vector(unsigned(axi_awlen) -1);" :file "vhdl/files/common/hierarchy.vhd" :line 1875)
			(:type nil :desc "m_axi_awlen   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1719)
			(:type nil :desc "m_axi_awlen   => m_axi_rch_awlen," :file "vhdl/files/common/hierarchy.vhd" :line 609)
			(:type nil :desc "m_axi_awlen   => m_axi_lch_awlen," :file "vhdl/files/common/hierarchy.vhd" :line 514)))
	       "m_axi_awsize"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :file "vhdl/files/common/hierarchy.vhd" :line 1876)
			(:type nil :desc "m_axi_awsize  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1720)
			(:type nil :desc "m_axi_awsize  => m_axi_rch_awsize," :file "vhdl/files/common/hierarchy.vhd" :line 610)
			(:type nil :desc "m_axi_awsize  => m_axi_lch_awsize," :file "vhdl/files/common/hierarchy.vhd" :line 515)))
	       "m_axi_awburst"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awburst <= \"01\";" :file "vhdl/files/common/hierarchy.vhd" :line 1859)
			(:type nil :desc "m_axi_awburst : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1721)
			(:type nil :desc "m_axi_awburst => m_axi_rch_awburst," :file "vhdl/files/common/hierarchy.vhd" :line 611)
			(:type nil :desc "m_axi_awburst => m_axi_lch_awburst," :file "vhdl/files/common/hierarchy.vhd" :line 516)))
	       "m_axi_awlock"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awlock  <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1860)
			(:type nil :desc "m_axi_awlock  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1722)
			(:type nil :desc "m_axi_awlock  => m_axi_rch_awlock," :file "vhdl/files/common/hierarchy.vhd" :line 612)
			(:type nil :desc "m_axi_awlock  => m_axi_lch_awlock," :file "vhdl/files/common/hierarchy.vhd" :line 517)))
	       "m_axi_awcache"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awcache <= \"0010\";" :file "vhdl/files/common/hierarchy.vhd" :line 1861)
			(:type nil :desc "m_axi_awcache : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1723)
			(:type nil :desc "m_axi_awcache => m_axi_rch_awcache," :file "vhdl/files/common/hierarchy.vhd" :line 613)
			(:type nil :desc "m_axi_awcache => m_axi_lch_awcache," :file "vhdl/files/common/hierarchy.vhd" :line 518)))
	       "m_axi_awprot"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awprot  <= \"000\";" :file "vhdl/files/common/hierarchy.vhd" :line 3162)
			(:type nil :desc "m_axi_awprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3112)
			(:type nil :desc "m_axi_awprot  <= \"000\";" :file "vhdl/files/common/hierarchy.vhd" :line 1862)
			(:type nil :desc "m_axi_awprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1724)
			(:type nil :desc "m_axi_awprot  => m_axi_conf_awprot," :file "vhdl/files/common/hierarchy.vhd" :line 678)
			(:type nil :desc "m_axi_awprot  => m_axi_rch_awprot," :file "vhdl/files/common/hierarchy.vhd" :line 614)
			(:type nil :desc "m_axi_awprot  => m_axi_lch_awprot," :file "vhdl/files/common/hierarchy.vhd" :line 519)))
	       "m_axi_awqos"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awqos   <= x\"0\";" :file "vhdl/files/common/hierarchy.vhd" :line 1863)
			(:type nil :desc "m_axi_awqos   : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1725)
			(:type nil :desc "m_axi_awqos   => m_axi_rch_awqos," :file "vhdl/files/common/hierarchy.vhd" :line 615)
			(:type nil :desc "m_axi_awqos   => m_axi_lch_awqos," :file "vhdl/files/common/hierarchy.vhd" :line 520)))
	       "m_axi_awuser"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awuser  <= (others => '1');" :file "vhdl/files/common/hierarchy.vhd" :line 1877)
			(:type nil :desc "m_axi_awuser  : out std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1726)
			(:type nil :desc "m_axi_awuser  => m_axi_rch_awuser," :file "vhdl/files/common/hierarchy.vhd" :line 616)
			(:type nil :desc "m_axi_awuser  => m_axi_lch_awuser," :file "vhdl/files/common/hierarchy.vhd" :line 521)))
	       "m_axi_awvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_awvalid <= axi_awvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 3156)
			(:type nil :desc "m_axi_awvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3113)
			(:type nil :desc "m_axi_awvalid <= axi_awvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 1878)
			(:type nil :desc "m_axi_awvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1727)
			(:type nil :desc "m_axi_awvalid => m_axi_conf_awvalid," :file "vhdl/files/common/hierarchy.vhd" :line 679)
			(:type nil :desc "m_axi_awvalid => m_axi_rch_awvalid," :file "vhdl/files/common/hierarchy.vhd" :line 617)
			(:type nil :desc "m_axi_awvalid => m_axi_lch_awvalid," :file "vhdl/files/common/hierarchy.vhd" :line 522)))
	       "m_axi_awready"
	       (:items nil :locs
		       ((:type nil :desc "elsif (m_axi_awready = '1' and axi_awvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3183)
			(:type nil :desc "m_axi_awready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3114)
			(:type nil :desc "if (m_axi_awready = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2311)
			(:type nil :desc "m_axi_awready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1728)
			(:type nil :desc "m_axi_awready => m_axi_conf_awready," :file "vhdl/files/common/hierarchy.vhd" :line 680)
			(:type nil :desc "m_axi_awready => m_axi_rch_awready," :file "vhdl/files/common/hierarchy.vhd" :line 618)
			(:type nil :desc "m_axi_awready => m_axi_lch_awready," :file "vhdl/files/common/hierarchy.vhd" :line 523)))
	       "m_axi_wdata"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wdata   <= axi_wdata;" :file "vhdl/files/common/hierarchy.vhd" :line 3155)
			(:type nil :desc "m_axi_wdata   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3115)
			(:type nil :desc "m_axi_wdata   <= axi_wdata;" :file "vhdl/files/common/hierarchy.vhd" :line 1879)
			(:type nil :desc "m_axi_wdata   : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1729)
			(:type nil :desc "m_axi_wdata   => m_axi_conf_wdata," :file "vhdl/files/common/hierarchy.vhd" :line 681)
			(:type nil :desc "m_axi_wdata   => m_axi_rch_wdata," :file "vhdl/files/common/hierarchy.vhd" :line 619)
			(:type nil :desc "m_axi_wdata   => m_axi_lch_wdata," :file "vhdl/files/common/hierarchy.vhd" :line 524)))
	       "m_axi_wstrb"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wstrb   <= \"1111\";" :file "vhdl/files/common/hierarchy.vhd" :line 3163)
			(:type nil :desc "m_axi_wstrb   : out std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH/8-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3116)
			(:type nil :desc "m_axi_wstrb <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2359)
			(:type nil :desc "m_axi_wstrb <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2353)
			(:type nil :desc "m_axi_wstrb <= (others => '1');" :file "vhdl/files/common/hierarchy.vhd" :line 2351)
			(:type nil :desc "m_axi_wstrb <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2348)
			(:type nil :desc "m_axi_wstrb            <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2344)
			(:type nil :desc "m_axi_wstrb   : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1730)
			(:type nil :desc "m_axi_wstrb   => m_axi_conf_wstrb," :file "vhdl/files/common/hierarchy.vhd" :line 682)
			(:type nil :desc "m_axi_wstrb   => m_axi_rch_wstrb," :file "vhdl/files/common/hierarchy.vhd" :line 620)
			(:type nil :desc "m_axi_wstrb   => m_axi_lch_wstrb," :file "vhdl/files/common/hierarchy.vhd" :line 525)))
	       "m_axi_wlast"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wlast   <= axi_wlast;" :file "vhdl/files/common/hierarchy.vhd" :line 1880)
			(:type nil :desc "m_axi_wlast   : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1731)
			(:type nil :desc "m_axi_wlast   => m_axi_rch_wlast," :file "vhdl/files/common/hierarchy.vhd" :line 621)
			(:type nil :desc "m_axi_wlast   => m_axi_lch_wlast," :file "vhdl/files/common/hierarchy.vhd" :line 526)))
	       "m_axi_wuser"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wuser   <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1864)
			(:type nil :desc "m_axi_wuser   : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1732)
			(:type nil :desc "m_axi_wuser   => m_axi_rch_wuser," :file "vhdl/files/common/hierarchy.vhd" :line 622)
			(:type nil :desc "m_axi_wuser   => m_axi_lch_wuser," :file "vhdl/files/common/hierarchy.vhd" :line 527)))
	       "m_axi_wvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_wvalid  <= axi_wvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 3157)
			(:type nil :desc "m_axi_wvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3117)
			(:type nil :desc "m_axi_wvalid  <= axi_wvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 1881)
			(:type nil :desc "m_axi_wvalid  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1733)
			(:type nil :desc "m_axi_wvalid  => m_axi_conf_wvalid," :file "vhdl/files/common/hierarchy.vhd" :line 683)
			(:type nil :desc "m_axi_wvalid  => m_axi_rch_wvalid," :file "vhdl/files/common/hierarchy.vhd" :line 623)
			(:type nil :desc "m_axi_wvalid  => m_axi_lch_wvalid," :file "vhdl/files/common/hierarchy.vhd" :line 528)))
	       "m_axi_wready"
	       (:items nil :locs
		       ((:type nil :desc "elsif (m_axi_wready = '1' and axi_wvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3199)
			(:type nil :desc "m_axi_wready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3118)
			(:type nil :desc "if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :file "vhdl/files/common/hierarchy.vhd" :line 2381)
			(:type nil :desc "if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :file "vhdl/files/common/hierarchy.vhd" :line 2375)
			(:type nil :desc "if (m_axi_wready = '1' and axi_wvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2356)
			(:type nil :desc "if (m_axi_wready = '1' and axi_wvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2331)
			(:type nil :desc "axi_wlast <= (axi_wlast_i) and (m_axi_wready);" :file "vhdl/files/common/hierarchy.vhd" :line 1941)
			(:type nil :desc "s_axis_tready <= m_axi_wready when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :file "vhdl/files/common/hierarchy.vhd" :line 1923)
			(:type nil :desc "s_axis_tvalid when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :file "vhdl/files/common/hierarchy.vhd" :line 1919)
			(:type nil :desc "m_axi_wready  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1734)
			(:type nil :desc "m_axi_wready  => m_axi_conf_wready," :file "vhdl/files/common/hierarchy.vhd" :line 684)
			(:type nil :desc "m_axi_wready  => m_axi_rch_wready," :file "vhdl/files/common/hierarchy.vhd" :line 624)
			(:type nil :desc "m_axi_wready  => m_axi_lch_wready," :file "vhdl/files/common/hierarchy.vhd" :line 529)))
	       "m_axi_bid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_bid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1735)
			(:type nil :desc "m_axi_bid     => m_axi_rch_bid," :file "vhdl/files/common/hierarchy.vhd" :line 625)
			(:type nil :desc "m_axi_bid     => m_axi_lch_bid," :file "vhdl/files/common/hierarchy.vhd" :line 530)))
	       "m_axi_bresp"
	       (:items nil :locs
		       ((:type nil :desc "write_resp_error <= (axi_bready and m_axi_bvalid and m_axi_bresp(1));" :file "vhdl/files/common/hierarchy.vhd" :line 3171)
			(:type nil :desc "m_axi_bresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3119)
			(:type nil :desc "(axi_bready and m_axi_bvalid and m_axi_bresp(1));" :file "vhdl/files/common/hierarchy.vhd" :line 1938)
			(:type nil :desc "m_axi_bresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1736)
			(:type nil :desc "m_axi_bresp   => m_axi_conf_bresp," :file "vhdl/files/common/hierarchy.vhd" :line 685)
			(:type nil :desc "m_axi_bresp   => m_axi_rch_bresp," :file "vhdl/files/common/hierarchy.vhd" :line 626)
			(:type nil :desc "m_axi_bresp   => m_axi_lch_bresp," :file "vhdl/files/common/hierarchy.vhd" :line 531)))
	       "m_axi_buser"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_buser   : in  std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1737)
			(:type nil :desc "m_axi_buser   => m_axi_rch_buser," :file "vhdl/files/common/hierarchy.vhd" :line 627)
			(:type nil :desc "m_axi_buser   => m_axi_lch_buser," :file "vhdl/files/common/hierarchy.vhd" :line 532)))
	       "m_axi_bvalid"
	       (:items nil :locs
		       ((:type nil :desc "if (m_axi_bvalid = '1' and axi_bready = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 3241)
			(:type nil :desc "elsif (m_axi_bvalid = '1' and axi_bready = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3227)
			(:type nil :desc "write_resp_error <= (axi_bready and m_axi_bvalid and m_axi_bresp(1));" :file "vhdl/files/common/hierarchy.vhd" :line 3171)
			(:type nil :desc "write_done      <= axi_bready and m_axi_bvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 3169)
			(:type nil :desc "m_axi_bvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3120)
			(:type nil :desc "if (m_axi_bvalid = '1' and axi_bready = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2405)
			(:type nil :desc "(axi_bready and m_axi_bvalid and m_axi_bresp(1));" :file "vhdl/files/common/hierarchy.vhd" :line 1938)
			(:type nil :desc "m_axi_bvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1738)
			(:type nil :desc "m_axi_bvalid  => m_axi_conf_bvalid," :file "vhdl/files/common/hierarchy.vhd" :line 686)
			(:type nil :desc "m_axi_bvalid  => m_axi_rch_bvalid," :file "vhdl/files/common/hierarchy.vhd" :line 628)
			(:type nil :desc "m_axi_bvalid  => m_axi_lch_bvalid," :file "vhdl/files/common/hierarchy.vhd" :line 533)))
	       "m_axi_bready"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_bready  <= axi_bready;" :file "vhdl/files/common/hierarchy.vhd" :line 3158)
			(:type nil :desc "m_axi_bready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3121)
			(:type nil :desc "m_axi_bready  <= axi_bready;" :file "vhdl/files/common/hierarchy.vhd" :line 1882)
			(:type nil :desc "m_axi_bready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1739)
			(:type nil :desc "m_axi_bready  => m_axi_conf_bready," :file "vhdl/files/common/hierarchy.vhd" :line 687)
			(:type nil :desc "m_axi_bready  => m_axi_rch_bready," :file "vhdl/files/common/hierarchy.vhd" :line 629)
			(:type nil :desc "m_axi_bready  => m_axi_lch_bready," :file "vhdl/files/common/hierarchy.vhd" :line 534)))
	       "m_axi_arid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arid    <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1866)
			(:type nil :desc "m_axi_arid    : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1740)
			(:type nil :desc "m_axi_arid    => m_axi_rch_arid," :file "vhdl/files/common/hierarchy.vhd" :line 630)
			(:type nil :desc "m_axi_arid    => m_axi_lch_arid," :file "vhdl/files/common/hierarchy.vhd" :line 535)))
	       "m_axi_araddr"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_araddr  <= std_logic_vector(unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_araddr));" :file "vhdl/files/common/hierarchy.vhd" :line 3159)
			(:type nil :desc "m_axi_araddr  : out std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3122)
			(:type nil :desc "m_axi_araddr  <= burst_rd_addr;" :file "vhdl/files/common/hierarchy.vhd" :line 1883)
			(:type nil :desc "m_axi_araddr  : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1741)
			(:type nil :desc "m_axi_araddr  => m_axi_conf_araddr," :file "vhdl/files/common/hierarchy.vhd" :line 688)
			(:type nil :desc "m_axi_araddr  => m_axi_rch_araddr," :file "vhdl/files/common/hierarchy.vhd" :line 631)
			(:type nil :desc "m_axi_araddr  => m_axi_lch_araddr," :file "vhdl/files/common/hierarchy.vhd" :line 536)))
	       "m_axi_arlen"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arlen   <= std_logic_vector(unsigned(axi_arlen) -1);" :file "vhdl/files/common/hierarchy.vhd" :line 1884)
			(:type nil :desc "m_axi_arlen   : out std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1742)
			(:type nil :desc "m_axi_arlen   => m_axi_rch_arlen," :file "vhdl/files/common/hierarchy.vhd" :line 632)
			(:type nil :desc "m_axi_arlen   => m_axi_lch_arlen," :file "vhdl/files/common/hierarchy.vhd" :line 537)))
	       "m_axi_arsize"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :file "vhdl/files/common/hierarchy.vhd" :line 1885)
			(:type nil :desc "m_axi_arsize  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1743)
			(:type nil :desc "m_axi_arsize  => m_axi_rch_arsize," :file "vhdl/files/common/hierarchy.vhd" :line 633)
			(:type nil :desc "m_axi_arsize  => m_axi_lch_arsize," :file "vhdl/files/common/hierarchy.vhd" :line 538)))
	       "m_axi_arburst"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arburst <= \"01\";" :file "vhdl/files/common/hierarchy.vhd" :line 1868)
			(:type nil :desc "m_axi_arburst : out std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1744)
			(:type nil :desc "m_axi_arburst => m_axi_rch_arburst," :file "vhdl/files/common/hierarchy.vhd" :line 634)
			(:type nil :desc "m_axi_arburst => m_axi_lch_arburst," :file "vhdl/files/common/hierarchy.vhd" :line 539)))
	       "m_axi_arlock"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arlock  <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1869)
			(:type nil :desc "m_axi_arlock  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1745)
			(:type nil :desc "m_axi_arlock  => m_axi_rch_arlock," :file "vhdl/files/common/hierarchy.vhd" :line 635)
			(:type nil :desc "m_axi_arlock  => m_axi_lch_arlock," :file "vhdl/files/common/hierarchy.vhd" :line 540)))
	       "m_axi_arcache"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arcache <= \"0010\";" :file "vhdl/files/common/hierarchy.vhd" :line 1870)
			(:type nil :desc "m_axi_arcache : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1746)
			(:type nil :desc "m_axi_arcache => m_axi_rch_arcache," :file "vhdl/files/common/hierarchy.vhd" :line 636)
			(:type nil :desc "m_axi_arcache => m_axi_lch_arcache," :file "vhdl/files/common/hierarchy.vhd" :line 541)))
	       "m_axi_arprot"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arprot  <= \"001\";" :file "vhdl/files/common/hierarchy.vhd" :line 3164)
			(:type nil :desc "m_axi_arprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3123)
			(:type nil :desc "m_axi_arprot  <= \"000\";" :file "vhdl/files/common/hierarchy.vhd" :line 1871)
			(:type nil :desc "m_axi_arprot  : out std_logic_vector(2 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1747)
			(:type nil :desc "m_axi_arprot  => m_axi_conf_arprot," :file "vhdl/files/common/hierarchy.vhd" :line 689)
			(:type nil :desc "m_axi_arprot  => m_axi_rch_arprot," :file "vhdl/files/common/hierarchy.vhd" :line 637)
			(:type nil :desc "m_axi_arprot  => m_axi_lch_arprot," :file "vhdl/files/common/hierarchy.vhd" :line 542)))
	       "m_axi_arqos"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arqos   <= x\"0\";" :file "vhdl/files/common/hierarchy.vhd" :line 1872)
			(:type nil :desc "m_axi_arqos   : out std_logic_vector(3 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1748)
			(:type nil :desc "m_axi_arqos   => m_axi_rch_arqos," :file "vhdl/files/common/hierarchy.vhd" :line 638)
			(:type nil :desc "m_axi_arqos   => m_axi_lch_arqos," :file "vhdl/files/common/hierarchy.vhd" :line 543)))
	       "m_axi_aruser"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_aruser  <= (others => '1');" :file "vhdl/files/common/hierarchy.vhd" :line 1867)
			(:type nil :desc "m_axi_aruser  : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1749)
			(:type nil :desc "m_axi_aruser  => m_axi_rch_aruser," :file "vhdl/files/common/hierarchy.vhd" :line 639)
			(:type nil :desc "m_axi_aruser  => m_axi_lch_aruser," :file "vhdl/files/common/hierarchy.vhd" :line 544)))
	       "m_axi_arvalid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arvalid <= axi_arvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 3161)
			(:type nil :desc "m_axi_arvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3124)
			(:type nil :desc "m_axi_arvalid <= axi_arvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 1886)
			(:type nil :desc "m_axi_arvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1750)
			(:type nil :desc "m_axi_arvalid => m_axi_conf_arvalid," :file "vhdl/files/common/hierarchy.vhd" :line 690)
			(:type nil :desc "m_axi_arvalid => m_axi_rch_arvalid," :file "vhdl/files/common/hierarchy.vhd" :line 640)
			(:type nil :desc "m_axi_arvalid => m_axi_lch_arvalid," :file "vhdl/files/common/hierarchy.vhd" :line 545)))
	       "m_axi_arready"
	       (:items nil :locs
		       ((:type nil :desc "elsif (m_axi_arready = '1' and axi_arvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3259)
			(:type nil :desc "m_axi_arready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3125)
			(:type nil :desc "if (m_axi_arready = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2140)
			(:type nil :desc "m_axi_arready : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1751)
			(:type nil :desc "m_axi_arready => m_axi_conf_arready," :file "vhdl/files/common/hierarchy.vhd" :line 691)
			(:type nil :desc "m_axi_arready => m_axi_rch_arready," :file "vhdl/files/common/hierarchy.vhd" :line 641)
			(:type nil :desc "m_axi_arready => m_axi_lch_arready," :file "vhdl/files/common/hierarchy.vhd" :line 546)))
	       "m_axi_rid"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rid     : in  std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1752)
			(:type nil :desc "m_axi_rid     => m_axi_rch_rid," :file "vhdl/files/common/hierarchy.vhd" :line 642)
			(:type nil :desc "m_axi_rid     => m_axi_lch_rid," :file "vhdl/files/common/hierarchy.vhd" :line 547)))
	       "m_axi_rdata"
	       (:items nil :locs
		       ((:type nil :desc "read_data <= m_axi_rdata when (m_axi_rvalid = '1' and axi_rready = '1') else" :file "vhdl/files/common/hierarchy.vhd" :line 3166)
			(:type nil :desc "m_axi_rdata   : in  std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3126)
			(:type nil :desc "m_axi_rdata when (axi_rready = '1' and m_axi_rvalid = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1893)
			(:type nil :desc "m_axi_rdata   : in  std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1753)
			(:type nil :desc "m_axi_rdata   => m_axi_conf_rdata," :file "vhdl/files/common/hierarchy.vhd" :line 692)
			(:type nil :desc "m_axi_rdata   => m_axi_rch_rdata," :file "vhdl/files/common/hierarchy.vhd" :line 643)
			(:type nil :desc "m_axi_rdata   => m_axi_lch_rdata," :file "vhdl/files/common/hierarchy.vhd" :line 548)))
	       "m_axi_rresp"
	       (:items nil :locs
		       ((:type nil :desc "read_resp_error  <= (axi_rready and m_axi_rvalid and m_axi_rresp(1));" :file "vhdl/files/common/hierarchy.vhd" :line 3172)
			(:type nil :desc "m_axi_rresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3127)
			(:type nil :desc "internal_error   <= (axi_rready and m_axi_rvalid and m_axi_rresp(1)) or" :file "vhdl/files/common/hierarchy.vhd" :line 1937)
			(:type nil :desc "m_axi_rresp   : in  std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1754)
			(:type nil :desc "m_axi_rresp   => m_axi_conf_rresp," :file "vhdl/files/common/hierarchy.vhd" :line 693)
			(:type nil :desc "m_axi_rresp   => m_axi_rch_rresp," :file "vhdl/files/common/hierarchy.vhd" :line 644)
			(:type nil :desc "m_axi_rresp   => m_axi_lch_rresp," :file "vhdl/files/common/hierarchy.vhd" :line 549)))
	       "m_axi_rlast"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rlast   : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1755)
			(:type nil :desc "m_axi_rlast   => m_axi_rch_rlast," :file "vhdl/files/common/hierarchy.vhd" :line 645)
			(:type nil :desc "m_axi_rlast   => m_axi_lch_rlast," :file "vhdl/files/common/hierarchy.vhd" :line 550)))
	       "m_axi_ruser"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_ruser   : in  std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1756)
			(:type nil :desc "m_axi_ruser   => m_axi_rch_ruser," :file "vhdl/files/common/hierarchy.vhd" :line 646)
			(:type nil :desc "m_axi_ruser   => m_axi_lch_ruser," :file "vhdl/files/common/hierarchy.vhd" :line 551)))
	       "m_axi_rvalid"
	       (:items nil :locs
		       ((:type nil :desc "if (m_axi_rvalid = '1' and axi_rready = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 3273)
			(:type nil :desc "read_resp_error  <= (axi_rready and m_axi_rvalid and m_axi_rresp(1));" :file "vhdl/files/common/hierarchy.vhd" :line 3172)
			(:type nil :desc "read_data_valid <= axi_rready and m_axi_rvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 3168)
			(:type nil :desc "read_data <= m_axi_rdata when (m_axi_rvalid = '1' and axi_rready = '1') else" :file "vhdl/files/common/hierarchy.vhd" :line 3166)
			(:type nil :desc "m_axi_rvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3128)
			(:type nil :desc "elsif (burst_read_counter = std_logic_vector(unsigned(rd_burst_size)-1) and m_axi_rvalid = '1' and axi_rready = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2200)
			(:type nil :desc "if (m_axi_rvalid = '1' and axi_rready = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2183)
			(:type nil :desc "elsif (axi_rready = '1' and m_axi_rvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2170)
			(:type nil :desc "internal_error   <= (axi_rready and m_axi_rvalid and m_axi_rresp(1)) or" :file "vhdl/files/common/hierarchy.vhd" :line 1937)
			(:type nil :desc "m_axis_tlast <= '1' when (pattern_tlast = '1' and m_axi_rvalid = '1' and axi_rready = '1' and (unsigned(transaction_rd_size)-1) = unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1900)
			(:type nil :desc "m_axi_rvalid when (axi_rready = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1897)
			(:type nil :desc "m_axi_rdata when (axi_rready = '1' and m_axi_rvalid = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1893)
			(:type nil :desc "m_axi_rvalid  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1757)
			(:type nil :desc "m_axi_rvalid  => m_axi_conf_rvalid," :file "vhdl/files/common/hierarchy.vhd" :line 694)
			(:type nil :desc "m_axi_rvalid  => m_axi_rch_rvalid," :file "vhdl/files/common/hierarchy.vhd" :line 647)
			(:type nil :desc "m_axi_rvalid  => m_axi_lch_rvalid," :file "vhdl/files/common/hierarchy.vhd" :line 552)))
	       "m_axi_rready"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_rready  <= axi_rready;" :file "vhdl/files/common/hierarchy.vhd" :line 3160)
			(:type nil :desc "m_axi_rready  : out std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 3129)
			(:type nil :desc "m_axi_rready  <= axi_rready;" :file "vhdl/files/common/hierarchy.vhd" :line 1887)
			(:type nil :desc "m_axi_rready  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1758)
			(:type nil :desc "m_axi_rready  => m_axi_conf_rready" :file "vhdl/files/common/hierarchy.vhd" :line 695)
			(:type nil :desc "m_axi_rready  => m_axi_rch_rready" :file "vhdl/files/common/hierarchy.vhd" :line 648)
			(:type nil :desc "m_axi_rready  => m_axi_lch_rready" :file "vhdl/files/common/hierarchy.vhd" :line 553)))
	       "I_CORE_CONVERTER_R"
	       (:items nil :locs
		       ((:type nil :desc "I_CORE_CONVERTER_R : entity xil_defaultlib.core_converter" :file "vhdl/files/common/hierarchy.vhd" :line 557)))
	       "I_AXI_LITE_MASTER"
	       (:items nil :locs
		       ((:type nil :desc "I_AXI_LITE_MASTER : entity xil_defaultlib.axi_lite_master" :file "vhdl/files/common/hierarchy.vhd" :line 653)))
	       "axi_lite_master"
	       (:items nil :locs
		       ((:type nil :desc "architecture RTL of axi_lite_master is" :file "vhdl/files/common/hierarchy.vhd" :line 3134)
			(:type nil :desc "end axi_lite_master;" :file "vhdl/files/common/hierarchy.vhd" :line 3131)
			(:type nil :desc "entity axi_lite_master is" :file "vhdl/files/common/hierarchy.vhd" :line 3089)
			(:type nil :desc "I_AXI_LITE_MASTER : entity xil_defaultlib.axi_lite_master" :file "vhdl/files/common/hierarchy.vhd" :line 653)))
	       "C_M_AXIL_MASTER_TARGET_BASE_ADDR"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_araddr  <= std_logic_vector(unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_araddr));" :file "vhdl/files/common/hierarchy.vhd" :line 3159)
			(:type nil :desc "m_axi_awaddr  <= std_logic_vector (unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_awaddr));" :file "vhdl/files/common/hierarchy.vhd" :line 3154)
			(:type nil :desc "C_M_AXIL_MASTER_TARGET_BASE_ADDR : std_logic_vector := x\"0000_0000\";" :file "vhdl/files/common/hierarchy.vhd" :line 3091)
			(:type nil :desc "C_M_AXIL_MASTER_TARGET_BASE_ADDR => C_M_AXIL_MASTER_TARGET_BASE_ADDR," :file "vhdl/files/common/hierarchy.vhd" :line 655)))
	       "I_CLK_DIV"
	       (:items nil :locs
		       ((:type nil :desc "I_CLK_DIV : entity xil_defaultlib.clk_div" :file "vhdl/files/common/hierarchy.vhd" :line 699)))
	       "clk_div"
	       (:items nil :locs
		       ((:type nil :desc "I => clk_div" :file "vhdl/files/common/hierarchy.vhd" :line 913)
			(:type nil :desc "clk_div <= not clk_div;" :file "vhdl/files/common/hierarchy.vhd" :line 902)
			(:type nil :desc "clk_div <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 898)
			(:type nil :desc "signal clk_div : std_logic := '1';" :file "vhdl/files/common/hierarchy.vhd" :line 889)
			(:type nil :desc "architecture RTL of clk_div is" :file "vhdl/files/common/hierarchy.vhd" :line 887)
			(:type nil :desc "end entity clk_div;" :file "vhdl/files/common/hierarchy.vhd" :line 884)
			(:type nil :desc "entity clk_div is" :file "vhdl/files/common/hierarchy.vhd" :line 874)
			(:type nil :desc "I_CLK_DIV : entity xil_defaultlib.clk_div" :file "vhdl/files/common/hierarchy.vhd" :line 699)))
	       "DIV_FACTOR"
	       (:items nil :locs
		       ((:type nil :desc "if (cnt = (DIV_FACTOR/2)-1) then" :file "vhdl/files/common/hierarchy.vhd" :line 901)
			(:type nil :desc "DIV_FACTOR : integer := 8" :file "vhdl/files/common/hierarchy.vhd" :line 876)
			(:type nil :desc "DIV_FACTOR => DIV_FACTOR" :file "vhdl/files/common/hierarchy.vhd" :line 701)))
	       "clk_out"
	       (:items nil :locs
		       ((:type nil :desc "O => clk_out," :file "vhdl/files/common/hierarchy.vhd" :line 912)
			(:type nil :desc "clk_out    : out std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 882)
			(:type nil :desc "clk_out    => clk_fs" :file "vhdl/files/common/hierarchy.vhd" :line 707)))
	       "I_CLK_FS_SYNC"
	       (:items nil :locs
		       ((:type nil :desc "I_CLK_FS_SYNC : entity xil_defaultlib.clk_sync" :file "vhdl/files/common/hierarchy.vhd" :line 711)))
	       "clk_sync"
	       (:items nil :locs
		       ((:type nil :desc "architecture RTL of clk_sync is" :file "vhdl/files/common/hierarchy.vhd" :line 937)
			(:type nil :desc "end clk_sync;" :file "vhdl/files/common/hierarchy.vhd" :line 934)
			(:type nil :desc "entity clk_sync is" :file "vhdl/files/common/hierarchy.vhd" :line 926)
			(:type nil :desc "I_CLK_FS_SYNC : entity xil_defaultlib.clk_sync" :file "vhdl/files/common/hierarchy.vhd" :line 711)))
	       "I_PATTERN_COUNTER_L"
	       (:items nil :locs
		       ((:type nil :desc "I_PATTERN_COUNTER_L : entity xil_defaultlib.pattern_counter" :file "vhdl/files/common/hierarchy.vhd" :line 720)))
	       "pattern_counter"
	       (:items nil :locs
		       ((:type nil :desc "architecture RTL of pattern_counter is" :file "vhdl/files/common/hierarchy.vhd" :line 838)
			(:type nil :desc "end entity pattern_counter;" :file "vhdl/files/common/hierarchy.vhd" :line 835)
			(:type nil :desc "entity pattern_counter is" :file "vhdl/files/common/hierarchy.vhd" :line 817)
			(:type nil :desc "I_PATTERN_COUNTER_R : entity xil_defaultlib.pattern_counter" :file "vhdl/files/common/hierarchy.vhd" :line 738)
			(:type nil :desc "I_PATTERN_COUNTER_L : entity xil_defaultlib.pattern_counter" :file "vhdl/files/common/hierarchy.vhd" :line 720)))
	       "DATA_WIDTH"
	       (:items nil :locs
		       ((:type nil :desc "axis_tdata  : in std_logic_vector(DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 828)
			(:type nil :desc "PATTERN    : std_logic_vector(DATA_WIDTH-1 downto 0) := (others => '0')" :file "vhdl/files/common/hierarchy.vhd" :line 820)
			(:type nil :desc "DATA_WIDTH : integer                                 := 32;" :file "vhdl/files/common/hierarchy.vhd" :line 819)
			(:type nil :desc "DATA_WIDTH => PATTERN_COUNTER_DATA_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 740)
			(:type nil :desc "DATA_WIDTH => PATTERN_COUNTER_DATA_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 722)))
	       "PATTERN_COUNTER_DATA_WIDTH"
	       (:items nil :locs
		       ((:type nil :desc "DATA_WIDTH => PATTERN_COUNTER_DATA_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 740)
			(:type nil :desc "DATA_WIDTH => PATTERN_COUNTER_DATA_WIDTH," :file "vhdl/files/common/hierarchy.vhd" :line 722)))
	       "PATTERN"
	       (:items nil :locs
		       ((:type nil :desc "if (axis_tdata = PATTERN) then" :file "vhdl/files/common/hierarchy.vhd" :line 855)
			(:type nil :desc "PATTERN    : std_logic_vector(DATA_WIDTH-1 downto 0) := (others => '0')" :file "vhdl/files/common/hierarchy.vhd" :line 820)
			(:type nil :desc "PATTERN    => PATTERN" :file "vhdl/files/common/hierarchy.vhd" :line 741)
			(:type nil :desc "PATTERN    => PATTERN" :file "vhdl/files/common/hierarchy.vhd" :line 723)))
	       "count"
	       (:items nil :locs
		       ((:type nil :desc "return (count);" :file "vhdl/files/common/hierarchy.vhd" :line 1785)
			(:type nil :desc "count := count + 1;" :file "vhdl/files/common/hierarchy.vhd" :line 1781)
			(:type nil :desc "count := count;" :file "vhdl/files/common/hierarchy.vhd" :line 1778)
			(:type nil :desc "count := 1;" :file "vhdl/files/common/hierarchy.vhd" :line 1775)
			(:type nil :desc "variable count : integer := 1;" :file "vhdl/files/common/hierarchy.vhd" :line 1771)
			(:type nil :desc "count         <= count_i;" :file "vhdl/files/common/hierarchy.vhd" :line 844)
			(:type nil :desc "count         : out unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 831)
			(:type nil :desc "count         => count_rch," :file "vhdl/files/common/hierarchy.vhd" :line 745)
			(:type nil :desc "count         => count_lch," :file "vhdl/files/common/hierarchy.vhd" :line 727)))
	       "pattern_count"
	       (:items nil :locs
		       ((:type nil :desc "pattern_count <= pattern_count_i;" :file "vhdl/files/common/hierarchy.vhd" :line 845)
			(:type nil :desc "pattern_count : out unsigned(31 downto 0)" :file "vhdl/files/common/hierarchy.vhd" :line 832)
			(:type nil :desc "pattern_count => pattern_count_rch," :file "vhdl/files/common/hierarchy.vhd" :line 746)
			(:type nil :desc "pattern_count => pattern_count_lch," :file "vhdl/files/common/hierarchy.vhd" :line 728)))
	       "axis_clk"
	       (:items nil :locs
		       ((:type nil :desc "if(rising_edge(axis_clk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 849)
			(:type nil :desc "pattern_count_proc : process(axis_clk) is" :file "vhdl/files/common/hierarchy.vhd" :line 847)
			(:type nil :desc "axis_clk    : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 823)
			(:type nil :desc "axis_clk    => s_axis_rch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 748)
			(:type nil :desc "axis_clk    => s_axis_lch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 730)))
	       "axis_resetn"
	       (:items nil :locs
		       ((:type nil :desc "if(axis_resetn = '0' or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 850)
			(:type nil :desc "axis_resetn : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 824)
			(:type nil :desc "axis_resetn => s_axis_rch_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 749)
			(:type nil :desc "axis_resetn => s_axis_lch_aresetn," :file "vhdl/files/common/hierarchy.vhd" :line 731)))
	       "axis_tvalid"
	       (:items nil :locs
		       ((:type nil :desc "elsif (axis_tvalid = '1' and axis_tready = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 853)
			(:type nil :desc "axis_tvalid : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 827)
			(:type nil :desc "axis_tvalid => s_axis_rch_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 750)
			(:type nil :desc "axis_tvalid => s_axis_lch_tvalid," :file "vhdl/files/common/hierarchy.vhd" :line 732)))
	       "axis_tdata"
	       (:items nil :locs
		       ((:type nil :desc "if (axis_tdata = PATTERN) then" :file "vhdl/files/common/hierarchy.vhd" :line 855)
			(:type nil :desc "axis_tdata  : in std_logic_vector(DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 828)
			(:type nil :desc "axis_tdata  => s_axis_rch_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 751)
			(:type nil :desc "axis_tdata  => s_axis_lch_tdata," :file "vhdl/files/common/hierarchy.vhd" :line 733)))
	       "axis_tready"
	       (:items nil :locs
		       ((:type nil :desc "elsif (axis_tvalid = '1' and axis_tready = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 853)
			(:type nil :desc "axis_tready : in std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 829)
			(:type nil :desc "axis_tready => s_axis_rch_tready" :file "vhdl/files/common/hierarchy.vhd" :line 752)
			(:type nil :desc "axis_tready => s_axis_lch_tready" :file "vhdl/files/common/hierarchy.vhd" :line 734)))
	       "I_PATTERN_COUNTER_R"
	       (:items nil :locs
		       ((:type nil :desc "I_PATTERN_COUNTER_R : entity xil_defaultlib.pattern_counter" :file "vhdl/files/common/hierarchy.vhd" :line 738)))
	       "I_CORE_FSM_L"
	       (:items nil :locs
		       ((:type nil :desc "I_CORE_FSM_L : entity xil_defaultlib.core_fsm" :file "vhdl/files/common/hierarchy.vhd" :line 756)))
	       "core_fsm"
	       (:items nil :locs
		       ((:type nil :desc "architecture RTL of core_fsm is" :file "vhdl/files/common/hierarchy.vhd" :line 1559)
			(:type nil :desc "end core_fsm;" :file "vhdl/files/common/hierarchy.vhd" :line 1557)
			(:type nil :desc "entity core_fsm is" :file "vhdl/files/common/hierarchy.vhd" :line 1533)
			(:type nil :desc "I_CORE_FSM_R : entity xil_defaultlib.core_fsm" :file "vhdl/files/common/hierarchy.vhd" :line 782)
			(:type nil :desc "I_CORE_FSM_L : entity xil_defaultlib.core_fsm" :file "vhdl/files/common/hierarchy.vhd" :line 756)))
	       "conv_op"
	       (:items nil :locs
		       ((:type nil :desc "elsif (conv_op = '1' and mm2s_read_ptr(15 downto 0) < std_logic_vector(read_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1608)
			(:type nil :desc "if (conv_op = '0' and buffer_size >= S2MM_WRITE_SIZE) then" :file "vhdl/files/common/hierarchy.vhd" :line 1606)
			(:type nil :desc "conv_op        : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1542)
			(:type nil :desc "conv_op          => conv_op_rch," :file "vhdl/files/common/hierarchy.vhd" :line 790)
			(:type nil :desc "conv_op  => conv_op_lch," :file "vhdl/files/common/hierarchy.vhd" :line 764)))
	       "buffer_size"
	       (:items nil :locs
		       ((:type nil :desc "if (buffer_size >= S2MM_WRITE_SIZE) then" :file "vhdl/files/common/hierarchy.vhd" :line 1615)
			(:type nil :desc "if (conv_op = '0' and buffer_size >= S2MM_WRITE_SIZE) then" :file "vhdl/files/common/hierarchy.vhd" :line 1606)
			(:type nil :desc "buffer_size : in unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1552)
			(:type nil :desc "buffer_size => buffer_size_r," :file "vhdl/files/common/hierarchy.vhd" :line 798)
			(:type nil :desc "buffer_size => buffer_size_l," :file "vhdl/files/common/hierarchy.vhd" :line 773)))
	       "bram_ptr"
	       (:items nil :locs
		       ((:type nil :desc "bram_ptr    : in std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1553)
			(:type nil :desc "bram_ptr    => bram_ptr_r," :file "vhdl/files/common/hierarchy.vhd" :line 799)
			(:type nil :desc "bram_ptr    => bram_ptr_l," :file "vhdl/files/common/hierarchy.vhd" :line 774)))
	       "read_size"
	       (:items nil :locs
		       ((:type nil :desc "mm2s_read_req_size <= read_size(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1639)
			(:type nil :desc "conv_req.size    <= read_size(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1636)
			(:type nil :desc "elsif (conv_op = '1' and mm2s_read_ptr(15 downto 0) < std_logic_vector(read_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1608)
			(:type nil :desc "read_size   : in unsigned(15 downto 0)" :file "vhdl/files/common/hierarchy.vhd" :line 1554)
			(:type nil :desc "read_size             => inputs.send_size_r," :file "vhdl/files/common/hierarchy.vhd" :line 1439)
			(:type nil :desc "read_size             => inputs.send_size_l," :file "vhdl/files/common/hierarchy.vhd" :line 1420)
			(:type nil :desc "read_size             => inputs.send_size_r," :file "vhdl/files/common/hierarchy.vhd" :line 1395)
			(:type nil :desc "read_size             => inputs.send_size_l," :file "vhdl/files/common/hierarchy.vhd" :line 1365)
			(:type nil :desc "bram_pointer_position <= std_logic_vector(unsigned(bram_pointer_position) + (resize(read_size, 32) sll 3));" :file "vhdl/files/common/hierarchy.vhd" :line 1137)
			(:type nil :desc "signal read_size             : in    unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1132)
			(:type nil :desc "if (idx = read_size-1) then" :file "vhdl/files/common/hierarchy.vhd" :line 1096)
			(:type nil :desc "signal read_size             : in    unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1076)
			(:type nil :desc "read_size   => read_size_r," :file "vhdl/files/common/hierarchy.vhd" :line 800)
			(:type nil :desc "read_size   => read_size_l," :file "vhdl/files/common/hierarchy.vhd" :line 775)))
	       "I_CORE_FSM_R"
	       (:items nil :locs
		       ((:type nil :desc "I_CORE_FSM_R : entity xil_defaultlib.core_fsm" :file "vhdl/files/common/hierarchy.vhd" :line 782)))
	       "IEEE"
	       (:items nil :locs
		       ((:type nil :desc "use IEEE.numeric_std.all;" :file "vhdl/files/common/hierarchy.vhd" :line 1530)
			(:type nil :desc "use IEEE.std_logic_1164.all;" :file "vhdl/files/common/hierarchy.vhd" :line 1529)
			(:type nil :desc "library IEEE;" :file "vhdl/files/common/hierarchy.vhd" :line 1528)
			(:type nil :desc "use IEEE.numeric_std.all;" :file "vhdl/files/common/hierarchy.vhd" :line 963)
			(:type nil :desc "use IEEE.std_logic_1164.all;" :file "vhdl/files/common/hierarchy.vhd" :line 962)
			(:type nil :desc "library IEEE;" :file "vhdl/files/common/hierarchy.vhd" :line 960)
			(:type nil :desc "use IEEE.numeric_std.all;" :file "vhdl/files/common/hierarchy.vhd" :line 923)
			(:type nil :desc "use IEEE.std_logic_1164.all;" :file "vhdl/files/common/hierarchy.vhd" :line 922)
			(:type nil :desc "library IEEE;" :file "vhdl/files/common/hierarchy.vhd" :line 920)
			(:type nil :desc "use IEEE.numeric_std.all;" :file "vhdl/files/common/hierarchy.vhd" :line 872)
			(:type nil :desc "use IEEE.STD_LOGIC_1164.all;" :file "vhdl/files/common/hierarchy.vhd" :line 871)
			(:type nil :desc "library IEEE;" :file "vhdl/files/common/hierarchy.vhd" :line 869)
			(:type nil :desc "use IEEE.numeric_std.all;" :file "vhdl/files/common/hierarchy.vhd" :line 815)
			(:type nil :desc "use IEEE.std_logic_1164.all;" :file "vhdl/files/common/hierarchy.vhd" :line 814)
			(:type nil :desc "library IEEE;" :file "vhdl/files/common/hierarchy.vhd" :line 812)))
	       "integer"
	       (:items nil :locs
		       ((:type nil :desc "C_M_AXIL_MASTER_DATA_WIDTH       : integer          := 32" :file "vhdl/files/common/hierarchy.vhd" :line 3093)
			(:type nil :desc "C_M_AXIL_MASTER_ADDR_WIDTH       : integer          := 32;" :file "vhdl/files/common/hierarchy.vhd" :line 3092)
			(:type nil :desc "constant SOFT_RESET_CYCLES : integer := 50;" :file "vhdl/files/common/hierarchy.vhd" :line 2581)
			(:type nil :desc "signal soft_reset_cnt      : integer;" :file "vhdl/files/common/hierarchy.vhd" :line 2580)
			(:type nil :desc "signal byte_index   : integer;" :file "vhdl/files/common/hierarchy.vhd" :line 2577)
			(:type nil :desc "constant OPT_MEM_ADDR_BITS : integer := 4;" :file "vhdl/files/common/hierarchy.vhd" :line 2572)
			(:type nil :desc "constant ADDR_LSB          : integer := (C_S_AXI_DATA_WIDTH/32)+ 1;" :file "vhdl/files/common/hierarchy.vhd" :line 2571)
			(:type nil :desc "C_S_AXI_ADDR_WIDTH : integer := 7" :file "vhdl/files/common/hierarchy.vhd" :line 2494)
			(:type nil :desc "C_S_AXI_DATA_WIDTH : integer := 32;" :file "vhdl/files/common/hierarchy.vhd" :line 2493)
			(:type nil :desc "variable count : integer := 1;" :file "vhdl/files/common/hierarchy.vhd" :line 1771)
			(:type nil :desc "variable depth : integer := bit_depth;" :file "vhdl/files/common/hierarchy.vhd" :line 1770)
			(:type nil :desc "function clogb2 (bit_depth : integer) return integer is" :file "vhdl/files/common/hierarchy.vhd" :line 1769)
			(:type nil :desc "C_M_AXI_BUSER_WIDTH  : integer := 0" :file "vhdl/files/common/hierarchy.vhd" :line 1679)
			(:type nil :desc "C_M_AXI_RUSER_WIDTH  : integer := 0;" :file "vhdl/files/common/hierarchy.vhd" :line 1678)
			(:type nil :desc "C_M_AXI_WUSER_WIDTH  : integer := 0;" :file "vhdl/files/common/hierarchy.vhd" :line 1677)
			(:type nil :desc "C_M_AXI_ARUSER_WIDTH : integer := 0;" :file "vhdl/files/common/hierarchy.vhd" :line 1676)
			(:type nil :desc "C_M_AXI_AWUSER_WIDTH : integer := 0;" :file "vhdl/files/common/hierarchy.vhd" :line 1675)
			(:type nil :desc "C_M_AXI_DATA_WIDTH   : integer := 64;" :file "vhdl/files/common/hierarchy.vhd" :line 1674)
			(:type nil :desc "C_M_AXI_ADDR_WIDTH   : integer := 32;" :file "vhdl/files/common/hierarchy.vhd" :line 1673)
			(:type nil :desc "C_M_AXI_ID_WIDTH     : integer := 1;" :file "vhdl/files/common/hierarchy.vhd" :line 1672)
			(:type nil :desc "C_M_AXI_BURST_LEN    : integer := 256;" :file "vhdl/files/common/hierarchy.vhd" :line 1671)
			(:type nil :desc "C_M_AXI_BURST_LEN     : integer                       := C_M_AXI_BURST_LEN;" :file "vhdl/files/common/hierarchy.vhd" :line 970)
			(:type nil :desc "signal cnt     : integer   := 0;" :file "vhdl/files/common/hierarchy.vhd" :line 888)
			(:type nil :desc "DIV_FACTOR : integer := 8" :file "vhdl/files/common/hierarchy.vhd" :line 876)
			(:type nil :desc "DATA_WIDTH : integer                                 := 32;" :file "vhdl/files/common/hierarchy.vhd" :line 819)))
	       "count_i"
	       (:items nil :locs
		       ((:type nil :desc "count_i <= count_i + '1';" :file "vhdl/files/common/hierarchy.vhd" :line 854)
			(:type nil :desc "count_i         <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 851)
			(:type nil :desc "count         <= count_i;" :file "vhdl/files/common/hierarchy.vhd" :line 844)
			(:type nil :desc "signal count_i         : unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 839)))
	       "pattern_count_i"
	       (:items nil :locs
		       ((:type nil :desc "pattern_count_i <= pattern_count_i + '1';" :file "vhdl/files/common/hierarchy.vhd" :line 856)
			(:type nil :desc "pattern_count_i <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 852)
			(:type nil :desc "pattern_count <= pattern_count_i;" :file "vhdl/files/common/hierarchy.vhd" :line 845)
			(:type nil :desc "signal pattern_count_i : unsigned(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 840)))
	       "pattern_count_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process pattern_count_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 860)
			(:type nil :desc "pattern_count_proc : process(axis_clk) is" :file "vhdl/files/common/hierarchy.vhd" :line 847)))
	       "rising_edge"
	       (:items nil :locs
		       ((:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3297)
			(:type nil :desc "if (rising_edge (m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3285)
			(:type nil :desc "if (rising_edge (m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3269)
			(:type nil :desc "if (rising_edge (m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3253)
			(:type nil :desc "if (rising_edge (m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3237)
			(:type nil :desc "if (rising_edge (m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3221)
			(:type nil :desc "if (rising_edge (m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3209)
			(:type nil :desc "if (rising_edge (m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3193)
			(:type nil :desc "if (rising_edge (m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3177)
			(:type nil :desc "if (rising_edge(s_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3061)
			(:type nil :desc "if (rising_edge(s_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3043)
			(:type nil :desc "if (rising_edge(s_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 3021)
			(:type nil :desc "if rising_edge(s_axi_aclk) then" :file "vhdl/files/common/hierarchy.vhd" :line 3008)
			(:type nil :desc "if rising_edge(s_axi_aclk) then" :file "vhdl/files/common/hierarchy.vhd" :line 2966)
			(:type nil :desc "if rising_edge(s_axi_aclk) then" :file "vhdl/files/common/hierarchy.vhd" :line 2859)
			(:type nil :desc "if (rising_edge (s_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2795)
			(:type nil :desc "if rising_edge(s_axi_aclk) then" :file "vhdl/files/common/hierarchy.vhd" :line 2776)
			(:type nil :desc "if rising_edge(s_axi_aclk) then" :file "vhdl/files/common/hierarchy.vhd" :line 2750)
			(:type nil :desc "if rising_edge(s_axi_aclk) then" :file "vhdl/files/common/hierarchy.vhd" :line 2726)
			(:type nil :desc "if rising_edge(s_axi_aclk) then" :file "vhdl/files/common/hierarchy.vhd" :line 2705)
			(:type nil :desc "if rising_edge(s_axi_aclk) then" :file "vhdl/files/common/hierarchy.vhd" :line 2689)
			(:type nil :desc "if rising_edge(s_axi_aclk) then" :file "vhdl/files/common/hierarchy.vhd" :line 2670)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2439)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2425)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2400)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2370)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2341)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2327)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2299)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2287)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2260)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2246)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2209)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2197)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2179)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2167)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2155)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2129)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2115)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2079)
			(:type nil :desc "if (rising_edge(m_axi_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1950)
			(:type nil :desc "if (rising_edge(clk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1583)
			(:type nil :desc "if (rising_edge(s_axis_rch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1514)
			(:type nil :desc "if (rising_edge(s_axis_lch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1502)
			(:type nil :desc "if (rising_edge(s_axis_rch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1476)
			(:type nil :desc "if (rising_edge(s_axis_lch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1449)
			(:type nil :desc "if (rising_edge(s_axis_rch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1430)
			(:type nil :desc "if (rising_edge(s_axis_lch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1411)
			(:type nil :desc "if (rising_edge(s_axis_rch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1381)
			(:type nil :desc "if (rising_edge(s_axis_lch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1351)
			(:type nil :desc "if (rising_edge(s_axis_rch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1328)
			(:type nil :desc "if (rising_edge(s_axis_lch_aclk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1305)
			(:type nil :desc "if (rising_edge(clk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 945)
			(:type nil :desc "if (rising_edge(clk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 895)
			(:type nil :desc "if(rising_edge(axis_clk)) then" :file "vhdl/files/common/hierarchy.vhd" :line 849)))
	       "UNISIM"
	       (:items nil :locs
		       ((:type nil :desc "use UNISIM.vcomponents.all;" :file "vhdl/files/common/hierarchy.vhd" :line 870)
			(:type nil :desc "library UNISIM;" :file "vhdl/files/common/hierarchy.vhd" :line 867)))
	       "vcomponents"
	       (:items nil :locs
		       ((:type nil :desc "use UNISIM.vcomponents.all;" :file "vhdl/files/common/hierarchy.vhd" :line 870)))
	       "STD_LOGIC_1164"
	       (:items nil :locs
		       ((:type nil :desc "use IEEE.STD_LOGIC_1164.all;" :file "vhdl/files/common/hierarchy.vhd" :line 871)))
	       "cnt"
	       (:items nil :locs
		       ((:type nil :desc "cnt     <= 0;" :file "vhdl/files/common/hierarchy.vhd" :line 903)
			(:type nil :desc "if (cnt = (DIV_FACTOR/2)-1) then" :file "vhdl/files/common/hierarchy.vhd" :line 901)
			(:type nil :desc "cnt <= cnt+1;" :file "vhdl/files/common/hierarchy.vhd" :line 900)
			(:type nil :desc "cnt     <= 0;" :file "vhdl/files/common/hierarchy.vhd" :line 897)
			(:type nil :desc "signal cnt     : integer   := 0;" :file "vhdl/files/common/hierarchy.vhd" :line 888)))
	       "div_proc"
	       (:items nil :locs
		       ((:type nil :desc "div_proc : process(clk)" :file "vhdl/files/common/hierarchy.vhd" :line 893)))
	       "BUFG_inst"
	       (:items nil :locs
		       ((:type nil :desc "BUFG_inst : BUFG" :file "vhdl/files/common/hierarchy.vhd" :line 910)))
	       "BUFG"
	       (:items nil :locs
		       ((:type nil :desc "BUFG_inst : BUFG" :file "vhdl/files/common/hierarchy.vhd" :line 910)))
	       "O"
	       (:items nil :locs
		       ((:type nil :desc "O => clk_out," :file "vhdl/files/common/hierarchy.vhd" :line 912)))
	       "I"
	       (:items nil :locs
		       ((:type nil :desc "I => clk_div" :file "vhdl/files/common/hierarchy.vhd" :line 913)))
	       "clk_fs_ff"
	       (:items nil :locs
		       ((:type nil :desc "clk_fs_sync <= clk_fs_ff;" :file "vhdl/files/common/hierarchy.vhd" :line 951)
			(:type nil :desc "clk_fs_ff   <= clk_fs;" :file "vhdl/files/common/hierarchy.vhd" :line 950)
			(:type nil :desc "clk_fs_ff   <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 948)
			(:type nil :desc "signal clk_fs_ff : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 939)))
	       "clk_fs_sync_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process clk_fs_sync_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 954)
			(:type nil :desc "clk_fs_sync_proc : process (clk) is" :file "vhdl/files/common/hierarchy.vhd" :line 943)))
	       "input_buffer_logic"
	       (:items nil :locs
		       ((:type nil :desc "use xil_defaultlib.input_buffer_logic.all;" :file "vhdl/files/common/hierarchy.vhd" :line 965)))
	       "input_buffer_inputs_t"
	       (:items nil :locs
		       ((:type nil :desc "inputs     : in  input_buffer_inputs_t;" :file "vhdl/files/common/hierarchy.vhd" :line 975)))
	       "input_buffer_outputs_t"
	       (:items nil :locs
		       ((:type nil :desc "outputs    : out input_buffer_outputs_t;" :file "vhdl/files/common/hierarchy.vhd" :line 976)))
	       "blk_mem_gen_0"
	       (:items nil :locs
		       ((:type nil :desc "input_buffer_r : blk_mem_gen_0" :file "vhdl/files/common/hierarchy.vhd" :line 1253)
			(:type nil :desc "input_buffer_l : blk_mem_gen_0" :file "vhdl/files/common/hierarchy.vhd" :line 1237)
			(:type nil :desc "component blk_mem_gen_0" :file "vhdl/files/common/hierarchy.vhd" :line 1026)))
	       "clka"
	       (:items nil :locs
		       ((:type nil :desc "clka  => s_axis_rch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 1255)
			(:type nil :desc "clka  => s_axis_lch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 1239)
			(:type nil :desc "clka  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1029)))
	       "ena"
	       (:items nil :locs
		       ((:type nil :desc "ena   => bram_pointer_r.ena," :file "vhdl/files/common/hierarchy.vhd" :line 1256)
			(:type nil :desc "ena   => bram_pointer_l.ena," :file "vhdl/files/common/hierarchy.vhd" :line 1240)
			(:type nil :desc "ena   : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1030)))
	       "wea"
	       (:items nil :locs
		       ((:type nil :desc "wea   => bram_pointer_r.wea," :file "vhdl/files/common/hierarchy.vhd" :line 1257)
			(:type nil :desc "wea   => bram_pointer_l.wea," :file "vhdl/files/common/hierarchy.vhd" :line 1241)
			(:type nil :desc "wea   : in  std_logic_vector(0 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1031)))
	       "addra"
	       (:items nil :locs
		       ((:type nil :desc "addra => address_write_d_r," :file "vhdl/files/common/hierarchy.vhd" :line 1258)
			(:type nil :desc "addra => address_write_d_l," :file "vhdl/files/common/hierarchy.vhd" :line 1242)
			(:type nil :desc "addra : in  std_logic_vector(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1032)))
	       "dina"
	       (:items nil :locs
		       ((:type nil :desc "dina  => bram_pointer_r.dina," :file "vhdl/files/common/hierarchy.vhd" :line 1259)
			(:type nil :desc "dina  => bram_pointer_l.dina," :file "vhdl/files/common/hierarchy.vhd" :line 1243)
			(:type nil :desc "dina  : in  std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1033)))
	       "clkb"
	       (:items nil :locs
		       ((:type nil :desc "clkb  => s_axis_rch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 1261)
			(:type nil :desc "clkb  => s_axis_lch_aclk," :file "vhdl/files/common/hierarchy.vhd" :line 1245)
			(:type nil :desc "clkb  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1035)))
	       "rstb"
	       (:items nil :locs
		       ((:type nil :desc "rstb  => reset_bram_r," :file "vhdl/files/common/hierarchy.vhd" :line 1262)
			(:type nil :desc "rstb  => reset_bram_l," :file "vhdl/files/common/hierarchy.vhd" :line 1246)
			(:type nil :desc "rstb  : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1036)))
	       "enb"
	       (:items nil :locs
		       ((:type nil :desc "enb   => read_bram_enb_r," :file "vhdl/files/common/hierarchy.vhd" :line 1263)
			(:type nil :desc "enb   => read_bram_enb_l," :file "vhdl/files/common/hierarchy.vhd" :line 1247)
			(:type nil :desc "enb   : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1037)))
	       "addrb"
	       (:items nil :locs
		       ((:type nil :desc "addrb => bram_b_addrb," :file "vhdl/files/common/hierarchy.vhd" :line 1264)
			(:type nil :desc "addrb => bram_a_addrb," :file "vhdl/files/common/hierarchy.vhd" :line 1248)
			(:type nil :desc "addrb : in  std_logic_vector(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1038)))
	       "doutb"
	       (:items nil :locs
		       ((:type nil :desc "doutb => bram_to_buffer_r" :file "vhdl/files/common/hierarchy.vhd" :line 1265)
			(:type nil :desc "doutb => bram_to_buffer_l" :file "vhdl/files/common/hierarchy.vhd" :line 1249)
			(:type nil :desc "doutb : out std_logic_vector(63 downto 0)" :file "vhdl/files/common/hierarchy.vhd" :line 1039)))
	       "bram_logic"
	       (:items nil :locs
		       ((:type nil :desc "bram_logic(" :file "vhdl/files/common/hierarchy.vhd" :line 1336)
			(:type nil :desc "bram_logic(" :file "vhdl/files/common/hierarchy.vhd" :line 1313)
			(:type nil :desc "end procedure bram_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1058)
			(:type nil :desc "procedure bram_logic (" :file "vhdl/files/common/hierarchy.vhd" :line 1043)))
	       "read_bram_enb"
	       (:items nil :locs
		       ((:type nil :desc "read_bram_enb         => read_bram_enb_r," :file "vhdl/files/common/hierarchy.vhd" :line 1399)
			(:type nil :desc "read_bram_enb         => read_bram_enb_r," :file "vhdl/files/common/hierarchy.vhd" :line 1386)
			(:type nil :desc "read_bram_enb         => read_bram_enb_l," :file "vhdl/files/common/hierarchy.vhd" :line 1369)
			(:type nil :desc "read_bram_enb         => read_bram_enb_l," :file "vhdl/files/common/hierarchy.vhd" :line 1356)
			(:type nil :desc "read_bram_enb   => read_bram_enb_r," :file "vhdl/files/common/hierarchy.vhd" :line 1339)
			(:type nil :desc "read_bram_enb   => read_bram_enb_l," :file "vhdl/files/common/hierarchy.vhd" :line 1316)
			(:type nil :desc "read_bram_enb         <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1124)
			(:type nil :desc "signal read_bram_enb         : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1115)
			(:type nil :desc "read_bram_enb     <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1097)
			(:type nil :desc "if (read_bram_enb = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1090)
			(:type nil :desc "read_bram_enb <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 1087)
			(:type nil :desc "signal read_bram_enb         : inout std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1080)
			(:type nil :desc "if (read_bram_enb = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1052)
			(:type nil :desc "signal read_bram_enb   : in    std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1046)))
	       "bram_pointer"
	       (:items nil :locs
		       ((:type nil :desc "bram_pointer    => bram_pointer_r," :file "vhdl/files/common/hierarchy.vhd" :line 1340)
			(:type nil :desc "bram_pointer    => bram_pointer_r," :file "vhdl/files/common/hierarchy.vhd" :line 1331)
			(:type nil :desc "bram_pointer    => bram_pointer_l," :file "vhdl/files/common/hierarchy.vhd" :line 1317)
			(:type nil :desc "bram_pointer    => bram_pointer_l," :file "vhdl/files/common/hierarchy.vhd" :line 1308)
			(:type nil :desc "init_bram_logic(bram_pointer);" :file "vhdl/files/common/hierarchy.vhd" :line 1067)
			(:type nil :desc "signal bram_pointer    : out bram_read_pointer_t;" :file "vhdl/files/common/hierarchy.vhd" :line 1062)
			(:type nil :desc "address_write_d <= std_logic_vector(bram_pointer.tail);" :file "vhdl/files/common/hierarchy.vhd" :line 1057)
			(:type nil :desc "stream_to_bram(s_axis_tvalid, s_axis_tdata, bram_pointer, overflow_error);" :file "vhdl/files/common/hierarchy.vhd" :line 1056)
			(:type nil :desc "bram_pointer.head <= bram_pointer.head + to_unsigned(1, 11);" :file "vhdl/files/common/hierarchy.vhd" :line 1053)
			(:type nil :desc "signal bram_pointer    : inout bram_read_pointer_t;" :file "vhdl/files/common/hierarchy.vhd" :line 1047)))
	       "bram_read_pointer_t"
	       (:items nil :locs
		       ((:type nil :desc "signal bram_pointer_r        : bram_read_pointer_t;" :file "vhdl/files/common/hierarchy.vhd" :line 1198)
			(:type nil :desc "signal bram_pointer_l        : bram_read_pointer_t;" :file "vhdl/files/common/hierarchy.vhd" :line 1197)
			(:type nil :desc "signal bram_pointer    : out bram_read_pointer_t;" :file "vhdl/files/common/hierarchy.vhd" :line 1062)
			(:type nil :desc "signal bram_pointer    : inout bram_read_pointer_t;" :file "vhdl/files/common/hierarchy.vhd" :line 1047)))
	       "overflow_error"
	       (:items nil :locs
		       ((:type nil :desc "overflow_error  => bram_overflow_error_r," :file "vhdl/files/common/hierarchy.vhd" :line 1341)
			(:type nil :desc "overflow_error  => bram_overflow_error_r," :file "vhdl/files/common/hierarchy.vhd" :line 1332)
			(:type nil :desc "overflow_error  => bram_overflow_error_l," :file "vhdl/files/common/hierarchy.vhd" :line 1318)
			(:type nil :desc "overflow_error  => bram_overflow_error_l," :file "vhdl/files/common/hierarchy.vhd" :line 1309)
			(:type nil :desc "overflow_error  <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1068)
			(:type nil :desc "signal overflow_error  : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1063)
			(:type nil :desc "stream_to_bram(s_axis_tvalid, s_axis_tdata, bram_pointer, overflow_error);" :file "vhdl/files/common/hierarchy.vhd" :line 1056)
			(:type nil :desc "signal overflow_error  : out   std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1048)))
	       "address_write_d"
	       (:items nil :locs
		       ((:type nil :desc "address_write_d => address_write_d_r" :file "vhdl/files/common/hierarchy.vhd" :line 1342)
			(:type nil :desc "address_write_d => address_write_d_r" :file "vhdl/files/common/hierarchy.vhd" :line 1333)
			(:type nil :desc "address_write_d => address_write_d_l" :file "vhdl/files/common/hierarchy.vhd" :line 1319)
			(:type nil :desc "address_write_d => address_write_d_l" :file "vhdl/files/common/hierarchy.vhd" :line 1310)
			(:type nil :desc "address_write_d <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1069)
			(:type nil :desc "signal address_write_d : out std_logic_vector(10 downto 0)" :file "vhdl/files/common/hierarchy.vhd" :line 1064)
			(:type nil :desc "address_write_d <= std_logic_vector(bram_pointer.tail);" :file "vhdl/files/common/hierarchy.vhd" :line 1057)
			(:type nil :desc "signal address_write_d : out   std_logic_vector(10 downto 0)" :file "vhdl/files/common/hierarchy.vhd" :line 1049)))
	       "head"
	       (:items nil :locs
		       ((:type nil :desc "outputs.buffer_size_r <= bram_pointer_r.tail - bram_pointer_r.head;" :file "vhdl/files/common/hierarchy.vhd" :line 1277)
			(:type nil :desc "outputs.buffer_size_l <= bram_pointer_l.tail - bram_pointer_l.head;" :file "vhdl/files/common/hierarchy.vhd" :line 1272)
			(:type nil :desc "bram_pointer.head <= bram_pointer.head + to_unsigned(1, 11);" :file "vhdl/files/common/hierarchy.vhd" :line 1053)))
	       "to_unsigned"
	       (:items nil :locs
		       ((:type nil :desc "(burst_wr_addr_end(11 downto 0) /= std_logic_vector(to_unsigned(0, 12)))) then" :file "vhdl/files/common/hierarchy.vhd" :line 2229)
			(:type nil :desc "wr_burst_size             <= std_logic_vector (to_unsigned(C_M_AXI_BURST_LEN, 8));" :file "vhdl/files/common/hierarchy.vhd" :line 2225)
			(:type nil :desc "burst_wr_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_wr_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2224)
			(:type nil :desc "(burst_rd_addr_end(11 downto 0) /= std_logic_vector(to_unsigned(0, 12)))) then" :file "vhdl/files/common/hierarchy.vhd" :line 2095)
			(:type nil :desc "rd_burst_size             <= std_logic_vector(to_unsigned(C_M_AXI_BURST_LEN, 8));" :file "vhdl/files/common/hierarchy.vhd" :line 2091)
			(:type nil :desc "burst_rd_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_rd_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2090)
			(:type nil :desc "m_axi_arsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :file "vhdl/files/common/hierarchy.vhd" :line 1885)
			(:type nil :desc "m_axi_awsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :file "vhdl/files/common/hierarchy.vhd" :line 1876)
			(:type nil :desc "s2mm_write_req_size <= to_unsigned(S2MM_WRITE_SIZE, 10);" :file "vhdl/files/common/hierarchy.vhd" :line 1621)
			(:type nil :desc "conv_req.size    <= to_unsigned(S2MM_WRITE_SIZE, 10);" :file "vhdl/files/common/hierarchy.vhd" :line 1618)
			(:type nil :desc "bram_pointer.head <= bram_pointer.head + to_unsigned(1, 11);" :file "vhdl/files/common/hierarchy.vhd" :line 1053)))
	       "stream_to_bram"
	       (:items nil :locs
		       ((:type nil :desc "stream_to_bram(s_axis_tvalid, s_axis_tdata, bram_pointer, overflow_error);" :file "vhdl/files/common/hierarchy.vhd" :line 1056)))
	       "tail"
	       (:items nil :locs
		       ((:type nil :desc "outputs.buffer_size_r <= bram_pointer_r.tail - bram_pointer_r.head;" :file "vhdl/files/common/hierarchy.vhd" :line 1277)
			(:type nil :desc "outputs.buffer_size_l <= bram_pointer_l.tail - bram_pointer_l.head;" :file "vhdl/files/common/hierarchy.vhd" :line 1272)
			(:type nil :desc "address_write_d <= std_logic_vector(bram_pointer.tail);" :file "vhdl/files/common/hierarchy.vhd" :line 1057)))
	       "bram_logic_rst"
	       (:items nil :locs
		       ((:type nil :desc "bram_logic_rst(" :file "vhdl/files/common/hierarchy.vhd" :line 1330)
			(:type nil :desc "bram_logic_rst(" :file "vhdl/files/common/hierarchy.vhd" :line 1307)
			(:type nil :desc "end procedure bram_logic_rst;" :file "vhdl/files/common/hierarchy.vhd" :line 1070)
			(:type nil :desc "procedure bram_logic_rst (" :file "vhdl/files/common/hierarchy.vhd" :line 1061)))
	       "init_bram_logic"
	       (:items nil :locs
		       ((:type nil :desc "init_bram_logic(bram_pointer);" :file "vhdl/files/common/hierarchy.vhd" :line 1067)))
	       "read_to_output_reg_logic"
	       (:items nil :locs
		       ((:type nil :desc "read_to_output_reg_logic(" :file "vhdl/files/common/hierarchy.vhd" :line 1392)
			(:type nil :desc "read_to_output_reg_logic(" :file "vhdl/files/common/hierarchy.vhd" :line 1362)
			(:type nil :desc "end procedure read_to_output_reg_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1109)
			(:type nil :desc "procedure read_to_output_reg_logic (" :file "vhdl/files/common/hierarchy.vhd" :line 1073)))
	       "start_burst_master"
	       (:items nil :locs
		       ((:type nil :desc "start_burst_master    => inputs.start_burst_master_r," :file "vhdl/files/common/hierarchy.vhd" :line 1393)
			(:type nil :desc "start_burst_master    => inputs.start_burst_master_l," :file "vhdl/files/common/hierarchy.vhd" :line 1363)
			(:type nil :desc "if (start_burst_master = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1086)
			(:type nil :desc "signal start_burst_master    : in    std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1074)))
	       "wlast"
	       (:items nil :locs
		       ((:type nil :desc "wlast                 => inputs.wlast_r," :file "vhdl/files/common/hierarchy.vhd" :line 1394)
			(:type nil :desc "wlast                 => inputs.wlast_l," :file "vhdl/files/common/hierarchy.vhd" :line 1364)
			(:type nil :desc "elsif (wlast = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1106)
			(:type nil :desc "signal wlast                 : in    std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1075)))
	       "idx"
	       (:items nil :locs
		       ((:type nil :desc "idx                      => idx_r," :file "vhdl/files/common/hierarchy.vhd" :line 1488)
			(:type nil :desc "idx                      => idx_l," :file "vhdl/files/common/hierarchy.vhd" :line 1461)
			(:type nil :desc "idx                   => idx_r," :file "vhdl/files/common/hierarchy.vhd" :line 1396)
			(:type nil :desc "idx                   => idx_r," :file "vhdl/files/common/hierarchy.vhd" :line 1384)
			(:type nil :desc "idx                   => idx_l," :file "vhdl/files/common/hierarchy.vhd" :line 1366)
			(:type nil :desc "idx                   => idx_l," :file "vhdl/files/common/hierarchy.vhd" :line 1354)
			(:type nil :desc "output_reg(to_integer(idx-1)) <= bram_to_buffer;" :file "vhdl/files/common/hierarchy.vhd" :line 1169)
			(:type nil :desc "elsif (idx > 32) then" :file "vhdl/files/common/hierarchy.vhd" :line 1166)
			(:type nil :desc "if (idx <= 0) then" :file "vhdl/files/common/hierarchy.vhd" :line 1164)
			(:type nil :desc "signal idx                        : in  unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1154)
			(:type nil :desc "idx                   <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1121)
			(:type nil :desc "signal idx                   : out unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1113)
			(:type nil :desc "idx               <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1102)
			(:type nil :desc "if (idx = read_size-1) then" :file "vhdl/files/common/hierarchy.vhd" :line 1096)
			(:type nil :desc "idx                   <= idx + 1;" :file "vhdl/files/common/hierarchy.vhd" :line 1093)
			(:type nil :desc "signal idx                   : inout unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1077)))
	       "idx_bram"
	       (:items nil :locs
		       ((:type nil :desc "idx_bram              => idx_r_bram," :file "vhdl/files/common/hierarchy.vhd" :line 1397)
			(:type nil :desc "idx_bram              => idx_r_bram," :file "vhdl/files/common/hierarchy.vhd" :line 1385)
			(:type nil :desc "idx_bram              => idx_l_bram," :file "vhdl/files/common/hierarchy.vhd" :line 1367)
			(:type nil :desc "idx_bram              => idx_l_bram," :file "vhdl/files/common/hierarchy.vhd" :line 1355)
			(:type nil :desc "idx_bram              <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1122)
			(:type nil :desc "signal idx_bram              : out unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1114)
			(:type nil :desc "idx_bram              <= idx_bram + 1;" :file "vhdl/files/common/hierarchy.vhd" :line 1094)
			(:type nil :desc "signal idx_bram              : inout unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1078)))
	       "bram_to_buffer"
	       (:items nil :locs
		       ((:type nil :desc "bram_to_buffer           => bram_to_buffer_r," :file "vhdl/files/common/hierarchy.vhd" :line 1489)
			(:type nil :desc "bram_to_buffer           => bram_to_buffer_l," :file "vhdl/files/common/hierarchy.vhd" :line 1462)
			(:type nil :desc "bram_to_buffer        => bram_to_buffer_r," :file "vhdl/files/common/hierarchy.vhd" :line 1398)
			(:type nil :desc "bram_to_buffer        => bram_to_buffer_l," :file "vhdl/files/common/hierarchy.vhd" :line 1368)
			(:type nil :desc "output_reg(to_integer(idx-1)) <= bram_to_buffer;" :file "vhdl/files/common/hierarchy.vhd" :line 1169)
			(:type nil :desc "signal bram_to_buffer             : in  std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1155)
			(:type nil :desc "signal bram_to_buffer        : in    std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1079)))
	       "last_word_out_reg"
	       (:items nil :locs
		       ((:type nil :desc "last_word_out_reg     => last_word_out_reg_r," :file "vhdl/files/common/hierarchy.vhd" :line 1400)
			(:type nil :desc "last_word_out_reg     => last_word_out_reg_r" :file "vhdl/files/common/hierarchy.vhd" :line 1389)
			(:type nil :desc "last_word_out_reg     => last_word_out_reg_l," :file "vhdl/files/common/hierarchy.vhd" :line 1370)
			(:type nil :desc "last_word_out_reg     => last_word_out_reg_l" :file "vhdl/files/common/hierarchy.vhd" :line 1359)
			(:type nil :desc "last_word_out_reg     <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1126)
			(:type nil :desc "signal last_word_out_reg     : out std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 1118)
			(:type nil :desc "last_word_out_reg <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1103)
			(:type nil :desc "elsif (last_word_out_reg = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1101)
			(:type nil :desc "last_word_out_reg <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 1098)
			(:type nil :desc "signal last_word_out_reg     : inout std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1081)))
	       "load_output_reg"
	       (:items nil :locs
		       ((:type nil :desc "load_output_reg          => load_output_reg_r," :file "vhdl/files/common/hierarchy.vhd" :line 1490)
			(:type nil :desc "load_output_reg(" :file "vhdl/files/common/hierarchy.vhd" :line 1485)
			(:type nil :desc "load_output_reg          => load_output_reg_l," :file "vhdl/files/common/hierarchy.vhd" :line 1463)
			(:type nil :desc "load_output_reg(" :file "vhdl/files/common/hierarchy.vhd" :line 1458)
			(:type nil :desc "load_output_reg       => load_output_reg_r," :file "vhdl/files/common/hierarchy.vhd" :line 1401)
			(:type nil :desc "load_output_reg       => load_output_reg_r," :file "vhdl/files/common/hierarchy.vhd" :line 1388)
			(:type nil :desc "load_output_reg       => load_output_reg_l," :file "vhdl/files/common/hierarchy.vhd" :line 1371)
			(:type nil :desc "load_output_reg       => load_output_reg_l," :file "vhdl/files/common/hierarchy.vhd" :line 1358)
			(:type nil :desc "end procedure load_output_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 1175)
			(:type nil :desc "if (load_output_reg = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1163)
			(:type nil :desc "signal load_output_reg            : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1156)
			(:type nil :desc "procedure load_output_reg (" :file "vhdl/files/common/hierarchy.vhd" :line 1151)
			(:type nil :desc "load_output_reg       <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1125)
			(:type nil :desc "signal load_output_reg       : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1117)
			(:type nil :desc "load_output_reg   <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1104)
			(:type nil :desc "load_output_reg       <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 1091)
			(:type nil :desc "signal load_output_reg       : out   std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1082)))
	       "output_reg_out_tvalid"
	       (:items nil :locs
		       ((:type nil :desc "output_reg_out_tvalid    => output_reg_out_tvalid_r," :file "vhdl/files/common/hierarchy.vhd" :line 1487)
			(:type nil :desc "output_reg_out_tvalid    => output_reg_out_tvalid_l," :file "vhdl/files/common/hierarchy.vhd" :line 1460)
			(:type nil :desc "output_reg_out_tvalid => output_reg_out_tvalid_r" :file "vhdl/files/common/hierarchy.vhd" :line 1402)
			(:type nil :desc "output_reg_out_tvalid => output_reg_out_tvalid_r," :file "vhdl/files/common/hierarchy.vhd" :line 1387)
			(:type nil :desc "output_reg_out_tvalid => output_reg_out_tvalid_l" :file "vhdl/files/common/hierarchy.vhd" :line 1372)
			(:type nil :desc "output_reg_out_tvalid => output_reg_out_tvalid_l," :file "vhdl/files/common/hierarchy.vhd" :line 1357)
			(:type nil :desc "if (output_reg_out_tvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1162)
			(:type nil :desc "signal output_reg_out_tvalid      : in  std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1153)
			(:type nil :desc "output_reg_out_tvalid <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1123)
			(:type nil :desc "signal output_reg_out_tvalid : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1116)
			(:type nil :desc "output_reg_out_tvalid <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1107)
			(:type nil :desc "output_reg_out_tvalid <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 1092)
			(:type nil :desc "signal output_reg_out_tvalid : out   std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 1083)))
	       "read_to_output_reg_logic_rst"
	       (:items nil :locs
		       ((:type nil :desc "read_to_output_reg_logic_rst(" :file "vhdl/files/common/hierarchy.vhd" :line 1383)
			(:type nil :desc "read_to_output_reg_logic_rst(" :file "vhdl/files/common/hierarchy.vhd" :line 1353)
			(:type nil :desc "end procedure read_to_output_reg_logic_rst;" :file "vhdl/files/common/hierarchy.vhd" :line 1127)
			(:type nil :desc "procedure read_to_output_reg_logic_rst (" :file "vhdl/files/common/hierarchy.vhd" :line 1112)))
	       "bram_pointer_position_calc"
	       (:items nil :locs
		       ((:type nil :desc "bram_pointer_position_calc(" :file "vhdl/files/common/hierarchy.vhd" :line 1437)
			(:type nil :desc "bram_pointer_position_calc(" :file "vhdl/files/common/hierarchy.vhd" :line 1418)
			(:type nil :desc "end procedure bram_pointer_position_calc;" :file "vhdl/files/common/hierarchy.vhd" :line 1139)
			(:type nil :desc "procedure bram_pointer_position_calc (" :file "vhdl/files/common/hierarchy.vhd" :line 1130)))
	       "bram_pointer_position"
	       (:items nil :locs
		       ((:type nil :desc "bram_pointer_position => bram_ptr_pos_r" :file "vhdl/files/common/hierarchy.vhd" :line 1440)
			(:type nil :desc "bram_pointer_position => bram_ptr_pos_r" :file "vhdl/files/common/hierarchy.vhd" :line 1434)
			(:type nil :desc "bram_pointer_position => bram_ptr_pos_l" :file "vhdl/files/common/hierarchy.vhd" :line 1421)
			(:type nil :desc "bram_pointer_position => bram_ptr_pos_l" :file "vhdl/files/common/hierarchy.vhd" :line 1415)
			(:type nil :desc "bram_pointer_position <= CH_BASE_ADDRESS;" :file "vhdl/files/common/hierarchy.vhd" :line 1147)
			(:type nil :desc "signal bram_pointer_position : out std_logic_vector(31 downto 0)" :file "vhdl/files/common/hierarchy.vhd" :line 1144)
			(:type nil :desc "bram_pointer_position <= std_logic_vector(unsigned(bram_pointer_position) + (resize(read_size, 32) sll 3));" :file "vhdl/files/common/hierarchy.vhd" :line 1137)
			(:type nil :desc "signal bram_pointer_position : inout std_logic_vector(31 downto 0)" :file "vhdl/files/common/hierarchy.vhd" :line 1133)))
	       "resize"
	       (:items nil :locs
		       ((:type nil :desc "strobe_len   <= std_logic_vector(resize((resize(unsigned(transaction_wr_size), 11)-unsigned(transaction_wr_counter)), 8));" :file "vhdl/files/common/hierarchy.vhd" :line 2274)
			(:type nil :desc "bram_pointer_position <= std_logic_vector(unsigned(bram_pointer_position) + (resize(read_size, 32) sll 3));" :file "vhdl/files/common/hierarchy.vhd" :line 1137)))
	       "bram_pointer_position_rst"
	       (:items nil :locs
		       ((:type nil :desc "bram_pointer_position_rst(" :file "vhdl/files/common/hierarchy.vhd" :line 1432)
			(:type nil :desc "bram_pointer_position_rst(" :file "vhdl/files/common/hierarchy.vhd" :line 1413)
			(:type nil :desc "end procedure bram_pointer_position_rst;" :file "vhdl/files/common/hierarchy.vhd" :line 1148)
			(:type nil :desc "procedure bram_pointer_position_rst (" :file "vhdl/files/common/hierarchy.vhd" :line 1142)))
	       "CH_BASE_ADDRESS"
	       (:items nil :locs
		       ((:type nil :desc "CH_BASE_ADDRESS       => RIGHT_CH_BASE_ADDRESS," :file "vhdl/files/common/hierarchy.vhd" :line 1433)
			(:type nil :desc "CH_BASE_ADDRESS       => LEFT_CH_BASE_ADDRESS," :file "vhdl/files/common/hierarchy.vhd" :line 1414)
			(:type nil :desc "bram_pointer_position <= CH_BASE_ADDRESS;" :file "vhdl/files/common/hierarchy.vhd" :line 1147)
			(:type nil :desc "constant CH_BASE_ADDRESS     : in  std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1143)))
	       "OUTPUT_REG_DEFAULT_VALUE"
	       (:items nil :locs
		       ((:type nil :desc "OUTPUT_REG_DEFAULT_VALUE => OUTPUT_REG_DEFAULT_VALUE," :file "vhdl/files/common/hierarchy.vhd" :line 1486)
			(:type nil :desc "OUTPUT_REG_DEFAULT_VALUE => OUTPUT_REG_DEFAULT_VALUE," :file "vhdl/files/common/hierarchy.vhd" :line 1479)
			(:type nil :desc "OUTPUT_REG_DEFAULT_VALUE => OUTPUT_REG_DEFAULT_VALUE," :file "vhdl/files/common/hierarchy.vhd" :line 1459)
			(:type nil :desc "OUTPUT_REG_DEFAULT_VALUE => OUTPUT_REG_DEFAULT_VALUE," :file "vhdl/files/common/hierarchy.vhd" :line 1452)
			(:type nil :desc "output_reg              <= (others => OUTPUT_REG_DEFAULT_VALUE);" :file "vhdl/files/common/hierarchy.vhd" :line 1185)
			(:type nil :desc "constant OUTPUT_REG_DEFAULT_VALUE : in  std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1179)
			(:type nil :desc "output_reg <= (others => OUTPUT_REG_DEFAULT_VALUE);" :file "vhdl/files/common/hierarchy.vhd" :line 1173)
			(:type nil :desc "constant OUTPUT_REG_DEFAULT_VALUE : in  std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1152)))
	       "output_reg"
	       (:items nil :locs
		       ((:type nil :desc "output_reg               => output_reg_r," :file "vhdl/files/common/hierarchy.vhd" :line 1491)
			(:type nil :desc "output_reg               => output_reg_r," :file "vhdl/files/common/hierarchy.vhd" :line 1480)
			(:type nil :desc "output_reg               => output_reg_l," :file "vhdl/files/common/hierarchy.vhd" :line 1464)
			(:type nil :desc "output_reg               => output_reg_l," :file "vhdl/files/common/hierarchy.vhd" :line 1453)
			(:type nil :desc "signal output_reg_r              : output_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 1205)
			(:type nil :desc "signal output_reg_l              : output_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 1204)
			(:type nil :desc "output_reg              <= (others => OUTPUT_REG_DEFAULT_VALUE);" :file "vhdl/files/common/hierarchy.vhd" :line 1185)
			(:type nil :desc "signal output_reg                 : out output_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 1180)
			(:type nil :desc "output_reg <= (others => OUTPUT_REG_DEFAULT_VALUE);" :file "vhdl/files/common/hierarchy.vhd" :line 1173)
			(:type nil :desc "output_reg(to_integer(idx-1)) <= bram_to_buffer;" :file "vhdl/files/common/hierarchy.vhd" :line 1169)
			(:type nil :desc "signal output_reg                 : out output_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 1157)))
	       "out_reg_underflow_error"
	       (:items nil :locs
		       ((:type nil :desc "out_reg_underflow_error  => out_reg_underflow_error_r," :file "vhdl/files/common/hierarchy.vhd" :line 1492)
			(:type nil :desc "out_reg_underflow_error  => out_reg_underflow_error_r," :file "vhdl/files/common/hierarchy.vhd" :line 1481)
			(:type nil :desc "out_reg_underflow_error  => out_reg_underflow_error_l," :file "vhdl/files/common/hierarchy.vhd" :line 1465)
			(:type nil :desc "out_reg_underflow_error  => out_reg_underflow_error_l," :file "vhdl/files/common/hierarchy.vhd" :line 1454)
			(:type nil :desc "out_reg_underflow_error <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1186)
			(:type nil :desc "signal out_reg_underflow_error    : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1181)
			(:type nil :desc "out_reg_underflow_error <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 1165)
			(:type nil :desc "signal out_reg_underflow_error    : out std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1158)))
	       "out_reg_overflow_error"
	       (:items nil :locs
		       ((:type nil :desc "out_reg_overflow_error   => out_reg_overflow_error_r" :file "vhdl/files/common/hierarchy.vhd" :line 1493)
			(:type nil :desc "out_reg_overflow_error   => out_reg_overflow_error_r" :file "vhdl/files/common/hierarchy.vhd" :line 1482)
			(:type nil :desc "out_reg_overflow_error   => out_reg_overflow_error_l" :file "vhdl/files/common/hierarchy.vhd" :line 1466)
			(:type nil :desc "out_reg_overflow_error   => out_reg_overflow_error_l" :file "vhdl/files/common/hierarchy.vhd" :line 1455)
			(:type nil :desc "out_reg_overflow_error  <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1187)
			(:type nil :desc "signal out_reg_overflow_error     : out std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 1182)
			(:type nil :desc "out_reg_overflow_error <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 1167)
			(:type nil :desc "signal out_reg_overflow_error     : out std_logic" :file "vhdl/files/common/hierarchy.vhd" :line 1159)))
	       "to_integer"
	       (:items nil :locs
		       ((:type nil :desc "m_axis_rch_tdata      <= output_reg_r(to_integer(unsigned(inputs.bw_counter_r)));" :file "vhdl/files/common/hierarchy.vhd" :line 1279)
			(:type nil :desc "m_axis_lch_tdata      <= output_reg_l(to_integer(unsigned(inputs.bw_counter_l)));" :file "vhdl/files/common/hierarchy.vhd" :line 1274)
			(:type nil :desc "output_reg(to_integer(idx-1)) <= bram_to_buffer;" :file "vhdl/files/common/hierarchy.vhd" :line 1169)))
	       "load_output_reg_rst"
	       (:items nil :locs
		       ((:type nil :desc "load_output_reg_rst(" :file "vhdl/files/common/hierarchy.vhd" :line 1478)
			(:type nil :desc "load_output_reg_rst(" :file "vhdl/files/common/hierarchy.vhd" :line 1451)
			(:type nil :desc "end procedure load_output_reg_rst;" :file "vhdl/files/common/hierarchy.vhd" :line 1188)
			(:type nil :desc "procedure load_output_reg_rst (" :file "vhdl/files/common/hierarchy.vhd" :line 1178)))
	       "reset_bram_l"
	       (:items nil :locs
		       ((:type nil :desc "rstb  => reset_bram_l," :file "vhdl/files/common/hierarchy.vhd" :line 1246)
			(:type nil :desc "reset_bram_l <= not s_axis_lch_aresetn;" :file "vhdl/files/common/hierarchy.vhd" :line 1234)
			(:type nil :desc "signal reset_bram_l          : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1191)))
	       "reset_bram_r"
	       (:items nil :locs
		       ((:type nil :desc "rstb  => reset_bram_r," :file "vhdl/files/common/hierarchy.vhd" :line 1262)
			(:type nil :desc "reset_bram_r <= not s_axis_rch_aresetn;" :file "vhdl/files/common/hierarchy.vhd" :line 1235)
			(:type nil :desc "signal reset_bram_r          : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1192)))
	       "bram_a_addrb"
	       (:items nil :locs
		       ((:type nil :desc "bram_a_addrb <= std_logic_vector(idx_l_bram);" :file "vhdl/files/common/hierarchy.vhd" :line 1283)
			(:type nil :desc "addrb => bram_a_addrb," :file "vhdl/files/common/hierarchy.vhd" :line 1248)
			(:type nil :desc "signal bram_a_addrb          : std_logic_vector(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1193)))
	       "bram_b_addrb"
	       (:items nil :locs
		       ((:type nil :desc "bram_b_addrb <= std_logic_vector(idx_r_bram);" :file "vhdl/files/common/hierarchy.vhd" :line 1284)
			(:type nil :desc "addrb => bram_b_addrb," :file "vhdl/files/common/hierarchy.vhd" :line 1264)
			(:type nil :desc "signal bram_b_addrb          : std_logic_vector(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1194)))
	       "read_bram_enb_l"
	       (:items nil :locs
		       ((:type nil :desc "read_bram_enb         => read_bram_enb_l," :file "vhdl/files/common/hierarchy.vhd" :line 1369)
			(:type nil :desc "read_bram_enb         => read_bram_enb_l," :file "vhdl/files/common/hierarchy.vhd" :line 1356)
			(:type nil :desc "read_bram_enb   => read_bram_enb_l," :file "vhdl/files/common/hierarchy.vhd" :line 1316)
			(:type nil :desc "enb   => read_bram_enb_l," :file "vhdl/files/common/hierarchy.vhd" :line 1247)
			(:type nil :desc "signal read_bram_enb_l       : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1195)))
	       "read_bram_enb_r"
	       (:items nil :locs
		       ((:type nil :desc "read_bram_enb         => read_bram_enb_r," :file "vhdl/files/common/hierarchy.vhd" :line 1399)
			(:type nil :desc "read_bram_enb         => read_bram_enb_r," :file "vhdl/files/common/hierarchy.vhd" :line 1386)
			(:type nil :desc "read_bram_enb   => read_bram_enb_r," :file "vhdl/files/common/hierarchy.vhd" :line 1339)
			(:type nil :desc "enb   => read_bram_enb_r," :file "vhdl/files/common/hierarchy.vhd" :line 1263)
			(:type nil :desc "signal read_bram_enb_r       : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1196)))
	       "bram_pointer_l"
	       (:items nil :locs
		       ((:type nil :desc "bram_pointer    => bram_pointer_l," :file "vhdl/files/common/hierarchy.vhd" :line 1317)
			(:type nil :desc "bram_pointer    => bram_pointer_l," :file "vhdl/files/common/hierarchy.vhd" :line 1308)
			(:type nil :desc "outputs.buffer_size_l <= bram_pointer_l.tail - bram_pointer_l.head;" :file "vhdl/files/common/hierarchy.vhd" :line 1272)
			(:type nil :desc "dina  => bram_pointer_l.dina," :file "vhdl/files/common/hierarchy.vhd" :line 1243)
			(:type nil :desc "wea   => bram_pointer_l.wea," :file "vhdl/files/common/hierarchy.vhd" :line 1241)
			(:type nil :desc "ena   => bram_pointer_l.ena," :file "vhdl/files/common/hierarchy.vhd" :line 1240)
			(:type nil :desc "signal bram_pointer_l        : bram_read_pointer_t;" :file "vhdl/files/common/hierarchy.vhd" :line 1197)))
	       "bram_pointer_r"
	       (:items nil :locs
		       ((:type nil :desc "bram_pointer    => bram_pointer_r," :file "vhdl/files/common/hierarchy.vhd" :line 1340)
			(:type nil :desc "bram_pointer    => bram_pointer_r," :file "vhdl/files/common/hierarchy.vhd" :line 1331)
			(:type nil :desc "outputs.buffer_size_r <= bram_pointer_r.tail - bram_pointer_r.head;" :file "vhdl/files/common/hierarchy.vhd" :line 1277)
			(:type nil :desc "dina  => bram_pointer_r.dina," :file "vhdl/files/common/hierarchy.vhd" :line 1259)
			(:type nil :desc "wea   => bram_pointer_r.wea," :file "vhdl/files/common/hierarchy.vhd" :line 1257)
			(:type nil :desc "ena   => bram_pointer_r.ena," :file "vhdl/files/common/hierarchy.vhd" :line 1256)
			(:type nil :desc "signal bram_pointer_r        : bram_read_pointer_t;" :file "vhdl/files/common/hierarchy.vhd" :line 1198)))
	       "bram_to_buffer_l"
	       (:items nil :locs
		       ((:type nil :desc "bram_to_buffer           => bram_to_buffer_l," :file "vhdl/files/common/hierarchy.vhd" :line 1462)
			(:type nil :desc "bram_to_buffer        => bram_to_buffer_l," :file "vhdl/files/common/hierarchy.vhd" :line 1368)
			(:type nil :desc "doutb => bram_to_buffer_l" :file "vhdl/files/common/hierarchy.vhd" :line 1249)
			(:type nil :desc "signal bram_to_buffer_l      : std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1199)))
	       "bram_to_buffer_r"
	       (:items nil :locs
		       ((:type nil :desc "bram_to_buffer           => bram_to_buffer_r," :file "vhdl/files/common/hierarchy.vhd" :line 1489)
			(:type nil :desc "bram_to_buffer        => bram_to_buffer_r," :file "vhdl/files/common/hierarchy.vhd" :line 1398)
			(:type nil :desc "doutb => bram_to_buffer_r" :file "vhdl/files/common/hierarchy.vhd" :line 1265)
			(:type nil :desc "signal bram_to_buffer_r      : std_logic_vector(63 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1200)))
	       "bram_overflow_error_l"
	       (:items nil :locs
		       ((:type nil :desc "overflow_error  => bram_overflow_error_l," :file "vhdl/files/common/hierarchy.vhd" :line 1318)
			(:type nil :desc "overflow_error  => bram_overflow_error_l," :file "vhdl/files/common/hierarchy.vhd" :line 1309)
			(:type nil :desc "bram_overflow_error <= bram_overflow_error_l or bram_overflow_error_r;" :file "vhdl/files/common/hierarchy.vhd" :line 1287)
			(:type nil :desc "signal bram_overflow_error_l : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1201)))
	       "bram_overflow_error_r"
	       (:items nil :locs
		       ((:type nil :desc "overflow_error  => bram_overflow_error_r," :file "vhdl/files/common/hierarchy.vhd" :line 1341)
			(:type nil :desc "overflow_error  => bram_overflow_error_r," :file "vhdl/files/common/hierarchy.vhd" :line 1332)
			(:type nil :desc "bram_overflow_error <= bram_overflow_error_l or bram_overflow_error_r;" :file "vhdl/files/common/hierarchy.vhd" :line 1287)
			(:type nil :desc "signal bram_overflow_error_r : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1202)))
	       "output_reg_l"
	       (:items nil :locs
		       ((:type nil :desc "output_reg               => output_reg_l," :file "vhdl/files/common/hierarchy.vhd" :line 1464)
			(:type nil :desc "output_reg               => output_reg_l," :file "vhdl/files/common/hierarchy.vhd" :line 1453)
			(:type nil :desc "m_axis_lch_tdata      <= output_reg_l(to_integer(unsigned(inputs.bw_counter_l)));" :file "vhdl/files/common/hierarchy.vhd" :line 1274)
			(:type nil :desc "attribute ram_style of output_reg_l : signal is \"distributed\";" :file "vhdl/files/common/hierarchy.vhd" :line 1229)
			(:type nil :desc "attribute keep of output_reg_l      : signal is \"true\";" :file "vhdl/files/common/hierarchy.vhd" :line 1226)
			(:type nil :desc "signal output_reg_l              : output_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 1204)))
	       "output_reg_r"
	       (:items nil :locs
		       ((:type nil :desc "output_reg               => output_reg_r," :file "vhdl/files/common/hierarchy.vhd" :line 1491)
			(:type nil :desc "output_reg               => output_reg_r," :file "vhdl/files/common/hierarchy.vhd" :line 1480)
			(:type nil :desc "m_axis_rch_tdata      <= output_reg_r(to_integer(unsigned(inputs.bw_counter_r)));" :file "vhdl/files/common/hierarchy.vhd" :line 1279)
			(:type nil :desc "attribute ram_style of output_reg_r : signal is \"distributed\";" :file "vhdl/files/common/hierarchy.vhd" :line 1230)
			(:type nil :desc "attribute keep of output_reg_r      : signal is \"true\";" :file "vhdl/files/common/hierarchy.vhd" :line 1227)
			(:type nil :desc "signal output_reg_r              : output_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 1205)))
	       "output_reg_out_tvalid_l"
	       (:items nil :locs
		       ((:type nil :desc "output_reg_out_tvalid_l_d <= output_reg_out_tvalid_l;" :file "vhdl/files/common/hierarchy.vhd" :line 1506)
			(:type nil :desc "output_reg_out_tvalid    => output_reg_out_tvalid_l," :file "vhdl/files/common/hierarchy.vhd" :line 1460)
			(:type nil :desc "output_reg_out_tvalid => output_reg_out_tvalid_l" :file "vhdl/files/common/hierarchy.vhd" :line 1372)
			(:type nil :desc "output_reg_out_tvalid => output_reg_out_tvalid_l," :file "vhdl/files/common/hierarchy.vhd" :line 1357)
			(:type nil :desc "m_axis_lch_tvalid     <= output_reg_out_tvalid_l and output_reg_out_tvalid_l_d;" :file "vhdl/files/common/hierarchy.vhd" :line 1275)
			(:type nil :desc "signal output_reg_out_tvalid_l   : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1206)))
	       "output_reg_out_tvalid_l_d"
	       (:items nil :locs
		       ((:type nil :desc "output_reg_out_tvalid_l_d <= output_reg_out_tvalid_l;" :file "vhdl/files/common/hierarchy.vhd" :line 1506)
			(:type nil :desc "output_reg_out_tvalid_l_d <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1504)
			(:type nil :desc "m_axis_lch_tvalid     <= output_reg_out_tvalid_l and output_reg_out_tvalid_l_d;" :file "vhdl/files/common/hierarchy.vhd" :line 1275)
			(:type nil :desc "signal output_reg_out_tvalid_l_d : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1207)))
	       "output_reg_out_tvalid_r"
	       (:items nil :locs
		       ((:type nil :desc "output_reg_out_tvalid_r_d <= output_reg_out_tvalid_r;" :file "vhdl/files/common/hierarchy.vhd" :line 1518)
			(:type nil :desc "output_reg_out_tvalid    => output_reg_out_tvalid_r," :file "vhdl/files/common/hierarchy.vhd" :line 1487)
			(:type nil :desc "output_reg_out_tvalid => output_reg_out_tvalid_r" :file "vhdl/files/common/hierarchy.vhd" :line 1402)
			(:type nil :desc "output_reg_out_tvalid => output_reg_out_tvalid_r," :file "vhdl/files/common/hierarchy.vhd" :line 1387)
			(:type nil :desc "m_axis_rch_tvalid     <= output_reg_out_tvalid_r and output_reg_out_tvalid_r_d;" :file "vhdl/files/common/hierarchy.vhd" :line 1280)
			(:type nil :desc "signal output_reg_out_tvalid_r   : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1208)))
	       "output_reg_out_tvalid_r_d"
	       (:items nil :locs
		       ((:type nil :desc "output_reg_out_tvalid_r_d <= output_reg_out_tvalid_r;" :file "vhdl/files/common/hierarchy.vhd" :line 1518)
			(:type nil :desc "output_reg_out_tvalid_r_d <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1516)
			(:type nil :desc "m_axis_rch_tvalid     <= output_reg_out_tvalid_r and output_reg_out_tvalid_r_d;" :file "vhdl/files/common/hierarchy.vhd" :line 1280)
			(:type nil :desc "signal output_reg_out_tvalid_r_d : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1209)))
	       "last_word_out_reg_l"
	       (:items nil :locs
		       ((:type nil :desc "last_word_out_reg     => last_word_out_reg_l," :file "vhdl/files/common/hierarchy.vhd" :line 1370)
			(:type nil :desc "last_word_out_reg     => last_word_out_reg_l" :file "vhdl/files/common/hierarchy.vhd" :line 1359)
			(:type nil :desc "signal last_word_out_reg_l       : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1210)))
	       "last_word_out_reg_r"
	       (:items nil :locs
		       ((:type nil :desc "last_word_out_reg     => last_word_out_reg_r," :file "vhdl/files/common/hierarchy.vhd" :line 1400)
			(:type nil :desc "last_word_out_reg     => last_word_out_reg_r" :file "vhdl/files/common/hierarchy.vhd" :line 1389)
			(:type nil :desc "signal last_word_out_reg_r       : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1211)))
	       "load_output_reg_l"
	       (:items nil :locs
		       ((:type nil :desc "load_output_reg          => load_output_reg_l," :file "vhdl/files/common/hierarchy.vhd" :line 1463)
			(:type nil :desc "load_output_reg       => load_output_reg_l," :file "vhdl/files/common/hierarchy.vhd" :line 1371)
			(:type nil :desc "load_output_reg       => load_output_reg_l," :file "vhdl/files/common/hierarchy.vhd" :line 1358)
			(:type nil :desc "signal load_output_reg_l         : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1212)))
	       "load_output_reg_r"
	       (:items nil :locs
		       ((:type nil :desc "load_output_reg          => load_output_reg_r," :file "vhdl/files/common/hierarchy.vhd" :line 1490)
			(:type nil :desc "load_output_reg       => load_output_reg_r," :file "vhdl/files/common/hierarchy.vhd" :line 1401)
			(:type nil :desc "load_output_reg       => load_output_reg_r," :file "vhdl/files/common/hierarchy.vhd" :line 1388)
			(:type nil :desc "signal load_output_reg_r         : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1213)))
	       "bram_ptr_pos_l"
	       (:items nil :locs
		       ((:type nil :desc "bram_pointer_position => bram_ptr_pos_l" :file "vhdl/files/common/hierarchy.vhd" :line 1421)
			(:type nil :desc "bram_pointer_position => bram_ptr_pos_l" :file "vhdl/files/common/hierarchy.vhd" :line 1415)
			(:type nil :desc "outputs.bram_ptr_l    <= bram_ptr_pos_l;" :file "vhdl/files/common/hierarchy.vhd" :line 1273)
			(:type nil :desc "signal bram_ptr_pos_l    : std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1215)))
	       "bram_ptr_pos_r"
	       (:items nil :locs
		       ((:type nil :desc "bram_pointer_position => bram_ptr_pos_r" :file "vhdl/files/common/hierarchy.vhd" :line 1440)
			(:type nil :desc "bram_pointer_position => bram_ptr_pos_r" :file "vhdl/files/common/hierarchy.vhd" :line 1434)
			(:type nil :desc "outputs.bram_ptr_r    <= bram_ptr_pos_r;" :file "vhdl/files/common/hierarchy.vhd" :line 1278)
			(:type nil :desc "signal bram_ptr_pos_r    : std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1216)))
	       "address_write_d_l"
	       (:items nil :locs
		       ((:type nil :desc "address_write_d => address_write_d_l" :file "vhdl/files/common/hierarchy.vhd" :line 1319)
			(:type nil :desc "address_write_d => address_write_d_l" :file "vhdl/files/common/hierarchy.vhd" :line 1310)
			(:type nil :desc "addra => address_write_d_l," :file "vhdl/files/common/hierarchy.vhd" :line 1242)
			(:type nil :desc "signal address_write_d_l : std_logic_vector(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1217)))
	       "address_write_d_r"
	       (:items nil :locs
		       ((:type nil :desc "address_write_d => address_write_d_r" :file "vhdl/files/common/hierarchy.vhd" :line 1342)
			(:type nil :desc "address_write_d => address_write_d_r" :file "vhdl/files/common/hierarchy.vhd" :line 1333)
			(:type nil :desc "addra => address_write_d_r," :file "vhdl/files/common/hierarchy.vhd" :line 1258)
			(:type nil :desc "signal address_write_d_r : std_logic_vector(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1218)))
	       "idx_l"
	       (:items nil :locs
		       ((:type nil :desc "idx                      => idx_l," :file "vhdl/files/common/hierarchy.vhd" :line 1461)
			(:type nil :desc "idx                   => idx_l," :file "vhdl/files/common/hierarchy.vhd" :line 1366)
			(:type nil :desc "idx                   => idx_l," :file "vhdl/files/common/hierarchy.vhd" :line 1354)
			(:type nil :desc "signal idx_l      : unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1220)))
	       "idx_l_bram"
	       (:items nil :locs
		       ((:type nil :desc "idx_bram              => idx_l_bram," :file "vhdl/files/common/hierarchy.vhd" :line 1367)
			(:type nil :desc "idx_bram              => idx_l_bram," :file "vhdl/files/common/hierarchy.vhd" :line 1355)
			(:type nil :desc "bram_a_addrb <= std_logic_vector(idx_l_bram);" :file "vhdl/files/common/hierarchy.vhd" :line 1283)
			(:type nil :desc "signal idx_l_bram : unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1221)))
	       "idx_r"
	       (:items nil :locs
		       ((:type nil :desc "idx                      => idx_r," :file "vhdl/files/common/hierarchy.vhd" :line 1488)
			(:type nil :desc "idx                   => idx_r," :file "vhdl/files/common/hierarchy.vhd" :line 1396)
			(:type nil :desc "idx                   => idx_r," :file "vhdl/files/common/hierarchy.vhd" :line 1384)
			(:type nil :desc "signal idx_r      : unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1222)))
	       "idx_r_bram"
	       (:items nil :locs
		       ((:type nil :desc "idx_bram              => idx_r_bram," :file "vhdl/files/common/hierarchy.vhd" :line 1397)
			(:type nil :desc "idx_bram              => idx_r_bram," :file "vhdl/files/common/hierarchy.vhd" :line 1385)
			(:type nil :desc "bram_b_addrb <= std_logic_vector(idx_r_bram);" :file "vhdl/files/common/hierarchy.vhd" :line 1284)
			(:type nil :desc "signal idx_r_bram : unsigned(10 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1223)))
	       "keep"
	       (:items nil :locs
		       ((:type nil :desc "attribute keep of pattern_count_rch_reg    : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2615)
			(:type nil :desc "attribute keep of count_rch_reg            : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2614)
			(:type nil :desc "attribute keep of pattern_count_lch_reg    : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2613)
			(:type nil :desc "attribute keep of count_lch_reg            : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2612)
			(:type nil :desc "attribute keep of master_lite_rd_data_reg  : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2611)
			(:type nil :desc "attribute keep of master_lite_rd_add_reg   : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2610)
			(:type nil :desc "attribute keep of master_lite_rd_setup_reg : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2609)
			(:type nil :desc "attribute keep of master_lite_wr_data_reg  : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2608)
			(:type nil :desc "attribute keep of master_lite_wr_add_reg   : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2607)
			(:type nil :desc "attribute keep of master_lite_wr_setup_reg : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2606)
			(:type nil :desc "attribute keep of mm2s_size_reg            : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2605)
			(:type nil :desc "attribute keep of converter_setup_reg      : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2604)
			(:type nil :desc "attribute keep of version_reg              : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2603)
			(:type nil :desc "attribute keep of status_reg               : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2602)
			(:type nil :desc "attribute keep of control_reg              : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2601)
			(:type nil :desc "attribute keep                             : boolean;" :file "vhdl/files/common/hierarchy.vhd" :line 2600)
			(:type nil :desc "attribute keep of output_reg_r      : signal is \"true\";" :file "vhdl/files/common/hierarchy.vhd" :line 1227)
			(:type nil :desc "attribute keep of output_reg_l      : signal is \"true\";" :file "vhdl/files/common/hierarchy.vhd" :line 1226)
			(:type nil :desc "attribute keep                      : string;" :file "vhdl/files/common/hierarchy.vhd" :line 1225)))
	       "string"
	       (:items nil :locs
		       ((:type nil :desc "attribute ram_style                 : string;" :file "vhdl/files/common/hierarchy.vhd" :line 1228)
			(:type nil :desc "attribute keep                      : string;" :file "vhdl/files/common/hierarchy.vhd" :line 1225)))
	       "ram_style"
	       (:items nil :locs
		       ((:type nil :desc "attribute ram_style of output_reg_r : signal is \"distributed\";" :file "vhdl/files/common/hierarchy.vhd" :line 1230)
			(:type nil :desc "attribute ram_style of output_reg_l : signal is \"distributed\";" :file "vhdl/files/common/hierarchy.vhd" :line 1229)
			(:type nil :desc "attribute ram_style                 : string;" :file "vhdl/files/common/hierarchy.vhd" :line 1228)))
	       "input_buffer_l"
	       (:items nil :locs
		       ((:type nil :desc "input_buffer_l : blk_mem_gen_0" :file "vhdl/files/common/hierarchy.vhd" :line 1237)))
	       "input_buffer_r"
	       (:items nil :locs
		       ((:type nil :desc "input_buffer_r : blk_mem_gen_0" :file "vhdl/files/common/hierarchy.vhd" :line 1253)))
	       "axi_bram_logic_l"
	       (:items nil :locs
		       ((:type nil :desc "end process axi_bram_logic_l;" :file "vhdl/files/common/hierarchy.vhd" :line 1323)
			(:type nil :desc "axi_bram_logic_l : process(s_axis_lch_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 1303)))
	       "axi_bram_logic_r"
	       (:items nil :locs
		       ((:type nil :desc "end process axi_bram_logic_r;" :file "vhdl/files/common/hierarchy.vhd" :line 1346)
			(:type nil :desc "axi_bram_logic_r : process(s_axis_rch_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 1326)))
	       "read_to_output_reg_l"
	       (:items nil :locs
		       ((:type nil :desc "end process read_to_output_reg_l;" :file "vhdl/files/common/hierarchy.vhd" :line 1376)
			(:type nil :desc "read_to_output_reg_l : process (s_axis_lch_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 1349)))
	       "read_to_output_reg_r"
	       (:items nil :locs
		       ((:type nil :desc "end process read_to_output_reg_r;" :file "vhdl/files/common/hierarchy.vhd" :line 1406)
			(:type nil :desc "read_to_output_reg_r : process (s_axis_rch_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 1379)))
	       "bram_ptr_pos_l_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process bram_ptr_pos_l_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 1425)
			(:type nil :desc "bram_ptr_pos_l_proc : process (s_axis_lch_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 1409)))
	       "bram_ptr_pos_r_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process bram_ptr_pos_r_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 1444)
			(:type nil :desc "bram_ptr_pos_r_proc : process (s_axis_rch_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 1428)))
	       "output_reg_loading_l"
	       (:items nil :locs
		       ((:type nil :desc "end process output_reg_loading_l;" :file "vhdl/files/common/hierarchy.vhd" :line 1470)
			(:type nil :desc "output_reg_loading_l : process (s_axis_lch_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 1447)))
	       "output_reg_loading_r"
	       (:items nil :locs
		       ((:type nil :desc "end process output_reg_loading_r;" :file "vhdl/files/common/hierarchy.vhd" :line 1497)
			(:type nil :desc "output_reg_loading_r : process (s_axis_rch_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 1474)))
	       "delay_output_reg_valid_l"
	       (:items nil :locs
		       ((:type nil :desc "end process delay_output_reg_valid_l;" :file "vhdl/files/common/hierarchy.vhd" :line 1509)
			(:type nil :desc "delay_output_reg_valid_l : process (s_axis_lch_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 1500)))
	       "delay_output_reg_valid_r"
	       (:items nil :locs
		       ((:type nil :desc "end process delay_output_reg_valid_r;" :file "vhdl/files/common/hierarchy.vhd" :line 1521)
			(:type nil :desc "delay_output_reg_valid_r : process (s_axis_rch_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 1512)))
	       "fsm_states"
	       (:items nil :locs
		       ((:type nil :desc "signal state : fsm_states;" :file "vhdl/files/common/hierarchy.vhd" :line 1568)
			(:type nil :desc "type fsm_states is (" :file "vhdl/files/common/hierarchy.vhd" :line 1561)))
	       "IDLE"
	       (:items nil :locs
		       ((:type nil :desc "elsif (state = IDLE) then" :file "vhdl/files/common/hierarchy.vhd" :line 2345)
			(:type nil :desc "elsif (state = IDLE) then" :file "vhdl/files/common/hierarchy.vhd" :line 2264)
			(:type nil :desc "elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = S2MM) then" :file "vhdl/files/common/hierarchy.vhd" :line 2249)
			(:type nil :desc "elsif (state = IDLE) then" :file "vhdl/files/common/hierarchy.vhd" :line 2215)
			(:type nil :desc "if (state = IDLE) then" :file "vhdl/files/common/hierarchy.vhd" :line 2187)
			(:type nil :desc "elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = MM2S) then" :file "vhdl/files/common/hierarchy.vhd" :line 2118)
			(:type nil :desc "state              <= IDLE;" :file "vhdl/files/common/hierarchy.vhd" :line 2063)
			(:type nil :desc "state              <= IDLE;" :file "vhdl/files/common/hierarchy.vhd" :line 2019)
			(:type nil :desc "when IDLE =>" :file "vhdl/files/common/hierarchy.vhd" :line 1967)
			(:type nil :desc "state                    <= IDLE;" :file "vhdl/files/common/hierarchy.vhd" :line 1952)
			(:type nil :desc "IDLE," :file "vhdl/files/common/hierarchy.vhd" :line 1790)
			(:type nil :desc "state <= IDLE;" :file "vhdl/files/common/hierarchy.vhd" :line 1652)
			(:type nil :desc "state         <= IDLE;" :file "vhdl/files/common/hierarchy.vhd" :line 1646)
			(:type nil :desc "state          <= IDLE;" :file "vhdl/files/common/hierarchy.vhd" :line 1629)
			(:type nil :desc "when IDLE =>" :file "vhdl/files/common/hierarchy.vhd" :line 1603)
			(:type nil :desc "state          <= IDLE;" :file "vhdl/files/common/hierarchy.vhd" :line 1585)
			(:type nil :desc "IDLE," :file "vhdl/files/common/hierarchy.vhd" :line 1562)))
	       "REQ_S2MM"
	       (:items nil :locs
		       ((:type nil :desc "when REQ_S2MM =>" :file "vhdl/files/common/hierarchy.vhd" :line 1614)
			(:type nil :desc "state <= REQ_S2MM;" :file "vhdl/files/common/hierarchy.vhd" :line 1607)
			(:type nil :desc "REQ_S2MM," :file "vhdl/files/common/hierarchy.vhd" :line 1563)))
	       "WAIT_S2MM"
	       (:items nil :locs
		       ((:type nil :desc "when WAIT_S2MM =>" :file "vhdl/files/common/hierarchy.vhd" :line 1626)
			(:type nil :desc "state               <= WAIT_S2MM;" :file "vhdl/files/common/hierarchy.vhd" :line 1622)
			(:type nil :desc "WAIT_S2MM," :file "vhdl/files/common/hierarchy.vhd" :line 1564)))
	       "REQ_MM2S"
	       (:items nil :locs
		       ((:type nil :desc "when REQ_MM2S =>" :file "vhdl/files/common/hierarchy.vhd" :line 1633)
			(:type nil :desc "state <= REQ_MM2S;" :file "vhdl/files/common/hierarchy.vhd" :line 1609)
			(:type nil :desc "REQ_MM2S," :file "vhdl/files/common/hierarchy.vhd" :line 1565)))
	       "WAIT_MM2S"
	       (:items nil :locs
		       ((:type nil :desc "when WAIT_MM2S =>" :file "vhdl/files/common/hierarchy.vhd" :line 1643)
			(:type nil :desc "state              <= WAIT_MM2S;" :file "vhdl/files/common/hierarchy.vhd" :line 1640)
			(:type nil :desc "WAIT_MM2S" :file "vhdl/files/common/hierarchy.vhd" :line 1566)))
	       "state"
	       (:items nil :locs
		       ((:type nil :desc "if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2401)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2371)
			(:type nil :desc "elsif (state /= WRITING_TO_MEM) then" :file "vhdl/files/common/hierarchy.vhd" :line 2347)
			(:type nil :desc "elsif (state = IDLE) then" :file "vhdl/files/common/hierarchy.vhd" :line 2345)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2328)
			(:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1' or state /= WRITE_INITIATE) then" :file "vhdl/files/common/hierarchy.vhd" :line 2300)
			(:type nil :desc "elsif (state = WRITE_BURST_SIZE_CALC) then" :file "vhdl/files/common/hierarchy.vhd" :line 2267)
			(:type nil :desc "elsif (state = IDLE) then" :file "vhdl/files/common/hierarchy.vhd" :line 2264)
			(:type nil :desc "elsif (write_done = '1' and state = WRITING_TO_MEM) then" :file "vhdl/files/common/hierarchy.vhd" :line 2251)
			(:type nil :desc "elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = S2MM) then" :file "vhdl/files/common/hierarchy.vhd" :line 2249)
			(:type nil :desc "elsif (state /= WRITE_BURST_SIZE_CALC) then" :file "vhdl/files/common/hierarchy.vhd" :line 2217)
			(:type nil :desc "elsif (state = IDLE) then" :file "vhdl/files/common/hierarchy.vhd" :line 2215)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= READING_FROM_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2198)
			(:type nil :desc "if (state = IDLE) then" :file "vhdl/files/common/hierarchy.vhd" :line 2187)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= READING_FROM_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2168)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= READ_INITIATE or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2130)
			(:type nil :desc "elsif (read_done = '1' and state = READING_FROM_MEM) then" :file "vhdl/files/common/hierarchy.vhd" :line 2120)
			(:type nil :desc "elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = MM2S) then" :file "vhdl/files/common/hierarchy.vhd" :line 2118)
			(:type nil :desc "elsif (state /= READ_BURST_SIZE_CALC) then" :file "vhdl/files/common/hierarchy.vhd" :line 2084)
			(:type nil :desc "state <= READ_BURST_SIZE_CALC;" :file "vhdl/files/common/hierarchy.vhd" :line 2065)
			(:type nil :desc "state              <= IDLE;" :file "vhdl/files/common/hierarchy.vhd" :line 2063)
			(:type nil :desc "state <= READING_FROM_MEM;" :file "vhdl/files/common/hierarchy.vhd" :line 2049)
			(:type nil :desc "state <= READ_INITIATE;" :file "vhdl/files/common/hierarchy.vhd" :line 2037)
			(:type nil :desc "state              <= WRITE_BURST_SIZE_CALC;" :file "vhdl/files/common/hierarchy.vhd" :line 2021)
			(:type nil :desc "state              <= IDLE;" :file "vhdl/files/common/hierarchy.vhd" :line 2019)
			(:type nil :desc "state <= WRITING_TO_MEM;" :file "vhdl/files/common/hierarchy.vhd" :line 2005)
			(:type nil :desc "state <= WRITE_INITIATE;" :file "vhdl/files/common/hierarchy.vhd" :line 1993)
			(:type nil :desc "state               <= READ_BURST_SIZE_CALC;" :file "vhdl/files/common/hierarchy.vhd" :line 1979)
			(:type nil :desc "state               <= WRITE_BURST_SIZE_CALC;" :file "vhdl/files/common/hierarchy.vhd" :line 1975)
			(:type nil :desc "case (state) is" :file "vhdl/files/common/hierarchy.vhd" :line 1966)
			(:type nil :desc "state                    <= IDLE;" :file "vhdl/files/common/hierarchy.vhd" :line 1952)
			(:type nil :desc "fb_burst_done     <= write_done when (state = WRITING_TO_MEM) else '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1933)
			(:type nil :desc "signal state : fsm_state;" :file "vhdl/files/common/hierarchy.vhd" :line 1799)
			(:type nil :desc "state <= IDLE;" :file "vhdl/files/common/hierarchy.vhd" :line 1652)
			(:type nil :desc "state         <= IDLE;" :file "vhdl/files/common/hierarchy.vhd" :line 1646)
			(:type nil :desc "state              <= WAIT_MM2S;" :file "vhdl/files/common/hierarchy.vhd" :line 1640)
			(:type nil :desc "state          <= IDLE;" :file "vhdl/files/common/hierarchy.vhd" :line 1629)
			(:type nil :desc "state               <= WAIT_S2MM;" :file "vhdl/files/common/hierarchy.vhd" :line 1622)
			(:type nil :desc "state <= REQ_MM2S;" :file "vhdl/files/common/hierarchy.vhd" :line 1609)
			(:type nil :desc "state <= REQ_S2MM;" :file "vhdl/files/common/hierarchy.vhd" :line 1607)
			(:type nil :desc "case state is" :file "vhdl/files/common/hierarchy.vhd" :line 1602)
			(:type nil :desc "state          <= IDLE;" :file "vhdl/files/common/hierarchy.vhd" :line 1585)
			(:type nil :desc "signal state : fsm_states;" :file "vhdl/files/common/hierarchy.vhd" :line 1568)))
	       "s2mm_write_ptr"
	       (:items nil :locs
		       ((:type nil :desc "s2mm_write_ptr <= std_logic_vector(unsigned(s2mm_write_ptr) + s2mm_write_req_size);" :file "vhdl/files/common/hierarchy.vhd" :line 1628)
			(:type nil :desc "conv_req.address <= s2mm_write_ptr;" :file "vhdl/files/common/hierarchy.vhd" :line 1619)
			(:type nil :desc "s2mm_write_ptr      <= (others  => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1589)
			(:type nil :desc "signal s2mm_write_ptr      : std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1570)))
	       "mm2s_read_ptr"
	       (:items nil :locs
		       ((:type nil :desc "mm2s_read_ptr <= std_logic_vector(unsigned(mm2s_read_ptr) + mm2s_read_req_size);" :file "vhdl/files/common/hierarchy.vhd" :line 1645)
			(:type nil :desc "conv_req.address <= mm2s_read_ptr;" :file "vhdl/files/common/hierarchy.vhd" :line 1637)
			(:type nil :desc "elsif (conv_op = '1' and mm2s_read_ptr(15 downto 0) < std_logic_vector(read_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 1608)
			(:type nil :desc "mm2s_read_ptr       <= (others  => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1590)
			(:type nil :desc "signal mm2s_read_ptr       : std_logic_vector(31 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1571)))
	       "s2mm_write_req_size"
	       (:items nil :locs
		       ((:type nil :desc "s2mm_write_ptr <= std_logic_vector(unsigned(s2mm_write_ptr) + s2mm_write_req_size);" :file "vhdl/files/common/hierarchy.vhd" :line 1628)
			(:type nil :desc "s2mm_write_req_size <= to_unsigned(S2MM_WRITE_SIZE, 10);" :file "vhdl/files/common/hierarchy.vhd" :line 1621)
			(:type nil :desc "s2mm_write_req_size <= (others  => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1591)
			(:type nil :desc "signal s2mm_write_req_size : unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1572)))
	       "mm2s_read_req_size"
	       (:items nil :locs
		       ((:type nil :desc "mm2s_read_ptr <= std_logic_vector(unsigned(mm2s_read_ptr) + mm2s_read_req_size);" :file "vhdl/files/common/hierarchy.vhd" :line 1645)
			(:type nil :desc "mm2s_read_req_size <= read_size(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1639)
			(:type nil :desc "mm2s_read_req_size  <= (others  => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1592)
			(:type nil :desc "signal mm2s_read_req_size  : unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1573)))
	       "S2MM_WRITE_SIZE"
	       (:items nil :locs
		       ((:type nil :desc "s2mm_write_req_size <= to_unsigned(S2MM_WRITE_SIZE, 10);" :file "vhdl/files/common/hierarchy.vhd" :line 1621)
			(:type nil :desc "conv_req.size    <= to_unsigned(S2MM_WRITE_SIZE, 10);" :file "vhdl/files/common/hierarchy.vhd" :line 1618)
			(:type nil :desc "if (buffer_size >= S2MM_WRITE_SIZE) then" :file "vhdl/files/common/hierarchy.vhd" :line 1615)
			(:type nil :desc "if (conv_op = '0' and buffer_size >= S2MM_WRITE_SIZE) then" :file "vhdl/files/common/hierarchy.vhd" :line 1606)
			(:type nil :desc "constant S2MM_WRITE_SIZE : natural := 32;" :file "vhdl/files/common/hierarchy.vhd" :line 1575)))
	       "natural"
	       (:items nil :locs
		       ((:type nil :desc "constant MM2S_READ_SIZE  : natural := 32;" :file "vhdl/files/common/hierarchy.vhd" :line 1576)
			(:type nil :desc "constant S2MM_WRITE_SIZE : natural := 32;" :file "vhdl/files/common/hierarchy.vhd" :line 1575)))
	       "MM2S_READ_SIZE"
	       (:items nil :locs
		       ((:type nil :desc "constant MM2S_READ_SIZE  : natural := 32;" :file "vhdl/files/common/hierarchy.vhd" :line 1576)))
	       "fsm_axi_full"
	       (:items nil :locs
		       ((:type nil :desc "end process fsm_axi_full;" :file "vhdl/files/common/hierarchy.vhd" :line 1657)
			(:type nil :desc "fsm_axi_full : process (clk)" :file "vhdl/files/common/hierarchy.vhd" :line 1581)))
	       "request"
	       (:items nil :locs
		       ((:type nil :desc "req_d  <= conv_req.request;" :file "vhdl/files/common/hierarchy.vhd" :line 2430)
			(:type nil :desc "conv_req.request <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 1635)
			(:type nil :desc "conv_req.request <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 1617)
			(:type nil :desc "conv_req.request <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1596)
			(:type nil :desc "conv_req            <= (request => '0', op_type => S2MM, size => (others => '0'), address => (others => '0'));" :file "vhdl/files/common/hierarchy.vhd" :line 1588)))
	       "op_type"
	       (:items nil :locs
		       ((:type nil :desc "elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = S2MM) then" :file "vhdl/files/common/hierarchy.vhd" :line 2249)
			(:type nil :desc "elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = MM2S) then" :file "vhdl/files/common/hierarchy.vhd" :line 2118)
			(:type nil :desc "if (conv_req.op_type = S2MM) then" :file "vhdl/files/common/hierarchy.vhd" :line 1974)
			(:type nil :desc "conv_req.op_type <= MM2S;" :file "vhdl/files/common/hierarchy.vhd" :line 1634)
			(:type nil :desc "conv_req.op_type <= S2MM;" :file "vhdl/files/common/hierarchy.vhd" :line 1616)
			(:type nil :desc "conv_req            <= (request => '0', op_type => S2MM, size => (others => '0'), address => (others => '0'));" :file "vhdl/files/common/hierarchy.vhd" :line 1588)))
	       "S2MM"
	       (:items nil :locs
		       ((:type nil :desc "elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = S2MM) then" :file "vhdl/files/common/hierarchy.vhd" :line 2249)
			(:type nil :desc "if (conv_req.op_type = S2MM) then" :file "vhdl/files/common/hierarchy.vhd" :line 1974)
			(:type nil :desc "conv_req.op_type <= S2MM;" :file "vhdl/files/common/hierarchy.vhd" :line 1616)
			(:type nil :desc "conv_req            <= (request => '0', op_type => S2MM, size => (others => '0'), address => (others => '0'));" :file "vhdl/files/common/hierarchy.vhd" :line 1588)))
	       "size"
	       (:items nil :locs
		       ((:type nil :desc "transaction_rd_size <= std_logic_vector(conv_req.size);" :file "vhdl/files/common/hierarchy.vhd" :line 1981)
			(:type nil :desc "transaction_wr_size <= std_logic_vector(conv_req.size);" :file "vhdl/files/common/hierarchy.vhd" :line 1977)
			(:type nil :desc "conv_req.size    <= read_size(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1636)
			(:type nil :desc "conv_req.size    <= to_unsigned(S2MM_WRITE_SIZE, 10);" :file "vhdl/files/common/hierarchy.vhd" :line 1618)
			(:type nil :desc "conv_req.size    <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1597)
			(:type nil :desc "conv_req            <= (request => '0', op_type => S2MM, size => (others => '0'), address => (others => '0'));" :file "vhdl/files/common/hierarchy.vhd" :line 1588)))
	       "address"
	       (:items nil :locs
		       ((:type nil :desc "burst_wr_addr <= conv_req.address;" :file "vhdl/files/common/hierarchy.vhd" :line 2250)
			(:type nil :desc "burst_rd_addr <= conv_req.address;" :file "vhdl/files/common/hierarchy.vhd" :line 2119)
			(:type nil :desc "base_rd_addr        <= conv_req.address;" :file "vhdl/files/common/hierarchy.vhd" :line 1980)
			(:type nil :desc "base_wr_addr        <= conv_req.address;" :file "vhdl/files/common/hierarchy.vhd" :line 1976)
			(:type nil :desc "conv_req.address <= mm2s_read_ptr;" :file "vhdl/files/common/hierarchy.vhd" :line 1637)
			(:type nil :desc "conv_req.address <= s2mm_write_ptr;" :file "vhdl/files/common/hierarchy.vhd" :line 1619)
			(:type nil :desc "conv_req.address <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1598)
			(:type nil :desc "conv_req            <= (request => '0', op_type => S2MM, size => (others => '0'), address => (others => '0'));" :file "vhdl/files/common/hierarchy.vhd" :line 1588)))
	       "s2mm_done"
	       (:items nil :locs
		       ((:type nil :desc "conv_rsp.s2mm_done <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2025)
			(:type nil :desc "conv_rsp.s2mm_done <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2022)
			(:type nil :desc "conv_rsp.s2mm_done <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2018)
			(:type nil :desc "conv_rsp.s2mm_done <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1970)
			(:type nil :desc "conv_rsp.s2mm_done       <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1953)
			(:type nil :desc "if (conv_rsp.s2mm_done) then" :file "vhdl/files/common/hierarchy.vhd" :line 1627)))
	       "MM2S"
	       (:items nil :locs
		       ((:type nil :desc "elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = MM2S) then" :file "vhdl/files/common/hierarchy.vhd" :line 2118)
			(:type nil :desc "conv_req.op_type <= MM2S;" :file "vhdl/files/common/hierarchy.vhd" :line 1634)))
	       "mm2s_done"
	       (:items nil :locs
		       ((:type nil :desc "conv_rsp.mm2s_done <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2068)
			(:type nil :desc "conv_rsp.mm2s_done <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2062)
			(:type nil :desc "conv_rsp.mm2s_done <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1971)
			(:type nil :desc "conv_rsp.mm2s_done       <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1954)
			(:type nil :desc "if (conv_rsp.mm2s_done) then" :file "vhdl/files/common/hierarchy.vhd" :line 1644)))
	       "clogb2"
	       (:items nil :locs
		       ((:type nil :desc "m_axi_arsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :file "vhdl/files/common/hierarchy.vhd" :line 1885)
			(:type nil :desc "m_axi_awsize  <= std_logic_vector(to_unsigned(clogb2((C_M_AXI_DATA_WIDTH/8)-1), 3));" :file "vhdl/files/common/hierarchy.vhd" :line 1876)
			(:type nil :desc "for clogb2 in 1 to bit_depth loop" :file "vhdl/files/common/hierarchy.vhd" :line 1773)
			(:type nil :desc "function clogb2 (bit_depth : integer) return integer is" :file "vhdl/files/common/hierarchy.vhd" :line 1769)))
	       "bit_depth"
	       (:items nil :locs
		       ((:type nil :desc "if (bit_depth <= 2) then" :file "vhdl/files/common/hierarchy.vhd" :line 1774)
			(:type nil :desc "for clogb2 in 1 to bit_depth loop" :file "vhdl/files/common/hierarchy.vhd" :line 1773)
			(:type nil :desc "variable depth : integer := bit_depth;" :file "vhdl/files/common/hierarchy.vhd" :line 1770)
			(:type nil :desc "function clogb2 (bit_depth : integer) return integer is" :file "vhdl/files/common/hierarchy.vhd" :line 1769)))
	       "depth"
	       (:items nil :locs
		       ((:type nil :desc "depth := depth / 2;" :file "vhdl/files/common/hierarchy.vhd" :line 1780)
			(:type nil :desc "if (depth <= 1) then" :file "vhdl/files/common/hierarchy.vhd" :line 1777)
			(:type nil :desc "variable depth : integer := bit_depth;" :file "vhdl/files/common/hierarchy.vhd" :line 1770)))
	       "fsm_state"
	       (:items nil :locs
		       ((:type nil :desc "signal state : fsm_state;" :file "vhdl/files/common/hierarchy.vhd" :line 1799)
			(:type nil :desc "type fsm_state is (" :file "vhdl/files/common/hierarchy.vhd" :line 1789)))
	       "WRITE_BURST_SIZE_CALC"
	       (:items nil :locs
		       ((:type nil :desc "elsif (state = WRITE_BURST_SIZE_CALC) then" :file "vhdl/files/common/hierarchy.vhd" :line 2267)
			(:type nil :desc "elsif (state /= WRITE_BURST_SIZE_CALC) then" :file "vhdl/files/common/hierarchy.vhd" :line 2217)
			(:type nil :desc "state              <= WRITE_BURST_SIZE_CALC;" :file "vhdl/files/common/hierarchy.vhd" :line 2021)
			(:type nil :desc "when WRITE_BURST_SIZE_CALC =>" :file "vhdl/files/common/hierarchy.vhd" :line 1986)
			(:type nil :desc "state               <= WRITE_BURST_SIZE_CALC;" :file "vhdl/files/common/hierarchy.vhd" :line 1975)
			(:type nil :desc "WRITE_BURST_SIZE_CALC," :file "vhdl/files/common/hierarchy.vhd" :line 1791)))
	       "WRITE_INITIATE"
	       (:items nil :locs
		       ((:type nil :desc "if (m_axi_aresetn = '0' or soft_reset = '1' or state /= WRITE_INITIATE) then" :file "vhdl/files/common/hierarchy.vhd" :line 2300)
			(:type nil :desc "when WRITE_INITIATE =>" :file "vhdl/files/common/hierarchy.vhd" :line 1997)
			(:type nil :desc "state <= WRITE_INITIATE;" :file "vhdl/files/common/hierarchy.vhd" :line 1993)
			(:type nil :desc "WRITE_INITIATE," :file "vhdl/files/common/hierarchy.vhd" :line 1792)))
	       "WRITING_TO_MEM"
	       (:items nil :locs
		       ((:type nil :desc "if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2401)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2371)
			(:type nil :desc "elsif (state /= WRITING_TO_MEM) then" :file "vhdl/files/common/hierarchy.vhd" :line 2347)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= WRITING_TO_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2328)
			(:type nil :desc "elsif (write_done = '1' and state = WRITING_TO_MEM) then" :file "vhdl/files/common/hierarchy.vhd" :line 2251)
			(:type nil :desc "when WRITING_TO_MEM =>" :file "vhdl/files/common/hierarchy.vhd" :line 2009)
			(:type nil :desc "state <= WRITING_TO_MEM;" :file "vhdl/files/common/hierarchy.vhd" :line 2005)
			(:type nil :desc "fb_burst_done     <= write_done when (state = WRITING_TO_MEM) else '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1933)
			(:type nil :desc "WRITING_TO_MEM," :file "vhdl/files/common/hierarchy.vhd" :line 1793)))
	       "READ_BURST_SIZE_CALC"
	       (:items nil :locs
		       ((:type nil :desc "elsif (state /= READ_BURST_SIZE_CALC) then" :file "vhdl/files/common/hierarchy.vhd" :line 2084)
			(:type nil :desc "state <= READ_BURST_SIZE_CALC;" :file "vhdl/files/common/hierarchy.vhd" :line 2065)
			(:type nil :desc "when READ_BURST_SIZE_CALC =>" :file "vhdl/files/common/hierarchy.vhd" :line 2029)
			(:type nil :desc "state               <= READ_BURST_SIZE_CALC;" :file "vhdl/files/common/hierarchy.vhd" :line 1979)
			(:type nil :desc "READ_BURST_SIZE_CALC," :file "vhdl/files/common/hierarchy.vhd" :line 1794)))
	       "READ_INITIATE"
	       (:items nil :locs
		       ((:type nil :desc "if (m_axi_aresetn = '0' or state /= READ_INITIATE or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2130)
			(:type nil :desc "when READ_INITIATE =>" :file "vhdl/files/common/hierarchy.vhd" :line 2041)
			(:type nil :desc "state <= READ_INITIATE;" :file "vhdl/files/common/hierarchy.vhd" :line 2037)
			(:type nil :desc "READ_INITIATE," :file "vhdl/files/common/hierarchy.vhd" :line 1795)))
	       "READING_FROM_MEM"
	       (:items nil :locs
		       ((:type nil :desc "if (m_axi_aresetn = '0' or state /= READING_FROM_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2198)
			(:type nil :desc "if (m_axi_aresetn = '0' or state /= READING_FROM_MEM or soft_reset = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2168)
			(:type nil :desc "elsif (read_done = '1' and state = READING_FROM_MEM) then" :file "vhdl/files/common/hierarchy.vhd" :line 2120)
			(:type nil :desc "when READING_FROM_MEM =>" :file "vhdl/files/common/hierarchy.vhd" :line 2053)
			(:type nil :desc "state <= READING_FROM_MEM;" :file "vhdl/files/common/hierarchy.vhd" :line 2049)
			(:type nil :desc "READING_FROM_MEM" :file "vhdl/files/common/hierarchy.vhd" :line 1796)))
	       "axi_awlen"
	       (:items nil :locs
		       ((:type nil :desc "axi_awlen <= wr_burst_size;" :file "vhdl/files/common/hierarchy.vhd" :line 2291)
			(:type nil :desc "axi_awlen <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2289)
			(:type nil :desc "fb_awlen          <= strobe_len when (strobe_burst = '1')     else axi_awlen;" :file "vhdl/files/common/hierarchy.vhd" :line 1932)
			(:type nil :desc "m_axi_awlen   <= std_logic_vector(unsigned(axi_awlen) -1);" :file "vhdl/files/common/hierarchy.vhd" :line 1875)
			(:type nil :desc "signal axi_awlen   : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1801)))
	       "axi_awvalid"
	       (:items nil :locs
		       ((:type nil :desc "axi_awvalid <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3184)
			(:type nil :desc "elsif (m_axi_awready = '1' and axi_awvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3183)
			(:type nil :desc "axi_awvalid <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 3182)
			(:type nil :desc "axi_awvalid <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3179)
			(:type nil :desc "m_axi_awvalid <= axi_awvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 3156)
			(:type nil :desc "signal axi_awvalid : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3136)
			(:type nil :desc "axi_awvalid <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2318)
			(:type nil :desc "axi_awvalid <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2310)
			(:type nil :desc "axi_awvalid           <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2303)
			(:type nil :desc "m_axi_awvalid <= axi_awvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 1878)
			(:type nil :desc "signal axi_awvalid : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1802)))
	       "axi_wdata"
	       (:items nil :locs
		       ((:type nil :desc "axi_wdata <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 3228)
			(:type nil :desc "axi_wdata <= write_data;" :file "vhdl/files/common/hierarchy.vhd" :line 3226)
			(:type nil :desc "axi_wdata <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 3223)
			(:type nil :desc "m_axi_wdata   <= axi_wdata;" :file "vhdl/files/common/hierarchy.vhd" :line 3155)
			(:type nil :desc "signal axi_wdata   : std_logic_vector(C_M_AXIL_MASTER_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3142)
			(:type nil :desc "axi_wdata <= s_axis_tdata when ((axi_wvalid = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :file "vhdl/files/common/hierarchy.vhd" :line 1915)
			(:type nil :desc "m_axi_wdata   <= axi_wdata;" :file "vhdl/files/common/hierarchy.vhd" :line 1879)
			(:type nil :desc "signal axi_wdata   : std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1803)))
	       "axi_wlast"
	       (:items nil :locs
		       ((:type nil :desc "axi_wlast <= (axi_wlast_i) and (m_axi_wready);" :file "vhdl/files/common/hierarchy.vhd" :line 1941)
			(:type nil :desc "fb_wlast          <= axi_wlast;" :file "vhdl/files/common/hierarchy.vhd" :line 1930)
			(:type nil :desc "m_axi_wlast   <= axi_wlast;" :file "vhdl/files/common/hierarchy.vhd" :line 1880)
			(:type nil :desc "signal axi_wlast   : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1804)))
	       "axi_wlast_i"
	       (:items nil :locs
		       ((:type nil :desc "axi_wlast_i <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2390)
			(:type nil :desc "axi_wlast_i <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2388)
			(:type nil :desc "axi_wlast_i <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2384)
			(:type nil :desc "axi_wlast_i <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2382)
			(:type nil :desc "axi_wlast_i <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2378)
			(:type nil :desc "axi_wlast_i <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2376)
			(:type nil :desc "axi_wlast_i <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2372)
			(:type nil :desc "axi_wlast <= (axi_wlast_i) and (m_axi_wready);" :file "vhdl/files/common/hierarchy.vhd" :line 1941)
			(:type nil :desc "signal axi_wlast_i : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1805)))
	       "axi_wvalid"
	       (:items nil :locs
		       ((:type nil :desc "axi_wvalid <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3200)
			(:type nil :desc "elsif (m_axi_wready = '1' and axi_wvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3199)
			(:type nil :desc "axi_wvalid <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 3198)
			(:type nil :desc "axi_wvalid <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3195)
			(:type nil :desc "m_axi_wvalid  <= axi_wvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 3157)
			(:type nil :desc "signal axi_wvalid  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3137)
			(:type nil :desc "if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :file "vhdl/files/common/hierarchy.vhd" :line 2381)
			(:type nil :desc "if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :file "vhdl/files/common/hierarchy.vhd" :line 2375)
			(:type nil :desc "if (m_axi_wready = '1' and axi_wvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2356)
			(:type nil :desc "if (m_axi_wready = '1' and axi_wvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2331)
			(:type nil :desc "axi_wvalid <=" :file "vhdl/files/common/hierarchy.vhd" :line 1918)
			(:type nil :desc "axi_wdata <= s_axis_tdata when ((axi_wvalid = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :file "vhdl/files/common/hierarchy.vhd" :line 1915)
			(:type nil :desc "m_axi_wvalid  <= axi_wvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 1881)
			(:type nil :desc "signal axi_wvalid  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1806)))
	       "axi_bready"
	       (:items nil :locs
		       ((:type nil :desc "axi_bready <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3244)
			(:type nil :desc "elsif (axi_bready = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3243)
			(:type nil :desc "axi_bready <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 3242)
			(:type nil :desc "if (m_axi_bvalid = '1' and axi_bready = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 3241)
			(:type nil :desc "axi_bready <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3239)
			(:type nil :desc "elsif (m_axi_bvalid = '1' and axi_bready = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3227)
			(:type nil :desc "write_resp_error <= (axi_bready and m_axi_bvalid and m_axi_bresp(1));" :file "vhdl/files/common/hierarchy.vhd" :line 3171)
			(:type nil :desc "write_done      <= axi_bready and m_axi_bvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 3169)
			(:type nil :desc "m_axi_bready  <= axi_bready;" :file "vhdl/files/common/hierarchy.vhd" :line 3158)
			(:type nil :desc "signal axi_bready  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3140)
			(:type nil :desc "axi_bready <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2410)
			(:type nil :desc "if (axi_bready = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2409)
			(:type nil :desc "axi_bready <= axi_bready;" :file "vhdl/files/common/hierarchy.vhd" :line 2408)
			(:type nil :desc "axi_bready <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2406)
			(:type nil :desc "if (m_axi_bvalid = '1' and axi_bready = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2405)
			(:type nil :desc "axi_bready <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2402)
			(:type nil :desc "(axi_bready and m_axi_bvalid and m_axi_bresp(1));" :file "vhdl/files/common/hierarchy.vhd" :line 1938)
			(:type nil :desc "m_axi_bready  <= axi_bready;" :file "vhdl/files/common/hierarchy.vhd" :line 1882)
			(:type nil :desc "signal axi_bready  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1807)))
	       "axi_arlen"
	       (:items nil :locs
		       ((:type nil :desc "axi_arlen <= rd_burst_size;" :file "vhdl/files/common/hierarchy.vhd" :line 2159)
			(:type nil :desc "axi_arlen <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2157)
			(:type nil :desc "m_axi_arlen   <= std_logic_vector(unsigned(axi_arlen) -1);" :file "vhdl/files/common/hierarchy.vhd" :line 1884)
			(:type nil :desc "signal axi_arlen   : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1808)))
	       "axi_arvalid"
	       (:items nil :locs
		       ((:type nil :desc "axi_arvalid <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3260)
			(:type nil :desc "elsif (m_axi_arready = '1' and axi_arvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3259)
			(:type nil :desc "axi_arvalid <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 3258)
			(:type nil :desc "axi_arvalid <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3255)
			(:type nil :desc "m_axi_arvalid <= axi_arvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 3161)
			(:type nil :desc "signal axi_arvalid : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3138)
			(:type nil :desc "axi_arvalid <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2146)
			(:type nil :desc "axi_arvalid <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2139)
			(:type nil :desc "axi_arvalid           <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2133)
			(:type nil :desc "m_axi_arvalid <= axi_arvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 1886)
			(:type nil :desc "signal axi_arvalid : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1809)))
	       "axi_rready"
	       (:items nil :locs
		       ((:type nil :desc "axi_rready <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3276)
			(:type nil :desc "elsif (axi_rready = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3275)
			(:type nil :desc "axi_rready <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 3274)
			(:type nil :desc "if (m_axi_rvalid = '1' and axi_rready = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 3273)
			(:type nil :desc "axi_rready <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3271)
			(:type nil :desc "read_resp_error  <= (axi_rready and m_axi_rvalid and m_axi_rresp(1));" :file "vhdl/files/common/hierarchy.vhd" :line 3172)
			(:type nil :desc "read_data_valid <= axi_rready and m_axi_rvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 3168)
			(:type nil :desc "read_data <= m_axi_rdata when (m_axi_rvalid = '1' and axi_rready = '1') else" :file "vhdl/files/common/hierarchy.vhd" :line 3166)
			(:type nil :desc "m_axi_rready  <= axi_rready;" :file "vhdl/files/common/hierarchy.vhd" :line 3160)
			(:type nil :desc "signal axi_rready  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3139)
			(:type nil :desc "elsif (burst_read_counter = std_logic_vector(unsigned(rd_burst_size)-1) and m_axi_rvalid = '1' and axi_rready = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2200)
			(:type nil :desc "if (m_axi_rvalid = '1' and axi_rready = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2183)
			(:type nil :desc "elsif (axi_rready = '1' and m_axi_rvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2170)
			(:type nil :desc "internal_error   <= (axi_rready and m_axi_rvalid and m_axi_rresp(1)) or" :file "vhdl/files/common/hierarchy.vhd" :line 1937)
			(:type nil :desc "axi_rready <=" :file "vhdl/files/common/hierarchy.vhd" :line 1903)
			(:type nil :desc "m_axis_tlast <= '1' when (pattern_tlast = '1' and m_axi_rvalid = '1' and axi_rready = '1' and (unsigned(transaction_rd_size)-1) = unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1900)
			(:type nil :desc "m_axi_rvalid when (axi_rready = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1897)
			(:type nil :desc "m_axi_rdata when (axi_rready = '1' and m_axi_rvalid = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1893)
			(:type nil :desc "m_axi_rready  <= axi_rready;" :file "vhdl/files/common/hierarchy.vhd" :line 1887)
			(:type nil :desc "signal axi_rready  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1810)))
	       "req_d"
	       (:items nil :locs
		       ((:type nil :desc "req_dd <= req_d;" :file "vhdl/files/common/hierarchy.vhd" :line 2431)
			(:type nil :desc "req_d  <= conv_req.request;" :file "vhdl/files/common/hierarchy.vhd" :line 2430)
			(:type nil :desc "req_d  <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2428)
			(:type nil :desc "req_pulse <= '1' when req_dd = '0' and req_d = '1' else '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1942)
			(:type nil :desc "signal req_d     : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1812)))
	       "req_dd"
	       (:items nil :locs
		       ((:type nil :desc "req_dd <= req_d;" :file "vhdl/files/common/hierarchy.vhd" :line 2431)
			(:type nil :desc "req_dd <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2427)
			(:type nil :desc "req_pulse <= '1' when req_dd = '0' and req_d = '1' else '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1942)
			(:type nil :desc "signal req_dd    : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1813)))
	       "req_pulse"
	       (:items nil :locs
		       ((:type nil :desc "elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = S2MM) then" :file "vhdl/files/common/hierarchy.vhd" :line 2249)
			(:type nil :desc "elsif (state = IDLE and req_pulse = '1' and conv_req.op_type = MM2S) then" :file "vhdl/files/common/hierarchy.vhd" :line 2118)
			(:type nil :desc "if (req_pulse = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 1973)
			(:type nil :desc "req_pulse <= '1' when req_dd = '0' and req_d = '1' else '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1942)
			(:type nil :desc "signal req_pulse : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1814)))
	       "rd_burst_size_calc_start"
	       (:items nil :locs
		       ((:type nil :desc "if (rd_burst_size_calc_start = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2088)
			(:type nil :desc "rd_burst_size_calc_start <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2033)
			(:type nil :desc "rd_burst_size_calc_start <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2031)
			(:type nil :desc "if (rd_burst_size_calc_done = '0' and rd_burst_size_calc_active = '0' and rd_burst_size_calc_start = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2030)
			(:type nil :desc "rd_burst_size_calc_start <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1956)
			(:type nil :desc "signal rd_burst_size_calc_start  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1816)))
	       "rd_burst_size_calc_active"
	       (:items nil :locs
		       ((:type nil :desc "rd_burst_size_calc_active <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2104)
			(:type nil :desc "rd_burst_size_calc_active <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2100)
			(:type nil :desc "elsif (rd_burst_size_calc_active = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2093)
			(:type nil :desc "rd_burst_size_calc_active <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2089)
			(:type nil :desc "rd_burst_size_calc_active <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2085)
			(:type nil :desc "rd_burst_size_calc_active <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2081)
			(:type nil :desc "if (rd_burst_size_calc_done = '0' and rd_burst_size_calc_active = '0' and rd_burst_size_calc_start = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2030)
			(:type nil :desc "signal rd_burst_size_calc_active : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1817)))
	       "rd_burst_size_calc_done"
	       (:items nil :locs
		       ((:type nil :desc "rd_burst_size_calc_done   <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2105)
			(:type nil :desc "rd_burst_size_calc_done   <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2101)
			(:type nil :desc "rd_burst_size_calc_done <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2098)
			(:type nil :desc "rd_burst_size_calc_done   <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2092)
			(:type nil :desc "rd_burst_size_calc_done   <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2086)
			(:type nil :desc "rd_burst_size_calc_done   <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2082)
			(:type nil :desc "if (rd_burst_size_calc_done = '1')then" :file "vhdl/files/common/hierarchy.vhd" :line 2036)
			(:type nil :desc "if (rd_burst_size_calc_done = '0' and rd_burst_size_calc_active = '0' and rd_burst_size_calc_start = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2030)
			(:type nil :desc "signal rd_burst_size_calc_done   : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1818)))
	       "rd_burst_start"
	       (:items nil :locs
		       ((:type nil :desc "elsif (rd_burst_start = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2158)
			(:type nil :desc "if (rd_burst_start = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2135)
			(:type nil :desc "rd_burst_start <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2045)
			(:type nil :desc "rd_burst_start <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2043)
			(:type nil :desc "if (rd_burst_start_done = '0' and rd_burst_start_active = '0' and rd_burst_start = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2042)
			(:type nil :desc "rd_burst_start           <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1963)
			(:type nil :desc "signal rd_burst_start            : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1819)))
	       "rd_burst_start_active"
	       (:items nil :locs
		       ((:type nil :desc "rd_burst_start_active <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2141)
			(:type nil :desc "if (rd_burst_start_active = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2138)
			(:type nil :desc "rd_burst_start_active <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2136)
			(:type nil :desc "rd_burst_start_active <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2132)
			(:type nil :desc "if (rd_burst_start_done = '0' and rd_burst_start_active = '0' and rd_burst_start = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2042)
			(:type nil :desc "signal rd_burst_start_active     : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1820)))
	       "rd_burst_start_done"
	       (:items nil :locs
		       ((:type nil :desc "if (rd_burst_start_done = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2145)
			(:type nil :desc "rd_burst_start_done   <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2142)
			(:type nil :desc "rd_burst_start_done   <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2131)
			(:type nil :desc "if (rd_burst_start_done = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2048)
			(:type nil :desc "if (rd_burst_start_done = '0' and rd_burst_start_active = '0' and rd_burst_start = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2042)
			(:type nil :desc "signal rd_burst_start_done       : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1821)))
	       "base_wr_addr"
	       (:items nil :locs
		       ((:type nil :desc "base_wr_addr        <= conv_req.address;" :file "vhdl/files/common/hierarchy.vhd" :line 1976)
			(:type nil :desc "base_wr_addr             <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1957)
			(:type nil :desc "signal base_wr_addr              : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1822)))
	       "burst_wr_addr"
	       (:items nil :locs
		       ((:type nil :desc "burst_wr_addr <= std_logic_vector(unsigned(burst_wr_addr) + unsigned(wr_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :file "vhdl/files/common/hierarchy.vhd" :line 2252)
			(:type nil :desc "burst_wr_addr <= conv_req.address;" :file "vhdl/files/common/hierarchy.vhd" :line 2250)
			(:type nil :desc "burst_wr_addr <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2248)
			(:type nil :desc "burst_wr_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(wr_burst_size srl 1) + unsigned(burst_wr_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2232)
			(:type nil :desc "if (burst_wr_addr_end(12) /= burst_wr_addr(12) and" :file "vhdl/files/common/hierarchy.vhd" :line 2228)
			(:type nil :desc "burst_wr_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_wr_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2224)
			(:type nil :desc "m_axi_awaddr  <= burst_wr_addr;" :file "vhdl/files/common/hierarchy.vhd" :line 1874)
			(:type nil :desc "signal burst_wr_addr             : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1823)))
	       "burst_wr_addr_end"
	       (:items nil :locs
		       ((:type nil :desc "burst_wr_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(wr_burst_size srl 1) + unsigned(burst_wr_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2232)
			(:type nil :desc "(burst_wr_addr_end(11 downto 0) /= std_logic_vector(to_unsigned(0, 12)))) then" :file "vhdl/files/common/hierarchy.vhd" :line 2229)
			(:type nil :desc "if (burst_wr_addr_end(12) /= burst_wr_addr(12) and" :file "vhdl/files/common/hierarchy.vhd" :line 2228)
			(:type nil :desc "burst_wr_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_wr_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2224)
			(:type nil :desc "signal burst_wr_addr_end         : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1824)))
	       "transaction_wr_size"
	       (:items nil :locs
		       ((:type nil :desc "if ((unsigned(transaction_wr_counter) + 1) >= unsigned(transaction_wr_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2358)
			(:type nil :desc "if (unsigned(transaction_wr_counter) < unsigned(transaction_wr_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2350)
			(:type nil :desc "strobe_len   <= std_logic_vector(resize((resize(unsigned(transaction_wr_size), 11)-unsigned(transaction_wr_counter)), 8));" :file "vhdl/files/common/hierarchy.vhd" :line 2274)
			(:type nil :desc "if ((unsigned(transaction_wr_counter) + unsigned(wr_burst_size)) > unsigned(transaction_wr_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2272)
			(:type nil :desc "if (unsigned(transaction_wr_counter) >= unsigned(transaction_wr_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2017)
			(:type nil :desc "transaction_wr_size <= std_logic_vector(conv_req.size);" :file "vhdl/files/common/hierarchy.vhd" :line 1977)
			(:type nil :desc "transaction_wr_size      <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1958)
			(:type nil :desc "s_axis_tready <= m_axi_wready when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :file "vhdl/files/common/hierarchy.vhd" :line 1923)
			(:type nil :desc "s_axis_tvalid when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :file "vhdl/files/common/hierarchy.vhd" :line 1919)
			(:type nil :desc "axi_wdata <= s_axis_tdata when ((axi_wvalid = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :file "vhdl/files/common/hierarchy.vhd" :line 1915)
			(:type nil :desc "signal transaction_wr_size       : std_logic_vector(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1825)))
	       "read_start"
	       (:items nil :locs
		       ((:type nil :desc "read_start <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2057)
			(:type nil :desc "read_start <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2055)
			(:type nil :desc "read_start               <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1964)
			(:type nil :desc "'1'           when (read_start = '1' and (unsigned(burst_read_counter) <= C_M_AXI_BURST_LEN-1)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1905)
			(:type nil :desc "m_axis_tready when (read_start = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1904)
			(:type nil :desc "signal read_start                : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1826)))
	       "read_done"
	       (:items nil :locs
		       ((:type nil :desc "read_done <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2201)
			(:type nil :desc "read_done <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2199)
			(:type nil :desc "elsif (read_done = '1' and state = READING_FROM_MEM) then" :file "vhdl/files/common/hierarchy.vhd" :line 2120)
			(:type nil :desc "if (read_done = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2060)
			(:type nil :desc "if (read_done = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2054)
			(:type nil :desc "signal read_done                 : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1827)))
	       "burst_write_counter"
	       (:items nil :locs
		       ((:type nil :desc "if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-1)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2387)
			(:type nil :desc "if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :file "vhdl/files/common/hierarchy.vhd" :line 2381)
			(:type nil :desc "if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :file "vhdl/files/common/hierarchy.vhd" :line 2375)
			(:type nil :desc "burst_write_counter <= std_logic_vector(unsigned(burst_write_counter) + 1);" :file "vhdl/files/common/hierarchy.vhd" :line 2332)
			(:type nil :desc "burst_write_counter <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2329)
			(:type nil :desc "fb_bw_counter     <= burst_write_counter;" :file "vhdl/files/common/hierarchy.vhd" :line 1929)
			(:type nil :desc "'1'           when ((write_start = '1') and (unsigned(burst_write_counter) <= C_M_AXI_BURST_LEN-1)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1920)
			(:type nil :desc "signal burst_write_counter       : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1828)))
	       "transaction_wr_counter"
	       (:items nil :locs
		       ((:type nil :desc "if ((unsigned(transaction_wr_counter) + 1) >= unsigned(transaction_wr_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2358)
			(:type nil :desc "transaction_wr_counter <= std_logic_vector(unsigned(transaction_wr_counter) + 1);" :file "vhdl/files/common/hierarchy.vhd" :line 2357)
			(:type nil :desc "if (unsigned(transaction_wr_counter) < unsigned(transaction_wr_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2350)
			(:type nil :desc "transaction_wr_counter <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2346)
			(:type nil :desc "transaction_wr_counter <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2343)
			(:type nil :desc "strobe_len   <= std_logic_vector(resize((resize(unsigned(transaction_wr_size), 11)-unsigned(transaction_wr_counter)), 8));" :file "vhdl/files/common/hierarchy.vhd" :line 2274)
			(:type nil :desc "if ((unsigned(transaction_wr_counter) + unsigned(wr_burst_size)) > unsigned(transaction_wr_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2272)
			(:type nil :desc "if (unsigned(transaction_wr_counter) >= unsigned(transaction_wr_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2017)
			(:type nil :desc "s_axis_tready <= m_axi_wready when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :file "vhdl/files/common/hierarchy.vhd" :line 1923)
			(:type nil :desc "s_axis_tvalid when ((m_axi_wready = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :file "vhdl/files/common/hierarchy.vhd" :line 1919)
			(:type nil :desc "axi_wdata <= s_axis_tdata when ((axi_wvalid = '1') and ((unsigned(transaction_wr_size)-1) >= unsigned(transaction_wr_counter))) else" :file "vhdl/files/common/hierarchy.vhd" :line 1915)
			(:type nil :desc "signal transaction_wr_counter    : std_logic_vector(11 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1829)))
	       "wr_burst_size"
	       (:items nil :locs
		       ((:type nil :desc "if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-1)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2387)
			(:type nil :desc "if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :file "vhdl/files/common/hierarchy.vhd" :line 2381)
			(:type nil :desc "elsif (unsigned(wr_burst_size) = 2) then" :file "vhdl/files/common/hierarchy.vhd" :line 2380)
			(:type nil :desc "if ((unsigned(burst_write_counter) = unsigned(wr_burst_size)-2) and (axi_wvalid = '1') and (m_axi_wready = '1')) then" :file "vhdl/files/common/hierarchy.vhd" :line 2375)
			(:type nil :desc "if (unsigned(wr_burst_size) > 2) then" :file "vhdl/files/common/hierarchy.vhd" :line 2374)
			(:type nil :desc "axi_awlen <= wr_burst_size;" :file "vhdl/files/common/hierarchy.vhd" :line 2291)
			(:type nil :desc "if ((unsigned(transaction_wr_counter) + unsigned(wr_burst_size)) > unsigned(transaction_wr_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2272)
			(:type nil :desc "burst_wr_addr <= std_logic_vector(unsigned(burst_wr_addr) + unsigned(wr_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :file "vhdl/files/common/hierarchy.vhd" :line 2252)
			(:type nil :desc "burst_wr_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(wr_burst_size srl 1) + unsigned(burst_wr_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2232)
			(:type nil :desc "wr_burst_size           <= (wr_burst_size srl 1);" :file "vhdl/files/common/hierarchy.vhd" :line 2231)
			(:type nil :desc "wr_burst_size             <= std_logic_vector (to_unsigned(C_M_AXI_BURST_LEN, 8));" :file "vhdl/files/common/hierarchy.vhd" :line 2225)
			(:type nil :desc "wr_burst_size             <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2213)
			(:type nil :desc "signal wr_burst_size             : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1830)))
	       "wr_short_burst_4kb"
	       (:items nil :locs
		       ((:type nil :desc "wr_short_burst_4kb      <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2230)
			(:type nil :desc "wr_short_burst_4kb        <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2226)
			(:type nil :desc "wr_short_burst_4kb <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2216)
			(:type nil :desc "wr_short_burst_4kb        <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2214)
			(:type nil :desc "fb_reduced_burst  <= (wr_short_burst_4kb or strobe_burst);" :file "vhdl/files/common/hierarchy.vhd" :line 1931)
			(:type nil :desc "signal wr_short_burst_4kb        : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1831)))
	       "strobe_burst"
	       (:items nil :locs
		       ((:type nil :desc "strobe_burst <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2276)
			(:type nil :desc "strobe_burst <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2273)
			(:type nil :desc "strobe_burst <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2269)
			(:type nil :desc "strobe_burst <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2265)
			(:type nil :desc "strobe_burst <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2262)
			(:type nil :desc "fb_awlen          <= strobe_len when (strobe_burst = '1')     else axi_awlen;" :file "vhdl/files/common/hierarchy.vhd" :line 1932)
			(:type nil :desc "fb_reduced_burst  <= (wr_short_burst_4kb or strobe_burst);" :file "vhdl/files/common/hierarchy.vhd" :line 1931)
			(:type nil :desc "signal strobe_burst              : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1832)))
	       "strobe_len"
	       (:items nil :locs
		       ((:type nil :desc "strobe_len   <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2277)
			(:type nil :desc "strobe_len   <= std_logic_vector(resize((resize(unsigned(transaction_wr_size), 11)-unsigned(transaction_wr_counter)), 8));" :file "vhdl/files/common/hierarchy.vhd" :line 2274)
			(:type nil :desc "strobe_len   <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2270)
			(:type nil :desc "strobe_len   <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2266)
			(:type nil :desc "strobe_len   <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2263)
			(:type nil :desc "fb_awlen          <= strobe_len when (strobe_burst = '1')     else axi_awlen;" :file "vhdl/files/common/hierarchy.vhd" :line 1932)
			(:type nil :desc "signal strobe_len                : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1833)))
	       "wr_burst_size_calc_start"
	       (:items nil :locs
		       ((:type nil :desc "if (wr_burst_size_calc_start = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2268)
			(:type nil :desc "if (wr_burst_size_calc_start = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2221)
			(:type nil :desc "wr_burst_size_calc_start <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1990)
			(:type nil :desc "wr_burst_size_calc_start <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 1988)
			(:type nil :desc "if (wr_burst_size_calc_done = '0' and wr_burst_size_calc_active = '0' and wr_burst_size_calc_start = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 1987)
			(:type nil :desc "wr_burst_size_calc_start <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1955)
			(:type nil :desc "signal wr_burst_size_calc_start  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1835)))
	       "wr_burst_size_calc_active"
	       (:items nil :locs
		       ((:type nil :desc "wr_burst_size_calc_active <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2235)
			(:type nil :desc "elsif (wr_burst_size_calc_active = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2227)
			(:type nil :desc "wr_burst_size_calc_active <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2222)
			(:type nil :desc "wr_burst_size_calc_active <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2218)
			(:type nil :desc "wr_burst_size_calc_active <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2211)
			(:type nil :desc "if (wr_burst_size_calc_done = '0' and wr_burst_size_calc_active = '0' and wr_burst_size_calc_start = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 1987)
			(:type nil :desc "signal wr_burst_size_calc_active : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1836)))
	       "wr_burst_size_calc_done"
	       (:items nil :locs
		       ((:type nil :desc "wr_burst_size_calc_done   <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2236)
			(:type nil :desc "wr_burst_size_calc_done <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2233)
			(:type nil :desc "wr_burst_size_calc_done   <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2223)
			(:type nil :desc "wr_burst_size_calc_done   <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2219)
			(:type nil :desc "wr_burst_size_calc_done   <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2212)
			(:type nil :desc "if (wr_burst_size_calc_done = '1')then" :file "vhdl/files/common/hierarchy.vhd" :line 1992)
			(:type nil :desc "if (wr_burst_size_calc_done = '0' and wr_burst_size_calc_active = '0' and wr_burst_size_calc_start = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 1987)
			(:type nil :desc "signal wr_burst_size_calc_done   : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1837)))
	       "wr_burst_start"
	       (:items nil :locs
		       ((:type nil :desc "if (wr_burst_start = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2305)
			(:type nil :desc "elsif (wr_burst_start = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2290)
			(:type nil :desc "wr_burst_start <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2001)
			(:type nil :desc "wr_burst_start <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 1999)
			(:type nil :desc "if (wr_burst_start_done = '0' and wr_burst_start_active = '0' and wr_burst_start = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 1998)
			(:type nil :desc "wr_burst_start     <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1969)
			(:type nil :desc "wr_burst_start           <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1960)
			(:type nil :desc "fb_wr_burst_start <= wr_burst_start;" :file "vhdl/files/common/hierarchy.vhd" :line 1928)
			(:type nil :desc "signal wr_burst_start            : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1838)))
	       "wr_burst_start_active"
	       (:items nil :locs
		       ((:type nil :desc "wr_burst_start_active <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2312)
			(:type nil :desc "if (wr_burst_start_active = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2309)
			(:type nil :desc "wr_burst_start_active <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2306)
			(:type nil :desc "wr_burst_start_active <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2302)
			(:type nil :desc "if (wr_burst_start_done = '0' and wr_burst_start_active = '0' and wr_burst_start = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 1998)
			(:type nil :desc "signal wr_burst_start_active     : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1839)))
	       "wr_burst_start_done"
	       (:items nil :locs
		       ((:type nil :desc "if (wr_burst_start_done = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2317)
			(:type nil :desc "wr_burst_start_done   <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2313)
			(:type nil :desc "wr_burst_start_done   <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2301)
			(:type nil :desc "if (wr_burst_start_done = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2004)
			(:type nil :desc "if (wr_burst_start_done = '0' and wr_burst_start_active = '0' and wr_burst_start = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 1998)
			(:type nil :desc "signal wr_burst_start_done       : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1840)))
	       "base_rd_addr"
	       (:items nil :locs
		       ((:type nil :desc "base_rd_addr        <= conv_req.address;" :file "vhdl/files/common/hierarchy.vhd" :line 1980)
			(:type nil :desc "base_rd_addr             <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1962)
			(:type nil :desc "signal base_rd_addr              : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1841)))
	       "burst_rd_addr"
	       (:items nil :locs
		       ((:type nil :desc "burst_rd_addr <= std_logic_vector(unsigned(burst_rd_addr) + unsigned(rd_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :file "vhdl/files/common/hierarchy.vhd" :line 2121)
			(:type nil :desc "burst_rd_addr <= conv_req.address;" :file "vhdl/files/common/hierarchy.vhd" :line 2119)
			(:type nil :desc "burst_rd_addr <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2117)
			(:type nil :desc "burst_rd_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(rd_burst_size srl 1) + unsigned(burst_rd_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2097)
			(:type nil :desc "if ((burst_rd_addr_end(12) /= burst_rd_addr(12)) and" :file "vhdl/files/common/hierarchy.vhd" :line 2094)
			(:type nil :desc "burst_rd_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_rd_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2090)
			(:type nil :desc "m_axi_araddr  <= burst_rd_addr;" :file "vhdl/files/common/hierarchy.vhd" :line 1883)
			(:type nil :desc "signal burst_rd_addr             : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1842)))
	       "burst_rd_addr_end"
	       (:items nil :locs
		       ((:type nil :desc "burst_rd_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(rd_burst_size srl 1) + unsigned(burst_rd_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2097)
			(:type nil :desc "(burst_rd_addr_end(11 downto 0) /= std_logic_vector(to_unsigned(0, 12)))) then" :file "vhdl/files/common/hierarchy.vhd" :line 2095)
			(:type nil :desc "if ((burst_rd_addr_end(12) /= burst_rd_addr(12)) and" :file "vhdl/files/common/hierarchy.vhd" :line 2094)
			(:type nil :desc "burst_rd_addr_end         <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*to_unsigned(C_M_AXI_BURST_LEN, 8) + unsigned(burst_rd_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2090)
			(:type nil :desc "signal burst_rd_addr_end         : std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1843)))
	       "transaction_rd_size"
	       (:items nil :locs
		       ((:type nil :desc "if (unsigned(transaction_rd_counter) >= unsigned(transaction_rd_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2061)
			(:type nil :desc "transaction_rd_size <= std_logic_vector(conv_req.size);" :file "vhdl/files/common/hierarchy.vhd" :line 1981)
			(:type nil :desc "transaction_rd_size      <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 1959)
			(:type nil :desc "m_axis_tready when (read_start = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1904)
			(:type nil :desc "m_axis_tlast <= '1' when (pattern_tlast = '1' and m_axi_rvalid = '1' and axi_rready = '1' and (unsigned(transaction_rd_size)-1) = unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1900)
			(:type nil :desc "m_axi_rvalid when (axi_rready = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1897)
			(:type nil :desc "m_axi_rdata when (axi_rready = '1' and m_axi_rvalid = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1893)
			(:type nil :desc "signal transaction_rd_size       : std_logic_vector(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1844)))
	       "write_start"
	       (:items nil :locs
		       ((:type nil :desc "write_start <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2013)
			(:type nil :desc "write_start <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2011)
			(:type nil :desc "write_start        <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1968)
			(:type nil :desc "write_start              <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 1961)
			(:type nil :desc "'1'           when ((write_start = '1') and (unsigned(burst_write_counter) <= C_M_AXI_BURST_LEN-1)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1920)
			(:type nil :desc "signal write_start               : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1845)))
	       "burst_read_counter"
	       (:items nil :locs
		       ((:type nil :desc "elsif (burst_read_counter = std_logic_vector(unsigned(rd_burst_size)-1) and m_axi_rvalid = '1' and axi_rready = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2200)
			(:type nil :desc "burst_read_counter <= std_logic_vector(unsigned(burst_read_counter) + 1);" :file "vhdl/files/common/hierarchy.vhd" :line 2171)
			(:type nil :desc "burst_read_counter <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2169)
			(:type nil :desc "'1'           when (read_start = '1' and (unsigned(burst_read_counter) <= C_M_AXI_BURST_LEN-1)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1905)
			(:type nil :desc "signal burst_read_counter        : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1847)))
	       "transaction_rd_counter"
	       (:items nil :locs
		       ((:type nil :desc "transaction_rd_counter <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2188)
			(:type nil :desc "transaction_rd_counter <= std_logic_vector(unsigned(transaction_rd_counter) + 1);" :file "vhdl/files/common/hierarchy.vhd" :line 2184)
			(:type nil :desc "transaction_rd_counter <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2181)
			(:type nil :desc "if (unsigned(transaction_rd_counter) >= unsigned(transaction_rd_size)) then" :file "vhdl/files/common/hierarchy.vhd" :line 2061)
			(:type nil :desc "m_axis_tready when (read_start = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1904)
			(:type nil :desc "m_axis_tlast <= '1' when (pattern_tlast = '1' and m_axi_rvalid = '1' and axi_rready = '1' and (unsigned(transaction_rd_size)-1) = unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1900)
			(:type nil :desc "m_axi_rvalid when (axi_rready = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1897)
			(:type nil :desc "m_axi_rdata when (axi_rready = '1' and m_axi_rvalid = '1' and (unsigned(transaction_rd_size)-1) >= unsigned(transaction_rd_counter)) else" :file "vhdl/files/common/hierarchy.vhd" :line 1893)
			(:type nil :desc "signal transaction_rd_counter    : std_logic_vector(11 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1848)))
	       "rd_burst_size"
	       (:items nil :locs
		       ((:type nil :desc "elsif (burst_read_counter = std_logic_vector(unsigned(rd_burst_size)-1) and m_axi_rvalid = '1' and axi_rready = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2200)
			(:type nil :desc "axi_arlen <= rd_burst_size;" :file "vhdl/files/common/hierarchy.vhd" :line 2159)
			(:type nil :desc "burst_rd_addr <= std_logic_vector(unsigned(burst_rd_addr) + unsigned(rd_burst_size)*(C_M_AXI_DATA_WIDTH/8));" :file "vhdl/files/common/hierarchy.vhd" :line 2121)
			(:type nil :desc "burst_rd_addr_end       <= std_logic_vector((C_M_AXI_DATA_WIDTH/8)*unsigned(rd_burst_size srl 1) + unsigned(burst_rd_addr));" :file "vhdl/files/common/hierarchy.vhd" :line 2097)
			(:type nil :desc "rd_burst_size           <= (rd_burst_size srl 1);" :file "vhdl/files/common/hierarchy.vhd" :line 2096)
			(:type nil :desc "rd_burst_size             <= std_logic_vector(to_unsigned(C_M_AXI_BURST_LEN, 8));" :file "vhdl/files/common/hierarchy.vhd" :line 2091)
			(:type nil :desc "rd_burst_size             <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2083)
			(:type nil :desc "signal rd_burst_size             : std_logic_vector(7 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1849)))
	       "pattern_finished_i"
	       (:items nil :locs
		       ((:type nil :desc "pattern_finished_i <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2453)
			(:type nil :desc "pattern_finished_i <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2446)
			(:type nil :desc "if (m_axis_tready = '1' and pattern_req = '1' and pattern_finished_i = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2444)
			(:type nil :desc "pattern_finished_i <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2441)
			(:type nil :desc "pattern_finished <= pattern_finished_i;" :file "vhdl/files/common/hierarchy.vhd" :line 1936)
			(:type nil :desc "m_axis_tvalid <= '1' when (pattern_req = '1' and pattern_finished_i = '0') else" :file "vhdl/files/common/hierarchy.vhd" :line 1896)
			(:type nil :desc "signal pattern_finished_i : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 1851)))
	       "pattern_cnt"
	       (:items nil :locs
		       ((:type nil :desc "pattern_cnt        <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2454)
			(:type nil :desc "pattern_cnt <= pattern_cnt + 1;" :file "vhdl/files/common/hierarchy.vhd" :line 2448)
			(:type nil :desc "if (pattern_cnt = pattern_len-1) then" :file "vhdl/files/common/hierarchy.vhd" :line 2445)
			(:type nil :desc "pattern_cnt        <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2442)
			(:type nil :desc "signal pattern_cnt        : unsigned(9 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 1852)))
	       "fsm_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process fsm_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2074)
			(:type nil :desc "fsm_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 1948)))
	       "read_burst_size_calc_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process read_burst_size_calc_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2109)
			(:type nil :desc "read_burst_size_calc_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2077)))
	       "araddr_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process araddr_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 3292)
			(:type nil :desc "araddr_proc : process(m_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 3283)
			(:type nil :desc "end process araddr_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2124)
			(:type nil :desc "araddr_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2113)))
	       "arvalid_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process arvalid_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 3264)
			(:type nil :desc "arvalid_proc : process(m_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 3251)
			(:type nil :desc "end process arvalid_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2150)
			(:type nil :desc "arvalid_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2127)))
	       "arlen_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process arlen_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2162)
			(:type nil :desc "arlen_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2153)))
	       "rdata_counter_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process rdata_counter_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2174)
			(:type nil :desc "rdata_counter_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2165)))
	       "rdata_total_counter_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process rdata_total_counter_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2192)
			(:type nil :desc "rdata_total_counter_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2177)))
	       "r_done_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process r_done_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2204)
			(:type nil :desc "r_done_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2195)))
	       "write_burst_size_calc_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process write_burst_size_calc_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2241)
			(:type nil :desc "write_burst_size_calc_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2207)))
	       "awaddr_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process awaddr_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 3216)
			(:type nil :desc "awaddr_proc : process(m_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 3207)
			(:type nil :desc "end process awaddr_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2255)
			(:type nil :desc "awaddr_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2244)))
	       "strobe_burst_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process strobe_burst_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2282)
			(:type nil :desc "strobe_burst_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2258)))
	       "awlen_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process awlen_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2294)
			(:type nil :desc "awlen_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2285)))
	       "awvalid_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process awvalid_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 3188)
			(:type nil :desc "awvalid_proc : process(m_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 3175)
			(:type nil :desc "end process awvalid_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2322)
			(:type nil :desc "awvalid_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2297)))
	       "wdata_counter_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process wdata_counter_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2336)
			(:type nil :desc "wdata_counter_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2325)))
	       "wdata_total_counter_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process wdata_total_counter_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2365)
			(:type nil :desc "wdata_total_counter_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2339)))
	       "wlast_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process wlast_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2395)
			(:type nil :desc "wlast_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2368)))
	       "bready_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process bready_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 3248)
			(:type nil :desc "bready_proc : process(m_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 3235)
			(:type nil :desc "end process bready_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2420)
			(:type nil :desc "bready_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2398)))
	       "request_edge_detection_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process request_edge_detection_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2434)
			(:type nil :desc "request_edge_detection_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2423)))
	       "pattern_cnt_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process pattern_cnt_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2459)
			(:type nil :desc "pattern_cnt_proc : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2437)))
	       "axi_awaddr"
	       (:items nil :locs
		       ((:type nil :desc "axi_awaddr <= write_address;" :file "vhdl/files/common/hierarchy.vhd" :line 3213)
			(:type nil :desc "axi_awaddr <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 3211)
			(:type nil :desc "m_axi_awaddr  <= std_logic_vector (unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_awaddr));" :file "vhdl/files/common/hierarchy.vhd" :line 3154)
			(:type nil :desc "signal axi_awaddr  : std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3141)
			(:type nil :desc "loc_addr := axi_awaddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);" :file "vhdl/files/common/hierarchy.vhd" :line 2870)
			(:type nil :desc "axi_awaddr <= s_axi_awaddr;" :file "vhdl/files/common/hierarchy.vhd" :line 2693)
			(:type nil :desc "axi_awaddr <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2691)
			(:type nil :desc "signal axi_awaddr  : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2560)))
	       "axi_awready"
	       (:items nil :locs
		       ((:type nil :desc "if (axi_awready = '1' and s_axi_awvalid = '1' and axi_wready = '1' and s_axi_wvalid = '1' and axi_bvalid = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2731)
			(:type nil :desc "elsif (axi_awready = '0' and s_axi_awvalid = '1' and s_axi_wvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2692)
			(:type nil :desc "axi_awready <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2677)
			(:type nil :desc "axi_awready <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2675)
			(:type nil :desc "if (axi_awready = '0' and s_axi_awvalid = '1' and s_axi_wvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2674)
			(:type nil :desc "axi_awready <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2672)
			(:type nil :desc "slv_reg_wren <= axi_wready and s_axi_wvalid and axi_awready and s_axi_awvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 2660)
			(:type nil :desc "s_axi_awready <= axi_awready;" :file "vhdl/files/common/hierarchy.vhd" :line 2651)
			(:type nil :desc "signal axi_awready : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2561)))
	       "axi_wready"
	       (:items nil :locs
		       ((:type nil :desc "if (axi_awready = '1' and s_axi_awvalid = '1' and axi_wready = '1' and s_axi_wvalid = '1' and axi_bvalid = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2731)
			(:type nil :desc "axi_wready <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2712)
			(:type nil :desc "axi_wready <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2710)
			(:type nil :desc "if (axi_wready = '0' and s_axi_wvalid = '1' and s_axi_awvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2709)
			(:type nil :desc "axi_wready <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2707)
			(:type nil :desc "slv_reg_wren <= axi_wready and s_axi_wvalid and axi_awready and s_axi_awvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 2660)
			(:type nil :desc "s_axi_wready  <= axi_wready;" :file "vhdl/files/common/hierarchy.vhd" :line 2652)
			(:type nil :desc "signal axi_wready  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2562)))
	       "axi_bresp"
	       (:items nil :locs
		       ((:type nil :desc "axi_bresp  <= \"00\";" :file "vhdl/files/common/hierarchy.vhd" :line 2733)
			(:type nil :desc "axi_bresp  <= \"00\";" :file "vhdl/files/common/hierarchy.vhd" :line 2729)
			(:type nil :desc "s_axi_bresp   <= axi_bresp;" :file "vhdl/files/common/hierarchy.vhd" :line 2653)
			(:type nil :desc "signal axi_bresp   : std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2563)))
	       "axi_bvalid"
	       (:items nil :locs
		       ((:type nil :desc "axi_bvalid <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2735)
			(:type nil :desc "elsif (s_axi_bready = '1' and axi_bvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2734)
			(:type nil :desc "axi_bvalid <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2732)
			(:type nil :desc "if (axi_awready = '1' and s_axi_awvalid = '1' and axi_wready = '1' and s_axi_wvalid = '1' and axi_bvalid = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2731)
			(:type nil :desc "axi_bvalid <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2728)
			(:type nil :desc "s_axi_bvalid  <= axi_bvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 2654)
			(:type nil :desc "signal axi_bvalid  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2564)))
	       "axi_araddr"
	       (:items nil :locs
		       ((:type nil :desc "axi_araddr <= read_address;" :file "vhdl/files/common/hierarchy.vhd" :line 3289)
			(:type nil :desc "axi_araddr <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 3287)
			(:type nil :desc "m_axi_araddr  <= std_logic_vector(unsigned(C_M_AXIL_MASTER_TARGET_BASE_ADDR) + unsigned(axi_araddr));" :file "vhdl/files/common/hierarchy.vhd" :line 3159)
			(:type nil :desc "signal axi_araddr  : std_logic_vector(C_M_AXIL_MASTER_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 3143)
			(:type nil :desc "loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);" :file "vhdl/files/common/hierarchy.vhd" :line 2811)
			(:type nil :desc "axi_araddr  <= s_axi_araddr;" :file "vhdl/files/common/hierarchy.vhd" :line 2757)
			(:type nil :desc "axi_araddr  <= (others => '1');" :file "vhdl/files/common/hierarchy.vhd" :line 2753)
			(:type nil :desc "signal axi_araddr  : std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2565)))
	       "axi_arready"
	       (:items nil :locs
		       ((:type nil :desc "if (axi_arready = '1' and s_axi_arvalid = '1' and axi_rvalid = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2781)
			(:type nil :desc "axi_arready <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2759)
			(:type nil :desc "axi_arready <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2756)
			(:type nil :desc "if (axi_arready = '0' and s_axi_arvalid = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2755)
			(:type nil :desc "axi_arready <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2752)
			(:type nil :desc "slv_reg_rden <= axi_arready and s_axi_arvalid and (not axi_rvalid);" :file "vhdl/files/common/hierarchy.vhd" :line 2661)
			(:type nil :desc "s_axi_arready <= axi_arready;" :file "vhdl/files/common/hierarchy.vhd" :line 2655)
			(:type nil :desc "signal axi_arready : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2566)))
	       "axi_rdata"
	       (:items nil :locs
		       ((:type nil :desc "axi_rdata <= reg_data_out;" :file "vhdl/files/common/hierarchy.vhd" :line 2800)
			(:type nil :desc "axi_rdata <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2797)
			(:type nil :desc "s_axi_rdata   <= axi_rdata;" :file "vhdl/files/common/hierarchy.vhd" :line 2656)
			(:type nil :desc "signal axi_rdata   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2567)))
	       "axi_rresp"
	       (:items nil :locs
		       ((:type nil :desc "axi_rresp  <= \"00\";" :file "vhdl/files/common/hierarchy.vhd" :line 2783)
			(:type nil :desc "axi_rresp  <= \"00\";" :file "vhdl/files/common/hierarchy.vhd" :line 2779)
			(:type nil :desc "s_axi_rresp   <= axi_rresp;" :file "vhdl/files/common/hierarchy.vhd" :line 2657)
			(:type nil :desc "signal axi_rresp   : std_logic_vector(1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2568)))
	       "axi_rvalid"
	       (:items nil :locs
		       ((:type nil :desc "axi_rvalid <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2785)
			(:type nil :desc "elsif (axi_rvalid = '1' and s_axi_rready = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2784)
			(:type nil :desc "axi_rvalid <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2782)
			(:type nil :desc "if (axi_arready = '1' and s_axi_arvalid = '1' and axi_rvalid = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 2781)
			(:type nil :desc "axi_rvalid <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2778)
			(:type nil :desc "slv_reg_rden <= axi_arready and s_axi_arvalid and (not axi_rvalid);" :file "vhdl/files/common/hierarchy.vhd" :line 2661)
			(:type nil :desc "s_axi_rvalid  <= axi_rvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 2658)
			(:type nil :desc "signal axi_rvalid  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2569)))
	       "ADDR_LSB"
	       (:items nil :locs
		       ((:type nil :desc "loc_addr := axi_awaddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);" :file "vhdl/files/common/hierarchy.vhd" :line 2870)
			(:type nil :desc "loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);" :file "vhdl/files/common/hierarchy.vhd" :line 2811)
			(:type nil :desc "constant ADDR_LSB          : integer := (C_S_AXI_DATA_WIDTH/32)+ 1;" :file "vhdl/files/common/hierarchy.vhd" :line 2571)))
	       "OPT_MEM_ADDR_BITS"
	       (:items nil :locs
		       ((:type nil :desc "loc_addr := axi_awaddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);" :file "vhdl/files/common/hierarchy.vhd" :line 2870)
			(:type nil :desc "variable loc_addr : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2857)
			(:type nil :desc "loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);" :file "vhdl/files/common/hierarchy.vhd" :line 2811)
			(:type nil :desc "variable loc_addr : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2809)
			(:type nil :desc "constant OPT_MEM_ADDR_BITS : integer := 4;" :file "vhdl/files/common/hierarchy.vhd" :line 2572)))
	       "slv_reg_rden"
	       (:items nil :locs
		       ((:type nil :desc "if (slv_reg_rden = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2799)
			(:type nil :desc "slv_reg_rden <= axi_arready and s_axi_arvalid and (not axi_rvalid);" :file "vhdl/files/common/hierarchy.vhd" :line 2661)
			(:type nil :desc "signal slv_reg_rden : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2574)))
	       "slv_reg_wren"
	       (:items nil :locs
		       ((:type nil :desc "if (slv_reg_wren = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2871)
			(:type nil :desc "slv_reg_wren <= axi_wready and s_axi_wvalid and axi_awready and s_axi_awvalid;" :file "vhdl/files/common/hierarchy.vhd" :line 2660)
			(:type nil :desc "signal slv_reg_wren : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2575)))
	       "reg_data_out"
	       (:items nil :locs
		       ((:type nil :desc "reg_data_out <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2844)
			(:type nil :desc "reg_data_out <= pattern_count_rch_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2842)
			(:type nil :desc "reg_data_out <= count_rch_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2840)
			(:type nil :desc "reg_data_out <= pattern_count_lch_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2838)
			(:type nil :desc "reg_data_out <= count_lch_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2836)
			(:type nil :desc "reg_data_out <= master_lite_rd_data_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2834)
			(:type nil :desc "reg_data_out <= master_lite_rd_add_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2832)
			(:type nil :desc "reg_data_out <= master_lite_rd_setup_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2830)
			(:type nil :desc "reg_data_out <= master_lite_wr_data_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2828)
			(:type nil :desc "reg_data_out <= master_lite_wr_add_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2826)
			(:type nil :desc "reg_data_out <= master_lite_wr_setup_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2824)
			(:type nil :desc "reg_data_out <= mm2s_size_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2822)
			(:type nil :desc "reg_data_out <= converter_setup_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2820)
			(:type nil :desc "reg_data_out <= version_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2818)
			(:type nil :desc "reg_data_out <= status_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2816)
			(:type nil :desc "reg_data_out <= control_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2814)
			(:type nil :desc "axi_rdata <= reg_data_out;" :file "vhdl/files/common/hierarchy.vhd" :line 2800)
			(:type nil :desc "signal reg_data_out : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2576)))
	       "byte_index"
	       (:items nil :locs
		       ((:type nil :desc "master_lite_rd_add_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2925)
			(:type nil :desc "if (s_axi_wstrb(byte_index) = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2924)
			(:type nil :desc "for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :file "vhdl/files/common/hierarchy.vhd" :line 2923)
			(:type nil :desc "master_lite_rd_setup_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2918)
			(:type nil :desc "if (s_axi_wstrb(byte_index) = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2917)
			(:type nil :desc "for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :file "vhdl/files/common/hierarchy.vhd" :line 2916)
			(:type nil :desc "master_lite_wr_data_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2911)
			(:type nil :desc "if (s_axi_wstrb(byte_index) = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2910)
			(:type nil :desc "for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :file "vhdl/files/common/hierarchy.vhd" :line 2909)
			(:type nil :desc "master_lite_wr_add_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2904)
			(:type nil :desc "if (s_axi_wstrb(byte_index) = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2903)
			(:type nil :desc "for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :file "vhdl/files/common/hierarchy.vhd" :line 2902)
			(:type nil :desc "master_lite_wr_setup_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2897)
			(:type nil :desc "if (s_axi_wstrb(byte_index) = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2896)
			(:type nil :desc "for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :file "vhdl/files/common/hierarchy.vhd" :line 2895)
			(:type nil :desc "mm2s_size_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2890)
			(:type nil :desc "if (s_axi_wstrb(byte_index) = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2889)
			(:type nil :desc "for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :file "vhdl/files/common/hierarchy.vhd" :line 2888)
			(:type nil :desc "converter_setup_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2883)
			(:type nil :desc "if (s_axi_wstrb(byte_index) = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2882)
			(:type nil :desc "for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :file "vhdl/files/common/hierarchy.vhd" :line 2881)
			(:type nil :desc "control_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2876)
			(:type nil :desc "if (s_axi_wstrb(byte_index) = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2875)
			(:type nil :desc "for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop" :file "vhdl/files/common/hierarchy.vhd" :line 2874)
			(:type nil :desc "signal byte_index   : integer;" :file "vhdl/files/common/hierarchy.vhd" :line 2577)))
	       "soft_reset_i"
	       (:items nil :locs
		       ((:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3062)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3044)
			(:type nil :desc "soft_reset <= soft_reset_i;" :file "vhdl/files/common/hierarchy.vhd" :line 3035)
			(:type nil :desc "soft_reset_i   <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3031)
			(:type nil :desc "soft_reset_i   <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 3028)
			(:type nil :desc "soft_reset_i   <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3024)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3009)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2967)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2796)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2777)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2751)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2727)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2706)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2690)
			(:type nil :desc "if (s_axi_aresetn = '0' or soft_reset_i = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 2671)
			(:type nil :desc "signal soft_reset_i        : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 2579)))
	       "soft_reset_cnt"
	       (:items nil :locs
		       ((:type nil :desc "soft_reset_cnt <= 0;" :file "vhdl/files/common/hierarchy.vhd" :line 3032)
			(:type nil :desc "soft_reset_cnt <= soft_reset_cnt + 1;" :file "vhdl/files/common/hierarchy.vhd" :line 3029)
			(:type nil :desc "soft_reset_cnt <= 0;" :file "vhdl/files/common/hierarchy.vhd" :line 3025)
			(:type nil :desc "if (soft_reset_cnt = SOFT_RESET_CYCLES - 1) then" :file "vhdl/files/common/hierarchy.vhd" :line 2935)
			(:type nil :desc "signal soft_reset_cnt      : integer;" :file "vhdl/files/common/hierarchy.vhd" :line 2580)))
	       "SOFT_RESET_CYCLES"
	       (:items nil :locs
		       ((:type nil :desc "if (soft_reset_cnt = SOFT_RESET_CYCLES - 1) then" :file "vhdl/files/common/hierarchy.vhd" :line 2935)
			(:type nil :desc "constant SOFT_RESET_CYCLES : integer := 50;" :file "vhdl/files/common/hierarchy.vhd" :line 2581)))
	       "control_reg"
	       (:items nil :locs
		       ((:type nil :desc "control_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2876)
			(:type nil :desc "control_reg              <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2861)
			(:type nil :desc "reg_data_out <= control_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2814)
			(:type nil :desc "alias BIT_SOFT_RESET : std_logic is control_reg(31);" :file "vhdl/files/common/hierarchy.vhd" :line 2619)
			(:type nil :desc "alias BIT_ENABLE     : std_logic is control_reg(0);" :file "vhdl/files/common/hierarchy.vhd" :line 2618)
			(:type nil :desc "attribute keep of control_reg              : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2601)
			(:type nil :desc "signal control_reg              : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2584)))
	       "status_reg"
	       (:items nil :locs
		       ((:type nil :desc "status_reg              <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2968)
			(:type nil :desc "reg_data_out <= status_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2816)
			(:type nil :desc "alias BIT_OUT_REG_OVERFLOW_ERR_R  : std_logic is status_reg(31);" :file "vhdl/files/common/hierarchy.vhd" :line 2627)
			(:type nil :desc "alias BIT_OUT_REG_UNDERFLOW_ERR_R : std_logic is status_reg(30);" :file "vhdl/files/common/hierarchy.vhd" :line 2626)
			(:type nil :desc "alias BIT_OUT_REG_OVERFLOW_ERR_L  : std_logic is status_reg(29);" :file "vhdl/files/common/hierarchy.vhd" :line 2625)
			(:type nil :desc "alias BIT_OUT_REG_UNDERFLOW_ERR_L : std_logic is status_reg(28);" :file "vhdl/files/common/hierarchy.vhd" :line 2624)
			(:type nil :desc "alias BIT_BRAM_OVERFLOW_ERR       : std_logic is status_reg(27);" :file "vhdl/files/common/hierarchy.vhd" :line 2623)
			(:type nil :desc "alias BIT_AXI_LITE_MASTER_ERR     : std_logic is status_reg(26);" :file "vhdl/files/common/hierarchy.vhd" :line 2622)
			(:type nil :desc "alias BIT_RUNNING                 : std_logic is status_reg(0);" :file "vhdl/files/common/hierarchy.vhd" :line 2621)
			(:type nil :desc "attribute keep of status_reg               : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2602)
			(:type nil :desc "signal status_reg               : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2585)))
	       "version_reg"
	       (:items nil :locs
		       ((:type nil :desc "version_reg             <= IP_VERSION;" :file "vhdl/files/common/hierarchy.vhd" :line 2985)
			(:type nil :desc "version_reg             <= IP_VERSION;" :file "vhdl/files/common/hierarchy.vhd" :line 2969)
			(:type nil :desc "reg_data_out <= version_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2818)
			(:type nil :desc "attribute keep of version_reg              : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2603)
			(:type nil :desc "signal version_reg              : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2586)))
	       "converter_setup_reg"
	       (:items nil :locs
		       ((:type nil :desc "converter_setup_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2883)
			(:type nil :desc "converter_setup_reg      <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2862)
			(:type nil :desc "reg_data_out <= converter_setup_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2820)
			(:type nil :desc "alias BIT_CONV_OP_R : std_logic is converter_setup_reg(1);" :file "vhdl/files/common/hierarchy.vhd" :line 2632)
			(:type nil :desc "alias BIT_CONV_OP_L : std_logic is converter_setup_reg(0);" :file "vhdl/files/common/hierarchy.vhd" :line 2631)
			(:type nil :desc "attribute keep of converter_setup_reg      : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2604)
			(:type nil :desc "signal converter_setup_reg      : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2587)))
	       "mm2s_size_reg"
	       (:items nil :locs
		       ((:type nil :desc "read_size_r <= unsigned(mm2s_size_reg(31 downto 16));" :file "vhdl/files/common/hierarchy.vhd" :line 3053)
			(:type nil :desc "read_size_l <= unsigned(mm2s_size_reg(15 downto 0));" :file "vhdl/files/common/hierarchy.vhd" :line 3052)
			(:type nil :desc "mm2s_size_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2890)
			(:type nil :desc "mm2s_size_reg            <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2863)
			(:type nil :desc "reg_data_out <= mm2s_size_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2822)
			(:type nil :desc "attribute keep of mm2s_size_reg            : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2605)
			(:type nil :desc "signal mm2s_size_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2588)))
	       "master_lite_wr_setup_reg"
	       (:items nil :locs
		       ((:type nil :desc "master_lite_wr_setup_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2897)
			(:type nil :desc "master_lite_wr_setup_reg <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2864)
			(:type nil :desc "reg_data_out <= master_lite_wr_setup_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2824)
			(:type nil :desc "alias BIT_WRITE_DONE      : std_logic is master_lite_wr_setup_reg(31);" :file "vhdl/files/common/hierarchy.vhd" :line 2635)
			(:type nil :desc "alias BIT_WRITE_REQUEST   : std_logic is master_lite_wr_setup_reg(0);" :file "vhdl/files/common/hierarchy.vhd" :line 2634)
			(:type nil :desc "attribute keep of master_lite_wr_setup_reg : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2606)
			(:type nil :desc "signal master_lite_wr_setup_reg : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2589)))
	       "master_lite_wr_add_reg"
	       (:items nil :locs
		       ((:type nil :desc "write_address <= master_lite_wr_add_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 3069)
			(:type nil :desc "master_lite_wr_add_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2904)
			(:type nil :desc "master_lite_wr_add_reg   <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2865)
			(:type nil :desc "reg_data_out <= master_lite_wr_add_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2826)
			(:type nil :desc "attribute keep of master_lite_wr_add_reg   : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2607)
			(:type nil :desc "signal master_lite_wr_add_reg   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2590)))
	       "master_lite_wr_data_reg"
	       (:items nil :locs
		       ((:type nil :desc "write_data    <= master_lite_wr_data_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 3070)
			(:type nil :desc "master_lite_wr_data_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2911)
			(:type nil :desc "master_lite_wr_data_reg  <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2866)
			(:type nil :desc "reg_data_out <= master_lite_wr_data_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2828)
			(:type nil :desc "attribute keep of master_lite_wr_data_reg  : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2608)
			(:type nil :desc "signal master_lite_wr_data_reg  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2591)))
	       "master_lite_rd_setup_reg"
	       (:items nil :locs
		       ((:type nil :desc "master_lite_rd_setup_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2918)
			(:type nil :desc "master_lite_rd_setup_reg <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2867)
			(:type nil :desc "reg_data_out <= master_lite_rd_setup_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2830)
			(:type nil :desc "alias BIT_READ_DATA_VALID : std_logic is master_lite_rd_setup_reg(31);" :file "vhdl/files/common/hierarchy.vhd" :line 2637)
			(:type nil :desc "alias BIT_READ_REQUEST    : std_logic is master_lite_rd_setup_reg(0);" :file "vhdl/files/common/hierarchy.vhd" :line 2636)
			(:type nil :desc "attribute keep of master_lite_rd_setup_reg : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2609)
			(:type nil :desc "signal master_lite_rd_setup_reg : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2592)))
	       "master_lite_rd_add_reg"
	       (:items nil :locs
		       ((:type nil :desc "read_address  <= master_lite_rd_add_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 3072)
			(:type nil :desc "master_lite_rd_add_reg(byte_index*8+7 downto byte_index*8) <= s_axi_wdata(byte_index*8+7 downto byte_index*8);" :file "vhdl/files/common/hierarchy.vhd" :line 2925)
			(:type nil :desc "master_lite_rd_add_reg   <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2868)
			(:type nil :desc "reg_data_out <= master_lite_rd_add_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2832)
			(:type nil :desc "attribute keep of master_lite_rd_add_reg   : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2610)
			(:type nil :desc "signal master_lite_rd_add_reg   : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2593)))
	       "master_lite_rd_data_reg"
	       (:items nil :locs
		       ((:type nil :desc "master_lite_rd_data_reg <= read_data;" :file "vhdl/files/common/hierarchy.vhd" :line 2992)
			(:type nil :desc "master_lite_rd_data_reg <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2974)
			(:type nil :desc "reg_data_out <= master_lite_rd_data_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2834)
			(:type nil :desc "attribute keep of master_lite_rd_data_reg  : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2611)
			(:type nil :desc "signal master_lite_rd_data_reg  : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2594)))
	       "count_lch_reg"
	       (:items nil :locs
		       ((:type nil :desc "count_lch_reg           <= std_logic_vector(count_lch);" :file "vhdl/files/common/hierarchy.vhd" :line 2987)
			(:type nil :desc "count_lch_reg           <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2970)
			(:type nil :desc "reg_data_out <= count_lch_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2836)
			(:type nil :desc "attribute keep of count_lch_reg            : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2612)
			(:type nil :desc "signal count_lch_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2595)))
	       "pattern_count_lch_reg"
	       (:items nil :locs
		       ((:type nil :desc "pattern_count_lch_reg   <= std_logic_vector(pattern_count_lch);" :file "vhdl/files/common/hierarchy.vhd" :line 2988)
			(:type nil :desc "pattern_count_lch_reg   <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2971)
			(:type nil :desc "reg_data_out <= pattern_count_lch_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2838)
			(:type nil :desc "attribute keep of pattern_count_lch_reg    : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2613)
			(:type nil :desc "signal pattern_count_lch_reg    : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2596)))
	       "count_rch_reg"
	       (:items nil :locs
		       ((:type nil :desc "count_rch_reg           <= std_logic_vector(count_rch);" :file "vhdl/files/common/hierarchy.vhd" :line 2989)
			(:type nil :desc "count_rch_reg           <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2972)
			(:type nil :desc "reg_data_out <= count_rch_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2840)
			(:type nil :desc "attribute keep of count_rch_reg            : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2614)
			(:type nil :desc "signal count_rch_reg            : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2597)))
	       "pattern_count_rch_reg"
	       (:items nil :locs
		       ((:type nil :desc "pattern_count_rch_reg   <= std_logic_vector(pattern_count_rch);" :file "vhdl/files/common/hierarchy.vhd" :line 2990)
			(:type nil :desc "pattern_count_rch_reg   <= (others => '0');" :file "vhdl/files/common/hierarchy.vhd" :line 2973)
			(:type nil :desc "reg_data_out <= pattern_count_rch_reg;" :file "vhdl/files/common/hierarchy.vhd" :line 2842)
			(:type nil :desc "attribute keep of pattern_count_rch_reg    : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2615)
			(:type nil :desc "signal pattern_count_rch_reg    : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2598)))
	       "boolean"
	       (:items nil :locs
		       ((:type nil :desc "attribute keep                             : boolean;" :file "vhdl/files/common/hierarchy.vhd" :line 2600)))
	       "true"
	       (:items nil :locs
		       ((:type nil :desc "attribute keep of pattern_count_rch_reg    : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2615)
			(:type nil :desc "attribute keep of count_rch_reg            : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2614)
			(:type nil :desc "attribute keep of pattern_count_lch_reg    : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2613)
			(:type nil :desc "attribute keep of count_lch_reg            : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2612)
			(:type nil :desc "attribute keep of master_lite_rd_data_reg  : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2611)
			(:type nil :desc "attribute keep of master_lite_rd_add_reg   : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2610)
			(:type nil :desc "attribute keep of master_lite_rd_setup_reg : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2609)
			(:type nil :desc "attribute keep of master_lite_wr_data_reg  : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2608)
			(:type nil :desc "attribute keep of master_lite_wr_add_reg   : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2607)
			(:type nil :desc "attribute keep of master_lite_wr_setup_reg : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2606)
			(:type nil :desc "attribute keep of mm2s_size_reg            : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2605)
			(:type nil :desc "attribute keep of converter_setup_reg      : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2604)
			(:type nil :desc "attribute keep of version_reg              : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2603)
			(:type nil :desc "attribute keep of status_reg               : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2602)
			(:type nil :desc "attribute keep of control_reg              : signal is true;" :file "vhdl/files/common/hierarchy.vhd" :line 2601)))
	       "BIT_ENABLE"
	       (:items nil :locs
		       ((:type nil :desc "add_out_sigH(system_enable, BIT_ENABLE);" :file "vhdl/files/common/hierarchy.vhd" :line 3012)
			(:type nil :desc "alias BIT_ENABLE     : std_logic is control_reg(0);" :file "vhdl/files/common/hierarchy.vhd" :line 2618)))
	       "BIT_SOFT_RESET"
	       (:items nil :locs
		       ((:type nil :desc "if (BIT_SOFT_RESET = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3027)
			(:type nil :desc "BIT_SOFT_RESET <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2936)
			(:type nil :desc "alias BIT_SOFT_RESET : std_logic is control_reg(31);" :file "vhdl/files/common/hierarchy.vhd" :line 2619)))
	       "BIT_RUNNING"
	       (:items nil :locs
		       ((:type nil :desc "add_bit(system_running, BIT_RUNNING);" :file "vhdl/files/common/hierarchy.vhd" :line 2977)
			(:type nil :desc "alias BIT_RUNNING                 : std_logic is status_reg(0);" :file "vhdl/files/common/hierarchy.vhd" :line 2621)))
	       "BIT_AXI_LITE_MASTER_ERR"
	       (:items nil :locs
		       ((:type nil :desc "add_bit(transaction_error, BIT_AXI_LITE_MASTER_ERR);" :file "vhdl/files/common/hierarchy.vhd" :line 2978)
			(:type nil :desc "alias BIT_AXI_LITE_MASTER_ERR     : std_logic is status_reg(26);" :file "vhdl/files/common/hierarchy.vhd" :line 2622)))
	       "BIT_BRAM_OVERFLOW_ERR"
	       (:items nil :locs
		       ((:type nil :desc "add_bit(bram_overflow_error, BIT_BRAM_OVERFLOW_ERR);" :file "vhdl/files/common/hierarchy.vhd" :line 2979)
			(:type nil :desc "alias BIT_BRAM_OVERFLOW_ERR       : std_logic is status_reg(27);" :file "vhdl/files/common/hierarchy.vhd" :line 2623)))
	       "BIT_OUT_REG_UNDERFLOW_ERR_L"
	       (:items nil :locs
		       ((:type nil :desc "add_bit(out_reg_underflow_error_l, BIT_OUT_REG_UNDERFLOW_ERR_L);" :file "vhdl/files/common/hierarchy.vhd" :line 2980)
			(:type nil :desc "alias BIT_OUT_REG_UNDERFLOW_ERR_L : std_logic is status_reg(28);" :file "vhdl/files/common/hierarchy.vhd" :line 2624)))
	       "BIT_OUT_REG_OVERFLOW_ERR_L"
	       (:items nil :locs
		       ((:type nil :desc "add_bit(out_reg_overflow_error_l, BIT_OUT_REG_OVERFLOW_ERR_L);" :file "vhdl/files/common/hierarchy.vhd" :line 2981)
			(:type nil :desc "alias BIT_OUT_REG_OVERFLOW_ERR_L  : std_logic is status_reg(29);" :file "vhdl/files/common/hierarchy.vhd" :line 2625)))
	       "BIT_OUT_REG_UNDERFLOW_ERR_R"
	       (:items nil :locs
		       ((:type nil :desc "add_bit(out_reg_underflow_error_r, BIT_OUT_REG_UNDERFLOW_ERR_R);" :file "vhdl/files/common/hierarchy.vhd" :line 2982)
			(:type nil :desc "alias BIT_OUT_REG_UNDERFLOW_ERR_R : std_logic is status_reg(30);" :file "vhdl/files/common/hierarchy.vhd" :line 2626)))
	       "BIT_OUT_REG_OVERFLOW_ERR_R"
	       (:items nil :locs
		       ((:type nil :desc "add_bit(out_reg_overflow_error_r, BIT_OUT_REG_OVERFLOW_ERR_R);" :file "vhdl/files/common/hierarchy.vhd" :line 2983)
			(:type nil :desc "alias BIT_OUT_REG_OVERFLOW_ERR_R  : std_logic is status_reg(31);" :file "vhdl/files/common/hierarchy.vhd" :line 2627)))
	       "IP_VERSION"
	       (:items nil :locs
		       ((:type nil :desc "version_reg             <= IP_VERSION;" :file "vhdl/files/common/hierarchy.vhd" :line 2985)
			(:type nil :desc "version_reg             <= IP_VERSION;" :file "vhdl/files/common/hierarchy.vhd" :line 2969)
			(:type nil :desc "constant IP_VERSION : std_logic_vector(31 downto 0) := x\"DEAD_BEEF\";" :file "vhdl/files/common/hierarchy.vhd" :line 2629)))
	       "BIT_CONV_OP_L"
	       (:items nil :locs
		       ((:type nil :desc "add_bit(BIT_CONV_OP_L, conv_op_lch);" :file "vhdl/files/common/hierarchy.vhd" :line 3050)
			(:type nil :desc "alias BIT_CONV_OP_L : std_logic is converter_setup_reg(0);" :file "vhdl/files/common/hierarchy.vhd" :line 2631)))
	       "BIT_CONV_OP_R"
	       (:items nil :locs
		       ((:type nil :desc "add_bit(BIT_CONV_OP_R, conv_op_rch);" :file "vhdl/files/common/hierarchy.vhd" :line 3051)
			(:type nil :desc "alias BIT_CONV_OP_R : std_logic is converter_setup_reg(1);" :file "vhdl/files/common/hierarchy.vhd" :line 2632)))
	       "BIT_WRITE_REQUEST"
	       (:items nil :locs
		       ((:type nil :desc "write_request <= BIT_WRITE_REQUEST;" :file "vhdl/files/common/hierarchy.vhd" :line 3071)
			(:type nil :desc "BIT_WRITE_REQUEST <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2949)
			(:type nil :desc "alias BIT_WRITE_REQUEST   : std_logic is master_lite_wr_setup_reg(0);" :file "vhdl/files/common/hierarchy.vhd" :line 2634)))
	       "BIT_WRITE_DONE"
	       (:items nil :locs
		       ((:type nil :desc "BIT_WRITE_DONE <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2953)
			(:type nil :desc "alias BIT_WRITE_DONE      : std_logic is master_lite_wr_setup_reg(31);" :file "vhdl/files/common/hierarchy.vhd" :line 2635)))
	       "BIT_READ_REQUEST"
	       (:items nil :locs
		       ((:type nil :desc "read_request  <= BIT_READ_REQUEST;" :file "vhdl/files/common/hierarchy.vhd" :line 3073)
			(:type nil :desc "BIT_READ_REQUEST <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2941)
			(:type nil :desc "alias BIT_READ_REQUEST    : std_logic is master_lite_rd_setup_reg(0);" :file "vhdl/files/common/hierarchy.vhd" :line 2636)))
	       "BIT_READ_DATA_VALID"
	       (:items nil :locs
		       ((:type nil :desc "BIT_READ_DATA_VALID <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2945)
			(:type nil :desc "alias BIT_READ_DATA_VALID : std_logic is master_lite_rd_setup_reg(31);" :file "vhdl/files/common/hierarchy.vhd" :line 2637)))
	       "add_bit"
	       (:items nil :locs
		       ((:type nil :desc "add_bit(BIT_CONV_OP_R, conv_op_rch);" :file "vhdl/files/common/hierarchy.vhd" :line 3051)
			(:type nil :desc "add_bit(BIT_CONV_OP_L, conv_op_lch);" :file "vhdl/files/common/hierarchy.vhd" :line 3050)
			(:type nil :desc "add_bit(out_reg_overflow_error_r, BIT_OUT_REG_OVERFLOW_ERR_R);" :file "vhdl/files/common/hierarchy.vhd" :line 2983)
			(:type nil :desc "add_bit(out_reg_underflow_error_r, BIT_OUT_REG_UNDERFLOW_ERR_R);" :file "vhdl/files/common/hierarchy.vhd" :line 2982)
			(:type nil :desc "add_bit(out_reg_overflow_error_l, BIT_OUT_REG_OVERFLOW_ERR_L);" :file "vhdl/files/common/hierarchy.vhd" :line 2981)
			(:type nil :desc "add_bit(out_reg_underflow_error_l, BIT_OUT_REG_UNDERFLOW_ERR_L);" :file "vhdl/files/common/hierarchy.vhd" :line 2980)
			(:type nil :desc "add_bit(bram_overflow_error, BIT_BRAM_OVERFLOW_ERR);" :file "vhdl/files/common/hierarchy.vhd" :line 2979)
			(:type nil :desc "add_bit(transaction_error, BIT_AXI_LITE_MASTER_ERR);" :file "vhdl/files/common/hierarchy.vhd" :line 2978)
			(:type nil :desc "add_bit(system_running, BIT_RUNNING);" :file "vhdl/files/common/hierarchy.vhd" :line 2977)
			(:type nil :desc "end procedure add_bit;" :file "vhdl/files/common/hierarchy.vhd" :line 2646)
			(:type nil :desc "procedure add_bit (signal sigH : in std_logic; signal bitpos : out std_logic) is" :file "vhdl/files/common/hierarchy.vhd" :line 2641)))
	       "sigH"
	       (:items nil :locs
		       ((:type nil :desc "else sigH             <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3003)
			(:type nil :desc "if (bitpos) then sigH <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 3002)
			(:type nil :desc "procedure add_out_sigH (signal sigH : out std_logic; signal bitpos : in std_logic) is" :file "vhdl/files/common/hierarchy.vhd" :line 3000)
			(:type nil :desc "if (sigH) then bitpos <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2643)
			(:type nil :desc "procedure add_bit (signal sigH : in std_logic; signal bitpos : out std_logic) is" :file "vhdl/files/common/hierarchy.vhd" :line 2641)))
	       "bitpos"
	       (:items nil :locs
		       ((:type nil :desc "if (bitpos) then sigH <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 3002)
			(:type nil :desc "procedure add_out_sigH (signal sigH : out std_logic; signal bitpos : in std_logic) is" :file "vhdl/files/common/hierarchy.vhd" :line 3000)
			(:type nil :desc "else bitpos           <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 2644)
			(:type nil :desc "if (sigH) then bitpos <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 2643)
			(:type nil :desc "procedure add_bit (signal sigH : in std_logic; signal bitpos : out std_logic) is" :file "vhdl/files/common/hierarchy.vhd" :line 2641)))
	       "axi_awready_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process axi_awready_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2681)
			(:type nil :desc "axi_awready_proc : process (s_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 2668)))
	       "axi_awaddr_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process axi_awaddr_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2696)
			(:type nil :desc "axi_awaddr_proc : process (s_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 2687)))
	       "axi_wready_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process axi_wready_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2716)
			(:type nil :desc "axi_wready_proc : process (s_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 2703)))
	       "axi_bvalid_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process axi_bvalid_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2739)
			(:type nil :desc "axi_bvalid_proc : process (s_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 2724)))
	       "axi_arready_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process axi_arready_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2763)
			(:type nil :desc "axi_arready_proc : process (s_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 2748)))
	       "axi_rvalid_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process axi_rvalid_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2789)
			(:type nil :desc "axi_rvalid_proc : process (s_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 2774)))
	       "axi_rdata_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process axi_rdata_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2804)
			(:type nil :desc "axi_rdata_proc : process(s_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2793)))
	       "address_decoding_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process address_decoding_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2846)
			(:type nil :desc "address_decoding_proc : process (all)" :file "vhdl/files/common/hierarchy.vhd" :line 2808)))
	       "loc_addr"
	       (:items nil :locs
		       ((:type nil :desc "case loc_addr is" :file "vhdl/files/common/hierarchy.vhd" :line 2872)
			(:type nil :desc "loc_addr := axi_awaddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);" :file "vhdl/files/common/hierarchy.vhd" :line 2870)
			(:type nil :desc "variable loc_addr : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2857)
			(:type nil :desc "case loc_addr is" :file "vhdl/files/common/hierarchy.vhd" :line 2812)
			(:type nil :desc "loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);" :file "vhdl/files/common/hierarchy.vhd" :line 2811)
			(:type nil :desc "variable loc_addr : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);" :file "vhdl/files/common/hierarchy.vhd" :line 2809)))
	       "read_write_regs_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process read_write_regs_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2960)
			(:type nil :desc "read_write_regs_proc : process (s_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 2856)))
	       "read_only_regs_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process read_only_regs_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 2995)
			(:type nil :desc "read_only_regs_proc : process (s_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2964)))
	       "control_reg_signals_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process control_reg_signals_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 3015)
			(:type nil :desc "control_reg_signals_proc : process (s_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 2999)))
	       "add_out_sigH"
	       (:items nil :locs
		       ((:type nil :desc "add_out_sigH(system_enable, BIT_ENABLE);" :file "vhdl/files/common/hierarchy.vhd" :line 3012)
			(:type nil :desc "end procedure add_out_sigH;" :file "vhdl/files/common/hierarchy.vhd" :line 3005)
			(:type nil :desc "procedure add_out_sigH (signal sigH : out std_logic; signal bitpos : in std_logic) is" :file "vhdl/files/common/hierarchy.vhd" :line 3000)))
	       "soft_reset_out_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process soft_reset_out_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 3038)
			(:type nil :desc "soft_reset_out_proc : process (s_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 3019)))
	       "mm2s_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process mm2s_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 3056)
			(:type nil :desc "mm2s_proc : process (s_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 3041)))
	       "master_lite_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process master_lite_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 3076)
			(:type nil :desc "master_lite_proc : process (s_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 3059)))
	       "write_resp_error"
	       (:items nil :locs
		       ((:type nil :desc "transaction_error <= read_resp_error or write_resp_error;" :file "vhdl/files/common/hierarchy.vhd" :line 3323)
			(:type nil :desc "write_resp_error <= (axi_bready and m_axi_bvalid and m_axi_bresp(1));" :file "vhdl/files/common/hierarchy.vhd" :line 3171)
			(:type nil :desc "signal write_resp_error : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3145)))
	       "read_resp_error"
	       (:items nil :locs
		       ((:type nil :desc "transaction_error <= read_resp_error or write_resp_error;" :file "vhdl/files/common/hierarchy.vhd" :line 3323)
			(:type nil :desc "read_resp_error  <= (axi_rready and m_axi_rvalid and m_axi_rresp(1));" :file "vhdl/files/common/hierarchy.vhd" :line 3172)
			(:type nil :desc "signal read_resp_error  : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3146)))
	       "start_single_read"
	       (:items nil :locs
		       ((:type nil :desc "start_single_read <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 3307)
			(:type nil :desc "start_single_read <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3304)
			(:type nil :desc "if (start_single_read = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3303)
			(:type nil :desc "start_single_read <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3299)
			(:type nil :desc "if (start_single_read = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3257)
			(:type nil :desc "signal start_single_read : std_logic := '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3148)))
	       "reading"
	       (:items nil :locs
		       ((:type nil :desc "reading <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3313)
			(:type nil :desc "reading           <= '1';" :file "vhdl/files/common/hierarchy.vhd" :line 3308)
			(:type nil :desc "elsif (reading = '0') then" :file "vhdl/files/common/hierarchy.vhd" :line 3306)
			(:type nil :desc "if (read_request = '1' or reading = '1') then" :file "vhdl/files/common/hierarchy.vhd" :line 3302)
			(:type nil :desc "reading           <= '0';" :file "vhdl/files/common/hierarchy.vhd" :line 3300)
			(:type nil :desc "signal reading           : std_logic;" :file "vhdl/files/common/hierarchy.vhd" :line 3149)))
	       "wvalid_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process wvalid_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 3204)
			(:type nil :desc "wvalid_proc : process(m_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 3191)))
	       "wdata_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process wdata_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 3232)
			(:type nil :desc "wdata_proc : process(m_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 3219)))
	       "rready_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process rready_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 3280)
			(:type nil :desc "rready_proc : process(m_axi_aclk)" :file "vhdl/files/common/hierarchy.vhd" :line 3267)))
	       "do_read"
	       (:items nil :locs
		       ((:type nil :desc "end process do_read;" :file "vhdl/files/common/hierarchy.vhd" :line 3318)
			(:type nil :desc "do_read : process (m_axi_aclk) is" :file "vhdl/files/common/hierarchy.vhd" :line 3295)))
	       "error_proc"
	       (:items nil :locs
		       ((:type nil :desc "end process error_proc;" :file "vhdl/files/common/hierarchy.vhd" :line 3324)
			(:type nil :desc "error_proc : process (all) is" :file "vhdl/files/common/hierarchy.vhd" :line 3321)))))
