Starting process: 

Configuration data saved


SCUBA, Version Diamond (64-bit) 3.12.1.454
Thu Feb 17 23:06:28 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n fifodc_w64x2024_r32 -lang vhdl -synth synplify -bus_exp 7 -bb -arch sa5p00 -type ebfifo -depth 2048 -width 64 -rwidth 32 -reset_rel SYNC -pe -1 -pf -1 -rfill -fill 
    Circuit name     : fifodc_w64x2024_r32
    Module type      : ebfifo
    Module Version   : 5.8
    Ports            : 
	Inputs       : Data[63:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
	Outputs      : Q[31:0], WCNT[11:0], RCNT[12:0], Empty, Full
    I/O buffer       : not inserted
    EDIF output      : fifodc_w64x2024_r32.edn
    VHDL output      : fifodc_w64x2024_r32.vhd
    VHDL template    : fifodc_w64x2024_r32_tmpl.vhd
    VHDL testbench   : tb_fifodc_w64x2024_r32_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : fifodc_w64x2024_r32.srp
    Estimated Resource Usage:
            LUT : 159
            EBR : 8
            Reg : 152

END   SCUBA Module Synthesis

File: fifodc_w64x2024_r32.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


