// Seed: 585226858
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd84
) ();
  wire _id_1;
  wire id_2;
  logic id_3;
  wire [1 : id_1] id_4;
  wire [1 'b0 : -1] id_5;
  module_0 modCall_1 ();
  wire id_6;
  wire [1 'h0 : 1] id_7;
  wire [-1 : 1  +  id_1] id_8;
endmodule
module module_2 ();
  reg id_1;
  always id_1 <= -1;
  module_0 modCall_1 ();
  assign id_1 = id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output reg id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_19;
  wire id_20;
  always if (1 - 1) id_11 <= (-1);
  parameter id_21 = 1;
  module_0 modCall_1 ();
  logic [1 : -1  *  -1] id_22;
  ;
  xor primCall (
      id_1,
      id_10,
      id_12,
      id_13,
      id_14,
      id_17,
      id_19,
      id_2,
      id_20,
      id_21,
      id_3,
      id_4,
      id_6,
      id_7,
      id_9
  );
endmodule
