# qick_emu.py
"""
QickEmu: run QICK programs against an emulated (Verilated) design.
"""

from __future__ import annotations

import contextlib
import io
import json
import os
import pathlib
import shutil
import subprocess
from dataclasses import dataclass, asdict
from typing import Any, Dict, Iterable, List, Optional, Protocol, Tuple, Union

import numpy as np

try:
    from qick import QickConfig
except Exception as e:
    raise ImportError("qick is not importable. Install qick first.") from e


# =============================================================================
# JSON Serialization Helper
# =============================================================================

class NpEncoder(json.JSONEncoder):
    def default(self, obj):
        if isinstance(obj, np.integer):
            return int(obj)
        if isinstance(obj, np.floating):
            return float(obj)
        if isinstance(obj, np.ndarray):
            return obj.tolist()
        return super(NpEncoder, self).default(obj)


# =============================================================================
# AXI transaction log
# =============================================================================

@dataclass
class AxiTxn:
    op: str  # "w", "r", "stream"
    addr: Optional[int] = None
    data: Optional[int] = None
    stream: Optional[str] = None
    words: Optional[List[int]] = None
    comment: str = ""

    def to_json(self) -> str:
        return json.dumps({k: v for k, v in asdict(self).items() if v is not None}, cls=NpEncoder)


class AxiRecorder:
    def __init__(self):
        self.txns: List[AxiTxn] = []

    def write(self, addr: int, data: int, comment: str = ""):
        self.txns.append(AxiTxn(op="w", addr=int(addr), data=int(data), comment=comment))

    def read(self, addr: int, comment: str = ""):
        self.txns.append(AxiTxn(op="r", addr=int(addr), comment=comment))

    def stream_load_words(self, stream: str, words: Iterable[int], comment: str = ""):
        self.txns.append(AxiTxn(op="stream", stream=str(stream), words=[int(w) for w in words], comment=comment))

    def save_jsonl(self, path: Union[str, pathlib.Path]) -> pathlib.Path:
        path = pathlib.Path(path)
        path.parent.mkdir(parents=True, exist_ok=True)
        with path.open("w") as f:
            for t in self.txns:
                f.write(t.to_json() + "\n")
        return path


# =============================================================================
# Address mapping
# =============================================================================

@dataclass
class RegDef:
    offset: int
    width: int = 32
    comment: str = ""


class AddrMap:
    def __init__(
        self,
        base_addrs: Optional[Dict[str, int]] = None,
        reg_defs_by_type: Optional[Dict[str, Dict[str, RegDef]]] = None,
        type_by_fullpath: Optional[Dict[str, str]] = None,
    ):
        self.base_addrs: Dict[str, int] = base_addrs or {}
        self.reg_defs_by_type: Dict[str, Dict[str, RegDef]] = reg_defs_by_type or {}
        self.type_by_fullpath: Dict[str, str] = type_by_fullpath or {}

    @staticmethod
    def from_json(path: Union[str, pathlib.Path]) -> "AddrMap":
        p = pathlib.Path(path)
        d = json.loads(p.read_text())
        reg_defs_by_type = {}
        for typ, regs in d.get("reg_defs_by_type", {}).items():
            reg_defs_by_type[typ] = {rn: RegDef(**rv) for rn, rv in regs.items()}
        return AddrMap(
            base_addrs={k: int(v) for k, v in d.get("base_addrs", {}).items()},
            type_by_fullpath={k: str(v) for k, v in d.get("type_by_fullpath", {}).items()},
            reg_defs_by_type=reg_defs_by_type,
        )

    @classmethod
    def from_qick_config(cls, cfg: Dict[str, Any]) -> "AddrMap":
        am = default_addrmap_skeleton()
        current_addr = 0x40000000 
        
        def add(name, typ):
            nonlocal current_addr
            am.base_addrs[name] = current_addr
            am.type_by_fullpath[name] = typ
            current_addr += 0x10000 

        if 'ddr4_buf' in cfg: add(cfg['ddr4_buf']['fullpath'], cfg['ddr4_buf']['type'])
        if 'mr_buf' in cfg:   add(cfg['mr_buf']['fullpath'],   cfg['mr_buf']['type'])
        for g in cfg.get('gens', []):     add(g['fullpath'], g['type'])
        for r in cfg.get('readouts', []): 
            add(r['ro_fullpath'], r['ro_type'])
            add(r['avgbuf_fullpath'], r['avgbuf_type'])
        for t in cfg.get('tprocs', []):   add(t.get('fullpath', 'qick_processor_0'), t['type'])
        
        return am

    def resolve(self, fullpath: str, regname: str) -> int:
        if fullpath not in self.base_addrs:
            raise KeyError(f"AddrMap missing base for '{fullpath}'")
        if fullpath not in self.type_by_fullpath:
            raise KeyError(f"AddrMap missing type for '{fullpath}'")
        typ = self.type_by_fullpath[fullpath]
        if typ not in self.reg_defs_by_type:
            raise KeyError(f"AddrMap missing regs for type '{typ}'")
        regs = self.reg_defs_by_type[typ]
        if regname not in regs:
            raise KeyError(f"AddrMap missing reg '{regname}' in '{typ}'")
        return self.base_addrs[fullpath] + regs[regname].offset
    
    def to_json(self) -> Dict[str, Any]:
        return {
            "base_addrs": self.base_addrs,
            "type_by_fullpath": self.type_by_fullpath,
            "reg_defs_by_type": {
                typ: {rn: asdict(rd) for rn, rd in regs.items()}
                for typ, regs in self.reg_defs_by_type.items()
            },
        }

    def save(self, path: Union[str, pathlib.Path]) -> pathlib.Path:
        p = pathlib.Path(path)
        p.parent.mkdir(parents=True, exist_ok=True)
        p.write_text(json.dumps(self.to_json(), indent=2))
        return p


def default_addrmap_skeleton() -> AddrMap:
    am = AddrMap()
    
    am.reg_defs_by_type["axis_avg_buffer"] = {
        "BUF_LEN": RegDef(0x10), "BUF_START": RegDef(0x14),
        "AVG_LEN": RegDef(0x18), "AVG_START": RegDef(0x1C),
        "MODE": RegDef(0x20),    "THRESH_HI": RegDef(0x24), "THRESH_LO": RegDef(0x28),
    }
    am.reg_defs_by_type["axis_dyn_readout_v1"] = {
        "RO_LEN": RegDef(0x10), "OUTSEL": RegDef(0x14),
        "NCO_FREQ": RegDef(0x18), "NCO_PHASE": RegDef(0x1C),
    }
    am.reg_defs_by_type["axis_pfb_readout_v4"] = {
        "PFB_CH": RegDef(0x10), "OUTSEL": RegDef(0x14),
        "NCO_FREQ": RegDef(0x18), "NCO_PHASE": RegDef(0x1C),
    }
    
    am.reg_defs_by_type["axis_signal_gen_v6"] = {
        "NQZ": RegDef(0x10), "MIXER_FREQ": RegDef(0x14), "ENABLE": RegDef(0x18),
    }
    am.reg_defs_by_type["axis_sg_int4_v2"] = {
        "NQZ": RegDef(0x10), "MIXER_FREQ": RegDef(0x14), "PHASE": RegDef(0x18),
        "GAIN": RegDef(0x1C), "ENABLE": RegDef(0x20),
    }
    am.reg_defs_by_type["axis_sg_mixmux8_v1"] = {
        "NQZ": RegDef(0x10), "MIXER_FREQ": RegDef(0x14), "ENABLE": RegDef(0x18),
    }

    am.reg_defs_by_type["axis_tproc_v2"] = {
        "CTRL": RegDef(0x00), "CFG": RegDef(0x04),
    }
    # Alias qick_processor to axis_tproc_v2 so your config works
    am.reg_defs_by_type["qick_processor"] = am.reg_defs_by_type["axis_tproc_v2"]
    
    am.reg_defs_by_type["axis_buffer_ddr_v1"] = {
        "BUF_START": RegDef(0x08), "BUF_LEN": RegDef(0x0C), "ARM": RegDef(0x10)
    }
    am.reg_defs_by_type["mr_buffer_et"] = {
        "BUF_START": RegDef(0x08), "BUF_LEN": RegDef(0x0C), "ARM": RegDef(0x10)
    }

    return am


# =============================================================================
# Mock Drivers
# =============================================================================

class MockIpDriver:
    def __init__(self, soc: 'SocEmu', fullpath: str, ip_type: str):
        self.soc = soc
        self.fullpath = fullpath
        self.ip_type = ip_type

class MockAvgBuffer(MockIpDriver):
    def config_avg(self, address=0, length=1, edge_counting=False, high_threshold=1000, low_threshold=0):
        self.soc.reg_write(self.fullpath, "AVG_LEN", length, comment="avg buf len")
        mode = 1 if edge_counting else 0
        if edge_counting:
            self.soc.reg_write(self.fullpath, "THRESH_HI", high_threshold)
            self.soc.reg_write(self.fullpath, "THRESH_LO", low_threshold)
        self.soc.reg_write(self.fullpath, "MODE", mode)

    def config_buf(self, address=0, length=1):
        self.soc.reg_write(self.fullpath, "BUF_LEN", length, comment="decim buf len")

    def enable(self, avg=True, buf=True):
        if avg: self.soc.reg_write(self.fullpath, "AVG_START", 1, comment="start avg")
        if buf: self.soc.reg_write(self.fullpath, "BUF_START", 1, comment="start decim")

class MockDDR4Buffer(MockIpDriver):
    def set_switch(self, path):
        self.soc.axi.write(0, 0, comment=f"DDR4 Switch -> {path}")

    def arm(self, nt=1, force_overwrite=False):
        self.soc.reg_write(self.fullpath, "ARM", 1, comment="DDR4 Arm")


# =============================================================================
# Emulated Soc
# =============================================================================

class SocEmu:
    def __init__(
        self,
        soccfg: QickConfig,
        raw_cfg: Dict[str, Any],
        addrmap: AddrMap,
        memdir: Union[str, pathlib.Path],
        recorder: Optional[AxiRecorder] = None,
    ):
        self.soccfg = soccfg
        self.raw_cfg = raw_cfg
        self.addrmap = addrmap
        self.memdir = pathlib.Path(memdir)
        self.memdir.mkdir(parents=True, exist_ok=True)
        self.axi = recorder or AxiRecorder()
        self._results = {}
        self._start_src = "internal"

        # Mock Drivers
        # gens is a list in QickConfig, so iterating it directly is safe
        self.gens = [MockIpDriver(self, g['fullpath'], g['type']) for g in soccfg['gens']]
        
        self.avg_bufs = []
        for ro in soccfg['readouts']:
            self.avg_bufs.append(MockAvgBuffer(self, ro['avgbuf_fullpath'], ro['avgbuf_type']))
            
        self.readouts = [MockIpDriver(self, r['ro_fullpath'], r['ro_type']) for r in soccfg['readouts']]
        
        # Safe dict checks
        if 'ddr4_buf' in self.raw_cfg:
            self.ddr4_buf = MockDDR4Buffer(self, self.raw_cfg['ddr4_buf']['fullpath'], self.raw_cfg['ddr4_buf']['type'])

        if 'mr_buf' in self.raw_cfg:
             self.mr_buf = MockIpDriver(self, self.raw_cfg['mr_buf']['fullpath'], self.raw_cfg['mr_buf']['type'])

        self.tproc = MockIpDriver(self, "tproc_0", "axis_tproc_v2")

    def __getitem__(self, key):
        return self.soccfg[key]

    # ---- QickSoc Shim Methods ----

    def set_nyquist(self, ch, nqz, force=False):
        gen = self.gens[ch]
        self.reg_write(gen.fullpath, "NQZ", int(nqz))

    def set_mixer_freq(self, ch, f, ro_ch=None, phase_reset=True, force=False):
        gen = self.gens[ch]
        self.reg_write(gen.fullpath, "MIXER_FREQ", int(f))

    def config_mux_gen(self, ch, tones):
        gen = self.gens[ch]
        BASE_TONE_REG = 0x40
        for i, tone in enumerate(tones):
            reg_offset = BASE_TONE_REG + (i * 16) 
            try:
                base = self.addrmap.base_addrs[gen.fullpath]
                addr = base + reg_offset
                self.axi.write(addr, tone['freq_int'], comment=f"Gen{ch} Tone{i} Freq")
            except KeyError:
                self.axi.write(0xFFFFFFFF, tone['freq_int'], comment=f"UNRESOLVED Gen{ch} Tone{i}")

    def configure_readout(self, ch, ro_regs):
        ro = self.readouts[ch]
        if 'ro_len' in ro_regs:
             self.reg_write(ro.fullpath, "RO_LEN", ro_regs['ro_len'])

    def config_avg(self, ch, **kwargs):
        self.avg_bufs[ch].config_avg(**kwargs)

    def config_buf(self, ch, **kwargs):
        self.avg_bufs[ch].config_buf(**kwargs)

    # --- FIX: Explicitly map arguments to match Driver API ---
    def enable_buf(self, ch, enable_avg=True, enable_buf=True):
        # QickSoc maps 'enable_avg' -> 'avg' and 'enable_buf' -> 'buf'
        self.avg_bufs[ch].enable(avg=enable_avg, buf=enable_buf)
        
    def arm_ddr4(self, ch, nt, force_overwrite=False):
        if hasattr(self, 'ddr4_buf'):
            self.ddr4_buf.arm(nt, force_overwrite)

    def load_envelope(self, ch, data, addr):
        pass

    def load_weights(self, ch, data, addr=0):
        pass

    def load_bin_program(self, binprog, load_mem=True):
        pass

    def start_tproc(self):
        start_mode = 0x2 if self._start_src == "external" else 0x6
        # Use fullpath if possible, or fallback to standard name
        # In your config, the tproc is "qick_processor_0" (mapped to axis_tproc_v2 in AddrMap)
        path = self.raw_cfg['tprocs'][0].get('fullpath', "qick_processor_0")
        self.reg_write(path, "CTRL", start_mode, comment="CMD: START_TPROC")

    def start_src(self, mode: str):
        self._start_src = mode

    def stop_tproc(self, lazy=False):
        pass

    def reg_write(self, fullpath: str, regname: str, value: int, comment: str = ""):
        try:
            addr = self.addrmap.resolve(fullpath, regname)
            self.axi.write(addr, int(value), comment=comment)
        except KeyError:
            self.axi.write(0xFFFFFFFF, int(value), comment=f"UNRESOLVED: {fullpath}.{regname}")

    def reg_read(self, fullpath: str, regname: str, comment: str = ""):
        pass

    def get_decimated(self, ro_ch: int, address=0, length=None) -> np.ndarray:
        return self._results.get("decimated", {}).get(ro_ch, np.zeros((100, 2)))

    def get_accumulated(self, ro_ch: int, address=0, length=None) -> np.ndarray:
        return self._results.get("accumulated", {}).get(ro_ch, np.zeros((1, 2)))


# =============================================================================
# QickEmu
# =============================================================================

class QickEmu:
    def __init__(
        self,
        qick_config_json: Union[str, pathlib.Path],
        *,
        addrmap: Union[None, str, pathlib.Path, AddrMap] = None,
        backend: Optional[SimBackend] = None,
    ):
        self.cfg_path = pathlib.Path(qick_config_json)
        self.soccfg = QickConfig(str(self.cfg_path))
        self.raw_cfg = json.loads(self.cfg_path.read_text())

        if addrmap is None:
            self.addrmap = AddrMap.from_qick_config(self.raw_cfg)
        elif isinstance(addrmap, AddrMap):
            self.addrmap = addrmap
        else:
            self.addrmap = AddrMap.from_json(addrmap)

        self.backend = backend

    def make_soc(self, memdir: Union[str, pathlib.Path] = "tb_mem") -> SocEmu:
        return SocEmu(self.soccfg, self.raw_cfg, self.addrmap, memdir=memdir)

    def prepare(self, prog, soc: SocEmu, memdir: Union[str, pathlib.Path] = "tb_mem") -> Dict[str, Any]:
        # 1. Static Config (Gens/ROs)
        prog.config_all(soc, load_mem=False) 
        
        # 2. Dynamic Config (Buffers) - NEW
        # We manually trigger buffer config because 'acquire' isn't running
        prog.config_bufs(soc, enable_avg=True, enable_buf=True)

        # 3. Export Memories
        memdir = pathlib.Path(memdir)
        memdir.mkdir(parents=True, exist_ok=True)
        
        self._capture_to_file(prog.print_pmem2hex, memdir / "pmem.mem")
        self._capture_to_file(prog.print_dmem2hex if hasattr(prog, "print_dmem2hex") else lambda f: None, memdir / "dmem.mem")
        
        try:
            prog.print_wmem2hex(stem=str(memdir / "wmem"))
        except TypeError:
            self._capture_to_file(prog.print_wmem2hex, memdir / "wmem.mem")
            
        gens = self.raw_cfg.get("gens", [])
        for ch in range(len(gens)):
            self._capture_to_file(prog.print_sg_mem, memdir / f"sgmem_ch{ch}.mem", sg_idx=ch, gen_file=True)

        # 4. Start tProc - NEW
        soc.start_tproc()

        axi_script = soc.axi.save_jsonl(memdir / "axi_replay.jsonl")
        
        return {"memdir": str(memdir), "axi_script": str(axi_script)}

    @staticmethod
    def _capture_to_file(fn, out_path: Union[str, pathlib.Path], *args, **kwargs):
        try:
            fn(str(out_path), *args, **kwargs)
        except TypeError:
            buf = io.StringIO()
            with contextlib.redirect_stdout(buf):
                fn(*args, **kwargs)
            out_path.write_text(buf.getvalue())

    def run_verilated_mem_tb(self, **kwargs):
        cfg = VerilatorBackendConfig(
            verilog_dir=kwargs.get("verilog_dir"),
            top_module=kwargs.get("top_module"),
            sources=kwargs.get("sources"),
            build_dir=kwargs.get("build_dir", "build_tb_mem"),
            enable_wave=kwargs.get("enable_wave", False)
        )
        self.backend = VerilatorBackend(cfg)
        return self.backend.run(
            memdir="emulator", 
            axi_script="emulator/axi_replay.jsonl"
        )