********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : May 29 2020
DATE   : 2020-06-04.17:08:44
COMMAND: -cd chapter-5 5.7.1--integers-signed-illegal.sv -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l 5.7.1--integers-signed-illegal.sv.log

[SNT:PA0207] 5.7.1--integers-signed-illegal.sv:11:10: Syntax error: no viable alternative at input 'module top();\n  logic  [7:0] a;\n\n  initial begin\n    a = 8'd',
    a = 8'd-6;
          ^-- ./slpp_all/work/5.7.1--integers-signed-illegal.sv:11:10:.

[  FATAL] : 0
[ SYNTAX] : 1
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

