$date
	Tue Oct 15 15:47:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module first_counter_tb $end
$var wire 4 ! counter_out [3:0] $end
$var reg 32 " a [31:0] $end
$var reg 1 # clock $end
$var reg 1 $ enable $end
$var reg 1 % reset $end
$scope module U_counter $end
$var wire 1 # clock $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var reg 4 & counter_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
1%
0$
1#
b1001000110100 "
bx !
$end
#1
b0 !
b0 &
#5
b10010000101010011010100100100 "
0#
#10
b11000000100010010101111010000001 "
1#
#15
b10000100100001001101011000001001 "
0#
0%
#20
b10110001111100000101011001100011 "
1#
#25
b110101110010111101100001101 "
0#
1$
#30
b1000110110111111001100110001101 "
1#
#31
b1 !
b1 &
#35
b10110010110000101000010001100101 "
0#
#40
b10001001001101110101001000010010 "
1#
#41
b10 !
b10 &
#45
b111100111110001100000001 "
0#
#50
b110110101111100110100001101 "
1#
#51
b11 !
b11 &
#55
b111011001000111111000101110110 "
0#
#60
b11110100011011100110100111101 "
1#
#61
b100 !
b100 &
#65
b1110110110101000101011111101101 "
0#
#70
b1000110001011011111011110001100 "
1#
#71
b101 !
b101 &
#75
b1111100111111011110100111111001 "
0#
#80
b11100011001101110010010011000110 "
1#
#81
b110 !
b110 &
#85
b11100010111101111000010011000101 "
0#
#90
b11010101000100111101001010101010 "
1#
#91
b111 !
b111 &
#95
b1110010101011111111011111100101 "
0#
#100
b10111011110100100111001001110111 "
1#
#101
b1000 !
b1000 &
#105
b10001001001100101101011000010010 "
0#
#110
b1000111111011001101101110001111 "
1#
#111
b1001 !
b1001 &
#115
b1111001001100000110100111110010 "
0#
#120
b11100111011101101001011011001110 "
1#
#121
b1010 !
b1010 &
#125
b11110100000000000111101011101000 "
0#
0$
#130
1#
