--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-04-23)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.497ns (Levels of Logic = 1)
  Clock Path Skew:      -0.166ns (0.654 - 0.820)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y15.YQ      Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y15.G2      net (fanout=1)        0.372   ftop/clkN210/locked_d
    SLICE_X55Y15.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.497ns (1.125ns logic, 0.372ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.524ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y15.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y15.BX      net (fanout=2)        0.829   ftop/clkN210/unlock2
    SLICE_X55Y15.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.524ns (0.695ns logic, 0.829ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.963ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.160ns (0.817 - 0.657)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y15.YQ      Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y15.G2      net (fanout=1)        0.298   ftop/clkN210/locked_d
    SLICE_X55Y15.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.825ns logic, 0.298ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.144ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y15.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y15.BX      net (fanout=2)        0.663   ftop/clkN210/unlock2
    SLICE_X55Y15.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.481ns logic, 0.663ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X57Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X57Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X57Y15.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X71Y88.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X71Y88.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X71Y88.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 168909 paths analyzed, 3379 endpoints analyzed, 792 failing endpoints
 792 timing errors detected. (782 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  12.427ns.
--------------------------------------------------------------------------------
Slack (setup path):     -4.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_65 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.300ns (Levels of Logic = 8)
  Clock Path Skew:      -0.127ns (0.289 - 0.416)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X102Y144.G1    net (fanout=33)       1.455   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X102Y144.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>185
    SLICE_X102Y144.F2    net (fanout=1)        0.315   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>185/O
    SLICE_X102Y144.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
    SLICE_X101Y141.F3    net (fanout=1)        0.723   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
    SLICE_X101Y141.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
    SLICE_X101Y138.G3    net (fanout=1)        0.289   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
    SLICE_X101Y138.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>225
    SLICE_X95Y139.G3     net (fanout=6)        0.786   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X91Y140.G4     net (fanout=68)       1.472   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X91Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N30
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<65>_SW0
    SLICE_X91Y141.SR     net (fanout=1)        0.914   ftop/gbe0/dcp_dcpReqF/N32
    SLICE_X91Y141.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_65
    -------------------------------------------------  ---------------------------
    Total                                     12.300ns (5.568ns logic, 6.732ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_73 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.279ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (0.599 - 0.711)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X102Y144.G1    net (fanout=33)       1.455   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X102Y144.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>185
    SLICE_X102Y144.F2    net (fanout=1)        0.315   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>185/O
    SLICE_X102Y144.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
    SLICE_X101Y141.F3    net (fanout=1)        0.723   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
    SLICE_X101Y141.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
    SLICE_X101Y138.G3    net (fanout=1)        0.289   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
    SLICE_X101Y138.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>225
    SLICE_X95Y139.G3     net (fanout=6)        0.786   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X92Y137.G1     net (fanout=68)       1.601   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X92Y137.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N28
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<73>_SW0
    SLICE_X94Y135.SR     net (fanout=1)        0.709   ftop/gbe0/dcp_dcpReqF/N14
    SLICE_X94Y135.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<73>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_73
    -------------------------------------------------  ---------------------------
    Total                                     12.279ns (5.623ns logic, 6.656ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_65 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.221ns (Levels of Logic = 8)
  Clock Path Skew:      -0.127ns (0.289 - 0.416)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X100Y140.G1    net (fanout=33)       1.093   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X100Y140.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>36
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X103Y141.F3    net (fanout=14)       0.414   ftop/gbe0/N531
    SLICE_X103Y141.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
    SLICE_X99Y140.G1     net (fanout=2)        0.378   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
    SLICE_X99Y140.X      Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
    SLICE_X101Y138.G1    net (fanout=1)        0.628   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
    SLICE_X101Y138.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>225
    SLICE_X95Y139.G3     net (fanout=6)        0.786   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X91Y140.G4     net (fanout=68)       1.472   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X91Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N30
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<65>_SW0
    SLICE_X91Y141.SR     net (fanout=1)        0.914   ftop/gbe0/dcp_dcpReqF/N32
    SLICE_X91Y141.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_65
    -------------------------------------------------  ---------------------------
    Total                                     12.221ns (5.758ns logic, 6.463ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_65 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.217ns (Levels of Logic = 8)
  Clock Path Skew:      -0.127ns (0.289 - 0.416)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X100Y140.G1    net (fanout=33)       1.093   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X100Y140.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>36
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X103Y141.F3    net (fanout=14)       0.414   ftop/gbe0/N531
    SLICE_X103Y141.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
    SLICE_X99Y140.F1     net (fanout=2)        0.374   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
    SLICE_X99Y140.X      Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
    SLICE_X101Y138.G1    net (fanout=1)        0.628   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
    SLICE_X101Y138.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>225
    SLICE_X95Y139.G3     net (fanout=6)        0.786   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X91Y140.G4     net (fanout=68)       1.472   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X91Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N30
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<65>_SW0
    SLICE_X91Y141.SR     net (fanout=1)        0.914   ftop/gbe0/dcp_dcpReqF/N32
    SLICE_X91Y141.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_65
    -------------------------------------------------  ---------------------------
    Total                                     12.217ns (5.758ns logic, 6.459ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.186ns (Levels of Logic = 8)
  Clock Path Skew:      -0.130ns (0.581 - 0.711)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X102Y144.G1    net (fanout=33)       1.455   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X102Y144.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>185
    SLICE_X102Y144.F2    net (fanout=1)        0.315   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>185/O
    SLICE_X102Y144.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
    SLICE_X101Y141.F3    net (fanout=1)        0.723   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
    SLICE_X101Y141.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
    SLICE_X101Y138.G3    net (fanout=1)        0.289   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
    SLICE_X101Y138.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>225
    SLICE_X95Y139.G3     net (fanout=6)        0.786   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X92Y126.G2     net (fanout=68)       1.443   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X92Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N70
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<54>_SW0
    SLICE_X95Y130.SR     net (fanout=1)        0.774   ftop/gbe0/dcp_dcpReqF/N56
    SLICE_X95Y130.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     12.186ns (5.623ns logic, 6.563ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_73 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.200ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (0.599 - 0.711)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X100Y140.G1    net (fanout=33)       1.093   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X100Y140.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>36
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X103Y141.F3    net (fanout=14)       0.414   ftop/gbe0/N531
    SLICE_X103Y141.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
    SLICE_X99Y140.G1     net (fanout=2)        0.378   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
    SLICE_X99Y140.X      Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
    SLICE_X101Y138.G1    net (fanout=1)        0.628   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
    SLICE_X101Y138.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>225
    SLICE_X95Y139.G3     net (fanout=6)        0.786   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X92Y137.G1     net (fanout=68)       1.601   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X92Y137.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N28
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<73>_SW0
    SLICE_X94Y135.SR     net (fanout=1)        0.709   ftop/gbe0/dcp_dcpReqF/N14
    SLICE_X94Y135.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<73>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_73
    -------------------------------------------------  ---------------------------
    Total                                     12.200ns (5.813ns logic, 6.387ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_73 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.196ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (0.599 - 0.711)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X100Y140.G1    net (fanout=33)       1.093   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X100Y140.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>36
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X103Y141.F3    net (fanout=14)       0.414   ftop/gbe0/N531
    SLICE_X103Y141.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
    SLICE_X99Y140.F1     net (fanout=2)        0.374   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
    SLICE_X99Y140.X      Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
    SLICE_X101Y138.G1    net (fanout=1)        0.628   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
    SLICE_X101Y138.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>225
    SLICE_X95Y139.G3     net (fanout=6)        0.786   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X92Y137.G1     net (fanout=68)       1.601   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X92Y137.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N28
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<73>_SW0
    SLICE_X94Y135.SR     net (fanout=1)        0.709   ftop/gbe0/dcp_dcpReqF/N14
    SLICE_X94Y135.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<73>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_73
    -------------------------------------------------  ---------------------------
    Total                                     12.196ns (5.813ns logic, 6.383ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.107ns (Levels of Logic = 8)
  Clock Path Skew:      -0.130ns (0.581 - 0.711)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X100Y140.G1    net (fanout=33)       1.093   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X100Y140.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>36
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X103Y141.F3    net (fanout=14)       0.414   ftop/gbe0/N531
    SLICE_X103Y141.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
    SLICE_X99Y140.G1     net (fanout=2)        0.378   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
    SLICE_X99Y140.X      Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
    SLICE_X101Y138.G1    net (fanout=1)        0.628   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
    SLICE_X101Y138.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>225
    SLICE_X95Y139.G3     net (fanout=6)        0.786   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X92Y126.G2     net (fanout=68)       1.443   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X92Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N70
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<54>_SW0
    SLICE_X95Y130.SR     net (fanout=1)        0.774   ftop/gbe0/dcp_dcpReqF/N56
    SLICE_X95Y130.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     12.107ns (5.813ns logic, 6.294ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.103ns (Levels of Logic = 8)
  Clock Path Skew:      -0.130ns (0.581 - 0.711)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X100Y140.G1    net (fanout=33)       1.093   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X100Y140.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>36
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X103Y141.F3    net (fanout=14)       0.414   ftop/gbe0/N531
    SLICE_X103Y141.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
    SLICE_X99Y140.F1     net (fanout=2)        0.374   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
    SLICE_X99Y140.X      Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
    SLICE_X101Y138.G1    net (fanout=1)        0.628   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
    SLICE_X101Y138.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>225
    SLICE_X95Y139.G3     net (fanout=6)        0.786   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X92Y126.G2     net (fanout=68)       1.443   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X92Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N70
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<54>_SW0
    SLICE_X95Y130.SR     net (fanout=1)        0.774   ftop/gbe0/dcp_dcpReqF/N56
    SLICE_X95Y130.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     12.103ns (5.813ns logic, 6.290ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_65 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.062ns (Levels of Logic = 8)
  Clock Path Skew:      -0.127ns (0.289 - 0.416)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X102Y145.F1    net (fanout=33)       1.450   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X102Y145.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>185
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>185
    SLICE_X102Y142.F2    net (fanout=1)        0.294   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>185
    SLICE_X102Y142.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>205
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>205
    SLICE_X101Y143.F3    net (fanout=1)        0.285   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>205
    SLICE_X101Y143.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>212
    SLICE_X98Y143.G1     net (fanout=1)        0.621   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>212
    SLICE_X98Y143.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>225
    SLICE_X95Y139.G4     net (fanout=101)      0.640   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X91Y140.G4     net (fanout=68)       1.472   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X91Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N30
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<65>_SW0
    SLICE_X91Y141.SR     net (fanout=1)        0.914   ftop/gbe0/dcp_dcpReqF/N32
    SLICE_X91Y141.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_65
    -------------------------------------------------  ---------------------------
    Total                                     12.062ns (5.608ns logic, 6.454ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_73 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.041ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (0.599 - 0.711)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X102Y145.F1    net (fanout=33)       1.450   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X102Y145.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>185
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>185
    SLICE_X102Y142.F2    net (fanout=1)        0.294   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>185
    SLICE_X102Y142.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>205
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>205
    SLICE_X101Y143.F3    net (fanout=1)        0.285   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>205
    SLICE_X101Y143.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>212
    SLICE_X98Y143.G1     net (fanout=1)        0.621   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>212
    SLICE_X98Y143.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>225
    SLICE_X95Y139.G4     net (fanout=101)      0.640   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X92Y137.G1     net (fanout=68)       1.601   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X92Y137.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N28
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<73>_SW0
    SLICE_X94Y135.SR     net (fanout=1)        0.709   ftop/gbe0/dcp_dcpReqF/N14
    SLICE_X94Y135.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<73>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_73
    -------------------------------------------------  ---------------------------
    Total                                     12.041ns (5.663ns logic, 6.378ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_65 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.024ns (Levels of Logic = 8)
  Clock Path Skew:      -0.127ns (0.289 - 0.416)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_65
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X100Y141.G1    net (fanout=33)       1.093   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X100Y141.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>149
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606_cmp_eq000011
    SLICE_X100Y141.F2    net (fanout=19)       0.543   ftop/gbe0/N41
    SLICE_X100Y141.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>149
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>149
    SLICE_X101Y143.F1    net (fanout=1)        0.340   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>149
    SLICE_X101Y143.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>212
    SLICE_X98Y143.G1     net (fanout=1)        0.621   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>212
    SLICE_X98Y143.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>225
    SLICE_X95Y139.G4     net (fanout=101)      0.640   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X91Y140.G4     net (fanout=68)       1.472   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X91Y140.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF/N30
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<65>_SW0
    SLICE_X91Y141.SR     net (fanout=1)        0.914   ftop/gbe0/dcp_dcpReqF/N32
    SLICE_X91Y141.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<65>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_65
    -------------------------------------------------  ---------------------------
    Total                                     12.024ns (5.623ns logic, 6.401ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_61 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.031ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (0.599 - 0.711)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X102Y144.G1    net (fanout=33)       1.455   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X102Y144.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>185
    SLICE_X102Y144.F2    net (fanout=1)        0.315   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>185/O
    SLICE_X102Y144.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
    SLICE_X101Y141.F3    net (fanout=1)        0.723   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
    SLICE_X101Y141.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
    SLICE_X101Y138.G3    net (fanout=1)        0.289   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
    SLICE_X101Y138.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>225
    SLICE_X95Y139.G3     net (fanout=6)        0.786   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X92Y136.G1     net (fanout=68)       1.601   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N72
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<61>_SW0
    SLICE_X95Y135.SR     net (fanout=1)        0.461   ftop/gbe0/dcp_dcpReqF/N40
    SLICE_X95Y135.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<61>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_61
    -------------------------------------------------  ---------------------------
    Total                                     12.031ns (5.623ns logic, 6.408ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_47 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.045ns (Levels of Logic = 8)
  Clock Path Skew:      -0.090ns (0.326 - 0.416)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X102Y144.G1    net (fanout=33)       1.455   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X102Y144.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>185
    SLICE_X102Y144.F2    net (fanout=1)        0.315   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>185/O
    SLICE_X102Y144.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
    SLICE_X101Y141.F3    net (fanout=1)        0.723   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
    SLICE_X101Y141.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
    SLICE_X101Y138.G3    net (fanout=1)        0.289   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
    SLICE_X101Y138.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>225
    SLICE_X95Y139.G3     net (fanout=6)        0.786   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X92Y136.F2     net (fanout=68)       1.126   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X92Y136.X      Tilo                  0.601   ftop/gbe0/dcp_dcpReqF/N72
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<47>_SW0
    SLICE_X93Y137.SR     net (fanout=1)        0.965   ftop/gbe0/dcp_dcpReqF/N72
    SLICE_X93Y137.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<47>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_47
    -------------------------------------------------  ---------------------------
    Total                                     12.045ns (5.608ns logic, 6.437ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_73 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.003ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (0.599 - 0.711)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X100Y141.G1    net (fanout=33)       1.093   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X100Y141.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>149
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606_cmp_eq000011
    SLICE_X100Y141.F2    net (fanout=19)       0.543   ftop/gbe0/N41
    SLICE_X100Y141.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>149
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>149
    SLICE_X101Y143.F1    net (fanout=1)        0.340   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>149
    SLICE_X101Y143.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>212
    SLICE_X98Y143.G1     net (fanout=1)        0.621   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>212
    SLICE_X98Y143.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>225
    SLICE_X95Y139.G4     net (fanout=101)      0.640   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X92Y137.G1     net (fanout=68)       1.601   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X92Y137.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N28
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<73>_SW0
    SLICE_X94Y135.SR     net (fanout=1)        0.709   ftop/gbe0/dcp_dcpReqF/N14
    SLICE_X94Y135.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<73>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_73
    -------------------------------------------------  ---------------------------
    Total                                     12.003ns (5.678ns logic, 6.325ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.968ns (Levels of Logic = 8)
  Clock Path Skew:      -0.130ns (0.581 - 0.711)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X102Y144.G1    net (fanout=33)       1.455   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X102Y144.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>185
    SLICE_X102Y144.F2    net (fanout=1)        0.315   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>185/O
    SLICE_X102Y144.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
    SLICE_X101Y141.F3    net (fanout=1)        0.723   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
    SLICE_X101Y141.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
    SLICE_X101Y138.G3    net (fanout=1)        0.289   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
    SLICE_X101Y138.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>225
    SLICE_X95Y139.G3     net (fanout=6)        0.786   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X95Y134.F2     net (fanout=68)       1.495   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X95Y134.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF/N130
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<12>_SW0
    SLICE_X94Y131.SR     net (fanout=1)        0.558   ftop/gbe0/dcp_dcpReqF/N130
    SLICE_X94Y131.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     11.968ns (5.569ns logic, 6.399ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_52 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.935ns (Levels of Logic = 8)
  Clock Path Skew:      -0.147ns (0.564 - 0.711)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X102Y144.G1    net (fanout=33)       1.455   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X102Y144.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>185
    SLICE_X102Y144.F2    net (fanout=1)        0.315   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>185/O
    SLICE_X102Y144.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
    SLICE_X101Y141.F3    net (fanout=1)        0.723   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>205
    SLICE_X101Y141.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
    SLICE_X101Y138.G3    net (fanout=1)        0.289   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>212
    SLICE_X101Y138.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>225
    SLICE_X95Y139.G3     net (fanout=6)        0.786   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X94Y126.G4     net (fanout=68)       1.267   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X94Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N88
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<52>_SW0
    SLICE_X94Y128.SR     net (fanout=1)        0.699   ftop/gbe0/dcp_dcpReqF/N60
    SLICE_X94Y128.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<52>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_52
    -------------------------------------------------  ---------------------------
    Total                                     11.935ns (5.623ns logic, 6.312ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.948ns (Levels of Logic = 8)
  Clock Path Skew:      -0.130ns (0.581 - 0.711)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X102Y145.F1    net (fanout=33)       1.450   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X102Y145.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>185
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>185
    SLICE_X102Y142.F2    net (fanout=1)        0.294   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>185
    SLICE_X102Y142.X     Tilo                  0.601   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>205
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>205
    SLICE_X101Y143.F3    net (fanout=1)        0.285   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>205
    SLICE_X101Y143.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>212
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>212
    SLICE_X98Y143.G1     net (fanout=1)        0.621   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>212
    SLICE_X98Y143.Y      Tilo                  0.616   ftop/gbe0/N39
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>225
    SLICE_X95Y139.G4     net (fanout=101)      0.640   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<4>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X92Y126.G2     net (fanout=68)       1.443   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X92Y126.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N70
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<54>_SW0
    SLICE_X95Y130.SR     net (fanout=1)        0.774   ftop/gbe0/dcp_dcpReqF/N56
    SLICE_X95Y130.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     11.948ns (5.663ns logic, 6.285ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_61 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.952ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (0.599 - 0.711)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X100Y140.G1    net (fanout=33)       1.093   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X100Y140.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>36
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X103Y141.F3    net (fanout=14)       0.414   ftop/gbe0/N531
    SLICE_X103Y141.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
    SLICE_X99Y140.G1     net (fanout=2)        0.378   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
    SLICE_X99Y140.X      Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79_F
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
    SLICE_X101Y138.G1    net (fanout=1)        0.628   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
    SLICE_X101Y138.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>225
    SLICE_X95Y139.G3     net (fanout=6)        0.786   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X92Y136.G1     net (fanout=68)       1.601   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N72
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<61>_SW0
    SLICE_X95Y135.SR     net (fanout=1)        0.461   ftop/gbe0/dcp_dcpReqF/N40
    SLICE_X95Y135.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<61>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_61
    -------------------------------------------------  ---------------------------
    Total                                     11.952ns (5.813ns logic, 6.139ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/rxDCPMesgPos_0 (FF)
  Destination:          ftop/gbe0/dcp_dcpReqF/data0_reg_61 (FF)
  Requirement:          8.000ns
  Data Path Delay:      11.948ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (0.599 - 0.711)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/rxDCPMesgPos_0 to ftop/gbe0/dcp_dcpReqF/data0_reg_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y142.XQ    Tcko                  0.495   ftop/gbe0/rxDCPMesgPos<0>
                                                       ftop/gbe0/rxDCPMesgPos_0
    SLICE_X100Y140.G1    net (fanout=33)       1.093   ftop/gbe0/rxDCPMesgPos<0>
    SLICE_X100Y140.Y     Tilo                  0.616   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<7>36
                                                       ftop/gbe0/tag__h62212_cmp_eq000311
    SLICE_X103Y141.F3    net (fanout=14)       0.414   ftop/gbe0/N531
    SLICE_X103Y141.X     Tilo                  0.562   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
    SLICE_X99Y140.F1     net (fanout=2)        0.374   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>36
    SLICE_X99Y140.X      Tif5x                 0.791   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79_G
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
    SLICE_X101Y138.G1    net (fanout=1)        0.628   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>79
    SLICE_X101Y138.Y     Tilo                  0.561   ftop/gbe0/rxDCPMesgPos<1>
                                                       ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>225
    SLICE_X95Y139.G3     net (fanout=6)        0.786   ftop/gbe0/IF_rxDCPMesgPos_10_EQ_5_51_THEN_rxDCPMesg_17_B_ETC___d606<5>
    SLICE_X95Y139.Y      Tilo                  0.561   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ_SW1
    SLICE_X95Y139.F4     net (fanout=1)        0.022   ftop/gbe0/dcp_dcpReqF_ENQ_SW1/O
    SLICE_X95Y139.X      Tilo                  0.562   ftop/gbe0/dcp_dcpReqF_ENQ
                                                       ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.G3     net (fanout=7)        0.756   ftop/gbe0/dcp_dcpReqF_ENQ
    SLICE_X90Y130.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N01
                                                       ftop/gbe0/dcp_dcpReqF/d0h1
    SLICE_X92Y136.G1     net (fanout=68)       1.601   ftop/gbe0/dcp_dcpReqF/d0h
    SLICE_X92Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcpReqF/N72
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_or0000<61>_SW0
    SLICE_X95Y135.SR     net (fanout=1)        0.461   ftop/gbe0/dcp_dcpReqF/N40
    SLICE_X95Y135.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcpReqF_D_OUT<61>
                                                       ftop/gbe0/dcp_dcpReqF/data0_reg_61
    -------------------------------------------------  ---------------------------
    Total                                     11.948ns (5.813ns logic, 6.135ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -5.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.544ns (Levels of Logic = 0)
  Clock Path Skew:      6.603ns (7.345 - 0.742)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y188.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X104Y190.BX    net (fanout=1)        0.292   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X104Y190.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.544ns (1.252ns logic, 0.292ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.901ns (Levels of Logic = 0)
  Clock Path Skew:      6.651ns (7.393 - 0.742)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y189.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X111Y189.BY    net (fanout=1)        0.629   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X111Y189.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.901ns (1.272ns logic, 0.629ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.102ns (Levels of Logic = 0)
  Clock Path Skew:      6.652ns (7.357 - 0.705)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y182.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X106Y191.BX    net (fanout=1)        0.850   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X106Y191.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      2.102ns (1.252ns logic, 0.850ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.122ns (Levels of Logic = 0)
  Clock Path Skew:      6.640ns (7.345 - 0.705)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y183.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X105Y190.BX    net (fanout=1)        0.910   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X105Y190.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (1.212ns logic, 0.910ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.589ns (Levels of Logic = 0)
  Clock Path Skew:      6.658ns (7.393 - 0.735)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y185.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X111Y189.BX    net (fanout=1)        4.377   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X111Y189.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.589ns (1.212ns logic, 4.377ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.557ns (Levels of Logic = 0)
  Clock Path Skew:      6.621ns (7.356 - 0.735)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y184.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X106Y189.BY    net (fanout=1)        4.270   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X106Y189.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.557ns (1.287ns logic, 4.270ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.594ns (Levels of Logic = 0)
  Clock Path Skew:      6.652ns (7.357 - 0.705)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y185.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X106Y191.BY    net (fanout=1)        4.307   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X106Y191.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.594ns (1.287ns logic, 4.307ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.040ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.600ns (Levels of Logic = 0)
  Clock Path Skew:      6.640ns (7.345 - 0.705)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y184.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X105Y190.BY    net (fanout=1)        4.328   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X105Y190.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.600ns (1.272ns logic, 4.328ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -1.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.577ns (Levels of Logic = 0)
  Clock Path Skew:      6.613ns (7.345 - 0.732)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y183.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X104Y190.BY    net (fanout=1)        4.290   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X104Y190.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      5.577ns (1.287ns logic, 4.290ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.910ns (Levels of Logic = 0)
  Clock Path Skew:      6.637ns (7.356 - 0.719)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y185.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X106Y189.BX    net (fanout=1)        4.658   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X106Y189.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.910ns (1.252ns logic, 4.658ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.692ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.053ns (0.313 - 0.260)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqF/sSyncReg1_1 to ftop/gbe0/dcp_cpReqF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y136.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpReqF/sSyncReg1<1>
                                                       ftop/gbe0/dcp_cpReqF/sSyncReg1_1
    SLICE_X83Y137.BX     net (fanout=1)        0.287   ftop/gbe0/dcp_cpReqF/sSyncReg1<1>
    SLICE_X83Y137.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpReqF/sDeqPtr<1>
                                                       ftop/gbe0/dcp_cpReqF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.706ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_95 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_103 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.812ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.407 - 0.301)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_95 to ftop/gbe0/rxDCPMesg_103
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y145.XQ     Tcko                  0.396   ftop/gbe0/rxDCPMesg<95>
                                                       ftop/gbe0/rxDCPMesg_95
    SLICE_X100Y145.BX    net (fanout=3)        0.314   ftop/gbe0/rxDCPMesg<95>
    SLICE_X100Y145.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/rxDCPMesg<103>
                                                       ftop/gbe0/rxDCPMesg_103
    -------------------------------------------------  ---------------------------
    Total                                      0.812ns (0.498ns logic, 0.314ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.788ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.363 - 0.303)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y182.XQ    Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_3
    SLICE_X101Y185.BX    net (fanout=1)        0.330   ftop/gbe0/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X101Y185.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.788ns (0.458ns logic, 0.330ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.734ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.073 - 0.062)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y142.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X111Y143.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X111Y143.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_59 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_67 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.081ns (0.410 - 0.329)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_59 to ftop/gbe0/rxDCPMesg_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y128.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<59>
                                                       ftop/gbe0/rxDCPMesg_59
    SLICE_X102Y129.BX    net (fanout=3)        0.318   ftop/gbe0/rxDCPMesg<59>
    SLICE_X102Y129.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/rxDCPMesg<67>
                                                       ftop/gbe0/rxDCPMesg_67
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.498ns logic, 0.318ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.761ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.101 - 0.086)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_3 to ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y138.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_3
    SLICE_X111Y139.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<3>
    SLICE_X111Y139.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.458ns logic, 0.318ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.026 - 0.022)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y180.XQ    Tcko                  0.417   ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/txRS_txF/sSyncReg1_1
    SLICE_X101Y181.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X101Y181.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpRespF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpRespF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpRespF/dSyncReg1_1 to ftop/gbe0/dcp_cpRespF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y124.XQ     Tcko                  0.417   ftop/gbe0/dcp_cpRespF/dSyncReg1<1>
                                                       ftop/gbe0/dcp_cpRespF/dSyncReg1_1
    SLICE_X81Y124.BX     net (fanout=1)        0.287   ftop/gbe0/dcp_cpRespF/dSyncReg1<1>
    SLICE_X81Y124.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpRespF/dEnqPtr<1>
                                                       ftop/gbe0/dcp_cpRespF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_39 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.858ns (Levels of Logic = 0)
  Clock Path Skew:      0.084ns (0.449 - 0.365)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_39 to ftop/gbe0/rxDCPMesg_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y137.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<39>
                                                       ftop/gbe0/rxDCPMesg_39
    SLICE_X102Y137.BX    net (fanout=4)        0.360   ftop/gbe0/rxDCPMesg<39>
    SLICE_X102Y137.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/rxDCPMesg<47>
                                                       ftop/gbe0/rxDCPMesg_47
    -------------------------------------------------  ---------------------------
    Total                                      0.858ns (0.498ns logic, 0.360ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_94 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_102 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.106ns (0.407 - 0.301)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_94 to ftop/gbe0/rxDCPMesg_102
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y145.YQ     Tcko                  0.419   ftop/gbe0/rxDCPMesg<95>
                                                       ftop/gbe0/rxDCPMesg_94
    SLICE_X100Y145.BY    net (fanout=3)        0.325   ftop/gbe0/rxDCPMesg<94>
    SLICE_X100Y145.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/rxDCPMesg<103>
                                                       ftop/gbe0/rxDCPMesg_102
    -------------------------------------------------  ---------------------------
    Total                                      0.881ns (0.556ns logic, 0.325ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dNotEmptyReg/SR
  Location pin: SLICE_X78Y162.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/dNotEmptyReg/SR
  Location pin: SLICE_X78Y162.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_1/SR
  Location pin: SLICE_X102Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_1/SR
  Location pin: SLICE_X102Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_0/SR
  Location pin: SLICE_X102Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_0/SR
  Location pin: SLICE_X102Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X102Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X102Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X100Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X100Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X100Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X100Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_1/SR
  Location pin: SLICE_X110Y137.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_1/SR
  Location pin: SLICE_X110Y137.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_0/SR
  Location pin: SLICE_X110Y137.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_0/SR
  Location pin: SLICE_X110Y137.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X110Y139.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X110Y139.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg/SR
  Location pin: SLICE_X112Y134.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg/SR
  Location pin: SLICE_X112Y134.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2234 paths analyzed, 476 endpoints analyzed, 7 failing endpoints
 7 timing errors detected. (7 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.240ns.
--------------------------------------------------------------------------------
Slack (setup path):     -0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.096ns (Levels of Logic = 5)
  Clock Path Skew:      -0.144ns (0.400 - 0.544)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y121.G3    net (fanout=17)       1.150   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y124.BX    net (fanout=17)       1.469   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y124.CLK   Tdick                 0.667   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      8.096ns (3.531ns logic, 4.565ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.105ns (Levels of Logic = 4)
  Clock Path Skew:      -0.106ns (0.438 - 0.544)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y121.G3    net (fanout=17)       1.150   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y132.SR    net (fanout=17)       1.853   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y132.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      8.105ns (3.156ns logic, 4.949ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      8.105ns (Levels of Logic = 4)
  Clock Path Skew:      -0.106ns (0.438 - 0.544)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y121.G3    net (fanout=17)       1.150   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y133.SR    net (fanout=17)       1.853   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y133.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      8.105ns (3.156ns logic, 4.949ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.868ns (Levels of Logic = 4)
  Clock Path Skew:      -0.171ns (0.373 - 0.544)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y121.G3    net (fanout=17)       1.150   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y128.SR    net (fanout=17)       1.616   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y128.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.868ns (3.156ns logic, 4.712ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.905ns (Levels of Logic = 4)
  Clock Path Skew:      -0.119ns (0.425 - 0.544)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y121.G3    net (fanout=17)       1.150   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y129.SR    net (fanout=17)       1.653   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y129.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.905ns (3.156ns logic, 4.749ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.905ns (Levels of Logic = 4)
  Clock Path Skew:      -0.119ns (0.425 - 0.544)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y121.G3    net (fanout=17)       1.150   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y128.SR    net (fanout=17)       1.653   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y128.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.905ns (3.156ns logic, 4.749ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.837ns (Levels of Logic = 4)
  Clock Path Skew:      -0.165ns (0.379 - 0.544)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y121.G3    net (fanout=17)       1.150   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y134.SR    net (fanout=17)       1.585   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y134.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.837ns (3.156ns logic, 4.681ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.841ns (Levels of Logic = 4)
  Clock Path Skew:      -0.104ns (0.440 - 0.544)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y121.G3    net (fanout=17)       1.150   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y134.SR    net (fanout=17)       1.589   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y134.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.841ns (3.156ns logic, 4.685ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.720ns (Levels of Logic = 5)
  Clock Path Skew:      -0.101ns (0.400 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y116.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X113Y117.F2    net (fanout=2)        0.474   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X113Y117.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y121.F3    net (fanout=1)        0.249   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y124.BX    net (fanout=17)       1.469   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y124.CLK   Tdick                 0.667   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      7.720ns (3.604ns logic, 4.116ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.729ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.438 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y116.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X113Y117.F2    net (fanout=2)        0.474   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X113Y117.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y121.F3    net (fanout=1)        0.249   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y133.SR    net (fanout=17)       1.853   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y133.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.729ns (3.229ns logic, 4.500ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.729ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.438 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y116.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X113Y117.F2    net (fanout=2)        0.474   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X113Y117.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y121.F3    net (fanout=1)        0.249   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y132.SR    net (fanout=17)       1.853   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y132.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.729ns (3.229ns logic, 4.500ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.615ns (Levels of Logic = 4)
  Clock Path Skew:      -0.168ns (0.376 - 0.544)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y133.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X113Y121.G3    net (fanout=17)       1.150   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X113Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y130.SR    net (fanout=17)       1.363   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y130.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.615ns (3.156ns logic, 4.459ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.601ns (Levels of Logic = 5)
  Clock Path Skew:      -0.101ns (0.400 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y116.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X113Y117.F1    net (fanout=2)        0.430   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X113Y117.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y121.F3    net (fanout=1)        0.249   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y124.BX    net (fanout=17)       1.469   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y124.CLK   Tdick                 0.667   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      7.601ns (3.529ns logic, 4.072ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.574ns (Levels of Logic = 5)
  Clock Path Skew:      -0.101ns (0.400 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y116.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X113Y121.G2    net (fanout=3)        0.657   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X113Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y124.BX    net (fanout=17)       1.469   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y124.CLK   Tdick                 0.667   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      7.574ns (3.502ns logic, 4.072ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.610ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.438 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y116.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X113Y117.F1    net (fanout=2)        0.430   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X113Y117.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y121.F3    net (fanout=1)        0.249   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y132.SR    net (fanout=17)       1.853   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y132.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.610ns (3.154ns logic, 4.456ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.610ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.438 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y116.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_1
    SLICE_X113Y117.F1    net (fanout=2)        0.430   ftop/gbe0/gmac/rxRS_rxAPipe<1>
    SLICE_X113Y117.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y121.F3    net (fanout=1)        0.249   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y133.SR    net (fanout=17)       1.853   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y133.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.610ns (3.154ns logic, 4.456ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.583ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.438 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y116.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X113Y121.G2    net (fanout=3)        0.657   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X113Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y132.SR    net (fanout=17)       1.853   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y132.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem7.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.583ns (3.127ns logic, 4.456ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.583ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.438 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y116.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_3
    SLICE_X113Y121.G2    net (fanout=3)        0.657   ftop/gbe0/gmac/rxRS_rxAPipe<3>
    SLICE_X113Y121.Y     Tilo                  0.561   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1112
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y133.SR    net (fanout=17)       1.853   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X110Y133.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.583ns (3.127ns logic, 4.456ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.542ns (Levels of Logic = 5)
  Clock Path Skew:      -0.083ns (0.400 - 0.483)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y119.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X113Y117.F3    net (fanout=2)        0.296   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X113Y117.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y121.F3    net (fanout=1)        0.249   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y124.BX    net (fanout=17)       1.469   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X111Y124.CLK   Tdick                 0.667   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      7.542ns (3.604ns logic, 3.938ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      7.492ns (Levels of Logic = 4)
  Clock Path Skew:      -0.128ns (0.373 - 0.501)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y116.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X113Y117.F2    net (fanout=2)        0.474   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X113Y117.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y121.F3    net (fanout=1)        0.249   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_114
    SLICE_X113Y121.X     Tilo                  0.562   ftop/gbe0/gmac/N29
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X110Y121.G2    net (fanout=3)        0.716   ftop/gbe0/gmac/N29
    SLICE_X110Y121.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X112Y121.F2    net (fanout=11)       1.208   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X112Y121.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y128.SR    net (fanout=17)       1.616   ftop/gbe0/gmac/rxRS_rxF_sENQ
    SLICE_X108Y128.CLK   Tws                   0.292   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.WE
    -------------------------------------------------  ---------------------------
    Total                                      7.492ns (3.229ns logic, 4.263ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 1)
  Clock Path Skew:      0.141ns (0.500 - 0.359)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y122.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y128.G2    net (fanout=13)       0.502   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y128.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.395ns logic, 0.502ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 1)
  Clock Path Skew:      0.141ns (0.500 - 0.359)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y122.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y129.G2    net (fanout=13)       0.502   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y129.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.395ns logic, 0.502ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 1)
  Clock Path Skew:      0.141ns (0.500 - 0.359)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y122.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y129.G2    net (fanout=13)       0.502   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y129.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.395ns logic, 0.502ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 1)
  Clock Path Skew:      0.141ns (0.500 - 0.359)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y122.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X110Y128.G2    net (fanout=13)       0.502   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X110Y128.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.395ns logic, 0.502ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.004 - 0.003)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y120.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X109Y121.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X109Y121.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.792ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.071 - 0.049)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y126.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y128.G3    net (fanout=13)       0.374   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y128.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.792ns (0.418ns logic, 0.374ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.792ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.071 - 0.049)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y126.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y129.G3    net (fanout=13)       0.374   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y129.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.792ns (0.418ns logic, 0.374ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.792ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.071 - 0.049)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y126.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y129.G3    net (fanout=13)       0.374   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y129.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.792ns (0.418ns logic, 0.374ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.792ns (Levels of Logic = 1)
  Clock Path Skew:      0.022ns (0.071 - 0.049)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y126.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X110Y128.G3    net (fanout=13)       0.374   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X110Y128.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.792ns (0.418ns logic, 0.374ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.841ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.470 - 0.409)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y118.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_33
    SLICE_X115Y120.BX    net (fanout=2)        0.362   ftop/gbe0/gmac/rxRS_rxPipe<33>
    SLICE_X115Y120.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.479ns logic, 0.362ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.784ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.075 - 0.064)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y113.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X113Y112.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X113Y112.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.876ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.478 - 0.400)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y121.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X112Y120.BX    net (fanout=2)        0.357   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X112Y120.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.876ns (0.519ns logic, 0.357ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.801ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.873ns (Levels of Logic = 0)
  Clock Path Skew:      0.072ns (0.437 - 0.365)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y119.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_39
    SLICE_X110Y120.BX    net (fanout=2)        0.375   ftop/gbe0/gmac/rxRS_rxPipe<39>
    SLICE_X110Y120.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.873ns (0.498ns logic, 0.375ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.094 - 0.080)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y111.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    SLICE_X112Y111.BX    net (fanout=2)        0.319   ftop/gbe0/gmac/rxRS_rxPipe<23>
    SLICE_X112Y111.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.498ns logic, 0.319ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.006 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y118.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X110Y119.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X110Y119.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.075 - 0.044)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y114.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X112Y112.BX    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X112Y112.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.519ns logic, 0.341ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.836ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.970ns (Levels of Logic = 0)
  Clock Path Skew:      0.134ns (0.567 - 0.433)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y115.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X113Y111.BX    net (fanout=2)        0.491   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X113Y111.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.970ns (0.479ns logic, 0.491ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.847ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.885ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.422 - 0.384)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y122.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1
    SLICE_X109Y122.BX    net (fanout=7)        0.346   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<1>
    SLICE_X109Y122.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (0.539ns logic, 0.346ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.857ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.865ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.055 - 0.047)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y112.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X114Y113.BX    net (fanout=2)        0.346   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X114Y113.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.519ns logic, 0.346ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.861ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_7 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.959ns (Levels of Logic = 0)
  Clock Path Skew:      0.098ns (0.509 - 0.411)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_7 to ftop/gbe0/gmac/rxRS_rxPipe_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y119.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_7
    SLICE_X114Y115.BX    net (fanout=2)        0.461   ftop/gbe0/gmac/rxRS_rxPipe<7>
    SLICE_X114Y115.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    -------------------------------------------------  ---------------------------
    Total                                      0.959ns (0.498ns logic, 0.461ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y123.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y123.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y123.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y123.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X112Y132.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X112Y132.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X108Y120.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X108Y120.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X108Y120.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X108Y120.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y122.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X110Y122.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y122.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X110Y122.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X110Y126.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X110Y126.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X111Y122.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X111Y122.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X113Y133.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X113Y133.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2021858 paths analyzed, 10842 endpoints analyzed, 1237 failing endpoints
 1237 timing errors detected. (1237 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.051ns.
--------------------------------------------------------------------------------
Slack (setup path):     -6.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.945ns (Levels of Logic = 17)
  Clock Path Skew:      -0.106ns (0.641 - 0.747)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y135.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X56Y126.F2     net (fanout=4)        0.837   ftop/cp/cpReq<26>
    SLICE_X56Y126.X      Tilo                  0.601   ftop/cp/N594
                                                       ftop/cp/_theResult_____1__h55606<2>1_SW1
    SLICE_X58Y127.F1     net (fanout=1)        0.348   ftop/cp/N594
    SLICE_X58Y127.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55606<2>
                                                       ftop/cp/_theResult_____1__h55606<2>1
    SLICE_X51Y124.G2     net (fanout=19)       1.385   ftop/cp/_theResult_____1__h55606<2>
    SLICE_X51Y124.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X44Y127.F2     net (fanout=10)       0.815   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X44Y127.X      Tilo                  0.601   ftop/cp/wci_reqPend_9<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X59Y124.G1     net (fanout=6)        1.280   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X59Y124.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y146.G4     net (fanout=14)       1.356   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y146.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y154.G2     net (fanout=7)        1.062   ftop/cp/cpRespF_ENQ
    SLICE_X66Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X68Y158.G3     net (fanout=40)       1.369   ftop/cp/cpRespF/d0h
    SLICE_X68Y158.Y      Tilo                  0.616   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X68Y158.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<20>_SW0/O
    SLICE_X68Y158.CLK    Tfck                  0.656   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20_rstpot
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     15.945ns (7.458ns logic, 8.487ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.752ns (Levels of Logic = 17)
  Clock Path Skew:      -0.094ns (0.653 - 0.747)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y135.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X56Y126.F2     net (fanout=4)        0.837   ftop/cp/cpReq<26>
    SLICE_X56Y126.X      Tilo                  0.601   ftop/cp/N594
                                                       ftop/cp/_theResult_____1__h55606<2>1_SW1
    SLICE_X58Y127.F1     net (fanout=1)        0.348   ftop/cp/N594
    SLICE_X58Y127.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55606<2>
                                                       ftop/cp/_theResult_____1__h55606<2>1
    SLICE_X51Y124.G2     net (fanout=19)       1.385   ftop/cp/_theResult_____1__h55606<2>
    SLICE_X51Y124.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X44Y127.F2     net (fanout=10)       0.815   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X44Y127.X      Tilo                  0.601   ftop/cp/wci_reqPend_9<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X59Y124.G1     net (fanout=6)        1.280   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X59Y124.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y146.G4     net (fanout=14)       1.356   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y146.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y154.G2     net (fanout=7)        1.062   ftop/cp/cpRespF_ENQ
    SLICE_X66Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X65Y156.G1     net (fanout=40)       0.744   ftop/cp/cpRespF/d0h
    SLICE_X65Y156.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X65Y156.F2     net (fanout=1)        0.576   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X65Y156.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     15.752ns (7.349ns logic, 8.403ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.746ns (Levels of Logic = 17)
  Clock Path Skew:      -0.091ns (0.656 - 0.747)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y135.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X56Y126.F2     net (fanout=4)        0.837   ftop/cp/cpReq<26>
    SLICE_X56Y126.X      Tilo                  0.601   ftop/cp/N594
                                                       ftop/cp/_theResult_____1__h55606<2>1_SW1
    SLICE_X58Y127.F1     net (fanout=1)        0.348   ftop/cp/N594
    SLICE_X58Y127.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55606<2>
                                                       ftop/cp/_theResult_____1__h55606<2>1
    SLICE_X51Y124.G2     net (fanout=19)       1.385   ftop/cp/_theResult_____1__h55606<2>
    SLICE_X51Y124.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X44Y127.F2     net (fanout=10)       0.815   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X44Y127.X      Tilo                  0.601   ftop/cp/wci_reqPend_9<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X59Y124.G1     net (fanout=6)        1.280   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X59Y124.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y146.G4     net (fanout=14)       1.356   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y146.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y154.G2     net (fanout=7)        1.062   ftop/cp/cpRespF_ENQ
    SLICE_X66Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y158.G1     net (fanout=40)       0.927   ftop/cp/cpRespF/d0h
    SLICE_X66Y158.Y      Tilo                  0.616   ftop/cp_server_response_get<30>
                                                       ftop/cp/cpRespF/data0_reg_or0000<30>_SW0
    SLICE_X66Y158.F2     net (fanout=1)        0.278   ftop/cp/cpRespF/data0_reg_or0000<30>_SW0/O
    SLICE_X66Y158.CLK    Tfck                  0.656   ftop/cp_server_response_get<30>
                                                       ftop/cp/cpRespF/data0_reg_30_rstpot
                                                       ftop/cp/cpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     15.746ns (7.458ns logic, 8.288ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.688ns (Levels of Logic = 17)
  Clock Path Skew:      -0.106ns (0.641 - 0.747)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y135.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X56Y126.F2     net (fanout=4)        0.837   ftop/cp/cpReq<26>
    SLICE_X56Y126.X      Tilo                  0.601   ftop/cp/N594
                                                       ftop/cp/_theResult_____1__h55606<2>1_SW1
    SLICE_X58Y127.F1     net (fanout=1)        0.348   ftop/cp/N594
    SLICE_X58Y127.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55606<2>
                                                       ftop/cp/_theResult_____1__h55606<2>1
    SLICE_X51Y124.G2     net (fanout=19)       1.385   ftop/cp/_theResult_____1__h55606<2>
    SLICE_X51Y124.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X44Y127.F2     net (fanout=10)       0.815   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X44Y127.X      Tilo                  0.601   ftop/cp/wci_reqPend_9<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X59Y124.G1     net (fanout=6)        1.280   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X59Y124.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y146.G4     net (fanout=14)       1.356   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y146.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y154.G2     net (fanout=7)        1.062   ftop/cp/cpRespF_ENQ
    SLICE_X66Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X69Y159.G1     net (fanout=40)       1.234   ftop/cp/cpRespF/d0h
    SLICE_X69Y159.Y      Tilo                  0.561   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X69Y159.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X69Y159.CLK    Tfck                  0.602   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     15.688ns (7.349ns logic, 8.339ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.687ns (Levels of Logic = 17)
  Clock Path Skew:      -0.106ns (0.641 - 0.747)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y135.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X56Y126.F2     net (fanout=4)        0.837   ftop/cp/cpReq<26>
    SLICE_X56Y126.X      Tilo                  0.601   ftop/cp/N594
                                                       ftop/cp/_theResult_____1__h55606<2>1_SW1
    SLICE_X58Y127.F1     net (fanout=1)        0.348   ftop/cp/N594
    SLICE_X58Y127.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55606<2>
                                                       ftop/cp/_theResult_____1__h55606<2>1
    SLICE_X51Y124.G2     net (fanout=19)       1.385   ftop/cp/_theResult_____1__h55606<2>
    SLICE_X51Y124.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X44Y127.F2     net (fanout=10)       0.815   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X44Y127.X      Tilo                  0.601   ftop/cp/wci_reqPend_9<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X59Y124.G1     net (fanout=6)        1.280   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X59Y124.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y146.G4     net (fanout=14)       1.356   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y146.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y154.G2     net (fanout=7)        1.062   ftop/cp/cpRespF_ENQ
    SLICE_X66Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X69Y158.G1     net (fanout=40)       1.234   ftop/cp/cpRespF/d0h
    SLICE_X69Y158.Y      Tilo                  0.561   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_or0000<39>_SW0
    SLICE_X69Y158.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<39>_SW0/O
    SLICE_X69Y158.CLK    Tfck                  0.602   ftop/cp_server_response_get<39>
                                                       ftop/cp/cpRespF/data0_reg_39_rstpot
                                                       ftop/cp/cpRespF/data0_reg_39
    -------------------------------------------------  ---------------------------
    Total                                     15.687ns (7.349ns logic, 8.338ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.623ns (Levels of Logic = 20)
  Clock Path Skew:      -0.106ns (0.641 - 0.747)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y135.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X57Y129.G3     net (fanout=4)        0.835   ftop/cp/cpReq<26>
    SLICE_X57Y129.Y      Tilo                  0.561   ftop/cp/N805
                                                       ftop/cp/_theResult_____1__h55606<3>1_SW1
    SLICE_X56Y127.F2     net (fanout=1)        0.294   ftop/cp/N591
    SLICE_X56Y127.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55606<3>
                                                       ftop/cp/_theResult_____1__h55606<3>1
    SLICE_X58Y121.G2     net (fanout=19)       1.147   ftop/cp/_theResult_____1__h55606<3>
    SLICE_X58Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X54Y122.F1     net (fanout=11)       1.131   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X54Y122.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X59Y121.F4     net (fanout=9)        0.514   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X59Y121.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y124.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y124.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y146.G4     net (fanout=14)       1.356   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y146.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y154.G2     net (fanout=7)        1.062   ftop/cp/cpRespF_ENQ
    SLICE_X66Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X68Y158.G3     net (fanout=40)       1.369   ftop/cp/cpRespF/d0h
    SLICE_X68Y158.Y      Tilo                  0.616   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X68Y158.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<20>_SW0/O
    SLICE_X68Y158.CLK    Tfck                  0.656   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20_rstpot
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     15.623ns (7.880ns logic, 7.743ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.561ns (Levels of Logic = 17)
  Clock Path Skew:      -0.138ns (0.609 - 0.747)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y135.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X56Y126.F2     net (fanout=4)        0.837   ftop/cp/cpReq<26>
    SLICE_X56Y126.X      Tilo                  0.601   ftop/cp/N594
                                                       ftop/cp/_theResult_____1__h55606<2>1_SW1
    SLICE_X58Y127.F1     net (fanout=1)        0.348   ftop/cp/N594
    SLICE_X58Y127.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55606<2>
                                                       ftop/cp/_theResult_____1__h55606<2>1
    SLICE_X51Y124.G2     net (fanout=19)       1.385   ftop/cp/_theResult_____1__h55606<2>
    SLICE_X51Y124.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X44Y127.F2     net (fanout=10)       0.815   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X44Y127.X      Tilo                  0.601   ftop/cp/wci_reqPend_9<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X59Y124.G1     net (fanout=6)        1.280   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X59Y124.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y146.G4     net (fanout=14)       1.356   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y146.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y154.G2     net (fanout=7)        1.062   ftop/cp/cpRespF_ENQ
    SLICE_X66Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X68Y150.G1     net (fanout=40)       0.985   ftop/cp/cpRespF/d0h
    SLICE_X68Y150.Y      Tilo                  0.616   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_or0000<15>_SW0
    SLICE_X68Y150.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<15>_SW0/O
    SLICE_X68Y150.CLK    Tfck                  0.656   ftop/cp_server_response_get<15>
                                                       ftop/cp/cpRespF/data0_reg_15_rstpot
                                                       ftop/cp/cpRespF/data0_reg_15
    -------------------------------------------------  ---------------------------
    Total                                     15.561ns (7.458ns logic, 8.103ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.574ns (Levels of Logic = 17)
  Clock Path Skew:      -0.113ns (0.641 - 0.754)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y127.XQ     Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X56Y126.F1     net (fanout=6)        0.567   ftop/cp/cpReq<25>
    SLICE_X56Y126.X      Tilo                  0.601   ftop/cp/N594
                                                       ftop/cp/_theResult_____1__h55606<2>1_SW1
    SLICE_X58Y127.F1     net (fanout=1)        0.348   ftop/cp/N594
    SLICE_X58Y127.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55606<2>
                                                       ftop/cp/_theResult_____1__h55606<2>1
    SLICE_X51Y124.G2     net (fanout=19)       1.385   ftop/cp/_theResult_____1__h55606<2>
    SLICE_X51Y124.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X44Y127.F2     net (fanout=10)       0.815   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X44Y127.X      Tilo                  0.601   ftop/cp/wci_reqPend_9<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X59Y124.G1     net (fanout=6)        1.280   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X59Y124.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y146.G4     net (fanout=14)       1.356   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y146.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y154.G2     net (fanout=7)        1.062   ftop/cp/cpRespF_ENQ
    SLICE_X66Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X68Y158.G3     net (fanout=40)       1.369   ftop/cp/cpRespF/d0h
    SLICE_X68Y158.Y      Tilo                  0.616   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X68Y158.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<20>_SW0/O
    SLICE_X68Y158.CLK    Tfck                  0.656   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20_rstpot
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     15.574ns (7.357ns logic, 8.217ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.547ns (Levels of Logic = 17)
  Clock Path Skew:      -0.138ns (0.609 - 0.747)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y135.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X56Y126.F2     net (fanout=4)        0.837   ftop/cp/cpReq<26>
    SLICE_X56Y126.X      Tilo                  0.601   ftop/cp/N594
                                                       ftop/cp/_theResult_____1__h55606<2>1_SW1
    SLICE_X58Y127.F1     net (fanout=1)        0.348   ftop/cp/N594
    SLICE_X58Y127.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55606<2>
                                                       ftop/cp/_theResult_____1__h55606<2>1
    SLICE_X51Y124.G2     net (fanout=19)       1.385   ftop/cp/_theResult_____1__h55606<2>
    SLICE_X51Y124.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X44Y127.F2     net (fanout=10)       0.815   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X44Y127.X      Tilo                  0.601   ftop/cp/wci_reqPend_9<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X59Y124.G1     net (fanout=6)        1.280   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X59Y124.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y146.G4     net (fanout=14)       1.356   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y146.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y154.G2     net (fanout=7)        1.062   ftop/cp/cpRespF_ENQ
    SLICE_X66Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X68Y151.G1     net (fanout=40)       0.985   ftop/cp/cpRespF/d0h
    SLICE_X68Y151.Y      Tilo                  0.616   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_or0000<28>_SW0
    SLICE_X68Y151.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<28>_SW0/O
    SLICE_X68Y151.CLK    Tfck                  0.656   ftop/cp_server_response_get<28>
                                                       ftop/cp/cpRespF/data0_reg_28_rstpot
                                                       ftop/cp/cpRespF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     15.547ns (7.458ns logic, 8.089ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.550ns (Levels of Logic = 17)
  Clock Path Skew:      -0.134ns (0.641 - 0.775)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y128.YQ     Tcko                  0.596   ftop/cp/cpReq<14>
                                                       ftop/cp/cpReq_22
    SLICE_X58Y127.G1     net (fanout=15)       0.754   ftop/cp/cpReq<22>
    SLICE_X58Y127.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55606<2>
                                                       ftop/cp/_theResult_____1__h55606<2>1_SW0
    SLICE_X58Y127.F3     net (fanout=1)        0.021   ftop/cp/_theResult_____1__h55606<2>1_SW0/O
    SLICE_X58Y127.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55606<2>
                                                       ftop/cp/_theResult_____1__h55606<2>1
    SLICE_X51Y124.G2     net (fanout=19)       1.385   ftop/cp/_theResult_____1__h55606<2>
    SLICE_X51Y124.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X44Y127.F2     net (fanout=10)       0.815   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X44Y127.X      Tilo                  0.601   ftop/cp/wci_reqPend_9<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X59Y124.G1     net (fanout=6)        1.280   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X59Y124.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y146.G4     net (fanout=14)       1.356   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y146.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y154.G2     net (fanout=7)        1.062   ftop/cp/cpRespF_ENQ
    SLICE_X66Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X68Y158.G3     net (fanout=40)       1.369   ftop/cp/cpRespF/d0h
    SLICE_X68Y158.Y      Tilo                  0.616   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X68Y158.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<20>_SW0/O
    SLICE_X68Y158.CLK    Tfck                  0.656   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20_rstpot
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     15.550ns (7.473ns logic, 8.077ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.563ns (Levels of Logic = 17)
  Clock Path Skew:      -0.101ns (0.646 - 0.747)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y135.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X56Y126.F2     net (fanout=4)        0.837   ftop/cp/cpReq<26>
    SLICE_X56Y126.X      Tilo                  0.601   ftop/cp/N594
                                                       ftop/cp/_theResult_____1__h55606<2>1_SW1
    SLICE_X58Y127.F1     net (fanout=1)        0.348   ftop/cp/N594
    SLICE_X58Y127.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55606<2>
                                                       ftop/cp/_theResult_____1__h55606<2>1
    SLICE_X51Y124.G2     net (fanout=19)       1.385   ftop/cp/_theResult_____1__h55606<2>
    SLICE_X51Y124.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X44Y127.F2     net (fanout=10)       0.815   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X44Y127.X      Tilo                  0.601   ftop/cp/wci_reqPend_9<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X59Y124.G1     net (fanout=6)        1.280   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X59Y124.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y146.G4     net (fanout=14)       1.356   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y146.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y154.G2     net (fanout=7)        1.062   ftop/cp/cpRespF_ENQ
    SLICE_X66Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y157.G2     net (fanout=40)       1.001   ftop/cp/cpRespF/d0h
    SLICE_X66Y157.Y      Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X66Y157.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X66Y157.CLK    Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     15.563ns (7.458ns logic, 8.105ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.514ns (Levels of Logic = 17)
  Clock Path Skew:      -0.116ns (0.631 - 0.747)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y135.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X56Y126.F2     net (fanout=4)        0.837   ftop/cp/cpReq<26>
    SLICE_X56Y126.X      Tilo                  0.601   ftop/cp/N594
                                                       ftop/cp/_theResult_____1__h55606<2>1_SW1
    SLICE_X58Y127.F1     net (fanout=1)        0.348   ftop/cp/N594
    SLICE_X58Y127.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55606<2>
                                                       ftop/cp/_theResult_____1__h55606<2>1
    SLICE_X51Y124.G2     net (fanout=19)       1.385   ftop/cp/_theResult_____1__h55606<2>
    SLICE_X51Y124.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X44Y127.F2     net (fanout=10)       0.815   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X44Y127.X      Tilo                  0.601   ftop/cp/wci_reqPend_9<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X59Y124.G1     net (fanout=6)        1.280   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X59Y124.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y146.G4     net (fanout=14)       1.356   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y146.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y154.G2     net (fanout=7)        1.062   ftop/cp/cpRespF_ENQ
    SLICE_X66Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X68Y156.G4     net (fanout=40)       0.938   ftop/cp/cpRespF/d0h
    SLICE_X68Y156.Y      Tilo                  0.616   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X68Y156.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<33>_SW0/O
    SLICE_X68Y156.CLK    Tfck                  0.656   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33_rstpot
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     15.514ns (7.458ns logic, 8.056ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.503ns (Levels of Logic = 17)
  Clock Path Skew:      -0.113ns (0.641 - 0.754)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y126.YQ     Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X56Y126.F3     net (fanout=8)        0.467   ftop/cp/cpReq<24>
    SLICE_X56Y126.X      Tilo                  0.601   ftop/cp/N594
                                                       ftop/cp/_theResult_____1__h55606<2>1_SW1
    SLICE_X58Y127.F1     net (fanout=1)        0.348   ftop/cp/N594
    SLICE_X58Y127.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55606<2>
                                                       ftop/cp/_theResult_____1__h55606<2>1
    SLICE_X51Y124.G2     net (fanout=19)       1.385   ftop/cp/_theResult_____1__h55606<2>
    SLICE_X51Y124.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X44Y127.F2     net (fanout=10)       0.815   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X44Y127.X      Tilo                  0.601   ftop/cp/wci_reqPend_9<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X59Y124.G1     net (fanout=6)        1.280   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X59Y124.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y146.G4     net (fanout=14)       1.356   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y146.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y154.G2     net (fanout=7)        1.062   ftop/cp/cpRespF_ENQ
    SLICE_X66Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X68Y158.G3     net (fanout=40)       1.369   ftop/cp/cpRespF/d0h
    SLICE_X68Y158.Y      Tilo                  0.616   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X68Y158.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<20>_SW0/O
    SLICE_X68Y158.CLK    Tfck                  0.656   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20_rstpot
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     15.503ns (7.386ns logic, 8.117ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.500ns (Levels of Logic = 17)
  Clock Path Skew:      -0.116ns (0.631 - 0.747)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y135.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X56Y126.F2     net (fanout=4)        0.837   ftop/cp/cpReq<26>
    SLICE_X56Y126.X      Tilo                  0.601   ftop/cp/N594
                                                       ftop/cp/_theResult_____1__h55606<2>1_SW1
    SLICE_X58Y127.F1     net (fanout=1)        0.348   ftop/cp/N594
    SLICE_X58Y127.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55606<2>
                                                       ftop/cp/_theResult_____1__h55606<2>1
    SLICE_X51Y124.G2     net (fanout=19)       1.385   ftop/cp/_theResult_____1__h55606<2>
    SLICE_X51Y124.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X44Y127.F2     net (fanout=10)       0.815   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X44Y127.X      Tilo                  0.601   ftop/cp/wci_reqPend_9<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X59Y124.G1     net (fanout=6)        1.280   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X59Y124.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y146.G4     net (fanout=14)       1.356   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y146.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y154.G2     net (fanout=7)        1.062   ftop/cp/cpRespF_ENQ
    SLICE_X66Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X68Y157.G4     net (fanout=40)       0.938   ftop/cp/cpRespF/d0h
    SLICE_X68Y157.Y      Tilo                  0.616   ftop/cp_server_response_get<1>
                                                       ftop/cp/cpRespF/data0_reg_or0000<1>_SW0
    SLICE_X68Y157.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<1>_SW0/O
    SLICE_X68Y157.CLK    Tfck                  0.656   ftop/cp_server_response_get<1>
                                                       ftop/cp/cpRespF/data0_reg_1_rstpot
                                                       ftop/cp/cpRespF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     15.500ns (7.458ns logic, 8.042ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.507ns (Levels of Logic = 20)
  Clock Path Skew:      -0.106ns (0.641 - 0.747)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y135.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X57Y129.G3     net (fanout=4)        0.835   ftop/cp/cpReq<26>
    SLICE_X57Y129.Y      Tilo                  0.561   ftop/cp/N805
                                                       ftop/cp/_theResult_____1__h55606<3>1_SW1
    SLICE_X56Y127.F2     net (fanout=1)        0.294   ftop/cp/N591
    SLICE_X56Y127.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55606<3>
                                                       ftop/cp/_theResult_____1__h55606<3>1
    SLICE_X58Y122.G4     net (fanout=19)       1.134   ftop/cp/_theResult_____1__h55606<3>
    SLICE_X58Y122.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X64Y117.G4     net (fanout=12)       0.949   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X64Y117.Y      Tilo                  0.616   ftop/cp/wci_respF_8_ENQ
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X59Y121.G4     net (fanout=5)        0.595   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X59Y121.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y124.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y124.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y146.G4     net (fanout=14)       1.356   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y146.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y154.G2     net (fanout=7)        1.062   ftop/cp/cpRespF_ENQ
    SLICE_X66Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X68Y158.G3     net (fanout=40)       1.369   ftop/cp/cpRespF/d0h
    SLICE_X68Y158.Y      Tilo                  0.616   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X68Y158.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<20>_SW0/O
    SLICE_X68Y158.CLK    Tfck                  0.656   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20_rstpot
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     15.507ns (7.878ns logic, 7.629ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.472ns (Levels of Logic = 17)
  Clock Path Skew:      -0.116ns (0.631 - 0.747)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y135.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X56Y126.F2     net (fanout=4)        0.837   ftop/cp/cpReq<26>
    SLICE_X56Y126.X      Tilo                  0.601   ftop/cp/N594
                                                       ftop/cp/_theResult_____1__h55606<2>1_SW1
    SLICE_X58Y127.F1     net (fanout=1)        0.348   ftop/cp/N594
    SLICE_X58Y127.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55606<2>
                                                       ftop/cp/_theResult_____1__h55606<2>1
    SLICE_X51Y124.G2     net (fanout=19)       1.385   ftop/cp/_theResult_____1__h55606<2>
    SLICE_X51Y124.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X44Y127.F2     net (fanout=10)       0.815   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X44Y127.X      Tilo                  0.601   ftop/cp/wci_reqPend_9<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X59Y124.G1     net (fanout=6)        1.280   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X59Y124.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y146.G4     net (fanout=14)       1.356   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y146.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y154.G2     net (fanout=7)        1.062   ftop/cp/cpRespF_ENQ
    SLICE_X66Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X62Y155.G2     net (fanout=40)       0.589   ftop/cp/cpRespF/d0h
    SLICE_X62Y155.Y      Tilo                  0.616   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X62Y155.F1     net (fanout=1)        0.342   ftop/cp/cpRespF/data0_reg_or0000<11>_SW0/O
    SLICE_X62Y155.CLK    Tfck                  0.656   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_11_rstpot
                                                       ftop/cp/cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     15.472ns (7.458ns logic, 8.014ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_61 (FF)
  Destination:          ftop/cp/wci_respF_5/empty_reg (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.496ns (Levels of Logic = 10)
  Clock Path Skew:      -0.046ns (0.468 - 0.514)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_61 to ftop/cp/wci_respF_5/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y128.YQ     Tcko                  0.596   ftop/cp/cpReq<62>
                                                       ftop/cp/cpReq_61
    SLICE_X52Y123.G4     net (fanout=14)       1.253   ftop/cp/cpReq<61>
    SLICE_X52Y123.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55588<2>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00021
    SLICE_X52Y123.F3     net (fanout=23)       0.163   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0002
    SLICE_X52Y123.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55588<2>
                                                       ftop/cp/_theResult_____1__h55588<2>1
    SLICE_X62Y120.G1     net (fanout=14)       1.673   ftop/cp/_theResult_____1__h55588<2>
    SLICE_X62Y120.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X62Y120.F1     net (fanout=9)        0.510   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X62Y120.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F
    SLICE_X46Y124.F1     net (fanout=5)        1.299   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F
    SLICE_X46Y124.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite971
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite971
    SLICE_X48Y122.F2     net (fanout=1)        0.761   ftop/cp/WILL_FIRE_RL_completeWorkerWrite971
    SLICE_X48Y122.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1002
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1002
    SLICE_X57Y121.G4     net (fanout=1)        0.836   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1002
    SLICE_X57Y121.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1156
    SLICE_X57Y121.F4     net (fanout=1)        0.022   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1156/O
    SLICE_X57Y121.X      Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1168
    SLICE_X60Y118.G1     net (fanout=13)       0.663   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X60Y118.Y      Tilo                  0.616   ftop/cp/wci_respF_10_DEQ
                                                       ftop/cp/MUX_wrkAct_write_1__SEL_31
    SLICE_X60Y119.F4     net (fanout=4)        0.098   ftop/cp/MUX_wrkAct_write_1__SEL_3
    SLICE_X60Y119.X      Tilo                  0.601   ftop/cp/wci_respF_5_DEQ
                                                       ftop/cp/wci_respF_5_DEQ1
    SLICE_X49Y128.CE     net (fanout=1)        1.491   ftop/cp/wci_respF_5_DEQ
    SLICE_X49Y128.CLK    Tceck                 0.155   ftop/cp/wci_respF_5_EMPTY_N
                                                       ftop/cp/wci_respF_5/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     15.496ns (6.727ns logic, 8.769ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.384ns (Levels of Logic = 17)
  Clock Path Skew:      -0.150ns (0.641 - 0.791)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y130.XQ     Tcko                  0.495   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X58Y127.G4     net (fanout=16)       0.689   ftop/cp/cpReq<21>
    SLICE_X58Y127.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h55606<2>
                                                       ftop/cp/_theResult_____1__h55606<2>1_SW0
    SLICE_X58Y127.F3     net (fanout=1)        0.021   ftop/cp/_theResult_____1__h55606<2>1_SW0/O
    SLICE_X58Y127.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55606<2>
                                                       ftop/cp/_theResult_____1__h55606<2>1
    SLICE_X51Y124.G2     net (fanout=19)       1.385   ftop/cp/_theResult_____1__h55606<2>
    SLICE_X51Y124.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X44Y127.F2     net (fanout=10)       0.815   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X44Y127.X      Tilo                  0.601   ftop/cp/wci_reqPend_9<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X59Y124.G1     net (fanout=6)        1.280   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X59Y124.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y146.G4     net (fanout=14)       1.356   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y146.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y154.G2     net (fanout=7)        1.062   ftop/cp/cpRespF_ENQ
    SLICE_X66Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X68Y158.G3     net (fanout=40)       1.369   ftop/cp/cpRespF/d0h
    SLICE_X68Y158.Y      Tilo                  0.616   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X68Y158.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<20>_SW0/O
    SLICE_X68Y158.CLK    Tfck                  0.656   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20_rstpot
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     15.384ns (7.372ns logic, 8.012ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.430ns (Levels of Logic = 20)
  Clock Path Skew:      -0.094ns (0.653 - 0.747)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y135.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X57Y129.G3     net (fanout=4)        0.835   ftop/cp/cpReq<26>
    SLICE_X57Y129.Y      Tilo                  0.561   ftop/cp/N805
                                                       ftop/cp/_theResult_____1__h55606<3>1_SW1
    SLICE_X56Y127.F2     net (fanout=1)        0.294   ftop/cp/N591
    SLICE_X56Y127.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55606<3>
                                                       ftop/cp/_theResult_____1__h55606<3>1
    SLICE_X58Y121.G2     net (fanout=19)       1.147   ftop/cp/_theResult_____1__h55606<3>
    SLICE_X58Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X54Y122.F1     net (fanout=11)       1.131   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X54Y122.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X59Y121.F4     net (fanout=9)        0.514   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X59Y121.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y124.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y124.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y146.G4     net (fanout=14)       1.356   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y146.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y154.G2     net (fanout=7)        1.062   ftop/cp/cpRespF_ENQ
    SLICE_X66Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X65Y156.G1     net (fanout=40)       0.744   ftop/cp/cpRespF/d0h
    SLICE_X65Y156.Y      Tilo                  0.561   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_or0000<29>_SW0
    SLICE_X65Y156.F2     net (fanout=1)        0.576   ftop/cp/cpRespF/data0_reg_or0000<29>_SW0/O
    SLICE_X65Y156.CLK    Tfck                  0.602   ftop/cp_server_response_get<29>
                                                       ftop/cp/cpRespF/data0_reg_29_rstpot
                                                       ftop/cp/cpRespF/data0_reg_29
    -------------------------------------------------  ---------------------------
    Total                                     15.430ns (7.771ns logic, 7.659ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.424ns (Levels of Logic = 20)
  Clock Path Skew:      -0.091ns (0.656 - 0.747)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y135.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X57Y129.G3     net (fanout=4)        0.835   ftop/cp/cpReq<26>
    SLICE_X57Y129.Y      Tilo                  0.561   ftop/cp/N805
                                                       ftop/cp/_theResult_____1__h55606<3>1_SW1
    SLICE_X56Y127.F2     net (fanout=1)        0.294   ftop/cp/N591
    SLICE_X56Y127.X      Tilo                  0.601   ftop/cp/_theResult_____1__h55606<3>
                                                       ftop/cp/_theResult_____1__h55606<3>1
    SLICE_X58Y121.G2     net (fanout=19)       1.147   ftop/cp/_theResult_____1__h55606<3>
    SLICE_X58Y121.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X54Y122.F1     net (fanout=11)       1.131   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X54Y122.X      Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X59Y121.F4     net (fanout=9)        0.514   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X59Y121.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y122.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X59Y122.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y123.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X59Y123.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y124.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X59Y124.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X59Y125.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X59Y126.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X59Y127.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<17>
    SLICE_X59Y128.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<19>
    SLICE_X59Y129.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<20>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<21>
    SLICE_X59Y130.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<22>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<23>
    SLICE_X59Y131.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<24>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<25>
    SLICE_X59Y132.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<26>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<27>
    SLICE_X61Y146.G4     net (fanout=14)       1.356   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X61Y146.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X66Y154.G2     net (fanout=7)        1.062   ftop/cp/cpRespF_ENQ
    SLICE_X66Y154.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y158.G1     net (fanout=40)       0.927   ftop/cp/cpRespF/d0h
    SLICE_X66Y158.Y      Tilo                  0.616   ftop/cp_server_response_get<30>
                                                       ftop/cp/cpRespF/data0_reg_or0000<30>_SW0
    SLICE_X66Y158.F2     net (fanout=1)        0.278   ftop/cp/cpRespF/data0_reg_or0000<30>_SW0/O
    SLICE_X66Y158.CLK    Tfck                  0.656   ftop/cp_server_response_get<30>
                                                       ftop/cp/cpRespF/data0_reg_30_rstpot
                                                       ftop/cp/cpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     15.424ns (7.880ns logic, 7.544ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_30 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem63.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.502 - 0.410)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_30 to ftop/cp/timeServ_setRefF/Mram_fifoMem63.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y181.YQ     Tcko                  0.419   ftop/cp/td<31>
                                                       ftop/cp/td_30
    SLICE_X40Y181.BY     net (fanout=2)        0.344   ftop/cp/td<30>
    SLICE_X40Y181.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<62>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem63.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.289ns logic, 0.344ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_30 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem63.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.502 - 0.410)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_30 to ftop/cp/timeServ_setRefF/Mram_fifoMem63.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y181.YQ     Tcko                  0.419   ftop/cp/td<31>
                                                       ftop/cp/td_30
    SLICE_X40Y181.BY     net (fanout=2)        0.344   ftop/cp/td<30>
    SLICE_X40Y181.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<62>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem63.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.634ns (0.290ns logic, 0.344ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.594ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_45 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.172ns (0.526 - 0.354)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_45 to ftop/cp/timeServ_nowInCC/dD_OUT_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y171.XQ     Tcko                  0.417   ftop/cp/timeServ_nowInCC/sDataSyncIn<45>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_45
    SLICE_X37Y171.BX     net (fanout=1)        0.287   ftop/cp/timeServ_nowInCC/sDataSyncIn<45>
    SLICE_X37Y171.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC_dD_OUT<45>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_45
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.611ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_5 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.113 - 0.096)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_5 to ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y168.XQ     Tcko                  0.417   ftop/cp/td<5>
                                                       ftop/cp/td_5
    SLICE_X42Y169.BY     net (fanout=2)        0.341   ftop/cp/td<5>
    SLICE_X42Y169.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<37>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.287ns logic, 0.341ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_5 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.113 - 0.096)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_5 to ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y168.XQ     Tcko                  0.417   ftop/cp/td<5>
                                                       ftop/cp/td_5
    SLICE_X42Y169.BY     net (fanout=2)        0.341   ftop/cp/td<5>
    SLICE_X42Y169.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<37>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.288ns logic, 0.341ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.615ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_0 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.102 - 0.087)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_0 to ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y163.YQ     Tcko                  0.419   ftop/cp/td<1>
                                                       ftop/cp/td_0
    SLICE_X36Y163.BY     net (fanout=2)        0.341   ftop/cp/td<0>
    SLICE_X36Y163.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<32>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_0 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.102 - 0.087)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_0 to ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y163.YQ     Tcko                  0.419   ftop/cp/td<1>
                                                       ftop/cp/td_0
    SLICE_X36Y163.BY     net (fanout=2)        0.341   ftop/cp/td<0>
    SLICE_X36Y163.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<32>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.643ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqF/dDoutReg_15 (FF)
  Destination:          ftop/cp/cpReqF/data1_reg_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 0)
  Clock Path Skew:      0.130ns (0.440 - 0.310)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqF/dDoutReg_15 to ftop/cp/cpReqF/data1_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y135.XQ     Tcko                  0.396   ftop/gbe0_cpClient_request_get<15>
                                                       ftop/gbe0/dcp_cpReqF/dDoutReg_15
    SLICE_X79Y135.BX     net (fanout=2)        0.315   ftop/gbe0_cpClient_request_get<15>
    SLICE_X79Y135.CLK    Tckdi       (-Th)    -0.062   ftop/cp/cpReqF/data1_reg<15>
                                                       ftop/cp/cpReqF/data1_reg_15
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.458ns logic, 0.315ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.656ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqTO_4_1 (FF)
  Destination:          ftop/cp/wci_wStatus_4_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 0)
  Clock Path Skew:      0.117ns (0.595 - 0.478)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqTO_4_1 to ftop/cp/wci_wStatus_4_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y106.XQ     Tcko                  0.396   ftop/cp/wci_reqTO_4<1>
                                                       ftop/cp/wci_reqTO_4_1
    SLICE_X55Y107.BX     net (fanout=2)        0.315   ftop/cp/wci_reqTO_4<1>
    SLICE_X55Y107.CLK    Tckdi       (-Th)    -0.062   ftop/cp/wci_wStatus_4<7>
                                                       ftop/cp/wci_wStatus_4_7
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.458ns logic, 0.315ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.656ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_51 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_51 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.089ns (0.485 - 0.396)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_51 to ftop/cp/timeServ_nowInCC/dD_OUT_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y176.XQ     Tcko                  0.396   ftop/cp/timeServ_nowInCC/sDataSyncIn<51>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_51
    SLICE_X39Y177.BX     net (fanout=1)        0.287   ftop/cp/timeServ_nowInCC/sDataSyncIn<51>
    SLICE_X39Y177.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC_dD_OUT<51>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_51
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.656ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.754ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (0.508 - 0.410)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_1 to ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y163.XQ     Tcko                  0.396   ftop/cp/td<1>
                                                       ftop/cp/td_1
    SLICE_X34Y165.BY     net (fanout=2)        0.488   ftop/cp/td<1>
    SLICE_X34Y165.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<33>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.754ns (0.266ns logic, 0.488ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.657ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 1)
  Clock Path Skew:      0.098ns (0.508 - 0.410)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_1 to ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y163.XQ     Tcko                  0.396   ftop/cp/td<1>
                                                       ftop/cp/td_1
    SLICE_X34Y165.BY     net (fanout=2)        0.488   ftop/cp/td<1>
    SLICE_X34Y165.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<33>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.267ns logic, 0.488ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.662ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_refSecCount_11 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/sDataSyncIn_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.176ns (0.534 - 0.358)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_refSecCount_11 to ftop/cp/timeServ_nowInCC/sDataSyncIn_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y169.XQ     Tcko                  0.417   ftop/cp/timeServ_refSecCount<11>
                                                       ftop/cp/timeServ_refSecCount_11
    SLICE_X36Y169.BX     net (fanout=2)        0.319   ftop/cp/timeServ_refSecCount<11>
    SLICE_X36Y169.CLK    Tckdi       (-Th)    -0.102   ftop/cp/timeServ_nowInCC/sDataSyncIn<43>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_43
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.519ns logic, 0.319ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.663ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_4 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.680ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.504 - 0.487)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_4 to ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y168.YQ     Tcko                  0.477   ftop/cp/td<5>
                                                       ftop/cp/td_4
    SLICE_X44Y170.BY     net (fanout=2)        0.333   ftop/cp/td<4>
    SLICE_X44Y170.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<36>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.347ns logic, 0.333ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.664ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_4 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.681ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.504 - 0.487)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_4 to ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y168.YQ     Tcko                  0.477   ftop/cp/td<5>
                                                       ftop/cp/td_4
    SLICE_X44Y170.BY     net (fanout=2)        0.333   ftop/cp/td<4>
    SLICE_X44Y170.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<36>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem37.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.681ns (0.348ns logic, 0.333ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_3 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (0.394 - 0.319)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_3 to ftop/cp/timeServ_nowInCC/dD_OUT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y150.XQ     Tcko                  0.396   ftop/cp/timeServ_nowInCC/sDataSyncIn<3>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_3
    SLICE_X37Y151.BX     net (fanout=1)        0.287   ftop/cp/timeServ_nowInCC/sDataSyncIn<3>
    SLICE_X37Y151.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC_dD_OUT<3>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_cpReqF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.760ns (Levels of Logic = 0)
  Clock Path Skew:      0.090ns (0.331 - 0.241)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_cpReqF/dSyncReg1_1 to ftop/gbe0/dcp_cpReqF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y128.XQ     Tcko                  0.396   ftop/gbe0/dcp_cpReqF/dSyncReg1<1>
                                                       ftop/gbe0/dcp_cpReqF/dSyncReg1_1
    SLICE_X81Y129.BX     net (fanout=1)        0.302   ftop/gbe0/dcp_cpReqF/dSyncReg1<1>
    SLICE_X81Y129.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/dcp_cpReqF/dEnqPtr<1>
                                                       ftop/gbe0/dcp_cpReqF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.760ns (0.458ns logic, 0.302ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.673ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_setRefF/sSyncReg1_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.112ns (0.411 - 0.299)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_setRefF/sSyncReg1_1 to ftop/cp/timeServ_setRefF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y159.XQ     Tcko                  0.396   ftop/cp/timeServ_setRefF/sSyncReg1<1>
                                                       ftop/cp/timeServ_setRefF/sSyncReg1_1
    SLICE_X32Y158.BX     net (fanout=1)        0.287   ftop/cp/timeServ_setRefF/sSyncReg1<1>
    SLICE_X32Y158.CLK    Tckdi       (-Th)    -0.102   ftop/cp/timeServ_setRefF/sDeqPtr<1>
                                                       ftop/cp/timeServ_setRefF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_55 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.459 - 0.368)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_55 to ftop/cp/timeServ_nowInCC/dD_OUT_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y178.XQ     Tcko                  0.417   ftop/cp/timeServ_nowInCC/sDataSyncIn<55>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_55
    SLICE_X39Y179.BX     net (fanout=1)        0.287   ftop/cp/timeServ_nowInCC/sDataSyncIn<55>
    SLICE_X39Y179.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC_dD_OUT<55>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_55
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/timeServ_nowInCC/sDataSyncIn_7 (FF)
  Destination:          ftop/cp/timeServ_nowInCC/dD_OUT_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (0.392 - 0.323)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/timeServ_nowInCC/sDataSyncIn_7 to ftop/cp/timeServ_nowInCC/dD_OUT_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y153.XQ     Tcko                  0.396   ftop/cp/timeServ_nowInCC/sDataSyncIn<7>
                                                       ftop/cp/timeServ_nowInCC/sDataSyncIn_7
    SLICE_X37Y152.BX     net (fanout=1)        0.287   ftop/cp/timeServ_nowInCC/sDataSyncIn<7>
    SLICE_X37Y152.CLK    Tckdi       (-Th)    -0.062   ftop/cp/timeServ_nowInCC_dD_OUT<7>
                                                       ftop/cp/timeServ_nowInCC/dD_OUT_7
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: adc_sclk_OBUF/SR
  Logical resource: ftop/iqadc/adcCore_spiI_cd/cntr_2/SR
  Location pin: SLICE_X26Y62.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: adc_sclk_OBUF/SR
  Logical resource: ftop/iqadc/adcCore_spiI_cd/cntr_2/SR
  Location pin: SLICE_X26Y62.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr1<2>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr1_2/SR
  Location pin: SLICE_X28Y157.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/dGDeqPtr1<2>/SR
  Logical resource: ftop/cp/timeServ_setRefF/dGDeqPtr1_2/SR
  Location pin: SLICE_X28Y157.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/sSyncReg1_1/SR
  Location pin: SLICE_X76Y86.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/sSyncReg1_1/SR
  Location pin: SLICE_X76Y86.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/sSyncReg1_0/SR
  Location pin: SLICE_X76Y86.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/sSyncReg1_0/SR
  Location pin: SLICE_X76Y86.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/sSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/sSyncReg1_2/SR
  Location pin: SLICE_X78Y95.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespF/sSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpRespF/sSyncReg1_2/SR
  Location pin: SLICE_X78Y95.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_21/SR
  Location pin: SLICE_X34Y158.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_21/SR
  Location pin: SLICE_X34Y158.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_20/SR
  Location pin: SLICE_X34Y158.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_20/SR
  Location pin: SLICE_X34Y158.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<15>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_15/SR
  Location pin: SLICE_X36Y157.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<15>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_15/SR
  Location pin: SLICE_X36Y157.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<15>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_14/SR
  Location pin: SLICE_X36Y157.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<15>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_14/SR
  Location pin: SLICE_X36Y157.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<25>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_25/SR
  Location pin: SLICE_X36Y162.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<25>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_25/SR
  Location pin: SLICE_X36Y162.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|     16.051ns|            0|         1237|            2|      2021858|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|     16.051ns|          N/A|         1237|            0|      2021858|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    8.240|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   12.427|         |    3.452|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.051|         |         |         |
sys0_clkp      |   16.051|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   16.051|         |         |         |
sys0_clkp      |   16.051|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2036  Score: 3604781  (Setup/Max: 3579910, Hold: 24871)

Constraints cover 2193003 paths, 0 nets, and 28549 connections

Design statistics:
   Minimum period:  16.051ns{1}   (Maximum frequency:  62.301MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun  8 11:17:09 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 580 MB



