NAME full_adder
INPUTS 3
NETS 3
OUTPUTS 2

GATES

XOR2 U0 I0, I1, N0
XOR2 U1 N0, I2, O0
AND2 U2 N0, I2, N1
AND2 U3 I0, I1, N2
OR2 U4 N1, N2, O1