Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Mega\Documents\CS\TLoB\quartus_example\unsaved.qsys --block-symbol-file --output-directory=D:\Mega\Documents\CS\TLoB\quartus_example\unsaved --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus_example/unsaved.qsys
Progress: Reading input file
Progress: Adding SOmeName_0 [SOmeName 1.0]
Progress: Parameterizing module SOmeName_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Mega\Documents\CS\TLoB\quartus_example\unsaved.qsys --synthesis=VERILOG --output-directory=D:\Mega\Documents\CS\TLoB\quartus_example\unsaved\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus_example/unsaved.qsys
Progress: Reading input file
Progress: Adding SOmeName_0 [SOmeName 1.0]
Progress: Parameterizing module SOmeName_0
Progress: Adding clk_0 [clock_source 21.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved: Generating unsaved "unsaved" for QUARTUS_SYNTH
Info: SOmeName_0: "unsaved" instantiated SOmeName "SOmeName_0"
Info: rst_controller: "unsaved" instantiated altera_reset_controller "rst_controller"
Info: unsaved: Done "unsaved" with 3 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
