

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Thu Dec 24 21:51:31 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_memory_porting_and_ii
* Solution:       test1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 5.027 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       79|       79| 1.053 us | 1.053 us |   79|   79|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- I_LOOP     |       78|       78|        26|          -|          -|     3|    no    |
        | + J_LOOP    |       24|       24|         8|          -|          -|     3|    no    |
        |  ++ K_LOOP  |        6|        6|         2|          -|          -|     3|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      3|        0|      172|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        6|      -|      276|      250|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       60|    -|
|Register             |        -|      -|       60|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        6|      3|      336|      482|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+
    |matrixmul_AXILiteS_s_axi_U  |matrixmul_AXILiteS_s_axi  |        6|      0|  276|  250|    0|
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+
    |Total                       |                          |        6|      0|  276|  250|    0|
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln123_fu_269_p2     |     *    |      3|  0|  20|          32|          32|
    |add_ln123_1_fu_242_p2   |     +    |      0|  0|  10|           5|           5|
    |add_ln123_fu_214_p2     |     +    |      0|  0|   6|           5|           5|
    |add_ln125_fu_188_p2     |     +    |      0|  0|   6|           5|           5|
    |i_fu_144_p2             |     +    |      0|  0|   3|           2|           1|
    |j_fu_178_p2             |     +    |      0|  0|   3|           2|           1|
    |k_fu_204_p2             |     +    |      0|  0|   3|           2|           1|
    |res_d0                  |     +    |      0|  0|  32|          32|          32|
    |sub_ln123_1_fu_236_p2   |     -    |      0|  0|  10|           5|           5|
    |sub_ln123_fu_166_p2     |     -    |      0|  0|   6|           5|           5|
    |icmp_ln113_fu_138_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln115_fu_172_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln119_fu_198_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln121_fu_255_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln124_fu_282_p2    |   icmp   |      0|  0|   9|           2|           3|
    |select_ln121_fu_261_p3  |  select  |      0|  0|  32|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      3|  0| 172|         106|         103|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |i_0_reg_104  |   9|          2|    2|          4|
    |j_0_reg_115  |   9|          2|    2|          4|
    |k_0_reg_126  |   9|          2|    2|          4|
    +-------------+----+-----------+-----+-----------+
    |Total        |  60|         12|    7|         18|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   5|   0|    5|          0|
    |i_0_reg_104         |   2|   0|    2|          0|
    |i_reg_302           |   2|   0|    2|          0|
    |j_0_reg_115         |   2|   0|    2|          0|
    |j_reg_316           |   2|   0|    2|          0|
    |k_0_reg_126         |   2|   0|    2|          0|
    |k_reg_334           |   2|   0|    2|          0|
    |res_addr_reg_326    |   4|   0|    4|          0|
    |sub_ln123_reg_307   |   5|   0|    5|          0|
    |temp_1_fu_62        |  32|   0|   32|          0|
    |zext_ln125_reg_321  |   2|   0|    5|          3|
    +--------------------+----+----+-----+-----------+
    |Total               |  60|   0|   63|          3|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |    8|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |    8|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|interrupt               | out |    1| ap_ctrl_hs |   matrixmul  | return value |
+------------------------+-----+-----+------------+--------------+--------------+

