* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Nov 17 2024 15:38:57

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T05.dev  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\netlist\oadb-MAIN  --package  SG48  --outdir  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\placer\MAIN_pl.sdc  --dst_sdc_file  C:/Users/Michal/Documents/Magisterka/Magisterka dokumenty wyjsciowe/FPGA/PROGRAM/CONTROL_FPGA_QSW_DC_DC_10KW_FPGA_VHDL/ICE40UP5K_PROGRAM_Implmnt\pr_1\sbt\outputs\packer\MAIN_pk.sdc  --devicename  iCE40UP5K  

***** Device Info *****
Chip: iCE40UP5K
Package: SG48
Size: 24 X 30

***** Design Utilization Info *****
Design: MAIN
Used Logic Cell: 1448/5280
Used Logic Tile: 314/660
Used IO Cell:    16/96
Used Bram Cell For iCE40: 0/30
Used PLL For iCE40: 1/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: delay_tr_input_c_g
Clock Source: delay_tr_input_ibuf_gb_io_gb_input 
Clock Driver: delay_tr_input_ibuf_gb_io_gb (ICE_GB)
Driver Position: (19, 31, 0)
Fanout to FF: 2
Fanout to Tile: 2

Clock Domain: delay_hc_input_c_g
Clock Source: delay_hc_input_ibuf_gb_io_gb_input 
Clock Driver: delay_hc_input_ibuf_gb_io_gb (ICE_GB)
Driver Position: (6, 0, 1)
Fanout to FF: 2
Fanout to Tile: 1

Clock Domain: clock_output_0
Clock Source: GB_BUFFER_clk_12mhz_THRU_CO GB_BUFFER_red_c_g_THRU_CO GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 GNDG0 
Clock Driver: pll_inst.ICE40_MAIN_PROGRAM_100MHZ_pll_inst (SB_PLL40_CORE)
Driver Position: (12, 31, 1)
Fanout to FF: 621
Fanout to Tile: 164


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
31|                                                     
30|   2 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 2 1 0 0 0 0 0 0   
29|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
28|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
27|   0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0   
26|   0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0   
25|   0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0   
24|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0   
23|   1 0 0 0 0 0 0 0 0 0 1 1 1 0 1 6 7 8 0 0 0 0 0 0   
22|   1 0 0 0 0 0 0 0 0 0 0 1 1 1 3 6 8 8 0 0 0 0 0 0   
21|   0 0 0 0 0 0 0 3 8 2 1 5 3 8 2 6 8 2 0 0 0 0 0 0   
20|   0 0 0 1 5 0 5 8 8 7 3 6 7 8 4 4 8 2 0 0 0 0 0 0   
19|   0 0 2 1 6 0 2 8 8 8 8 8 8 8 3 1 4 1 0 1 0 0 0 0   
18|   5 0 8 4 7 0 5 8 8 8 8 6 8 8 1 4 7 8 0 1 0 0 0 0   
17|   8 4 1 4 8 0 4 8 8 6 8 8 8 7 3 6 7 8 0 0 1 0 0 0   
16|   8 8 7 6 8 0 3 6 3 5 8 8 8 8 3 8 8 8 0 3 0 0 0 0   
15|   4 8 8 5 8 0 1 2 5 6 7 8 8 8 3 8 8 4 0 1 0 0 0 0   
14|   0 7 8 3 2 0 0 2 2 4 8 8 8 8 3 8 8 7 0 3 1 0 0 0   
13|   0 8 0 8 1 0 5 1 1 1 8 8 7 1 3 5 6 6 0 4 1 0 0 0   
12|   1 8 0 1 0 0 8 6 4 6 8 5 6 0 1 4 8 8 0 3 1 0 0 0   
11|   1 0 0 0 1 0 8 8 4 5 8 7 6 2 4 6 8 8 0 2 1 0 0 0   
10|   0 0 0 1 3 0 8 8 7 6 8 8 5 2 3 8 8 8 0 3 1 0 0 0   
 9|   0 0 0 0 1 0 2 8 6 5 8 8 3 5 6 5 3 3 0 8 0 0 0 0   
 8|   2 2 0 0 1 0 7 7 3 7 5 8 2 2 7 8 4 3 0 1 0 0 0 0   
 7|   1 3 1 0 0 0 7 2 6 4 8 7 3 1 8 8 5 2 0 3 0 0 0 0   
 6|   6 5 1 0 0 0 2 4 4 5 8 3 1 1 8 8 4 2 0 1 0 1 0 0   
 5|   4 1 0 0 0 0 2 1 3 3 8 1 1 2 8 2 2 1 0 0 0 0 0 0   
 4|   1 0 0 0 0 0 1 0 0 1 0 1 3 2 3 4 1 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 2 1 1 4 1 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 1 1 3 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 4.61

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     2  0  0  0  0  0  0  0  1  0  0  1  0  0  0  0  2  1  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  4  2  0  0  0  0  0  0  0    
23|     4  0  0  0  0  0  0  0  0  0  1  1  2  0  3  9 22 16  0  0  0  0  0  0    
22|     3  0  0  0  0  0  0  0  0  0  0  2  4  4  7  9 24 20  0  0  0  0  0  0    
21|     0  0  0  0  0  0  0  8 17  6  4 19  5 16  6  9 24  5  0  0  0  0  0  0    
20|     0  0  0  2  5  0  8 19 17 17 12 12 14 16 16 16 23  5  0  0  0  0  0  0    
19|     0  0  5  1  6  0  6 17 17 19 10 18 16 16 10  3 10  3  0  1  0  0  0  0    
18|     5  0 17 13 21  0  5 17 16 19  9 11 16 16  1  7 15 15  0  3  0  0  0  0    
17|     9 13  4 11 24  0  4 17 18 15  9 19 16 13  7 13 15 23  0  0  1  0  0  0    
16|    16 19 21 18 24  0  3 12  7 10 10 17 12 18  8 17 17 24  0  7  0  0  0  0    
15|     8 23 16 15 23  0  1  6 14 15 15 16  8 18  7 17 17  9  0  3  0  0  0  0    
14|     0 12 11  7  8  0  0  6  6  9 17 16 12 17  5 17 18 13  0  9  4  0  0  0    
13|     0 17  0 24  1  0 11  1  3  4 17 16 10  1  5 11 13 12  0  9  3  0  0  0    
12|     2 16  0  1  0  0 18 13  9 13 18  7  9  0  3  9 17 18  0  7  3  0  0  0    
11|     1  0  0  0  1  0 18 17  9 11 15 15 11  1  9 16 17 18  0  5  3  0  0  0    
10|     0  0  0  3  3  0 17 17 15  8 23 17 11  5  7 20 17 17  0  6  3  0  0  0    
 9|     0  0  0  0  1  0  5 17 13  9 24 17  7 12 14  9  7  6  0 21  0  0  0  0    
 8|     6  6  0  0  3  0 22 18  7 11 11 18  5  7 15 15  9  7  0  3  0  0  0  0    
 7|     4  8  2  0  0  0 20  5 13  9 15 18  9  1 17 23 11  3  0  5  0  0  0  0    
 6|    13 13  4  0  0  0  5  9  9 11 23  9  3  2 17 24  9  5  0  3  0  0  0  0    
 5|     5  3  0  0  0  0  5  3  7  7 24  3  4  6 18  4  6  1  0  0  0  0  0  0    
 4|     4  0  0  0  0  0  3  0  0  1  0  4 11  6  9  6  1  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  4  4  4  9  4  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  4  4  8  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 10.31

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
31|                                                                               
30|     4  0  0  0  0  0  0  0  1  0  0  1  0  0  0  0  2  1  0  0  0  0  0  0    
29|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
28|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
27|     0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0    
26|     0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0    
25|     0  0  0  0  0  0  0  0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0    
24|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  4  2  0  0  0  0  0  0  0    
23|     4  0  0  0  0  0  0  0  0  0  1  1  2  0  3 24 22 22  0  0  0  0  0  0    
22|     3  0  0  0  0  0  0  0  0  0  0  2  4  4 12 24 24 23  0  0  0  0  0  0    
21|     0  0  0  0  0  0  0 12 24  8  4 19  5 16  6 24 24  8  0  0  0  0  0  0    
20|     0  0  0  2  5  0 10 25 24 24 12 16 14 16 16 16 23  8  0  0  0  0  0  0    
19|     0  0  6  1  6  0  8 24 24 30 16 24 16 16 10  3 16  3  0  1  0  0  0  0    
18|     5  0 24 13 21  0  5 24 21 28 16 15 16 16  1 14 25 15  0  3  0  0  0  0    
17|     9 15  4 12 24  0  4 23 32 20 16 24 17 15  7 18 21 23  0  0  1  0  0  0    
16|    18 24 26 22 24  0  3 18  9 20 16 17 13 24  9 24 24 24  0  9  0  0  0  0    
15|     8 23 17 18 23  0  1  8 19 22 21 16  8 24  8 24 24 14  0  3  0  0  0  0    
14|     0 13 32  7  8  0  0  8  8 15 24 16 13 23  5 24 25 23  0 10  4  0  0  0    
13|     0 17  0 24  1  0 13  1  3  4 24 17 13  1  6 17 18 14  0 12  3  0  0  0    
12|     2 16  0  1  0  0 24 18 14 21 25 11 11  0  3 12 24 24  0  9  3  0  0  0    
11|     1  0  0  0  1  0 24 24 14 18 15 21 20  2 12 20 24 24  0  6  3  0  0  0    
10|     0  0  0  3  6  0 23 24 21 16 23 24 19  6 11 28 24 23  0  7  3  0  0  0    
 9|     0  0  0  0  1  0  5 24 18 17 24 24  9 14 21 17 11 10  0 26  0  0  0  0    
 8|     6  6  0  0  3  0 23 23  9 23 19 25  6  7 21 15 14  9  0  3  0  0  0  0    
 7|     4 11  2  0  0  0 24  6 18 14 15 26 10  1 24 23 15  4  0  9  0  0  0  0    
 6|    23 18  4  0  0  0  6 12 12 17 23 10  3  2 24 24 13  6  0  3  0  0  0  0    
 5|     7  3  0  0  0  0  6  3  9  9 24  3  4  8 25  6  6  1  0  0  0  0  0  0    
 4|     4  0  0  0  0  0  3  0  0  1  0  4 12  6  9  6  1  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  5  4  4 11  4  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  4  4 12  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 13.13

***** Run Time Info *****
Run Time:  0
