

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Fri Nov  7 23:28:33 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        dft.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1048596|  1048596|  10.486 ms|  10.486 ms|  1048597|  1048597|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
        |                                                        |                                              |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                   |
        |                        Instance                        |                    Module                    |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                     |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
        |grp_dft_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_16_2_fu_62  |dft_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_16_2  |  1048594|  1048594|  10.486 ms|  10.486 ms|  1048576|  1048576|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|   20|    2177|   3198|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    110|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|   20|    2181|   3308|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    9|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_16_2_fu_62  |dft_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_16_2  |        4|  20|  2177|  3198|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |Total                                                   |                                              |        4|  20|  2177|  3198|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  20|          4|    1|          4|
    |imag_op_address0  |   9|          2|   10|         20|
    |imag_op_ce0       |   9|          2|    1|          2|
    |imag_op_ce1       |   9|          2|    1|          2|
    |imag_op_d0        |   9|          2|   32|         64|
    |imag_op_we0       |   9|          2|    1|          2|
    |real_op_address0  |   9|          2|   10|         20|
    |real_op_ce0       |   9|          2|    1|          2|
    |real_op_ce1       |   9|          2|    1|          2|
    |real_op_d0        |   9|          2|   32|         64|
    |real_op_we0       |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 110|         24|   91|        184|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                            |  3|   0|    3|          0|
    |grp_dft_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_16_2_fu_62_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                |  4|   0|    4|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_sample_address0  |  out|   10|   ap_memory|   real_sample|         array|
|real_sample_ce0       |  out|    1|   ap_memory|   real_sample|         array|
|real_sample_q0        |   in|   32|   ap_memory|   real_sample|         array|
|imag_sample_address0  |  out|   10|   ap_memory|   imag_sample|         array|
|imag_sample_ce0       |  out|    1|   ap_memory|   imag_sample|         array|
|imag_sample_q0        |   in|   32|   ap_memory|   imag_sample|         array|
|real_op_address0      |  out|   10|   ap_memory|       real_op|         array|
|real_op_ce0           |  out|    1|   ap_memory|       real_op|         array|
|real_op_we0           |  out|    1|   ap_memory|       real_op|         array|
|real_op_d0            |  out|   32|   ap_memory|       real_op|         array|
|real_op_address1      |  out|   10|   ap_memory|       real_op|         array|
|real_op_ce1           |  out|    1|   ap_memory|       real_op|         array|
|real_op_q1            |   in|   32|   ap_memory|       real_op|         array|
|imag_op_address0      |  out|   10|   ap_memory|       imag_op|         array|
|imag_op_ce0           |  out|    1|   ap_memory|       imag_op|         array|
|imag_op_we0           |  out|    1|   ap_memory|       imag_op|         array|
|imag_op_d0            |  out|   32|   ap_memory|       imag_op|         array|
|imag_op_address1      |  out|   10|   ap_memory|       imag_op|         array|
|imag_op_ce1           |  out|    1|   ap_memory|       imag_op|         array|
|imag_op_q1            |   in|   32|   ap_memory|       imag_op|         array|
+----------------------+-----+-----+------------+--------------+--------------+

