Protel Design System Design Rule Check
PCB File : C:\Users\LE TUAN THANH\Downloads\tai lieu\ÐHBK\Nãm 4\233\Project\PCB\PCB_DOAN2\PCB1.PcbDoc
Date     : 06/07/2024
Time     : 2:51:55 SA

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=7.874mil) (All),(All)
   Violation between Clearance Constraint: (5mil < 7.874mil) Between Polygon Region (155 hole(s)) Top Layer And Track (0mil,3150mil)(0mil,3330mil) on Top Layer 
   Violation between Clearance Constraint: (5mil < 7.874mil) Between Polygon Region (155 hole(s)) Top Layer And Track (-250mil,0mil)(-10mil,0mil) on Top Layer 
   Violation between Clearance Constraint: (5mil < 7.874mil) Between Polygon Region (155 hole(s)) Top Layer And Track (-250mil,3140mil)(-10mil,3140mil) on Top Layer 
   Violation between Clearance Constraint: (5mil < 7.874mil) Between Polygon Region (155 hole(s)) Top Layer And Track (3620mil,3150mil)(3620mil,3330mil) on Top Layer 
Rule Violations :4

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=7.874mil) (Max=7.874mil) (Preferred=7.874mil) (All)
   Violation between Width Constraint: Track (0mil,3150mil)(0mil,3330mil) on Top Layer Actual Width = 10mil, Target Width = 7.874mil
   Violation between Width Constraint: Track (0mil,3320mil)(1673.034mil,3320mil) on Top Layer Actual Width = 10mil, Target Width = 7.874mil
   Violation between Width Constraint: Track (0mil,3320mil)(60mil,3300mil) on Top Layer Actual Width = 10mil, Target Width = 7.874mil
   Violation between Width Constraint: Track (0mil,3320mil)(60mil,3340mil) on Top Layer Actual Width = 10mil, Target Width = 7.874mil
   Violation between Width Constraint: Track (1914.966mil,3320mil)(3620mil,3320mil) on Top Layer Actual Width = 10mil, Target Width = 7.874mil
   Violation between Width Constraint: Track (-240mil,0mil)(-220mil,60mil) on Top Layer Actual Width = 10mil, Target Width = 7.874mil
   Violation between Width Constraint: Track (-240mil,0mil)(-240mil,1428.035mil) on Top Layer Actual Width = 10mil, Target Width = 7.874mil
   Violation between Width Constraint: Track (-240mil,1679.964mil)(-240mil,3140mil) on Top Layer Actual Width = 10mil, Target Width = 7.874mil
   Violation between Width Constraint: Track (-240mil,3140mil)(-220mil,3080mil) on Top Layer Actual Width = 10mil, Target Width = 7.874mil
   Violation between Width Constraint: Track (-250mil,0mil)(-10mil,0mil) on Top Layer Actual Width = 10mil, Target Width = 7.874mil
   Violation between Width Constraint: Track (-250mil,3140mil)(-10mil,3140mil) on Top Layer Actual Width = 10mil, Target Width = 7.874mil
   Violation between Width Constraint: Track (-260mil,3080mil)(-240mil,3140mil) on Top Layer Actual Width = 10mil, Target Width = 7.874mil
   Violation between Width Constraint: Track (-260mil,60mil)(-240mil,0mil) on Top Layer Actual Width = 10mil, Target Width = 7.874mil
   Violation between Width Constraint: Track (3560mil,3300mil)(3620mil,3320mil) on Top Layer Actual Width = 10mil, Target Width = 7.874mil
   Violation between Width Constraint: Track (3560mil,3340mil)(3620mil,3320mil) on Top Layer Actual Width = 10mil, Target Width = 7.874mil
   Violation between Width Constraint: Track (3620mil,3150mil)(3620mil,3330mil) on Top Layer Actual Width = 10mil, Target Width = 7.874mil
Rule Violations :16

Processing Rule : Width Constraint (Min=11.811mil) (Max=39.37mil) (Preferred=27.559mil) (InNetClass('Power'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U2-37(2358.268mil,2196.339mil) on Top Layer And Pad U2-38(2338.583mil,2196.339mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U2-38(2338.583mil,2196.339mil) on Top Layer And Pad U2-39(2318.898mil,2196.339mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U2-40(2299.213mil,2196.339mil) on Top Layer And Pad U2-41(2279.527mil,2196.339mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U2-41(2279.527mil,2196.339mil) on Top Layer And Pad U2-42(2259.843mil,2196.339mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U2-43(2240.157mil,2196.339mil) on Top Layer And Pad U2-44(2220.472mil,2196.339mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U2-44(2220.472mil,2196.339mil) on Top Layer And Pad U2-45(2200.787mil,2196.339mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U2-46(2181.102mil,2196.339mil) on Top Layer And Pad U2-47(2161.417mil,2196.339mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad U2-47(2161.417mil,2196.339mil) on Top Layer And Pad U2-48(2141.732mil,2196.339mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
Rule Violations :8

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.536mil < 10mil) Between Arc (3332mil,2489.075mil) on Top Overlay And Pad USB1-5(3331.843mil,2560.512mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.536mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.62mil < 10mil) Between Pad AMS1-1(2265.827mil,1435.551mil) on Top Layer And Text "C7" (2164.777mil,1431.699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.619mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad AMS1-1(2265.827mil,1435.551mil) on Top Layer And Track (2324.882mil,1213.11mil)(2324.882mil,1476.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.015mil < 10mil) Between Pad AMS1-2(2265.827mil,1345mil) on Top Layer And Text "C7" (2164.777mil,1431.699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.015mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad AMS1-2(2265.827mil,1345mil) on Top Layer And Track (2324.882mil,1213.11mil)(2324.882mil,1476.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad AMS1-3(2265.827mil,1254.449mil) on Top Layer And Track (2324.882mil,1213.11mil)(2324.882mil,1476.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad AMS1-4(2494.173mil,1345mil) on Top Layer And Track (2435.118mil,1213.11mil)(2435.118mil,1476.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT1-1(1607.795mil,2245mil) on Top Layer And Track (1581mil,2172mil)(1581mil,2217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT1-1(1607.795mil,2245mil) on Top Layer And Track (1581mil,2273mil)(1581mil,2318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT1-2(1332.205mil,2245mil) on Top Layer And Track (1359mil,2172mil)(1359mil,2217mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT1-2(1332.205mil,2245mil) on Top Layer And Track (1359mil,2273mil)(1359mil,2318mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT2-1(1340mil,1230mil) on Top Layer And Track (1267mil,1256.795mil)(1312mil,1256.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT2-1(1340mil,1230mil) on Top Layer And Track (1368mil,1256.795mil)(1413mil,1256.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT2-2(1340mil,1505.591mil) on Top Layer And Track (1267mil,1478.795mil)(1312mil,1478.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT2-2(1340mil,1505.591mil) on Top Layer And Track (1368mil,1478.795mil)(1413mil,1478.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT3-1(1555mil,1229.409mil) on Top Layer And Track (1482mil,1256.205mil)(1527mil,1256.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT3-1(1555mil,1229.409mil) on Top Layer And Track (1583mil,1256.205mil)(1628mil,1256.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT3-2(1555mil,1505mil) on Top Layer And Track (1482mil,1478.205mil)(1527mil,1478.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.656mil < 10mil) Between Pad BT3-2(1555mil,1505mil) on Top Layer And Track (1583mil,1478.205mil)(1628mil,1478.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C10-1(2860mil,1699.528mil) on Top Layer And Track (2837mil,1616mil)(2837mil,1723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C10-1(2860mil,1699.528mil) on Top Layer And Track (2837mil,1723mil)(2883mil,1723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C10-1(2860mil,1699.528mil) on Top Layer And Track (2844mil,1666mil)(2844mil,1674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C10-1(2860mil,1699.528mil) on Top Layer And Track (2876mil,1666mil)(2876mil,1674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C10-1(2860mil,1699.528mil) on Top Layer And Track (2883mil,1616mil)(2883mil,1723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C10-2(2860mil,1640.472mil) on Top Layer And Track (2837mil,1616mil)(2837mil,1723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C10-2(2860mil,1640.472mil) on Top Layer And Track (2837mil,1616mil)(2883mil,1616mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C10-2(2860mil,1640.472mil) on Top Layer And Track (2844mil,1666mil)(2844mil,1674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C10-2(2860mil,1640.472mil) on Top Layer And Track (2876mil,1666mil)(2876mil,1674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C10-2(2860mil,1640.472mil) on Top Layer And Track (2883mil,1616mil)(2883mil,1723mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C1-1(1445.472mil,2090mil) on Top Layer And Track (1422mil,2067mil)(1422mil,2113mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C1-1(1445.472mil,2090mil) on Top Layer And Track (1422mil,2067mil)(1529mil,2067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C1-1(1445.472mil,2090mil) on Top Layer And Track (1422mil,2113mil)(1529mil,2113mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C1-1(1445.472mil,2090mil) on Top Layer And Track (1471mil,2074mil)(1479mil,2074mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C1-1(1445.472mil,2090mil) on Top Layer And Track (1471mil,2106mil)(1479mil,2106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C11-1(2700.945mil,1815mil) on Top Layer And Track (2677.472mil,1792mil)(2677.472mil,1838mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C11-1(2700.945mil,1815mil) on Top Layer And Track (2677.472mil,1792mil)(2784.472mil,1792mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C11-1(2700.945mil,1815mil) on Top Layer And Track (2677.472mil,1838mil)(2784.472mil,1838mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C11-1(2700.945mil,1815mil) on Top Layer And Track (2726.472mil,1799mil)(2734.472mil,1799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C11-1(2700.945mil,1815mil) on Top Layer And Track (2726.472mil,1831mil)(2734.472mil,1831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C11-2(2760mil,1815mil) on Top Layer And Track (2677.472mil,1792mil)(2784.472mil,1792mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C11-2(2760mil,1815mil) on Top Layer And Track (2677.472mil,1838mil)(2784.472mil,1838mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C11-2(2760mil,1815mil) on Top Layer And Track (2726.472mil,1799mil)(2734.472mil,1799mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C11-2(2760mil,1815mil) on Top Layer And Track (2726.472mil,1831mil)(2734.472mil,1831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C11-2(2760mil,1815mil) on Top Layer And Track (2784.472mil,1792mil)(2784.472mil,1838mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C1-2(1504.528mil,2090mil) on Top Layer And Track (1422mil,2067mil)(1529mil,2067mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C1-2(1504.528mil,2090mil) on Top Layer And Track (1422mil,2113mil)(1529mil,2113mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C1-2(1504.528mil,2090mil) on Top Layer And Track (1471mil,2074mil)(1479mil,2074mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C1-2(1504.528mil,2090mil) on Top Layer And Track (1471mil,2106mil)(1479mil,2106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C1-2(1504.528mil,2090mil) on Top Layer And Track (1529mil,2067mil)(1529mil,2113mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C12-1(2700.945mil,1905mil) on Top Layer And Track (2677.472mil,1882mil)(2677.472mil,1928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C12-1(2700.945mil,1905mil) on Top Layer And Track (2677.472mil,1882mil)(2784.472mil,1882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C12-1(2700.945mil,1905mil) on Top Layer And Track (2677.472mil,1928mil)(2784.472mil,1928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C12-1(2700.945mil,1905mil) on Top Layer And Track (2726.472mil,1889mil)(2734.472mil,1889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C12-1(2700.945mil,1905mil) on Top Layer And Track (2726.472mil,1921mil)(2734.472mil,1921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C12-2(2760mil,1905mil) on Top Layer And Track (2677.472mil,1882mil)(2784.472mil,1882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C12-2(2760mil,1905mil) on Top Layer And Track (2677.472mil,1928mil)(2784.472mil,1928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C12-2(2760mil,1905mil) on Top Layer And Track (2726.472mil,1889mil)(2734.472mil,1889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C12-2(2760mil,1905mil) on Top Layer And Track (2726.472mil,1921mil)(2734.472mil,1921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C12-2(2760mil,1905mil) on Top Layer And Track (2784.472mil,1882mil)(2784.472mil,1928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C13-1(795mil,1820mil) on Top Layer And Track (711.472mil,1797mil)(818.472mil,1797mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C13-1(795mil,1820mil) on Top Layer And Track (711.472mil,1843mil)(818.472mil,1843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C13-1(795mil,1820mil) on Top Layer And Track (761.472mil,1804mil)(769.472mil,1804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C13-1(795mil,1820mil) on Top Layer And Track (761.472mil,1836mil)(769.472mil,1836mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C13-1(795mil,1820mil) on Top Layer And Track (818.472mil,1797mil)(818.472mil,1843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C14-1(794.528mil,1905mil) on Top Layer And Track (711mil,1882mil)(818mil,1882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C14-1(794.528mil,1905mil) on Top Layer And Track (711mil,1928mil)(818mil,1928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C14-1(794.528mil,1905mil) on Top Layer And Track (761mil,1889mil)(769mil,1889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C14-1(794.528mil,1905mil) on Top Layer And Track (761mil,1921mil)(769mil,1921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C14-1(794.528mil,1905mil) on Top Layer And Track (818mil,1882mil)(818mil,1928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C14-2(735.472mil,1905mil) on Top Layer And Track (711mil,1882mil)(711mil,1928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C14-2(735.472mil,1905mil) on Top Layer And Track (711mil,1882mil)(818mil,1882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C14-2(735.472mil,1905mil) on Top Layer And Track (711mil,1928mil)(818mil,1928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C14-2(735.472mil,1905mil) on Top Layer And Track (761mil,1889mil)(769mil,1889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C14-2(735.472mil,1905mil) on Top Layer And Track (761mil,1921mil)(769mil,1921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C15-1(1894.803mil,2255mil) on Top Layer And Track (1848.409mil,2228mil)(1866.409mil,2228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C15-1(1894.803mil,2255mil) on Top Layer And Track (1848.409mil,2282mil)(1866.409mil,2282mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C15-1(1894.803mil,2255mil) on Top Layer And Track (1872.016mil,2219.866mil)(1926.575mil,2219.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C15-1(1894.803mil,2255mil) on Top Layer And Track (1872.016mil,2289.866mil)(1926.575mil,2289.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C15-1(1894.803mil,2255mil) on Top Layer And Track (1926.575mil,2219.866mil)(1926.575mil,2289.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C15-2(1820mil,2255mil) on Top Layer And Track (1788.575mil,2219.866mil)(1788.575mil,2289.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C15-2(1820mil,2255mil) on Top Layer And Track (1788.575mil,2219.866mil)(1841.504mil,2219.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C15-2(1820mil,2255mil) on Top Layer And Track (1788.575mil,2289.866mil)(1841.504mil,2289.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C15-2(1820mil,2255mil) on Top Layer And Track (1848.409mil,2228mil)(1866.409mil,2228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C15-2(1820mil,2255mil) on Top Layer And Track (1848.409mil,2282mil)(1866.409mil,2282mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C16-1(2770mil,2704.528mil) on Top Layer And Track (2747mil,2621mil)(2747mil,2728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C16-1(2770mil,2704.528mil) on Top Layer And Track (2747mil,2728mil)(2793mil,2728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C16-1(2770mil,2704.528mil) on Top Layer And Track (2754mil,2671mil)(2754mil,2679mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C16-1(2770mil,2704.528mil) on Top Layer And Track (2786mil,2671mil)(2786mil,2679mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C16-1(2770mil,2704.528mil) on Top Layer And Track (2793mil,2621mil)(2793mil,2728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C16-2(2770mil,2645.472mil) on Top Layer And Track (2747mil,2621mil)(2747mil,2728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C16-2(2770mil,2645.472mil) on Top Layer And Track (2747mil,2621mil)(2793mil,2621mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C16-2(2770mil,2645.472mil) on Top Layer And Track (2754mil,2671mil)(2754mil,2679mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C16-2(2770mil,2645.472mil) on Top Layer And Track (2786mil,2671mil)(2786mil,2679mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C16-2(2770mil,2645.472mil) on Top Layer And Track (2793mil,2621mil)(2793mil,2728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C17-1(1892.228mil,1805.134mil) on Top Layer And Track (1845.835mil,1778.134mil)(1863.835mil,1778.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C17-1(1892.228mil,1805.134mil) on Top Layer And Track (1845.835mil,1832.134mil)(1863.835mil,1832.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C17-1(1892.228mil,1805.134mil) on Top Layer And Track (1869.441mil,1770mil)(1924mil,1770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C17-1(1892.228mil,1805.134mil) on Top Layer And Track (1869.441mil,1840mil)(1924mil,1840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C17-1(1892.228mil,1805.134mil) on Top Layer And Track (1924mil,1770mil)(1924mil,1840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C17-2(1817.425mil,1805.134mil) on Top Layer And Track (1786mil,1770mil)(1786mil,1840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C17-2(1817.425mil,1805.134mil) on Top Layer And Track (1786mil,1770mil)(1838.929mil,1770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C17-2(1817.425mil,1805.134mil) on Top Layer And Track (1786mil,1840mil)(1838.929mil,1840mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C17-2(1817.425mil,1805.134mil) on Top Layer And Track (1845.835mil,1778.134mil)(1863.835mil,1778.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C17-2(1817.425mil,1805.134mil) on Top Layer And Track (1845.835mil,1832.134mil)(1863.835mil,1832.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C18-1(2060.945mil,2300mil) on Top Layer And Track (2037.472mil,2277mil)(2037.472mil,2323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C18-1(2060.945mil,2300mil) on Top Layer And Track (2037.472mil,2277mil)(2144.472mil,2277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C18-1(2060.945mil,2300mil) on Top Layer And Track (2037.472mil,2323mil)(2144.472mil,2323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C18-1(2060.945mil,2300mil) on Top Layer And Track (2086.472mil,2284mil)(2094.472mil,2284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C18-1(2060.945mil,2300mil) on Top Layer And Track (2086.472mil,2316mil)(2094.472mil,2316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C18-2(2120mil,2300mil) on Top Layer And Track (2037.472mil,2277mil)(2144.472mil,2277mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C18-2(2120mil,2300mil) on Top Layer And Track (2037.472mil,2323mil)(2144.472mil,2323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C18-2(2120mil,2300mil) on Top Layer And Track (2086.472mil,2284mil)(2094.472mil,2284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C18-2(2120mil,2300mil) on Top Layer And Track (2086.472mil,2316mil)(2094.472mil,2316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C18-2(2120mil,2300mil) on Top Layer And Track (2144.472mil,2277mil)(2144.472mil,2323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C19-1(2060.945mil,2380mil) on Top Layer And Track (2037.472mil,2357mil)(2037.472mil,2403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C19-1(2060.945mil,2380mil) on Top Layer And Track (2037.472mil,2357mil)(2144.472mil,2357mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C19-1(2060.945mil,2380mil) on Top Layer And Track (2037.472mil,2403mil)(2144.472mil,2403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C19-1(2060.945mil,2380mil) on Top Layer And Track (2086.472mil,2364mil)(2094.472mil,2364mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C19-1(2060.945mil,2380mil) on Top Layer And Track (2086.472mil,2396mil)(2094.472mil,2396mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C19-2(2120mil,2380mil) on Top Layer And Track (2037.472mil,2357mil)(2144.472mil,2357mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C19-2(2120mil,2380mil) on Top Layer And Track (2037.472mil,2403mil)(2144.472mil,2403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C19-2(2120mil,2380mil) on Top Layer And Track (2086.472mil,2364mil)(2094.472mil,2364mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C19-2(2120mil,2380mil) on Top Layer And Track (2086.472mil,2396mil)(2094.472mil,2396mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C19-2(2120mil,2380mil) on Top Layer And Track (2144.472mil,2357mil)(2144.472mil,2403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C20-1(2590mil,2214.055mil) on Top Layer And Track (2567mil,2130.528mil)(2567mil,2237.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C20-1(2590mil,2214.055mil) on Top Layer And Track (2567mil,2237.528mil)(2613mil,2237.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C20-1(2590mil,2214.055mil) on Top Layer And Track (2574mil,2180.528mil)(2574mil,2188.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C20-1(2590mil,2214.055mil) on Top Layer And Track (2606mil,2180.528mil)(2606mil,2188.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C20-1(2590mil,2214.055mil) on Top Layer And Track (2613mil,2130.528mil)(2613mil,2237.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C20-2(2590mil,2155mil) on Top Layer And Track (2567mil,2130.528mil)(2567mil,2237.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C20-2(2590mil,2155mil) on Top Layer And Track (2567mil,2130.528mil)(2613mil,2130.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C20-2(2590mil,2155mil) on Top Layer And Track (2574mil,2180.528mil)(2574mil,2188.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C20-2(2590mil,2155mil) on Top Layer And Track (2606mil,2180.528mil)(2606mil,2188.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C20-2(2590mil,2155mil) on Top Layer And Track (2613mil,2130.528mil)(2613mil,2237.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C2-1(2000.472mil,1635mil) on Top Layer And Track (1977mil,1612mil)(1977mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C2-1(2000.472mil,1635mil) on Top Layer And Track (1977mil,1612mil)(2084mil,1612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C2-1(2000.472mil,1635mil) on Top Layer And Track (1977mil,1658mil)(2084mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C2-1(2000.472mil,1635mil) on Top Layer And Track (2026mil,1619mil)(2034mil,1619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C2-1(2000.472mil,1635mil) on Top Layer And Track (2026mil,1651mil)(2034mil,1651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C21-1(2535mil,2214.055mil) on Top Layer And Track (2512mil,2130.528mil)(2512mil,2237.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C21-1(2535mil,2214.055mil) on Top Layer And Track (2512mil,2237.528mil)(2558mil,2237.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C21-1(2535mil,2214.055mil) on Top Layer And Track (2519mil,2180.528mil)(2519mil,2188.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C21-1(2535mil,2214.055mil) on Top Layer And Track (2551mil,2180.528mil)(2551mil,2188.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C21-1(2535mil,2214.055mil) on Top Layer And Track (2558mil,2130.528mil)(2558mil,2237.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C21-2(2535mil,2155mil) on Top Layer And Track (2512mil,2130.528mil)(2512mil,2237.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C21-2(2535mil,2155mil) on Top Layer And Track (2512mil,2130.528mil)(2558mil,2130.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C21-2(2535mil,2155mil) on Top Layer And Track (2519mil,2180.528mil)(2519mil,2188.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C21-2(2535mil,2155mil) on Top Layer And Track (2551mil,2180.528mil)(2551mil,2188.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C21-2(2535mil,2155mil) on Top Layer And Track (2558mil,2130.528mil)(2558mil,2237.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C2-2(2059.528mil,1635mil) on Top Layer And Track (1977mil,1612mil)(2084mil,1612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C2-2(2059.528mil,1635mil) on Top Layer And Track (1977mil,1658mil)(2084mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C2-2(2059.528mil,1635mil) on Top Layer And Track (2026mil,1619mil)(2034mil,1619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C2-2(2059.528mil,1635mil) on Top Layer And Track (2026mil,1651mil)(2034mil,1651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C2-2(2059.528mil,1635mil) on Top Layer And Track (2084mil,1612mil)(2084mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C22-1(581.417mil,1820.748mil) on Top Layer And Track (557.945mil,1797.748mil)(557.945mil,1843.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C22-1(581.417mil,1820.748mil) on Top Layer And Track (557.945mil,1797.748mil)(664.945mil,1797.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C22-1(581.417mil,1820.748mil) on Top Layer And Track (557.945mil,1843.748mil)(664.945mil,1843.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C22-1(581.417mil,1820.748mil) on Top Layer And Track (606.945mil,1804.748mil)(614.945mil,1804.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C22-1(581.417mil,1820.748mil) on Top Layer And Track (606.945mil,1836.748mil)(614.945mil,1836.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C22-2(640.472mil,1820.748mil) on Top Layer And Track (557.945mil,1797.748mil)(664.945mil,1797.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C22-2(640.472mil,1820.748mil) on Top Layer And Track (557.945mil,1843.748mil)(664.945mil,1843.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C22-2(640.472mil,1820.748mil) on Top Layer And Track (606.945mil,1804.748mil)(614.945mil,1804.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C22-2(640.472mil,1820.748mil) on Top Layer And Track (606.945mil,1836.748mil)(614.945mil,1836.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C22-2(640.472mil,1820.748mil) on Top Layer And Track (664.945mil,1797.748mil)(664.945mil,1843.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C23-1(580.472mil,1910.748mil) on Top Layer And Track (557mil,1887.748mil)(557mil,1933.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C23-1(580.472mil,1910.748mil) on Top Layer And Track (557mil,1887.748mil)(664mil,1887.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C23-1(580.472mil,1910.748mil) on Top Layer And Track (557mil,1933.748mil)(664mil,1933.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C23-1(580.472mil,1910.748mil) on Top Layer And Track (606mil,1894.748mil)(614mil,1894.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C23-1(580.472mil,1910.748mil) on Top Layer And Track (606mil,1926.748mil)(614mil,1926.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C23-2(639.528mil,1910.748mil) on Top Layer And Track (557mil,1887.748mil)(664mil,1887.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C23-2(639.528mil,1910.748mil) on Top Layer And Track (557mil,1933.748mil)(664mil,1933.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C23-2(639.528mil,1910.748mil) on Top Layer And Track (606mil,1894.748mil)(614mil,1894.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C23-2(639.528mil,1910.748mil) on Top Layer And Track (606mil,1926.748mil)(614mil,1926.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C23-2(639.528mil,1910.748mil) on Top Layer And Track (664mil,1887.748mil)(664mil,1933.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C24-1(2484.528mil,1755mil) on Top Layer And Track (2401mil,1732mil)(2508mil,1732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C24-1(2484.528mil,1755mil) on Top Layer And Track (2401mil,1778mil)(2508mil,1778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C24-1(2484.528mil,1755mil) on Top Layer And Track (2451mil,1739mil)(2459mil,1739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C24-1(2484.528mil,1755mil) on Top Layer And Track (2451mil,1771mil)(2459mil,1771mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C24-1(2484.528mil,1755mil) on Top Layer And Track (2508mil,1732mil)(2508mil,1778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C24-2(2425.472mil,1755mil) on Top Layer And Track (2401mil,1732mil)(2401mil,1778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C24-2(2425.472mil,1755mil) on Top Layer And Track (2401mil,1732mil)(2508mil,1732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C24-2(2425.472mil,1755mil) on Top Layer And Track (2401mil,1778mil)(2508mil,1778mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C24-2(2425.472mil,1755mil) on Top Layer And Track (2451mil,1739mil)(2459mil,1739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C24-2(2425.472mil,1755mil) on Top Layer And Track (2451mil,1771mil)(2459mil,1771mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C25-1(2484.528mil,1655mil) on Top Layer And Track (2401mil,1632mil)(2508mil,1632mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C25-1(2484.528mil,1655mil) on Top Layer And Track (2401mil,1678mil)(2508mil,1678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C25-1(2484.528mil,1655mil) on Top Layer And Track (2451mil,1639mil)(2459mil,1639mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C25-1(2484.528mil,1655mil) on Top Layer And Track (2451mil,1671mil)(2459mil,1671mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C25-1(2484.528mil,1655mil) on Top Layer And Track (2508mil,1632mil)(2508mil,1678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C25-2(2425.472mil,1655mil) on Top Layer And Track (2401mil,1632mil)(2401mil,1678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C25-2(2425.472mil,1655mil) on Top Layer And Track (2401mil,1632mil)(2508mil,1632mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C25-2(2425.472mil,1655mil) on Top Layer And Track (2401mil,1678mil)(2508mil,1678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C25-2(2425.472mil,1655mil) on Top Layer And Track (2451mil,1639mil)(2459mil,1639mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C25-2(2425.472mil,1655mil) on Top Layer And Track (2451mil,1671mil)(2459mil,1671mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C3-1(2065.472mil,1510mil) on Top Layer And Track (2042mil,1487mil)(2042mil,1533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C3-1(2065.472mil,1510mil) on Top Layer And Track (2042mil,1487mil)(2149mil,1487mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C3-1(2065.472mil,1510mil) on Top Layer And Track (2042mil,1533mil)(2149mil,1533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C3-1(2065.472mil,1510mil) on Top Layer And Track (2091mil,1494mil)(2099mil,1494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C3-1(2065.472mil,1510mil) on Top Layer And Track (2091mil,1526mil)(2099mil,1526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C3-2(2124.528mil,1510mil) on Top Layer And Track (2042mil,1487mil)(2149mil,1487mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C3-2(2124.528mil,1510mil) on Top Layer And Track (2042mil,1533mil)(2149mil,1533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C3-2(2124.528mil,1510mil) on Top Layer And Track (2091mil,1494mil)(2099mil,1494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C3-2(2124.528mil,1510mil) on Top Layer And Track (2091mil,1526mil)(2099mil,1526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C3-2(2124.528mil,1510mil) on Top Layer And Track (2149mil,1487mil)(2149mil,1533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C4-1(2100mil,1195mil) on Top Layer And Track (2077mil,1171.528mil)(2077mil,1278.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C4-1(2100mil,1195mil) on Top Layer And Track (2077mil,1171.528mil)(2123mil,1171.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C4-1(2100mil,1195mil) on Top Layer And Track (2084mil,1220.528mil)(2084mil,1228.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C4-1(2100mil,1195mil) on Top Layer And Track (2116mil,1220.528mil)(2116mil,1228.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C4-1(2100mil,1195mil) on Top Layer And Track (2123mil,1171.528mil)(2123mil,1278.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C4-2(2100mil,1254.055mil) on Top Layer And Track (2077mil,1171.528mil)(2077mil,1278.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C4-2(2100mil,1254.055mil) on Top Layer And Track (2077mil,1278.528mil)(2123mil,1278.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C4-2(2100mil,1254.055mil) on Top Layer And Track (2084mil,1220.528mil)(2084mil,1228.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C4-2(2100mil,1254.055mil) on Top Layer And Track (2116mil,1220.528mil)(2116mil,1228.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C4-2(2100mil,1254.055mil) on Top Layer And Track (2123mil,1171.528mil)(2123mil,1278.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C5-1(2010mil,1195.472mil) on Top Layer And Track (1987mil,1172mil)(1987mil,1279mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C5-1(2010mil,1195.472mil) on Top Layer And Track (1987mil,1172mil)(2033mil,1172mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C5-1(2010mil,1195.472mil) on Top Layer And Track (1994mil,1221mil)(1994mil,1229mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C5-1(2010mil,1195.472mil) on Top Layer And Track (2026mil,1221mil)(2026mil,1229mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C5-1(2010mil,1195.472mil) on Top Layer And Track (2033mil,1172mil)(2033mil,1279mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C5-2(2010mil,1254.528mil) on Top Layer And Track (1987mil,1172mil)(1987mil,1279mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C5-2(2010mil,1254.528mil) on Top Layer And Track (1987mil,1279mil)(2033mil,1279mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C5-2(2010mil,1254.528mil) on Top Layer And Track (1994mil,1221mil)(1994mil,1229mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C5-2(2010mil,1254.528mil) on Top Layer And Track (2026mil,1221mil)(2026mil,1229mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C5-2(2010mil,1254.528mil) on Top Layer And Track (2033mil,1172mil)(2033mil,1279mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C6-1(2435.472mil,1120mil) on Top Layer And Track (2412mil,1097mil)(2412mil,1143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C6-1(2435.472mil,1120mil) on Top Layer And Track (2412mil,1097mil)(2519mil,1097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C6-1(2435.472mil,1120mil) on Top Layer And Track (2412mil,1143mil)(2519mil,1143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C6-1(2435.472mil,1120mil) on Top Layer And Track (2461mil,1104mil)(2469mil,1104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C6-1(2435.472mil,1120mil) on Top Layer And Track (2461mil,1136mil)(2469mil,1136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C6-2(2494.528mil,1120mil) on Top Layer And Track (2412mil,1097mil)(2519mil,1097mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C6-2(2494.528mil,1120mil) on Top Layer And Track (2412mil,1143mil)(2519mil,1143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C6-2(2494.528mil,1120mil) on Top Layer And Track (2461mil,1104mil)(2469mil,1104mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C6-2(2494.528mil,1120mil) on Top Layer And Track (2461mil,1136mil)(2469mil,1136mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C6-2(2494.528mil,1120mil) on Top Layer And Track (2519mil,1097mil)(2519mil,1143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C7-1(2125mil,1404.528mil) on Top Layer And Track (2102mil,1321mil)(2102mil,1428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C7-1(2125mil,1404.528mil) on Top Layer And Track (2102mil,1428mil)(2148mil,1428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C7-1(2125mil,1404.528mil) on Top Layer And Track (2109mil,1371mil)(2109mil,1379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C7-1(2125mil,1404.528mil) on Top Layer And Track (2141mil,1371mil)(2141mil,1379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C7-1(2125mil,1404.528mil) on Top Layer And Track (2148mil,1321mil)(2148mil,1428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C7-2(2125mil,1345.472mil) on Top Layer And Track (2102mil,1321mil)(2102mil,1428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C7-2(2125mil,1345.472mil) on Top Layer And Track (2102mil,1321mil)(2148mil,1321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C7-2(2125mil,1345.472mil) on Top Layer And Track (2109mil,1371mil)(2109mil,1379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C7-2(2125mil,1345.472mil) on Top Layer And Track (2141mil,1371mil)(2141mil,1379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C7-2(2125mil,1345.472mil) on Top Layer And Track (2148mil,1321mil)(2148mil,1428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C8-1(2680mil,1535mil) on Top Layer And Track (2656.528mil,1512mil)(2656.528mil,1558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C8-1(2680mil,1535mil) on Top Layer And Track (2656.528mil,1512mil)(2763.528mil,1512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C8-1(2680mil,1535mil) on Top Layer And Track (2656.528mil,1558mil)(2763.528mil,1558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C8-1(2680mil,1535mil) on Top Layer And Track (2705.528mil,1519mil)(2713.528mil,1519mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C8-1(2680mil,1535mil) on Top Layer And Track (2705.528mil,1551mil)(2713.528mil,1551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C8-2(2739.055mil,1535mil) on Top Layer And Track (2656.528mil,1512mil)(2763.528mil,1512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C8-2(2739.055mil,1535mil) on Top Layer And Track (2656.528mil,1558mil)(2763.528mil,1558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C8-2(2739.055mil,1535mil) on Top Layer And Track (2705.528mil,1519mil)(2713.528mil,1519mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C8-2(2739.055mil,1535mil) on Top Layer And Track (2705.528mil,1551mil)(2713.528mil,1551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C8-2(2739.055mil,1535mil) on Top Layer And Track (2763.528mil,1512mil)(2763.528mil,1558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C9-1(2580mil,1620mil) on Top Layer And Track (2557mil,1536.472mil)(2557mil,1643.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad C9-1(2580mil,1620mil) on Top Layer And Track (2557mil,1643.472mil)(2603mil,1643.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C9-1(2580mil,1620mil) on Top Layer And Track (2564mil,1586.472mil)(2564mil,1594.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C9-1(2580mil,1620mil) on Top Layer And Track (2596mil,1586.472mil)(2596mil,1594.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C9-1(2580mil,1620mil) on Top Layer And Track (2603mil,1536.472mil)(2603mil,1643.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C9-2(2580mil,1560.945mil) on Top Layer And Track (2557mil,1536.472mil)(2557mil,1643.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad C9-2(2580mil,1560.945mil) on Top Layer And Track (2557mil,1536.472mil)(2603mil,1536.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C9-2(2580mil,1560.945mil) on Top Layer And Track (2564mil,1586.472mil)(2564mil,1594.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad C9-2(2580mil,1560.945mil) on Top Layer And Track (2596mil,1586.472mil)(2596mil,1594.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad C9-2(2580mil,1560.945mil) on Top Layer And Track (2603mil,1536.472mil)(2603mil,1643.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D1-1(2910mil,1308.74mil) on Top Layer And Track (2910mil,1241.811mil)(2910mil,1249.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(2910mil,1151.26mil) on Top Layer And Track (2845mil,1090mil)(2900mil,1090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-2(2910mil,1151.26mil) on Top Layer And Track (2890.315mil,1214.252mil)(2929.685mil,1214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-2(2910mil,1151.26mil) on Top Layer And Track (2890.315mil,1241.811mil)(2910mil,1214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(2910mil,1151.26mil) on Top Layer And Track (2900mil,1082.362mil)(2900mil,1090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D1-2(2910mil,1151.26mil) on Top Layer And Track (2910mil,1210.315mil)(2910mil,1214.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-2(2910mil,1151.26mil) on Top Layer And Track (2910mil,1214.252mil)(2925.748mil,1241.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(2910mil,1151.26mil) on Top Layer And Track (2920mil,1082.362mil)(2920mil,1090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(2910mil,1151.26mil) on Top Layer And Track (2920mil,1090mil)(2975mil,1090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D2-1(2680mil,1161.26mil) on Top Layer And Track (2680mil,1220.315mil)(2680mil,1228.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(2680mil,1318.74mil) on Top Layer And Track (2615mil,1380mil)(2670mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D2-2(2680mil,1318.74mil) on Top Layer And Track (2660.315mil,1255.748mil)(2699.685mil,1255.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D2-2(2680mil,1318.74mil) on Top Layer And Track (2664.252mil,1228.189mil)(2680mil,1255.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(2680mil,1318.74mil) on Top Layer And Track (2670mil,1380mil)(2670mil,1387.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D2-2(2680mil,1318.74mil) on Top Layer And Track (2680mil,1255.748mil)(2680mil,1259.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D2-2(2680mil,1318.74mil) on Top Layer And Track (2680mil,1255.748mil)(2699.685mil,1228.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(2680mil,1318.74mil) on Top Layer And Track (2690mil,1380mil)(2690mil,1387.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(2680mil,1318.74mil) on Top Layer And Track (2690mil,1380mil)(2745mil,1380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.338mil < 10mil) Between Pad IC1-1(889.488mil,2157.047mil) on Top Layer And Track (907.205mil,2043.071mil)(907.205mil,2176.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.338mil < 10mil) Between Pad IC1-7(700.512mil,2157.047mil) on Top Layer And Track (682.795mil,2043.071mil)(682.795mil,2176.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.338mil < 10mil) Between Pad IC1-8(700.512mil,2062.953mil) on Top Layer And Track (682.795mil,2043.071mil)(682.795mil,2176.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-1(2125mil,2790mil) on Top Layer And Track (2125mil,2755mil)(2125mil,2760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-1(2125mil,2790mil) on Top Layer And Track (2125mil,2755mil)(2215mil,2755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-1(2125mil,2790mil) on Top Layer And Track (2125mil,2820mil)(2125mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-1(2125mil,2790mil) on Top Layer And Track (2125mil,2825mil)(2215mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-2(2215mil,2790mil) on Top Layer And Track (2125mil,2755mil)(2215mil,2755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-2(2215mil,2790mil) on Top Layer And Track (2125mil,2825mil)(2215mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-2(2215mil,2790mil) on Top Layer And Track (2215mil,2755mil)(2215mil,2760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-2(2215mil,2790mil) on Top Layer And Track (2215mil,2820mil)(2215mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-1(2040mil,2790mil) on Top Layer And Track (1950mil,2755mil)(2040mil,2755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-1(2040mil,2790mil) on Top Layer And Track (1950mil,2825mil)(2040mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-1(2040mil,2790mil) on Top Layer And Track (2040mil,2755mil)(2040mil,2760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-1(2040mil,2790mil) on Top Layer And Track (2040mil,2820mil)(2040mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-2(1950mil,2790mil) on Top Layer And Track (1950mil,2755mil)(1950mil,2760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-2(1950mil,2790mil) on Top Layer And Track (1950mil,2755mil)(2040mil,2755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-2(1950mil,2790mil) on Top Layer And Track (1950mil,2820mil)(1950mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-2(1950mil,2790mil) on Top Layer And Track (1950mil,2825mil)(2040mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.268mil < 10mil) Between Pad Q1-1(1504mil,1743mil) on Top Layer And Track (1405mil,1715mil)(1505mil,1715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.469mil < 10mil) Between Pad Q1-2(1504.213mil,1818.799mil) on Top Layer And Track (1405mil,1845mil)(1505mil,1845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.469mil < 10mil) Between Pad Q1-3(1405.787mil,1780.201mil) on Top Layer And Track (1405mil,1715mil)(1405mil,1755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.067mil < 10mil) Between Pad Q1-3(1405.787mil,1780.201mil) on Top Layer And Track (1405mil,1805mil)(1405mil,1845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R10-1(934.528mil,1905mil) on Top Layer And Track (851mil,1882mil)(958mil,1882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R10-1(934.528mil,1905mil) on Top Layer And Track (851mil,1928mil)(958mil,1928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R10-1(934.528mil,1905mil) on Top Layer And Track (901mil,1889mil)(909mil,1889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R10-1(934.528mil,1905mil) on Top Layer And Track (901mil,1921mil)(909mil,1921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R10-1(934.528mil,1905mil) on Top Layer And Track (958mil,1882mil)(958mil,1928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R10-2(875.472mil,1905mil) on Top Layer And Track (851mil,1882mil)(851mil,1928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R10-2(875.472mil,1905mil) on Top Layer And Track (851mil,1882mil)(958mil,1882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R10-2(875.472mil,1905mil) on Top Layer And Track (851mil,1928mil)(958mil,1928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R10-2(875.472mil,1905mil) on Top Layer And Track (901mil,1889mil)(909mil,1889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R10-2(875.472mil,1905mil) on Top Layer And Track (901mil,1921mil)(909mil,1921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R1-1(2214.528mil,2615mil) on Top Layer And Track (2131mil,2592mil)(2238mil,2592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R1-1(2214.528mil,2615mil) on Top Layer And Track (2131mil,2638mil)(2238mil,2638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R1-1(2214.528mil,2615mil) on Top Layer And Track (2181mil,2599mil)(2189mil,2599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R1-1(2214.528mil,2615mil) on Top Layer And Track (2181mil,2631mil)(2189mil,2631mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R1-1(2214.528mil,2615mil) on Top Layer And Track (2238mil,2592mil)(2238mil,2638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R11-1(3005mil,2260mil) on Top Layer And Track (2921.472mil,2237mil)(3028.472mil,2237mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R11-1(3005mil,2260mil) on Top Layer And Track (2921.472mil,2283mil)(3028.472mil,2283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R11-1(3005mil,2260mil) on Top Layer And Track (2971.472mil,2244mil)(2979.472mil,2244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R11-1(3005mil,2260mil) on Top Layer And Track (2971.472mil,2276mil)(2979.472mil,2276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R11-2(2945.945mil,2260mil) on Top Layer And Track (2921.472mil,2237mil)(2921.472mil,2283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R11-2(2945.945mil,2260mil) on Top Layer And Track (2921.472mil,2237mil)(3028.472mil,2237mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R11-2(2945.945mil,2260mil) on Top Layer And Track (2921.472mil,2283mil)(3028.472mil,2283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R11-2(2945.945mil,2260mil) on Top Layer And Track (2971.472mil,2244mil)(2979.472mil,2244mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R11-2(2945.945mil,2260mil) on Top Layer And Track (2971.472mil,2276mil)(2979.472mil,2276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R1-2(2155.472mil,2615mil) on Top Layer And Track (2131mil,2592mil)(2131mil,2638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R1-2(2155.472mil,2615mil) on Top Layer And Track (2131mil,2592mil)(2238mil,2592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R1-2(2155.472mil,2615mil) on Top Layer And Track (2131mil,2638mil)(2238mil,2638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R1-2(2155.472mil,2615mil) on Top Layer And Track (2181mil,2599mil)(2189mil,2599mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R1-2(2155.472mil,2615mil) on Top Layer And Track (2181mil,2631mil)(2189mil,2631mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R12-1(3004.528mil,2405mil) on Top Layer And Track (2921mil,2382mil)(3028mil,2382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R12-1(3004.528mil,2405mil) on Top Layer And Track (2921mil,2428mil)(3028mil,2428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R12-1(3004.528mil,2405mil) on Top Layer And Track (2971mil,2389mil)(2979mil,2389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R12-1(3004.528mil,2405mil) on Top Layer And Track (2971mil,2421mil)(2979mil,2421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R12-1(3004.528mil,2405mil) on Top Layer And Track (3028mil,2382mil)(3028mil,2428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R12-2(2945.472mil,2405mil) on Top Layer And Track (2921mil,2382mil)(2921mil,2428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R12-2(2945.472mil,2405mil) on Top Layer And Track (2921mil,2382mil)(3028mil,2382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R12-2(2945.472mil,2405mil) on Top Layer And Track (2921mil,2428mil)(3028mil,2428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R12-2(2945.472mil,2405mil) on Top Layer And Track (2971mil,2389mil)(2979mil,2389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R12-2(2945.472mil,2405mil) on Top Layer And Track (2971mil,2421mil)(2979mil,2421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R13-1(3005mil,2500mil) on Top Layer And Track (2921.472mil,2477mil)(3028.472mil,2477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R13-1(3005mil,2500mil) on Top Layer And Track (2921.472mil,2523mil)(3028.472mil,2523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R13-1(3005mil,2500mil) on Top Layer And Track (2971.472mil,2484mil)(2979.472mil,2484mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R13-1(3005mil,2500mil) on Top Layer And Track (2971.472mil,2516mil)(2979.472mil,2516mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R13-1(3005mil,2500mil) on Top Layer And Track (3028.472mil,2477mil)(3028.472mil,2523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R13-2(2945.945mil,2500mil) on Top Layer And Track (2921.472mil,2477mil)(2921.472mil,2523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R13-2(2945.945mil,2500mil) on Top Layer And Track (2921.472mil,2477mil)(3028.472mil,2477mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R13-2(2945.945mil,2500mil) on Top Layer And Track (2921.472mil,2523mil)(3028.472mil,2523mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R13-2(2945.945mil,2500mil) on Top Layer And Track (2971.472mil,2484mil)(2979.472mil,2484mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R13-2(2945.945mil,2500mil) on Top Layer And Track (2971.472mil,2516mil)(2979.472mil,2516mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R14-1(1690mil,1990.945mil) on Top Layer And Track (1667mil,1967.472mil)(1667mil,2074.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R14-1(1690mil,1990.945mil) on Top Layer And Track (1667mil,1967.472mil)(1713mil,1967.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R14-1(1690mil,1990.945mil) on Top Layer And Track (1674mil,2016.472mil)(1674mil,2024.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R14-1(1690mil,1990.945mil) on Top Layer And Track (1706mil,2016.472mil)(1706mil,2024.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R14-1(1690mil,1990.945mil) on Top Layer And Track (1713mil,1967.472mil)(1713mil,2074.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R14-2(1690mil,2050mil) on Top Layer And Track (1667mil,1967.472mil)(1667mil,2074.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R14-2(1690mil,2050mil) on Top Layer And Track (1667mil,2074.472mil)(1713mil,2074.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R14-2(1690mil,2050mil) on Top Layer And Track (1674mil,2016.472mil)(1674mil,2024.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R14-2(1690mil,2050mil) on Top Layer And Track (1706mil,2016.472mil)(1706mil,2024.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R14-2(1690mil,2050mil) on Top Layer And Track (1713mil,1967.472mil)(1713mil,2074.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R15-1(1844.528mil,2635mil) on Top Layer And Track (1761mil,2612mil)(1868mil,2612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R15-1(1844.528mil,2635mil) on Top Layer And Track (1761mil,2658mil)(1868mil,2658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R15-1(1844.528mil,2635mil) on Top Layer And Track (1811mil,2619mil)(1819mil,2619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R15-1(1844.528mil,2635mil) on Top Layer And Track (1811mil,2651mil)(1819mil,2651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R15-1(1844.528mil,2635mil) on Top Layer And Track (1868mil,2612mil)(1868mil,2658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R15-2(1785.472mil,2635mil) on Top Layer And Track (1761mil,2612mil)(1761mil,2658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R15-2(1785.472mil,2635mil) on Top Layer And Track (1761mil,2612mil)(1868mil,2612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R15-2(1785.472mil,2635mil) on Top Layer And Track (1761mil,2658mil)(1868mil,2658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R15-2(1785.472mil,2635mil) on Top Layer And Track (1811mil,2619mil)(1819mil,2619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R15-2(1785.472mil,2635mil) on Top Layer And Track (1811mil,2651mil)(1819mil,2651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R2-1(1650mil,1685.472mil) on Top Layer And Track (1627mil,1662mil)(1627mil,1769mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R2-1(1650mil,1685.472mil) on Top Layer And Track (1627mil,1662mil)(1673mil,1662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R2-1(1650mil,1685.472mil) on Top Layer And Track (1634mil,1711mil)(1634mil,1719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R2-1(1650mil,1685.472mil) on Top Layer And Track (1666mil,1711mil)(1666mil,1719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R2-1(1650mil,1685.472mil) on Top Layer And Track (1673mil,1662mil)(1673mil,1769mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R2-2(1650mil,1744.528mil) on Top Layer And Track (1627mil,1662mil)(1627mil,1769mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R2-2(1650mil,1744.528mil) on Top Layer And Track (1627mil,1769mil)(1673mil,1769mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R2-2(1650mil,1744.528mil) on Top Layer And Track (1634mil,1711mil)(1634mil,1719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R2-2(1650mil,1744.528mil) on Top Layer And Track (1666mil,1711mil)(1666mil,1719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R2-2(1650mil,1744.528mil) on Top Layer And Track (1673mil,1662mil)(1673mil,1769mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R3-1(1200mil,2215mil) on Top Layer And Track (1177mil,2191.528mil)(1177mil,2298.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R3-1(1200mil,2215mil) on Top Layer And Track (1177mil,2191.528mil)(1223mil,2191.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R3-1(1200mil,2215mil) on Top Layer And Track (1184mil,2240.528mil)(1184mil,2248.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R3-1(1200mil,2215mil) on Top Layer And Track (1216mil,2240.528mil)(1216mil,2248.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R3-1(1200mil,2215mil) on Top Layer And Track (1223mil,2191.528mil)(1223mil,2298.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R3-2(1200mil,2274.055mil) on Top Layer And Track (1177mil,2191.528mil)(1177mil,2298.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R3-2(1200mil,2274.055mil) on Top Layer And Track (1177mil,2298.528mil)(1223mil,2298.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R3-2(1200mil,2274.055mil) on Top Layer And Track (1184mil,2240.528mil)(1184mil,2248.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R3-2(1200mil,2274.055mil) on Top Layer And Track (1216mil,2240.528mil)(1216mil,2248.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R3-2(1200mil,2274.055mil) on Top Layer And Track (1223mil,2191.528mil)(1223mil,2298.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R4-1(1885mil,1634.528mil) on Top Layer And Track (1862mil,1551mil)(1862mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R4-1(1885mil,1634.528mil) on Top Layer And Track (1862mil,1658mil)(1908mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R4-1(1885mil,1634.528mil) on Top Layer And Track (1869mil,1601mil)(1869mil,1609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R4-1(1885mil,1634.528mil) on Top Layer And Track (1901mil,1601mil)(1901mil,1609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R4-1(1885mil,1634.528mil) on Top Layer And Track (1908mil,1551mil)(1908mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R4-2(1885mil,1575.472mil) on Top Layer And Track (1862mil,1551mil)(1862mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R4-2(1885mil,1575.472mil) on Top Layer And Track (1862mil,1551mil)(1908mil,1551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R4-2(1885mil,1575.472mil) on Top Layer And Track (1869mil,1601mil)(1869mil,1609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R4-2(1885mil,1575.472mil) on Top Layer And Track (1901mil,1601mil)(1901mil,1609mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R4-2(1885mil,1575.472mil) on Top Layer And Track (1908mil,1551mil)(1908mil,1658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R5-1(1700mil,1385mil) on Top Layer And Track (1677mil,1301.472mil)(1677mil,1408.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R5-1(1700mil,1385mil) on Top Layer And Track (1677mil,1408.472mil)(1723mil,1408.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R5-1(1700mil,1385mil) on Top Layer And Track (1684mil,1351.472mil)(1684mil,1359.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R5-1(1700mil,1385mil) on Top Layer And Track (1716mil,1351.472mil)(1716mil,1359.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R5-1(1700mil,1385mil) on Top Layer And Track (1723mil,1301.472mil)(1723mil,1408.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R5-2(1700mil,1325.945mil) on Top Layer And Track (1677mil,1301.472mil)(1677mil,1408.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R5-2(1700mil,1325.945mil) on Top Layer And Track (1677mil,1301.472mil)(1723mil,1301.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R5-2(1700mil,1325.945mil) on Top Layer And Track (1684mil,1351.472mil)(1684mil,1359.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R5-2(1700mil,1325.945mil) on Top Layer And Track (1716mil,1351.472mil)(1716mil,1359.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R5-2(1700mil,1325.945mil) on Top Layer And Track (1723mil,1301.472mil)(1723mil,1408.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R6-1(2739.055mil,1460mil) on Top Layer And Track (2655.528mil,1437mil)(2762.528mil,1437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R6-1(2739.055mil,1460mil) on Top Layer And Track (2655.528mil,1483mil)(2762.528mil,1483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R6-1(2739.055mil,1460mil) on Top Layer And Track (2705.528mil,1444mil)(2713.528mil,1444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R6-1(2739.055mil,1460mil) on Top Layer And Track (2705.528mil,1476mil)(2713.528mil,1476mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R6-1(2739.055mil,1460mil) on Top Layer And Track (2762.528mil,1437mil)(2762.528mil,1483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R6-2(2680mil,1460mil) on Top Layer And Track (2655.528mil,1437mil)(2655.528mil,1483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R6-2(2680mil,1460mil) on Top Layer And Track (2655.528mil,1437mil)(2762.528mil,1437mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R6-2(2680mil,1460mil) on Top Layer And Track (2655.528mil,1483mil)(2762.528mil,1483mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R6-2(2680mil,1460mil) on Top Layer And Track (2705.528mil,1444mil)(2713.528mil,1444mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R6-2(2680mil,1460mil) on Top Layer And Track (2705.528mil,1476mil)(2713.528mil,1476mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R7-1(1950mil,2635mil) on Top Layer And Track (1926.528mil,2612mil)(1926.528mil,2658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R7-1(1950mil,2635mil) on Top Layer And Track (1926.528mil,2612mil)(2033.528mil,2612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R7-1(1950mil,2635mil) on Top Layer And Track (1926.528mil,2658mil)(2033.528mil,2658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R7-1(1950mil,2635mil) on Top Layer And Track (1975.528mil,2619mil)(1983.528mil,2619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R7-1(1950mil,2635mil) on Top Layer And Track (1975.528mil,2651mil)(1983.528mil,2651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R7-2(2009.055mil,2635mil) on Top Layer And Track (1926.528mil,2612mil)(2033.528mil,2612mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R7-2(2009.055mil,2635mil) on Top Layer And Track (1926.528mil,2658mil)(2033.528mil,2658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R7-2(2009.055mil,2635mil) on Top Layer And Track (1975.528mil,2619mil)(1983.528mil,2619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R7-2(2009.055mil,2635mil) on Top Layer And Track (1975.528mil,2651mil)(1983.528mil,2651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R7-2(2009.055mil,2635mil) on Top Layer And Track (2033.528mil,2612mil)(2033.528mil,2658mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R8-1(995mil,2140mil) on Top Layer And Track (1011mil,2106.472mil)(1011mil,2114.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R8-1(995mil,2140mil) on Top Layer And Track (1018mil,2056.472mil)(1018mil,2163.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R8-1(995mil,2140mil) on Top Layer And Track (972mil,2056.472mil)(972mil,2163.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R8-1(995mil,2140mil) on Top Layer And Track (972mil,2163.472mil)(1018mil,2163.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R8-1(995mil,2140mil) on Top Layer And Track (979mil,2106.472mil)(979mil,2114.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R8-2(995mil,2080.945mil) on Top Layer And Track (1011mil,2106.472mil)(1011mil,2114.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R8-2(995mil,2080.945mil) on Top Layer And Track (1018mil,2056.472mil)(1018mil,2163.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R8-2(995mil,2080.945mil) on Top Layer And Track (972mil,2056.472mil)(1018mil,2056.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R8-2(995mil,2080.945mil) on Top Layer And Track (972mil,2056.472mil)(972mil,2163.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R8-2(995mil,2080.945mil) on Top Layer And Track (979mil,2106.472mil)(979mil,2114.472mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R9-1(919.055mil,2275mil) on Top Layer And Track (835.528mil,2252mil)(942.528mil,2252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R9-1(919.055mil,2275mil) on Top Layer And Track (835.528mil,2298mil)(942.528mil,2298mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R9-1(919.055mil,2275mil) on Top Layer And Track (885.528mil,2259mil)(893.528mil,2259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R9-1(919.055mil,2275mil) on Top Layer And Track (885.528mil,2291mil)(893.528mil,2291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.787mil < 10mil) Between Pad R9-1(919.055mil,2275mil) on Top Layer And Track (942.528mil,2252mil)(942.528mil,2298mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.787mil < 10mil) Between Pad R9-2(860mil,2275mil) on Top Layer And Track (835.528mil,2252mil)(835.528mil,2298mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R9-2(860mil,2275mil) on Top Layer And Track (835.528mil,2252mil)(942.528mil,2252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.299mil < 10mil) Between Pad R9-2(860mil,2275mil) on Top Layer And Track (835.528mil,2298mil)(942.528mil,2298mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.299mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R9-2(860mil,2275mil) on Top Layer And Track (885.528mil,2259mil)(893.528mil,2259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.843mil < 10mil) Between Pad R9-2(860mil,2275mil) on Top Layer And Track (885.528mil,2291mil)(893.528mil,2291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad U1-1(2680mil,1620mil) on Top Layer And Track (2651mil,1587.421mil)(2784mil,1587.421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.589mil < 10mil) Between Pad U1-1(2680mil,1620mil) on Top Layer And Track (2651mil,1614.425mil)(2657.707mil,1621.132mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.589mil < 10mil) Between Pad U1-1(2680mil,1620mil) on Top Layer And Track (2651mil,1627.839mil)(2657.707mil,1621.132mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad U1-2(2717.402mil,1620mil) on Top Layer And Track (2651mil,1587.421mil)(2784mil,1587.421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad U1-3(2754.803mil,1620mil) on Top Layer And Track (2651mil,1587.421mil)(2784mil,1587.421mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad U1-4(2755mil,1723.15mil) on Top Layer And Track (2651mil,1755.728mil)(2784mil,1755.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad U1-5(2680mil,1723.15mil) on Top Layer And Track (2651mil,1755.728mil)(2784mil,1755.728mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.933mil < 10mil) Between Pad USB1-5(3331.843mil,2249.488mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [7.933mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad USB1-5(3331.843mil,2249.488mil) on Top Layer And Track (3214mil,2250mil)(3284.803mil,2250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad USB1-5(3331.843mil,2249.488mil) on Top Layer And Track (3312.315mil,2322.382mil)(3332mil,2294.823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad USB1-5(3331.843mil,2249.488mil) on Top Layer And Track (3332mil,2294.823mil)(3351.685mil,2322.382mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad USB1-5(3331.843mil,2249.488mil) on Top Layer And Track (3379.843mil,2250mil)(3430mil,2250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.638mil < 10mil) Between Pad USB1-5(3331.843mil,2560.512mil) on Top Layer And Track (3215mil,2560mil)(3284.803mil,2560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad USB1-5(3331.843mil,2560.512mil) on Top Layer And Track (3379.843mil,2560mil)(3430mil,2560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad Y1-1(1860mil,1945mil) on Top Layer And Track (1780mil,1900mil)(1935mil,1900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.063mil < 10mil) Between Pad Y1-2(1860mil,2115mil) on Top Layer And Track (1780mil,2160mil)(1935mil,2160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.063mil]
Rule Violations :470

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (9.127mil < 10mil) Between Text "C19" (1903.655mil,2359.777mil) on Top Overlay And Track (2037.472mil,2357mil)(2037.472mil,2403mil) on Top Overlay Silk Text to Silk Clearance [9.127mil]
   Violation between Silk To Silk Clearance Constraint: (9.339mil < 10mil) Between Text "R5" (1735.214mil,1406.333mil) on Top Overlay And Track (1723mil,1301.472mil)(1723mil,1408.472mil) on Top Overlay Silk Text to Silk Clearance [9.339mil]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02