#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Aug  1 14:40:00 2020
# Process ID: 4964
# Current directory: C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9688 C:\Users\ASUS\Desktop\SEA-master\Examples\FPGA\4.Module-Interface\ADC-Interface\ADC_Demo\ADC_Demo.xpr
# Log file: C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/vivado.log
# Journal file: C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/IP_Core/HDMI-IP/IP/RGB2DVI_IP C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0} [current_project]
update_ip_catalog
report_ip_status -name ip_status 
report_ip_status -name ip_status 
report_ip_status -name ip_status 
upgrade_ip[get_ips]
report_ip_status -name ip_status 
upgrade_ip[get_ips]
export_ip_user_files -of_objects  [get_files C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci] -no_script -reset -force -quiet
remove_files  -fileset rgb2dvi_0 C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci
report_ip_status -name ip_status 
set_property  ip_repo_paths  c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/IP_Core/HDMI-IP/IP/RGB2DVI_IP [current_project]
update_ip_catalog
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0 [current_project]
update_ip_catalog
report_ip_status -name ip_status 
set_property  ip_repo_paths  {c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0 C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP/RGB2DVI_IP} [current_project]
update_ip_catalog
create_ip -name rgb2dvi -vendor digilentinc.com -library ip -version 1.2 -module_name rgb2dvi_0 -dir c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.kRstActiveHigh {false} CONFIG.kClkPrimitive {PLL}] [get_ips rgb2dvi_0]
generate_target {instantiation_template} [get_files c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0.xci]
catch { config_ip_cache -export [get_ips -all rgb2dvi_0] }
export_ip_user_files -of_objects [get_files c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0.xci]
launch_runs -jobs 4 rgb2dvi_0_synth_1
export_simulation -of_objects [get_files c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.srcs/sources_1/ip/rgb2dvi_0_1/rgb2dvi_0.xci] -directory C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.ip_user_files -ipstatic_source_dir C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.cache/compile_simlib/modelsim} {questa=C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.cache/compile_simlib/questa} {riviera=C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.cache/compile_simlib/riviera} {activehdl=C:/Users/ASUS/Desktop/SEA-master/Examples/FPGA/4.Module-Interface/ADC-Interface/ADC_Demo/ADC_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property  ip_repo_paths  c:/Users/ASUS/Desktop/SEA-master/Examples/FPGA-IP/Mini-HDMI-IP/IP/RGB2DVI_IP [current_project]
update_ip_catalog
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
