{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1618360242312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1618360242325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 13 21:30:42 2021 " "Processing started: Tue Apr 13 21:30:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1618360242325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1618360242325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vhdl-cap-8 -c vhdl-cap-8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off vhdl-cap-8 -c vhdl-cap-8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1618360242325 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1618360243451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-structural " "Found design unit 1: fulladder-structural" {  } { { "fulladder.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360261925 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360261925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618360261925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA-behv " "Found design unit 1: CSA-behv" {  } { { "CSA.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/CSA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360261929 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA " "Found entity 1: CSA" {  } { { "CSA.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/CSA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360261929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618360261929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPA-behv " "Found design unit 1: CPA-behv" {  } { { "CPA.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/CPA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360261932 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPA " "Found entity 1: CPA" {  } { { "CPA.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/CPA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360261932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618360261932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-behv " "Found design unit 1: main-behv" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360261935 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1618360261935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1618360261935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1618360262011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:CSA1 " "Elaborating entity \"CSA\" for hierarchy \"CSA:CSA1\"" {  } { { "main.vhd" "CSA1" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618360262040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder CSA:CSA1\|fulladder:\\CSA_g:0:CSA_j " "Elaborating entity \"fulladder\" for hierarchy \"CSA:CSA1\|fulladder:\\CSA_g:0:CSA_j\"" {  } { { "CSA.vhd" "\\CSA_g:0:CSA_j" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/CSA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618360262072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:CSA3 " "Elaborating entity \"CSA\" for hierarchy \"CSA:CSA3\"" {  } { { "main.vhd" "CSA3" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618360262107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:CSA5 " "Elaborating entity \"CSA\" for hierarchy \"CSA:CSA5\"" {  } { { "main.vhd" "CSA5" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618360262144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA CSA:CSA6 " "Elaborating entity \"CSA\" for hierarchy \"CSA:CSA6\"" {  } { { "main.vhd" "CSA6" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618360262172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPA CPA:CPA1 " "Elaborating entity \"CPA\" for hierarchy \"CPA:CPA1\"" {  } { { "main.vhd" "CPA1" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1618360262219 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] VCC " "Pin \"LEDR\[0\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618360264292 "|main|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] VCC " "Pin \"LEDR\[1\]\" is stuck at VCC" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618360264292 "|main|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618360264292 "|main|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618360264292 "|main|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618360264292 "|main|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1618360264292 "|main|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1618360264292 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1618360264470 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1618360265463 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618360265463 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618360265749 "|main|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "main.vhd" "" { Text "E:/UFSC/quarto-semestre/eel7123-topico-avancado-em-sistemas-digitais/laboratorios/vhdl-cap-8/main.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1618360265749 "|main|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1618360265749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1618360265754 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1618360265754 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1618360265754 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1618360265754 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618360265795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 21:31:05 2021 " "Processing ended: Tue Apr 13 21:31:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618360265795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618360265795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618360265795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1618360265795 ""}
