#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Aug  5 20:57:29 2025
# Process ID: 13728
# Current directory: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch
# Command line: vivado
# Log file: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/vivado.log
# Journal file: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/vivado.jou
# Running On: Aurora, OS: Linux, CPU Frequency: 800.000 MHz, CPU Physical cores: 24, Host memory: 66621 MB
#-----------------------------------------------------------
start_gui
open_project /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.xpr
open_bd_design {/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
set_property name ctrl_mode [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {3 1192 3710} [get_bd_cells axi_gpio_0]
set_property name ctrl_enable [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins ctrl_enable/s_axi_aclk] [get_bd_pins sys_ps7/FCLK_CLK0]
connect_bd_net [get_bd_pins ctrl_enable/s_axi_aresetn] [get_bd_pins sys_rstgen/peripheral_aresetn]
startgroup
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells ctrl_enable]
endgroup
set_property  ip_repo_paths  {/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/library /home/madlink306/Desktop/antsdr_e200/my_ip_repo /home/madlink306/Desktop/antsdr_e200/antsdr_ip} [current_project]
update_ip_catalog
create_ip -name main -vendor user.org -library user -version 1.0 -module_name main_0
generate_target {instantiation_template} [get_files /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/ip/main_0/main_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/ip/main_0/main_0.xci]
catch { config_ip_cache -export [get_ips -all main_0] }
export_ip_user_files -of_objects [get_files /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/ip/main_0/main_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/ip/main_0/main_0.xci] -directory /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.ip_user_files/sim_scripts -ip_user_files_dir /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.ip_user_files -ipstatic_source_dir /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.cache/compile_simlib/modelsim} {questa=/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.cache/compile_simlib/questa} {xcelium=/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.cache/compile_simlib/xcelium} {vcs=/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.cache/compile_simlib/vcs} {riviera=/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
startgroup
create_bd_cell -type ip -vlnv user.org:user:main:1.0 main_0
endgroup
set_property location {4 1598 3263} [get_bd_cells main_0]
delete_bd_objs [get_bd_nets axi_gpio_0_gpio_io_o] [get_bd_intf_nets top_0_m_axis_data] [get_bd_cells top_0]
connect_bd_net [get_bd_pins ctrl_mode/gpio_io_o] [get_bd_pins main_0/mode]
connect_bd_net [get_bd_pins ctrl_enable/gpio_io_o] [get_bd_pins main_0/block_enable]
connect_bd_net [get_bd_pins main_0/l_clk] [get_bd_pins axi_ad9361/l_clk]
connect_bd_net [get_bd_pins main_0/proc_clk] [get_bd_pins sys_ps7/FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins main_0/m_axis_data] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
startgroup
set_property -dict [list \
  CONFIG.PCW_EN_CLK2_PORT {1} \
  CONFIG.PCW_EN_CLK3_PORT {1} \
  CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {20} \
  CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {40} \
] [get_bd_cells sys_ps7]
endgroup
connect_bd_net [get_bd_pins sys_ps7/FCLK_CLK2] [get_bd_pins main_0/clk20]
connect_bd_net [get_bd_pins sys_ps7/FCLK_CLK3] [get_bd_pins main_0/clk40]
connect_bd_net [get_bd_pins main_0/aresetn] [get_bd_pins sys_rstgen/peripheral_aresetn]
connect_bd_net [get_bd_pins main_0/adc_data_i] [get_bd_pins rx_fir_decimator/data_out_0]
connect_bd_net [get_bd_pins main_0/adc_valid] [get_bd_pins rx_fir_decimator/data_out_1]
disconnect_bd_net /rx_fir_decimator_data_out_1 [get_bd_pins main_0/adc_valid]
connect_bd_net [get_bd_pins main_0/adc_valid] [get_bd_pins rx_fir_decimator/data_out_0]
disconnect_bd_net /rx_fir_decimator_data_out_0 [get_bd_pins main_0/adc_valid]
connect_bd_net [get_bd_pins main_0/adc_data_q] [get_bd_pins rx_fir_decimator/data_out_1]
connect_bd_net [get_bd_pins rx_fir_decimator/valid_out_0] [get_bd_pins main_0/adc_valid]
delete_bd_objs [get_bd_nets tx_fir_interpolator_data_out_0]
delete_bd_objs [get_bd_nets tx_fir_interpolator_data_out_1]
connect_bd_net [get_bd_pins axi_ad9361/dac_data_i0] [get_bd_pins main_0/dac_data_i]
connect_bd_net [get_bd_pins main_0/dac_data_q] [get_bd_pins axi_ad9361/dac_data_q0]
delete_bd_objs [get_bd_nets up_enable_1]
delete_bd_objs [get_bd_nets up_txnrx_1]
connect_bd_net [get_bd_pins axi_ad9361/up_enable] [get_bd_pins main_0/up_enable]
connect_bd_net [get_bd_pins axi_ad9361/up_txnrx] [get_bd_pins main_0/up_txnrx]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/sys_ps7/FCLK_CLK0 (100 MHz)} Clk_slave {/sys_ps7/FCLK_CLK0 (100 MHz)} Clk_xbar {/sys_ps7/FCLK_CLK0 (100 MHz)} Master {/sys_ps7/M_AXI_GP0} Slave {/ctrl_enable/S_AXI} ddr_seg {Auto} intc_ip {/axi_gp0_interconnect} master_apm {0}}  [get_bd_intf_pins ctrl_enable/S_AXI]
validate_bd_design
save_bd_design
reset_run synth_1
reset_run system_sys_ps7_0_synth_1
reset_run system_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
wait_on_run impl_1
set_property range 4K [get_bd_addr_segs {sys_ps7/Data/SEG_ctrl_enable_Reg}]
open_bd_design {/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/bd/system/system.bd}
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 22
wait_on_run impl_1
open_bd_design {/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/bd/system/system.bd}
write_hw_platform -fixed -include_bit -force -file /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hw/system_top.xsa
