# Reading pref.tcl
# do lab2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/lab2 {C:/Users/user/Desktop/lab2/shift_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:22 on Oct 30,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/lab2" C:/Users/user/Desktop/lab2/shift_reg.v 
# -- Compiling module shift_reg
# 
# Top level modules:
# 	shift_reg
# End time: 18:50:22 on Oct 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/lab2 {C:/Users/user/Desktop/lab2/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:23 on Oct 30,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/lab2" C:/Users/user/Desktop/lab2/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 18:50:23 on Oct 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tb
# vsim work.tb 
# Start time: 18:50:30 on Oct 30,2021
# Loading work.tb
# Loading work.shift_reg
add wave -position end sim:/tb/*
add wave -position end sim:/tb/checker/*
run
run
run
# End time: 18:52:22 on Oct 30,2021, Elapsed time: 0:01:52
# Errors: 0, Warnings: 0
