Fitter report for ex03
Tue May 18 08:23:33 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |ex03|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|ALTSYNCRAM
 25. |ex03|CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|ALTSYNCRAM
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue May 18 08:23:33 2021       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; ex03                                        ;
; Top-level Entity Name              ; ex03                                        ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C8                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,282 / 6,272 ( 20 % )                      ;
;     Total combinational functions  ; 1,260 / 6,272 ( 20 % )                      ;
;     Dedicated logic registers      ; 298 / 6,272 ( 5 % )                         ;
; Total registers                    ; 298                                         ;
; Total pins                         ; 71 / 92 ( 77 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 40,448 / 276,480 ( 15 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE6E22C8                           ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  16.7%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; P_UPCO   ; Missing drive strength and slew rate ;
; P_RO     ; Missing drive strength and slew rate ;
; P_RAMO   ; Missing drive strength and slew rate ;
; PCO[0]   ; Missing drive strength and slew rate ;
; PCO[1]   ; Missing drive strength and slew rate ;
; PCO[2]   ; Missing drive strength and slew rate ;
; PCO[3]   ; Missing drive strength and slew rate ;
; PCO[4]   ; Missing drive strength and slew rate ;
; PCO[5]   ; Missing drive strength and slew rate ;
; PCO[6]   ; Missing drive strength and slew rate ;
; PCO[7]   ; Missing drive strength and slew rate ;
; PCO[8]   ; Missing drive strength and slew rate ;
; PCO[9]   ; Missing drive strength and slew rate ;
; PCO[10]  ; Missing drive strength and slew rate ;
; PCO[11]  ; Missing drive strength and slew rate ;
; PCO[12]  ; Missing drive strength and slew rate ;
; PCO[13]  ; Missing drive strength and slew rate ;
; PCO[14]  ; Missing drive strength and slew rate ;
; PCO[15]  ; Missing drive strength and slew rate ;
; R2O[0]   ; Missing drive strength and slew rate ;
; R2O[1]   ; Missing drive strength and slew rate ;
; R2O[2]   ; Missing drive strength and slew rate ;
; R2O[3]   ; Missing drive strength and slew rate ;
; R2O[4]   ; Missing drive strength and slew rate ;
; R2O[5]   ; Missing drive strength and slew rate ;
; R2O[6]   ; Missing drive strength and slew rate ;
; R2O[7]   ; Missing drive strength and slew rate ;
; R2O[8]   ; Missing drive strength and slew rate ;
; R2O[9]   ; Missing drive strength and slew rate ;
; R2O[10]  ; Missing drive strength and slew rate ;
; R2O[11]  ; Missing drive strength and slew rate ;
; R2O[12]  ; Missing drive strength and slew rate ;
; R2O[13]  ; Missing drive strength and slew rate ;
; R2O[14]  ; Missing drive strength and slew rate ;
; R2O[15]  ; Missing drive strength and slew rate ;
; R6O[0]   ; Missing drive strength and slew rate ;
; R6O[1]   ; Missing drive strength and slew rate ;
; R6O[2]   ; Missing drive strength and slew rate ;
; R6O[3]   ; Missing drive strength and slew rate ;
; R6O[4]   ; Missing drive strength and slew rate ;
; R6O[5]   ; Missing drive strength and slew rate ;
; R6O[6]   ; Missing drive strength and slew rate ;
; R6O[7]   ; Missing drive strength and slew rate ;
; R6O[8]   ; Missing drive strength and slew rate ;
; R6O[9]   ; Missing drive strength and slew rate ;
; R6O[10]  ; Missing drive strength and slew rate ;
; R6O[11]  ; Missing drive strength and slew rate ;
; R6O[12]  ; Missing drive strength and slew rate ;
; R6O[13]  ; Missing drive strength and slew rate ;
; R6O[14]  ; Missing drive strength and slew rate ;
; R6O[15]  ; Missing drive strength and slew rate ;
; R7O[0]   ; Missing drive strength and slew rate ;
; R7O[1]   ; Missing drive strength and slew rate ;
; R7O[2]   ; Missing drive strength and slew rate ;
; R7O[3]   ; Missing drive strength and slew rate ;
; R7O[4]   ; Missing drive strength and slew rate ;
; R7O[5]   ; Missing drive strength and slew rate ;
; R7O[6]   ; Missing drive strength and slew rate ;
; R7O[7]   ; Missing drive strength and slew rate ;
; R7O[8]   ; Missing drive strength and slew rate ;
; R7O[9]   ; Missing drive strength and slew rate ;
; R7O[10]  ; Missing drive strength and slew rate ;
; R7O[11]  ; Missing drive strength and slew rate ;
; R7O[12]  ; Missing drive strength and slew rate ;
; R7O[13]  ; Missing drive strength and slew rate ;
; R7O[14]  ; Missing drive strength and slew rate ;
; R7O[15]  ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1793 ) ; 0.00 % ( 0 / 1793 )        ; 0.00 % ( 0 / 1793 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1793 ) ; 0.00 % ( 0 / 1793 )        ; 0.00 % ( 0 / 1793 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1588 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 195 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/wzy/WeiChengXu/ex03/output_files/ex03.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,282 / 6,272 ( 20 % )    ;
;     -- Combinational with no register       ; 984                       ;
;     -- Register only                        ; 22                        ;
;     -- Combinational with a register        ; 276                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 867                       ;
;     -- 3 input functions                    ; 243                       ;
;     -- <=2 input functions                  ; 150                       ;
;     -- Register only                        ; 22                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1166                      ;
;     -- arithmetic mode                      ; 94                        ;
;                                             ;                           ;
; Total registers*                            ; 298 / 6,684 ( 4 % )       ;
;     -- Dedicated logic registers            ; 298 / 6,272 ( 5 % )       ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 100 / 392 ( 26 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 71 / 92 ( 77 % )          ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; Global signals                              ; 10                        ;
; M9Ks                                        ; 5 / 30 ( 17 % )           ;
; Total block memory bits                     ; 40,448 / 276,480 ( 15 % ) ;
; Total block memory implementation bits      ; 46,080 / 276,480 ( 17 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global clocks                               ; 10 / 10 ( 100 % )         ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 4% / 4% / 4%              ;
; Peak interconnect usage (total/H/V)         ; 11% / 10% / 12%           ;
; Maximum fan-out                             ; 306                       ;
; Highest non-global fan-out                  ; 142                       ;
; Total fan-out                               ; 5537                      ;
; Average fan-out                             ; 3.17                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                ; Low                            ;
;                                             ;                      ;                    ;                                ;
; Total logic elements                        ; 1149 / 6272 ( 18 % ) ; 133 / 6272 ( 2 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 931                  ; 53                 ; 0                              ;
;     -- Register only                        ; 4                    ; 18                 ; 0                              ;
;     -- Combinational with a register        ; 214                  ; 62                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                    ;                                ;
;     -- 4 input functions                    ; 820                  ; 47                 ; 0                              ;
;     -- 3 input functions                    ; 212                  ; 31                 ; 0                              ;
;     -- <=2 input functions                  ; 113                  ; 37                 ; 0                              ;
;     -- Register only                        ; 4                    ; 18                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Logic elements by mode                      ;                      ;                    ;                                ;
;     -- normal mode                          ; 1059                 ; 107                ; 0                              ;
;     -- arithmetic mode                      ; 86                   ; 8                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Total registers                             ; 218                  ; 80                 ; 0                              ;
;     -- Dedicated logic registers            ; 218 / 6272 ( 3 % )   ; 80 / 6272 ( 1 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Total LABs:  partially or completely used   ; 90 / 392 ( 23 % )    ; 13 / 392 ( 3 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                    ;                                ;
; Virtual pins                                ; 0                    ; 0                  ; 0                              ;
; I/O pins                                    ; 71                   ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 40448                ; 0                  ; 0                              ;
; Total RAM block bits                        ; 46080                ; 0                  ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 5 / 30 ( 16 % )      ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 10 / 12 ( 83 % )     ; 0 / 12 ( 0 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                      ;                    ;                                ;
; Connections                                 ;                      ;                    ;                                ;
;     -- Input Connections                    ; 113                  ; 118                ; 0                              ;
;     -- Registered Input Connections         ; 64                   ; 91                 ; 0                              ;
;     -- Output Connections                   ; 170                  ; 61                 ; 0                              ;
;     -- Registered Output Connections        ; 5                    ; 60                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Internal Connections                        ;                      ;                    ;                                ;
;     -- Total Connections                    ; 5235                 ; 691                ; 5                              ;
;     -- Registered Connections               ; 737                  ; 467                ; 0                              ;
;                                             ;                      ;                    ;                                ;
; External Connections                        ;                      ;                    ;                                ;
;     -- Top                                  ; 104                  ; 179                ; 0                              ;
;     -- sld_hub:auto_hub                     ; 179                  ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Partition Interface                         ;                      ;                    ;                                ;
;     -- Input Ports                          ; 22                   ; 16                 ; 0                              ;
;     -- Output Ports                         ; 74                   ; 34                 ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Registered Ports                            ;                      ;                    ;                                ;
;     -- Registered Input Ports               ; 0                    ; 4                  ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 23                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Port Connectivity                           ;                      ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 1                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 1                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 1                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 2                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 19                 ; 0                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK_CONTINUOUS ; 90    ; 6        ; 34           ; 12           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; CLK_SINGLESTEP ; 64    ; 4        ; 25           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; G              ; 52    ; 3        ; 16           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; OPEN           ; 55    ; 4        ; 18           ; 0            ; 14           ; 142                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; PCO[0]  ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PCO[10] ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PCO[11] ; 28    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PCO[12] ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PCO[13] ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PCO[14] ; 53    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PCO[15] ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PCO[1]  ; 65    ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PCO[2]  ; 70    ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PCO[3]  ; 74    ; 5        ; 34           ; 2            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PCO[4]  ; 77    ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PCO[5]  ; 83    ; 5        ; 34           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PCO[6]  ; 42    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PCO[7]  ; 39    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PCO[8]  ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; PCO[9]  ; 30    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; P_RAMO  ; 31    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; P_RO    ; 86    ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; P_UPCO  ; 85    ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2O[0]  ; 11    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2O[10] ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2O[11] ; 3     ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2O[12] ; 112   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2O[13] ; 10    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2O[14] ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2O[15] ; 103   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2O[1]  ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2O[2]  ; 104   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2O[3]  ; 144   ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2O[4]  ; 1     ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2O[5]  ; 46    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2O[6]  ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2O[7]  ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2O[8]  ; 143   ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R2O[9]  ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R6O[0]  ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R6O[10] ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R6O[11] ; 2     ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R6O[12] ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R6O[13] ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R6O[14] ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R6O[15] ; 87    ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R6O[1]  ; 98    ; 6        ; 34           ; 17           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R6O[2]  ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R6O[3]  ; 76    ; 5        ; 34           ; 4            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R6O[4]  ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R6O[5]  ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R6O[6]  ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R6O[7]  ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R6O[8]  ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R6O[9]  ; 111   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R7O[0]  ; 142   ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R7O[10] ; 110   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R7O[11] ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R7O[12] ; 106   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R7O[13] ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R7O[14] ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R7O[15] ; 80    ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R7O[1]  ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R7O[2]  ; 58    ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R7O[3]  ; 100   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R7O[4]  ; 105   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R7O[5]  ; 99    ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R7O[6]  ; 7     ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R7O[7]  ; 66    ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R7O[8]  ; 51    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; R7O[9]  ; 68    ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; P_RO                    ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; R6O[15]                 ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; R6O[1]                  ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; R7O[5]                  ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; R2O[15]                 ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; R2O[9]                  ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; R2O[7]                  ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; PCO[8]                  ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; R2O[14]                 ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 10 / 11 ( 91 % )  ; 2.5V          ; --           ;
; 2        ; 3 / 8 ( 38 % )    ; 2.5V          ; --           ;
; 3        ; 8 / 11 ( 73 % )   ; 2.5V          ; --           ;
; 4        ; 12 / 14 ( 86 % )  ; 2.5V          ; --           ;
; 5        ; 9 / 13 ( 69 % )   ; 2.5V          ; --           ;
; 6        ; 9 / 10 ( 90 % )   ; 2.5V          ; --           ;
; 7        ; 13 / 13 ( 100 % ) ; 2.5V          ; --           ;
; 8        ; 12 / 12 ( 100 % ) ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; R2O[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 2        ; 1          ; 1        ; R6O[11]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 3        ; 2          ; 1        ; R2O[11]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; R7O[6]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; R2O[13]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 11       ; 14         ; 1        ; R2O[0]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; PCO[11]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; PCO[9]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 31       ; 36         ; 2        ; P_RAMO                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; PCO[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; PCO[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; R2O[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; R6O[5]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 50       ; 69         ; 3        ; PCO[13]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 51       ; 70         ; 3        ; R7O[8]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 52       ; 72         ; 3        ; G                                                         ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; PCO[14]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 54       ; 74         ; 4        ; R7O[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 55       ; 75         ; 4        ; OPEN                                                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; R7O[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 59       ; 83         ; 4        ; R6O[14]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 60       ; 84         ; 4        ; PCO[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; CLK_SINGLESTEP                                            ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; PCO[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; R7O[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 67       ; 94         ; 4        ; R6O[12]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 68       ; 96         ; 4        ; R7O[9]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 69       ; 97         ; 4        ; R6O[10]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 70       ; 98         ; 4        ; PCO[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; PCO[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; R6O[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ; 107        ; 5        ; PCO[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; R7O[15]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; PCO[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; R6O[8]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 85       ; 119        ; 5        ; P_UPCO                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 86       ; 120        ; 5        ; P_RO                                                      ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 87       ; 121        ; 5        ; R6O[15]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; CLK_CONTINUOUS                                            ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; R6O[1]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 99       ; 137        ; 6        ; R7O[5]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 100      ; 138        ; 6        ; R7O[3]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; R2O[15]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 104      ; 141        ; 6        ; R2O[2]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 105      ; 142        ; 6        ; R7O[4]                                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 106      ; 146        ; 6        ; R7O[12]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; R7O[10]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 111      ; 154        ; 7        ; R6O[9]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 112      ; 155        ; 7        ; R2O[12]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 113      ; 156        ; 7        ; R6O[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 114      ; 157        ; 7        ; R6O[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 115      ; 158        ; 7        ; R7O[14]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; R6O[4]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 120      ; 164        ; 7        ; R7O[13]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 121      ; 165        ; 7        ; R7O[11]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; R2O[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 125      ; 174        ; 7        ; R2O[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 126      ; 175        ; 7        ; PCO[10]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 127      ; 176        ; 7        ; R2O[10]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 128      ; 177        ; 8        ; R6O[6]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 129      ; 178        ; 8        ; R6O[13]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; R2O[9]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 133      ; 182        ; 8        ; R2O[7]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; R6O[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 136      ; 187        ; 8        ; PCO[12]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 137      ; 190        ; 8        ; PCO[8]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 138      ; 191        ; 8        ; R2O[14]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; PCO[15]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 142      ; 201        ; 8        ; R7O[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 143      ; 202        ; 8        ; R2O[8]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 144      ; 203        ; 8        ; R2O[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                               ; Library Name ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ex03                                                                  ; 1282 (3)    ; 298 (0)                   ; 0 (0)         ; 40448       ; 5    ; 0            ; 0       ; 0         ; 71   ; 0            ; 984 (3)      ; 22 (0)            ; 276 (0)          ; |ex03                                                                                                                                                             ; work         ;
;    |CPU:cpu|                                                           ; 1146 (106)  ; 218 (0)                   ; 0 (0)         ; 40448       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 928 (106)    ; 4 (0)             ; 214 (4)          ; |ex03|CPU:cpu                                                                                                                                                     ; work         ;
;       |ALU:comb_947|                                                   ; 621 (368)   ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 596 (343)    ; 0 (0)             ; 25 (25)          ; |ex03|CPU:cpu|ALU:comb_947                                                                                                                                        ; work         ;
;          |multiplication16:comb_22|                                    ; 253 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 253 (0)      ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22                                                                                                               ; work         ;
;             |multi16row:union[0].row|                                  ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row                                                                                       ; work         ;
;                |multiunit:union[10].unit|                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[10].unit                                                              ; work         ;
;                |multiunit:union[11].unit|                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[11].unit                                                              ; work         ;
;                |multiunit:union[12].unit|                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[12].unit                                                              ; work         ;
;                |multiunit:union[13].unit|                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[13].unit                                                              ; work         ;
;                |multiunit:union[14].unit|                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[14].unit                                                              ; work         ;
;                |multiunit:union[15].unit|                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[15].unit                                                              ; work         ;
;                |multiunit:union[1].unit|                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[1].unit                                                               ; work         ;
;                |multiunit:union[2].unit|                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[2].unit                                                               ; work         ;
;                |multiunit:union[3].unit|                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[3].unit                                                               ; work         ;
;                |multiunit:union[4].unit|                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[4].unit                                                               ; work         ;
;                |multiunit:union[5].unit|                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[5].unit                                                               ; work         ;
;                |multiunit:union[6].unit|                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[6].unit                                                               ; work         ;
;                |multiunit:union[7].unit|                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[7].unit                                                               ; work         ;
;                |multiunit:union[8].unit|                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[8].unit                                                               ; work         ;
;                |multiunit:union[9].unit|                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[9].unit                                                               ; work         ;
;             |multi16row:union[10].row|                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row                                                                                      ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[0].unit                                                              ; work         ;
;                   |add1:add|                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[0].unit|add1:add                                                     ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[1].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[1].unit|add1:add                                                     ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[2].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[2].unit|add1:add                                                     ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[3].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[3].unit|add1:add                                                     ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[4].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[4].unit|add1:add                                                     ; work         ;
;             |multi16row:union[11].row|                                 ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row                                                                                      ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[0].unit                                                              ; work         ;
;                   |add1:add|                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[0].unit|add1:add                                                     ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[1].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[1].unit|add1:add                                                     ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[2].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[2].unit|add1:add                                                     ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[3].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[3].unit|add1:add                                                     ; work         ;
;             |multi16row:union[12].row|                                 ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row                                                                                      ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[0].unit                                                              ; work         ;
;                   |add1:add|                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[0].unit|add1:add                                                     ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[1].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[1].unit|add1:add                                                     ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[2].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[2].unit|add1:add                                                     ; work         ;
;             |multi16row:union[13].row|                                 ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row                                                                                      ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[0].unit                                                              ; work         ;
;                   |add1:add|                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[0].unit|add1:add                                                     ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[1].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[1].unit|add1:add                                                     ; work         ;
;             |multi16row:union[14].row|                                 ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row                                                                                      ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[0].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[0].unit|add1:add                                                     ; work         ;
;             |multi16row:union[15].row|                                 ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row                                                                                      ; work         ;
;                |multiunit:union[0].unit|                               ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[0].unit                                                              ; work         ;
;                   |add1:add|                                           ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[0].unit|add1:add                                                     ; work         ;
;             |multi16row:union[1].row|                                  ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row                                                                                       ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[0].unit                                                               ; work         ;
;                   |add1:add|                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[0].unit|add1:add                                                      ; work         ;
;                |multiunit:union[10].unit|                              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[10].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[10].unit|add1:add                                                     ; work         ;
;                |multiunit:union[11].unit|                              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[11].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[11].unit|add1:add                                                     ; work         ;
;                |multiunit:union[12].unit|                              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[12].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[12].unit|add1:add                                                     ; work         ;
;                |multiunit:union[13].unit|                              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[13].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[13].unit|add1:add                                                     ; work         ;
;                |multiunit:union[14].unit|                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[14].unit                                                              ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[1].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[1].unit|add1:add                                                      ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[2].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[2].unit|add1:add                                                      ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[3].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[3].unit|add1:add                                                      ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[4].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[4].unit|add1:add                                                      ; work         ;
;                |multiunit:union[5].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[5].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[5].unit|add1:add                                                      ; work         ;
;                |multiunit:union[6].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[6].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[6].unit|add1:add                                                      ; work         ;
;                |multiunit:union[7].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[7].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[7].unit|add1:add                                                      ; work         ;
;                |multiunit:union[8].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[8].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[8].unit|add1:add                                                      ; work         ;
;                |multiunit:union[9].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[9].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[9].unit|add1:add                                                      ; work         ;
;             |multi16row:union[2].row|                                  ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row                                                                                       ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[0].unit                                                               ; work         ;
;                   |add1:add|                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[0].unit|add1:add                                                      ; work         ;
;                |multiunit:union[10].unit|                              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[10].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[10].unit|add1:add                                                     ; work         ;
;                |multiunit:union[11].unit|                              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[11].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[11].unit|add1:add                                                     ; work         ;
;                |multiunit:union[12].unit|                              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[12].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[12].unit|add1:add                                                     ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[1].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[1].unit|add1:add                                                      ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[2].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[2].unit|add1:add                                                      ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[3].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[3].unit|add1:add                                                      ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[4].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[4].unit|add1:add                                                      ; work         ;
;                |multiunit:union[5].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[5].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[5].unit|add1:add                                                      ; work         ;
;                |multiunit:union[6].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[6].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[6].unit|add1:add                                                      ; work         ;
;                |multiunit:union[7].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[7].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[7].unit|add1:add                                                      ; work         ;
;                |multiunit:union[8].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[8].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[8].unit|add1:add                                                      ; work         ;
;                |multiunit:union[9].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[9].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[9].unit|add1:add                                                      ; work         ;
;             |multi16row:union[3].row|                                  ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row                                                                                       ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[0].unit                                                               ; work         ;
;                   |add1:add|                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[0].unit|add1:add                                                      ; work         ;
;                |multiunit:union[10].unit|                              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[10].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[10].unit|add1:add                                                     ; work         ;
;                |multiunit:union[11].unit|                              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[11].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[11].unit|add1:add                                                     ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[1].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[1].unit|add1:add                                                      ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[2].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[2].unit|add1:add                                                      ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[3].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[3].unit|add1:add                                                      ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[4].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[4].unit|add1:add                                                      ; work         ;
;                |multiunit:union[5].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[5].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[5].unit|add1:add                                                      ; work         ;
;                |multiunit:union[6].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[6].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[6].unit|add1:add                                                      ; work         ;
;                |multiunit:union[7].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[7].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[7].unit|add1:add                                                      ; work         ;
;                |multiunit:union[8].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[8].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[8].unit|add1:add                                                      ; work         ;
;                |multiunit:union[9].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[9].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[9].unit|add1:add                                                      ; work         ;
;             |multi16row:union[4].row|                                  ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row                                                                                       ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[0].unit                                                               ; work         ;
;                   |add1:add|                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[0].unit|add1:add                                                      ; work         ;
;                |multiunit:union[10].unit|                              ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[10].unit                                                              ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[10].unit|add1:add                                                     ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[1].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[1].unit|add1:add                                                      ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[2].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[2].unit|add1:add                                                      ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[3].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[3].unit|add1:add                                                      ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[4].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[4].unit|add1:add                                                      ; work         ;
;                |multiunit:union[5].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[5].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[5].unit|add1:add                                                      ; work         ;
;                |multiunit:union[6].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[6].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[6].unit|add1:add                                                      ; work         ;
;                |multiunit:union[7].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[7].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[7].unit|add1:add                                                      ; work         ;
;                |multiunit:union[8].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[8].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[8].unit|add1:add                                                      ; work         ;
;                |multiunit:union[9].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[9].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[9].unit|add1:add                                                      ; work         ;
;             |multi16row:union[5].row|                                  ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (0)       ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row                                                                                       ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[0].unit                                                               ; work         ;
;                   |add1:add|                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[0].unit|add1:add                                                      ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[1].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[1].unit|add1:add                                                      ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[2].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[2].unit|add1:add                                                      ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[3].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[3].unit|add1:add                                                      ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[4].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[4].unit|add1:add                                                      ; work         ;
;                |multiunit:union[5].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[5].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[5].unit|add1:add                                                      ; work         ;
;                |multiunit:union[6].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[6].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[6].unit|add1:add                                                      ; work         ;
;                |multiunit:union[7].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[7].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[7].unit|add1:add                                                      ; work         ;
;                |multiunit:union[8].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[8].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[8].unit|add1:add                                                      ; work         ;
;                |multiunit:union[9].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[9].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[9].unit|add1:add                                                      ; work         ;
;             |multi16row:union[6].row|                                  ; 19 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row                                                                                       ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[0].unit                                                               ; work         ;
;                   |add1:add|                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[0].unit|add1:add                                                      ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[1].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[1].unit|add1:add                                                      ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[2].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[2].unit|add1:add                                                      ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[3].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[3].unit|add1:add                                                      ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[4].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[4].unit|add1:add                                                      ; work         ;
;                |multiunit:union[5].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[5].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[5].unit|add1:add                                                      ; work         ;
;                |multiunit:union[6].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[6].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[6].unit|add1:add                                                      ; work         ;
;                |multiunit:union[7].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[7].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[7].unit|add1:add                                                      ; work         ;
;                |multiunit:union[8].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[8].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[8].unit|add1:add                                                      ; work         ;
;             |multi16row:union[7].row|                                  ; 17 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row                                                                                       ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[0].unit                                                               ; work         ;
;                   |add1:add|                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[0].unit|add1:add                                                      ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[1].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[1].unit|add1:add                                                      ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[2].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[2].unit|add1:add                                                      ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[3].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[3].unit|add1:add                                                      ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[4].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[4].unit|add1:add                                                      ; work         ;
;                |multiunit:union[5].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[5].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[5].unit|add1:add                                                      ; work         ;
;                |multiunit:union[6].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[6].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[6].unit|add1:add                                                      ; work         ;
;                |multiunit:union[7].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[7].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[7].unit|add1:add                                                      ; work         ;
;             |multi16row:union[8].row|                                  ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row                                                                                       ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[0].unit                                                               ; work         ;
;                   |add1:add|                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[0].unit|add1:add                                                      ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[1].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[1].unit|add1:add                                                      ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[2].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[2].unit|add1:add                                                      ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[3].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[3].unit|add1:add                                                      ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[4].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[4].unit|add1:add                                                      ; work         ;
;                |multiunit:union[5].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[5].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[5].unit|add1:add                                                      ; work         ;
;                |multiunit:union[6].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[6].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[6].unit|add1:add                                                      ; work         ;
;             |multi16row:union[9].row|                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row                                                                                       ; work         ;
;                |multiunit:union[0].unit|                               ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[0].unit                                                               ; work         ;
;                   |add1:add|                                           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[0].unit|add1:add                                                      ; work         ;
;                |multiunit:union[1].unit|                               ; 3 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[1].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[1].unit|add1:add                                                      ; work         ;
;                |multiunit:union[2].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[2].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[2].unit|add1:add                                                      ; work         ;
;                |multiunit:union[3].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[3].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[3].unit|add1:add                                                      ; work         ;
;                |multiunit:union[4].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[4].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[4].unit|add1:add                                                      ; work         ;
;                |multiunit:union[5].unit|                               ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[5].unit                                                               ; work         ;
;                   |add1:add|                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[5].unit|add1:add                                                      ; work         ;
;       |clock3:make_clock3|                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |ex03|CPU:cpu|clock3:make_clock3                                                                                                                                  ; work         ;
;       |nextAddress:next_micro|                                         ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |ex03|CPU:cpu|nextAddress:next_micro                                                                                                                              ; work         ;
;       |ram:RAM|                                                        ; 81 (0)      ; 46 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 4 (0)             ; 42 (0)           ; |ex03|CPU:cpu|ram:RAM                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 81 (0)      ; 46 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 4 (0)             ; 42 (0)           ; |ex03|CPU:cpu|ram:RAM|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_akk1:auto_generated|                           ; 81 (0)      ; 46 (0)                    ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 4 (0)             ; 42 (0)           ; |ex03|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated                                                                              ; work         ;
;                |altsyncram_qva2:altsyncram1|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 81 (57)     ; 46 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (20)      ; 4 (4)             ; 42 (33)          ; |ex03|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |ex03|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |register16:IR|                                                  ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |ex03|CPU:cpu|register16:IR                                                                                                                                       ; work         ;
;          |74173:register8_1|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:IR|74173:register8_1                                                                                                                     ; work         ;
;          |74173:register8_2|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:IR|74173:register8_2                                                                                                                     ; work         ;
;          |74173:register8_3|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:IR|74173:register8_3                                                                                                                     ; work         ;
;          |74173:register8_4|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:IR|74173:register8_4                                                                                                                     ; work         ;
;       |register16:MAR|                                                 ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |ex03|CPU:cpu|register16:MAR                                                                                                                                      ; work         ;
;          |74173:register8_1|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:MAR|74173:register8_1                                                                                                                    ; work         ;
;          |74173:register8_2|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:MAR|74173:register8_2                                                                                                                    ; work         ;
;          |74173:register8_3|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:MAR|74173:register8_3                                                                                                                    ; work         ;
;          |74173:register8_4|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:MAR|74173:register8_4                                                                                                                    ; work         ;
;       |register16:PC|                                                  ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |ex03|CPU:cpu|register16:PC                                                                                                                                       ; work         ;
;          |74173:register8_1|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:PC|74173:register8_1                                                                                                                     ; work         ;
;          |74173:register8_2|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:PC|74173:register8_2                                                                                                                     ; work         ;
;          |74173:register8_3|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:PC|74173:register8_3                                                                                                                     ; work         ;
;          |74173:register8_4|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:PC|74173:register8_4                                                                                                                     ; work         ;
;       |register16:add_register[1].R|                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |ex03|CPU:cpu|register16:add_register[1].R                                                                                                                        ; work         ;
;          |74173:register8_1|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[1].R|74173:register8_1                                                                                                      ; work         ;
;          |74173:register8_2|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[1].R|74173:register8_2                                                                                                      ; work         ;
;          |74173:register8_3|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[1].R|74173:register8_3                                                                                                      ; work         ;
;          |74173:register8_4|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[1].R|74173:register8_4                                                                                                      ; work         ;
;       |register16:add_register[2].R|                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |ex03|CPU:cpu|register16:add_register[2].R                                                                                                                        ; work         ;
;          |74173:register8_1|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[2].R|74173:register8_1                                                                                                      ; work         ;
;          |74173:register8_2|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[2].R|74173:register8_2                                                                                                      ; work         ;
;          |74173:register8_3|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[2].R|74173:register8_3                                                                                                      ; work         ;
;          |74173:register8_4|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[2].R|74173:register8_4                                                                                                      ; work         ;
;       |register16:add_register[3].R|                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |ex03|CPU:cpu|register16:add_register[3].R                                                                                                                        ; work         ;
;          |74173:register8_1|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[3].R|74173:register8_1                                                                                                      ; work         ;
;          |74173:register8_2|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[3].R|74173:register8_2                                                                                                      ; work         ;
;          |74173:register8_3|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[3].R|74173:register8_3                                                                                                      ; work         ;
;          |74173:register8_4|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[3].R|74173:register8_4                                                                                                      ; work         ;
;       |register16:add_register[4].R|                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |ex03|CPU:cpu|register16:add_register[4].R                                                                                                                        ; work         ;
;          |74173:register8_1|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[4].R|74173:register8_1                                                                                                      ; work         ;
;          |74173:register8_2|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[4].R|74173:register8_2                                                                                                      ; work         ;
;          |74173:register8_3|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[4].R|74173:register8_3                                                                                                      ; work         ;
;          |74173:register8_4|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[4].R|74173:register8_4                                                                                                      ; work         ;
;       |register16:add_register[5].R|                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |ex03|CPU:cpu|register16:add_register[5].R                                                                                                                        ; work         ;
;          |74173:register8_1|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[5].R|74173:register8_1                                                                                                      ; work         ;
;          |74173:register8_2|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[5].R|74173:register8_2                                                                                                      ; work         ;
;          |74173:register8_3|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[5].R|74173:register8_3                                                                                                      ; work         ;
;          |74173:register8_4|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[5].R|74173:register8_4                                                                                                      ; work         ;
;       |register16:add_register[6].R|                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |ex03|CPU:cpu|register16:add_register[6].R                                                                                                                        ; work         ;
;          |74173:register8_1|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[6].R|74173:register8_1                                                                                                      ; work         ;
;          |74173:register8_2|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[6].R|74173:register8_2                                                                                                      ; work         ;
;          |74173:register8_3|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[6].R|74173:register8_3                                                                                                      ; work         ;
;          |74173:register8_4|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[6].R|74173:register8_4                                                                                                      ; work         ;
;       |register16:add_register[7].R|                                   ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (0)           ; |ex03|CPU:cpu|register16:add_register[7].R                                                                                                                        ; work         ;
;          |74173:register8_1|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[7].R|74173:register8_1                                                                                                      ; work         ;
;          |74173:register8_2|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[7].R|74173:register8_2                                                                                                      ; work         ;
;          |74173:register8_3|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[7].R|74173:register8_3                                                                                                      ; work         ;
;          |74173:register8_4|                                           ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |ex03|CPU:cpu|register16:add_register[7].R|74173:register8_4                                                                                                      ; work         ;
;       |rom:ROM1|                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24064       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|rom:ROM1                                                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24064       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|rom:ROM1|altsyncram:altsyncram_component                                                                                                            ; work         ;
;             |altsyncram_hm91:auto_generated|                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24064       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated                                                                             ; work         ;
;       |selector8:select_A|                                             ; 77 (69)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (53)      ; 0 (0)             ; 16 (16)          ; |ex03|CPU:cpu|selector8:select_A                                                                                                                                  ; work         ;
;          |74138:three_two_translator|                                  ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|selector8:select_A|74138:three_two_translator                                                                                                       ; work         ;
;       |selector8:select_B|                                             ; 74 (65)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 64 (55)      ; 0 (0)             ; 10 (10)          ; |ex03|CPU:cpu|selector8:select_B                                                                                                                                  ; work         ;
;          |74138:three_two_translator|                                  ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |ex03|CPU:cpu|selector8:select_B|74138:three_two_translator                                                                                                       ; work         ;
;       |selector8_2:select_RA|                                          ; 80 (80)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 57 (57)          ; |ex03|CPU:cpu|selector8_2:select_RA                                                                                                                               ; work         ;
;       |selector8_2:select_RB|                                          ; 80 (80)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 0 (0)             ; 49 (49)          ; |ex03|CPU:cpu|selector8_2:select_RB                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                  ; 133 (1)     ; 80 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (1)       ; 18 (0)            ; 62 (0)           ; |ex03|sld_hub:auto_hub                                                                                                                                            ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                   ; 132 (92)    ; 80 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (40)      ; 18 (18)           ; 62 (37)          ; |ex03|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                               ; work         ;
;          |sld_rom_sr:hub_info_reg|                                     ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |ex03|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                       ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                   ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |ex03|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                     ; work         ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; P_UPCO         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P_RO           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; P_RAMO         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PCO[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PCO[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PCO[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PCO[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PCO[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PCO[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PCO[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PCO[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PCO[8]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PCO[9]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PCO[10]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PCO[11]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PCO[12]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PCO[13]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PCO[14]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PCO[15]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2O[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2O[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2O[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2O[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2O[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2O[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2O[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2O[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2O[8]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2O[9]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2O[10]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2O[11]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2O[12]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2O[13]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2O[14]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R2O[15]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R6O[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R6O[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R6O[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R6O[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R6O[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R6O[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R6O[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R6O[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R6O[8]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R6O[9]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R6O[10]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R6O[11]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R6O[12]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R6O[13]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R6O[14]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R6O[15]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R7O[0]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R7O[1]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R7O[2]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R7O[3]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R7O[4]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R7O[5]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R7O[6]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R7O[7]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R7O[8]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R7O[9]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R7O[10]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R7O[11]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R7O[12]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R7O[13]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R7O[14]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; R7O[15]        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; OPEN           ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CLK_SINGLESTEP ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CLK_CONTINUOUS ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; G              ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                  ;
+-----------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                               ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------+-------------------+---------+
; OPEN                                                                              ;                   ;         ;
;      - CPU:cpu|register16:add_register[2].R|74173:register8_1|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[2].R|74173:register8_1|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[2].R|74173:register8_1|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[2].R|74173:register8_1|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[2].R|74173:register8_2|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[2].R|74173:register8_2|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[2].R|74173:register8_2|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[2].R|74173:register8_2|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[2].R|74173:register8_3|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[2].R|74173:register8_3|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[2].R|74173:register8_3|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[2].R|74173:register8_3|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[2].R|74173:register8_4|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[2].R|74173:register8_4|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[2].R|74173:register8_4|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[2].R|74173:register8_4|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[6].R|74173:register8_1|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[6].R|74173:register8_1|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[6].R|74173:register8_1|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[6].R|74173:register8_1|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[6].R|74173:register8_2|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[6].R|74173:register8_2|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[6].R|74173:register8_2|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[6].R|74173:register8_2|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[6].R|74173:register8_3|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[6].R|74173:register8_3|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[6].R|74173:register8_3|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[6].R|74173:register8_3|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[6].R|74173:register8_4|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[6].R|74173:register8_4|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[6].R|74173:register8_4|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[6].R|74173:register8_4|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[7].R|74173:register8_1|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[7].R|74173:register8_1|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[7].R|74173:register8_1|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[7].R|74173:register8_1|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[7].R|74173:register8_2|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[7].R|74173:register8_2|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[7].R|74173:register8_2|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[7].R|74173:register8_2|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[7].R|74173:register8_3|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[7].R|74173:register8_3|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[7].R|74173:register8_3|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[7].R|74173:register8_3|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[7].R|74173:register8_4|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[7].R|74173:register8_4|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[7].R|74173:register8_4|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[7].R|74173:register8_4|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|nextAddress:next_micro|next_address[4]                             ; 0                 ; 6       ;
;      - CPU:cpu|nextAddress:next_micro|next_address[5]                             ; 0                 ; 6       ;
;      - CPU:cpu|nextAddress:next_micro|next_address[6]                             ; 0                 ; 6       ;
;      - CPU:cpu|nextAddress:next_micro|next_address[7]                             ; 0                 ; 6       ;
;      - CPU:cpu|nextAddress:next_micro|next_address[8]                             ; 0                 ; 6       ;
;      - CPU:cpu|clock3:make_clock3|i[1]                                            ; 0                 ; 6       ;
;      - CPU:cpu|clock3:make_clock3|i[0]                                            ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[1].R|74173:register8_4|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:IR|74173:register8_2|SYNTHESIZED_WIRE_33                ; 0                 ; 6       ;
;      - CPU:cpu|register16:IR|74173:register8_2|SYNTHESIZED_WIRE_30                ; 0                 ; 6       ;
;      - CPU:cpu|register16:IR|74173:register8_2|SYNTHESIZED_WIRE_32                ; 0                 ; 6       ;
;      - CPU:cpu|register16:IR|74173:register8_1|SYNTHESIZED_WIRE_32                ; 0                 ; 6       ;
;      - CPU:cpu|register16:IR|74173:register8_1|SYNTHESIZED_WIRE_30                ; 0                 ; 6       ;
;      - CPU:cpu|register16:IR|74173:register8_2|SYNTHESIZED_WIRE_34                ; 0                 ; 6       ;
;      - CPU:cpu|register16:IR|74173:register8_3|SYNTHESIZED_WIRE_34                ; 0                 ; 6       ;
;      - CPU:cpu|register16:IR|74173:register8_3|SYNTHESIZED_WIRE_32                ; 0                 ; 6       ;
;      - CPU:cpu|register16:IR|74173:register8_3|SYNTHESIZED_WIRE_33                ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[3].R|74173:register8_4|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[4].R|74173:register8_4|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[5].R|74173:register8_4|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[1].R|74173:register8_4|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[4].R|74173:register8_4|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[3].R|74173:register8_4|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[5].R|74173:register8_4|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[1].R|74173:register8_4|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[4].R|74173:register8_4|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[3].R|74173:register8_4|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[5].R|74173:register8_4|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[1].R|74173:register8_4|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[4].R|74173:register8_4|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[3].R|74173:register8_4|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[5].R|74173:register8_4|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[1].R|74173:register8_3|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[4].R|74173:register8_3|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[3].R|74173:register8_3|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[5].R|74173:register8_3|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[1].R|74173:register8_3|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[4].R|74173:register8_3|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[3].R|74173:register8_3|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[5].R|74173:register8_3|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[1].R|74173:register8_3|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[4].R|74173:register8_3|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[3].R|74173:register8_3|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[5].R|74173:register8_3|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[1].R|74173:register8_3|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[4].R|74173:register8_3|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[3].R|74173:register8_3|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[5].R|74173:register8_3|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[1].R|74173:register8_2|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[4].R|74173:register8_2|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[3].R|74173:register8_2|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[5].R|74173:register8_2|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[1].R|74173:register8_2|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[4].R|74173:register8_2|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[3].R|74173:register8_2|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[5].R|74173:register8_2|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[1].R|74173:register8_2|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[4].R|74173:register8_2|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[3].R|74173:register8_2|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[5].R|74173:register8_2|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[1].R|74173:register8_2|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[4].R|74173:register8_2|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[3].R|74173:register8_2|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[5].R|74173:register8_2|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[1].R|74173:register8_1|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[4].R|74173:register8_1|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[3].R|74173:register8_1|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[5].R|74173:register8_1|SYNTHESIZED_WIRE_30 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[1].R|74173:register8_1|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[4].R|74173:register8_1|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[3].R|74173:register8_1|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[5].R|74173:register8_1|SYNTHESIZED_WIRE_32 ; 0                 ; 6       ;
;      - CPU:cpu|register16:IR|74173:register8_1|SYNTHESIZED_WIRE_33                ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[1].R|74173:register8_1|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[4].R|74173:register8_1|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[3].R|74173:register8_1|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[5].R|74173:register8_1|SYNTHESIZED_WIRE_33 ; 0                 ; 6       ;
;      - CPU:cpu|register16:IR|74173:register8_1|SYNTHESIZED_WIRE_34                ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[1].R|74173:register8_1|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[4].R|74173:register8_1|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[3].R|74173:register8_1|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|register16:add_register[5].R|74173:register8_1|SYNTHESIZED_WIRE_34 ; 0                 ; 6       ;
;      - CPU:cpu|nextAddress:next_micro|next_address[0]                             ; 0                 ; 6       ;
;      - CPU:cpu|nextAddress:next_micro|next_address[1]                             ; 0                 ; 6       ;
;      - CPU:cpu|nextAddress:next_micro|next_address[2]                             ; 0                 ; 6       ;
;      - CPU:cpu|nextAddress:next_micro|next_address[3]                             ; 0                 ; 6       ;
;      - CPU:cpu|nextAddress:next_micro|always0~0                                   ; 0                 ; 6       ;
;      - CPU:cpu|nextAddress:next_micro|always0~1                                   ; 0                 ; 6       ;
;      - CPU:cpu|nextAddress:next_micro|next_address[3]~6                           ; 0                 ; 6       ;
;      - CPU:cpu|register16:IR|74173:register8_3|SYNTHESIZED_WIRE_30                ; 0                 ; 6       ;
;      - CPU:cpu|register16:IR|74173:register8_4|SYNTHESIZED_WIRE_34                ; 0                 ; 6       ;
;      - CPU:cpu|register16:IR|74173:register8_4|SYNTHESIZED_WIRE_33                ; 0                 ; 6       ;
;      - CPU:cpu|register16:IR|74173:register8_4|SYNTHESIZED_WIRE_32                ; 0                 ; 6       ;
;      - CPU:cpu|register16:IR|74173:register8_4|SYNTHESIZED_WIRE_30                ; 0                 ; 6       ;
; CLK_SINGLESTEP                                                                    ;                   ;         ;
;      - CLK~0                                                                      ; 1                 ; 6       ;
; CLK_CONTINUOUS                                                                    ;                   ;         ;
; G                                                                                 ;                   ;         ;
;      - CLK~0                                                                      ; 1                 ; 6       ;
+-----------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                           ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                                                                                                                            ; LCCOMB_X26_Y15_N14 ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|ALU:comb_947|Mux0~0                                                                                                                                                    ; LCCOMB_X26_Y13_N20 ; 16      ; Latch enable               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; CPU:cpu|ALU:comb_947|WideOr1~0                                                                                                                                                 ; LCCOMB_X26_Y13_N28 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|CPIR                                                                                                                                                                   ; LCCOMB_X26_Y15_N6  ; 16      ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; CPU:cpu|CPMAR                                                                                                                                                                  ; LCCOMB_X26_Y15_N28 ; 16      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; CPU:cpu|CPPC                                                                                                                                                                   ; LCCOMB_X26_Y15_N0  ; 16      ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; CPU:cpu|CPR[1]                                                                                                                                                                 ; LCCOMB_X24_Y15_N28 ; 16      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; CPU:cpu|CPR[2]                                                                                                                                                                 ; LCCOMB_X24_Y15_N18 ; 16      ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; CPU:cpu|CPR[3]                                                                                                                                                                 ; LCCOMB_X24_Y15_N8  ; 16      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; CPU:cpu|CPR[4]                                                                                                                                                                 ; LCCOMB_X24_Y15_N10 ; 16      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|CPR[5]                                                                                                                                                                 ; LCCOMB_X24_Y15_N6  ; 16      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|CPR[6]                                                                                                                                                                 ; LCCOMB_X24_Y15_N20 ; 16      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|CPR[7]                                                                                                                                                                 ; LCCOMB_X24_Y15_N22 ; 16      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|clock3:make_clock3|i[0]                                                                                                                                                ; FF_X26_Y15_N27     ; 2       ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; CPU:cpu|clock3:make_clock3|i[1]                                                                                                                                                ; FF_X26_Y15_N25     ; 13      ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; CPU:cpu|nextAddress:next_micro|always0~1                                                                                                                                       ; LCCOMB_X26_Y18_N4  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|nextAddress:next_micro|next_address[3]~6                                                                                                                               ; LCCOMB_X26_Y18_N22 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                        ; LCCOMB_X14_Y11_N4  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; LCCOMB_X14_Y10_N8  ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; LCCOMB_X14_Y11_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                           ; LCCOMB_X14_Y11_N28 ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~13                                                ; LCCOMB_X13_Y11_N10 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~1                                                 ; LCCOMB_X13_Y11_N0  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5       ; LCCOMB_X16_Y7_N6   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 ; LCCOMB_X16_Y7_N4   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 ; LCCOMB_X17_Y7_N30  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|rden_RAM                                                                                                                                                               ; LCCOMB_X16_Y15_N26 ; 2       ; Read enable                ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[29]                                                                                        ; M9K_X27_Y15_N0     ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[31]                                                                                        ; M9K_X27_Y17_N0     ; 16      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; CPU:cpu|wren_RAM                                                                                                                                                               ; LCCOMB_X16_Y15_N8  ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; OPEN                                                                                                                                                                           ; PIN_55             ; 142     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                   ; JTAG_X1_Y12_N0     ; 128     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                   ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                          ; FF_X12_Y8_N23      ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                               ; LCCOMB_X12_Y7_N12  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                 ; LCCOMB_X12_Y7_N6   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                               ; LCCOMB_X14_Y8_N30  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                  ; LCCOMB_X12_Y7_N10  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                 ; LCCOMB_X12_Y7_N20  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                    ; FF_X14_Y10_N19     ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                  ; LCCOMB_X14_Y10_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                    ; FF_X14_Y10_N1      ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                    ; LCCOMB_X13_Y10_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10                                                                                             ; LCCOMB_X14_Y8_N16  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9                                                                                              ; LCCOMB_X13_Y7_N18  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                            ; LCCOMB_X14_Y8_N14  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                       ; LCCOMB_X14_Y7_N4   ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                       ; LCCOMB_X14_Y7_N6   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                               ; FF_X10_Y8_N21      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                              ; FF_X12_Y8_N27      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                               ; FF_X14_Y8_N5       ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                               ; FF_X14_Y8_N3       ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                        ; LCCOMB_X12_Y8_N0   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                              ; FF_X11_Y8_N9       ; 17      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                 ;
+---------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                            ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CPU:cpu|ALU:comb_947|Mux0~0     ; LCCOMB_X26_Y13_N20 ; 16      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; CPU:cpu|CPIR                    ; LCCOMB_X26_Y15_N6  ; 16      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; CPU:cpu|CPMAR                   ; LCCOMB_X26_Y15_N28 ; 16      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; CPU:cpu|CPPC                    ; LCCOMB_X26_Y15_N0  ; 16      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; CPU:cpu|CPR[1]                  ; LCCOMB_X24_Y15_N28 ; 16      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; CPU:cpu|CPR[2]                  ; LCCOMB_X24_Y15_N18 ; 16      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; CPU:cpu|CPR[3]                  ; LCCOMB_X24_Y15_N8  ; 16      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; CPU:cpu|clock3:make_clock3|i[0] ; FF_X26_Y15_N27     ; 2       ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; CPU:cpu|clock3:make_clock3|i[1] ; FF_X26_Y15_N25     ; 13      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; altera_internal_jtag~TCKUTAP    ; JTAG_X1_Y12_N0     ; 128     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+---------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                           ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; OPEN~input                                                                                                                                                                     ; 142     ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[23]                                                                                        ; 75      ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[25]                                                                                        ; 56      ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[24]                                                                                        ; 48      ;
; CPU:cpu|selector8:select_B|Q[1]~56                                                                                                                                             ; 38      ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[22]                                                                                        ; 38      ;
; CPU:cpu|selector8:select_A|Q[2]~52                                                                                                                                             ; 37      ;
; CPU:cpu|selector8:select_B|Q[2]~51                                                                                                                                             ; 36      ;
; CPU:cpu|selector8:select_A|Q[3]~47                                                                                                                                             ; 35      ;
; CPU:cpu|selector8:select_A|Q[4]~42                                                                                                                                             ; 33      ;
; CPU:cpu|selector8:select_A|Q[0]~62                                                                                                                                             ; 31      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                               ; 30      ;
; CPU:cpu|selector8:select_B|Q[3]~45                                                                                                                                             ; 30      ;
; CPU:cpu|selector8:select_A|Q[5]~35                                                                                                                                             ; 30      ;
; CPU:cpu|ALU:comb_947|Mux11~0                                                                                                                                                   ; 29      ;
; CPU:cpu|selector8:select_B|Q[4]~41                                                                                                                                             ; 28      ;
; CPU:cpu|selector8:select_B|Q[5]~35                                                                                                                                             ; 28      ;
; CPU:cpu|selector8:select_A|Q[6]~31                                                                                                                                             ; 28      ;
; CPU:cpu|selector8:select_A|74138:three_two_translator|15~3                                                                                                                     ; 28      ;
; CPU:cpu|selector8:select_A|Q[1]~57                                                                                                                                             ; 27      ;
; CPU:cpu|selector8:select_B|Q[0]~61                                                                                                                                             ; 26      ;
; CPU:cpu|selector8:select_B|Q[6]~31                                                                                                                                             ; 26      ;
; CPU:cpu|selector8:select_A|Q[7]~27                                                                                                                                             ; 26      ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[18]                                                                                        ; 25      ;
; CPU:cpu|selector8:select_B|Q[7]~27                                                                                                                                             ; 24      ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[17]                                                                                        ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                   ; 23      ;
; CPU:cpu|selector8:select_A|Q[8]                                                                                                                                                ; 23      ;
; CPU:cpu|selector8:select_B|Q[8]                                                                                                                                                ; 23      ;
; CPU:cpu|selector8:select_B|74138:three_two_translator|15~2                                                                                                                     ; 23      ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[16]                                                                                        ; 23      ;
; CPU:cpu|register16:IR|74173:register8_2|SYNTHESIZED_WIRE_34                                                                                                                    ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                               ; 21      ;
; CPU:cpu|ALU:comb_947|Mux11~2                                                                                                                                                   ; 21      ;
; CPU:cpu|selector8:select_A|Q[9]                                                                                                                                                ; 21      ;
; CPU:cpu|selector8:select_B|Q[9]                                                                                                                                                ; 21      ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[7]                                                                                         ; 21      ;
; CPU:cpu|selector8:select_B|Q[11]~14                                                                                                                                            ; 20      ;
; CPU:cpu|register16:IR|74173:register8_3|SYNTHESIZED_WIRE_33                                                                                                                    ; 20      ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[9]                                                                                         ; 20      ;
; CPU:cpu|selector8:select_A|Q[10]                                                                                                                                               ; 19      ;
; CPU:cpu|selector8:select_B|Q[10]                                                                                                                                               ; 19      ;
; CPU:cpu|selector8:select_A|Q[11]~14                                                                                                                                            ; 19      ;
; CPU:cpu|register16:IR|74173:register8_1|SYNTHESIZED_WIRE_30                                                                                                                    ; 19      ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[37]                                                                                        ; 19      ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[8]                                                                                         ; 19      ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[20]                                                                                        ; 19      ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[21]                                                                                        ; 19      ;
; CPU:cpu|selector8:select_B|Q[12]~11                                                                                                                                            ; 18      ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[19]                                                                                        ; 18      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                              ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                          ; 17      ;
; CPU:cpu|selector8:select_A|Q[12]~11                                                                                                                                            ; 17      ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                           ; 17      ;
; CPU:cpu|CPR[5]                                                                                                                                                                 ; 16      ;
; CPU:cpu|CPR[4]                                                                                                                                                                 ; 16      ;
; CPU:cpu|CPR[7]                                                                                                                                                                 ; 16      ;
; CPU:cpu|CPR[6]                                                                                                                                                                 ; 16      ;
; CPU:cpu|selector8:select_B|Q[13]~8                                                                                                                                             ; 16      ;
; CPU:cpu|select_control_RA[6]~36                                                                                                                                                ; 16      ;
; CPU:cpu|select_control_RA[7]~32                                                                                                                                                ; 16      ;
; CPU:cpu|select_control_RA[3]~25                                                                                                                                                ; 16      ;
; CPU:cpu|select_control_RA[4]~19                                                                                                                                                ; 16      ;
; CPU:cpu|select_control_RA[2]~15                                                                                                                                                ; 16      ;
; CPU:cpu|select_control_RA[1]~11                                                                                                                                                ; 16      ;
; CPU:cpu|select_control_RB[6]~29                                                                                                                                                ; 16      ;
; CPU:cpu|select_control_RB[7]~25                                                                                                                                                ; 16      ;
; CPU:cpu|select_control_RB[3]~20                                                                                                                                                ; 16      ;
; CPU:cpu|select_control_RB[4]~13                                                                                                                                                ; 16      ;
; CPU:cpu|select_control_RB[2]~9                                                                                                                                                 ; 16      ;
; CPU:cpu|register16:IR|74173:register8_1|SYNTHESIZED_WIRE_32                                                                                                                    ; 16      ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~1                                                 ; 16      ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[29]                                                                                        ; 16      ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[6]                                                                                         ; 16      ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[31]                                                                                        ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                               ; 15      ;
; CPU:cpu|ALU:comb_947|Mux11~7                                                                                                                                                   ; 15      ;
; CPU:cpu|ALU:comb_947|Mux11~1                                                                                                                                                   ; 15      ;
; CPU:cpu|ALU:comb_947|Add0~11                                                                                                                                                   ; 15      ;
; CPU:cpu|selector8:select_B|Q[14]~5                                                                                                                                             ; 15      ;
; CPU:cpu|select_control_RB[1]~5                                                                                                                                                 ; 15      ;
; CPU:cpu|register16:IR|74173:register8_2|SYNTHESIZED_WIRE_33                                                                                                                    ; 15      ;
; CPU:cpu|ALU:comb_947|Mux4~3                                                                                                                                                    ; 14      ;
; CPU:cpu|ALU:comb_947|Mux1~1                                                                                                                                                    ; 14      ;
; CPU:cpu|ALU:comb_947|Mux11~6                                                                                                                                                   ; 14      ;
; CPU:cpu|ALU:comb_947|Mux11~5                                                                                                                                                   ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                    ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                      ; 13      ;
; CPU:cpu|selector8:select_B|Q[0]~36                                                                                                                                             ; 13      ;
; CPU:cpu|selector8:select_B|74138:three_two_translator|15~6                                                                                                                     ; 13      ;
; CPU:cpu|selector8:select_A|Q[13]                                                                                                                                               ; 13      ;
; CPU:cpu|selector8:select_B|Q[15]~2                                                                                                                                             ; 13      ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[26]                                                                                        ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                              ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                   ; 12      ;
; CPU:cpu|ALU:comb_947|F[15]                                                                                                                                                     ; 12      ;
; CPU:cpu|ALU:comb_947|F[14]                                                                                                                                                     ; 12      ;
; CPU:cpu|ALU:comb_947|F[13]                                                                                                                                                     ; 12      ;
; CPU:cpu|ALU:comb_947|F[12]                                                                                                                                                     ; 12      ;
; CPU:cpu|ALU:comb_947|F[11]                                                                                                                                                     ; 12      ;
; CPU:cpu|ALU:comb_947|F[10]                                                                                                                                                     ; 12      ;
; CPU:cpu|ALU:comb_947|F[9]                                                                                                                                                      ; 12      ;
; CPU:cpu|ALU:comb_947|F[8]                                                                                                                                                      ; 12      ;
; CPU:cpu|ALU:comb_947|F[7]                                                                                                                                                      ; 12      ;
; CPU:cpu|ALU:comb_947|F[6]                                                                                                                                                      ; 12      ;
; CPU:cpu|ALU:comb_947|F[5]                                                                                                                                                      ; 12      ;
; CPU:cpu|ALU:comb_947|F[4]                                                                                                                                                      ; 12      ;
; CPU:cpu|ALU:comb_947|F[3]                                                                                                                                                      ; 12      ;
; CPU:cpu|ALU:comb_947|F[2]                                                                                                                                                      ; 12      ;
; CPU:cpu|ALU:comb_947|F[1]                                                                                                                                                      ; 12      ;
; CPU:cpu|ALU:comb_947|F[0]                                                                                                                                                      ; 12      ;
; CPU:cpu|selector8:select_A|74138:three_two_translator|15~6                                                                                                                     ; 12      ;
; CPU:cpu|selector8:select_A|Q[15]~2                                                                                                                                             ; 12      ;
; CPU:cpu|select_control_RB[5]~33                                                                                                                                                ; 12      ;
; CPU:cpu|select_control_RB[5]~31                                                                                                                                                ; 12      ;
; CPU:cpu|register16:IR|74173:register8_2|SYNTHESIZED_WIRE_32                                                                                                                    ; 12      ;
; CPU:cpu|register16:IR|74173:register8_2|SYNTHESIZED_WIRE_30                                                                                                                    ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                               ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                ; 11      ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                           ; 11      ;
; CPU:cpu|ALU:comb_947|Mux4~1                                                                                                                                                    ; 11      ;
; CPU:cpu|ALU:comb_947|Mux11~3                                                                                                                                                   ; 11      ;
; CPU:cpu|selector8:select_A|Q[14]                                                                                                                                               ; 11      ;
; CPU:cpu|selector8:select_A|74138:three_two_translator|15~4                                                                                                                     ; 11      ;
; CPU:cpu|selector8:select_A|74138:three_two_translator|15~1                                                                                                                     ; 11      ;
; CPU:cpu|selector8:select_B|74138:three_two_translator|15~4                                                                                                                     ; 11      ;
; CPU:cpu|register16:IR|74173:register8_3|SYNTHESIZED_WIRE_32                                                                                                                    ; 11      ;
; CPU:cpu|register16:IR|74173:register8_3|SYNTHESIZED_WIRE_34                                                                                                                    ; 11      ;
; CPU:cpu|selector8:select_B|74138:three_two_translator|15~0                                                                                                                     ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                ; 10      ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~13                                                ; 10      ;
; CPU:cpu|ALU:comb_947|Mux4~2                                                                                                                                                    ; 10      ;
; CPU:cpu|ALU:comb_947|Mux11~4                                                                                                                                                   ; 10      ;
; CPU:cpu|select_control_RA[5]~28                                                                                                                                                ; 10      ;
; CPU:cpu|select_control_RA[5]~26                                                                                                                                                ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                ; 9       ;
; CPU:cpu|nextAddress:next_micro|next_address[3]~6                                                                                                                               ; 9       ;
; CPU:cpu|nextAddress:next_micro|always0~1                                                                                                                                       ; 9       ;
; CPU:cpu|nextAddress:next_micro|always0~0                                                                                                                                       ; 9       ;
; CPU:cpu|ALU:comb_947|Mux1~0                                                                                                                                                    ; 9       ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[36]                                                                                        ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                             ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                      ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                    ; 8       ;
; CPU:cpu|selector8:select_A|74138:three_two_translator|15~0                                                                                                                     ; 8       ;
; CPU:cpu|selector8:select_B|74138:three_two_translator|15~3                                                                                                                     ; 8       ;
; CPU:cpu|selector8:select_B|74138:three_two_translator|15~1                                                                                                                     ; 8       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ; 8       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; 8       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                              ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                      ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                      ; 7       ;
; CPU:cpu|ALU:comb_947|shift_direction                                                                                                                                           ; 7       ;
; CPU:cpu|ALU:comb_947|Add0~108                                                                                                                                                  ; 7       ;
; CPU:cpu|CPR_PO                                                                                                                                                                 ; 7       ;
; CPU:cpu|select_control_RA[5]~37                                                                                                                                                ; 7       ;
; CPU:cpu|clock3:make_clock3|i[1]                                                                                                                                                ; 7       ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[35]                                                                                        ; 7       ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[12]                                                                                        ; 7       ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[15]                                                                                        ; 7       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ; 7       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                 ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                          ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                          ; 6       ;
; CPU:cpu|selector8:select_A|Q[0]~38                                                                                                                                             ; 6       ;
; CPU:cpu|selector8_2:select_RB|Q[5]                                                                                                                                             ; 6       ;
; CPU:cpu|selector8_2:select_RB|Q[6]                                                                                                                                             ; 6       ;
; CPU:cpu|selector8_2:select_RB|Q[7]                                                                                                                                             ; 6       ;
; CPU:cpu|selector8_2:select_RB|Q[8]                                                                                                                                             ; 6       ;
; CPU:cpu|selector8_2:select_RB|Q[9]                                                                                                                                             ; 6       ;
; CPU:cpu|selector8_2:select_RB|Q[10]                                                                                                                                            ; 6       ;
; CPU:cpu|selector8:select_A|74138:three_two_translator|15~2                                                                                                                     ; 6       ;
; CPU:cpu|select_control_RA[4]~4                                                                                                                                                 ; 6       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; 6       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal       ; 6       ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[33]                                                                                        ; 6       ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[34]                                                                                        ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~9                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                  ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                      ; 5       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 ; 5       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 ; 5       ;
; CPU:cpu|ALU:comb_947|Add0~13                                                                                                                                                   ; 5       ;
; CPU:cpu|selector8:select_A|Q[0]~41                                                                                                                                             ; 5       ;
; CPU:cpu|selector8:select_B|Q[0]~37                                                                                                                                             ; 5       ;
; CPU:cpu|selector8_2:select_RB|Q[14]                                                                                                                                            ; 5       ;
; CPU:cpu|select_control_RB[5]~34                                                                                                                                                ; 5       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                              ; 5       ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[10]                                                                                        ; 5       ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[11]                                                                                        ; 5       ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[13]                                                                                        ; 5       ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[14]                                                                                        ; 5       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; 5       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; 5       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                          ; 4       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3                                      ; 4       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2                                      ; 4       ;
; CPU:cpu|nextAddress:next_micro|next_address[3]                                                                                                                                 ; 4       ;
; CPU:cpu|nextAddress:next_micro|next_address[2]                                                                                                                                 ; 4       ;
; CPU:cpu|nextAddress:next_micro|next_address[1]                                                                                                                                 ; 4       ;
; CPU:cpu|nextAddress:next_micro|next_address[0]                                                                                                                                 ; 4       ;
; CPU:cpu|selector8:select_A|Q[0]~63                                                                                                                                             ; 4       ;
; CPU:cpu|register16:MAR|74173:register8_1|SYNTHESIZED_WIRE_34                                                                                                                   ; 4       ;
; CPU:cpu|register16:MAR|74173:register8_1|SYNTHESIZED_WIRE_33                                                                                                                   ; 4       ;
; CPU:cpu|register16:MAR|74173:register8_1|SYNTHESIZED_WIRE_32                                                                                                                   ; 4       ;
; CPU:cpu|selector8:select_B|Q[3]~44                                                                                                                                             ; 4       ;
; CPU:cpu|register16:MAR|74173:register8_1|SYNTHESIZED_WIRE_30                                                                                                                   ; 4       ;
; CPU:cpu|selector8:select_B|Q[4]~40                                                                                                                                             ; 4       ;
; CPU:cpu|register16:MAR|74173:register8_2|SYNTHESIZED_WIRE_34                                                                                                                   ; 4       ;
; CPU:cpu|register16:MAR|74173:register8_2|SYNTHESIZED_WIRE_33                                                                                                                   ; 4       ;
; CPU:cpu|register16:MAR|74173:register8_2|SYNTHESIZED_WIRE_32                                                                                                                   ; 4       ;
; CPU:cpu|register16:MAR|74173:register8_2|SYNTHESIZED_WIRE_30                                                                                                                   ; 4       ;
; CPU:cpu|register16:MAR|74173:register8_3|SYNTHESIZED_WIRE_34                                                                                                                   ; 4       ;
; CPU:cpu|register16:MAR|74173:register8_3|SYNTHESIZED_WIRE_33                                                                                                                   ; 4       ;
; CPU:cpu|selector8_2:select_RB|Q[13]                                                                                                                                            ; 4       ;
; CPU:cpu|selector8:select_A|Q[14]~5                                                                                                                                             ; 4       ;
; CPU:cpu|select_control_RA[5]~6                                                                                                                                                 ; 4       ;
; CPU:cpu|select_control_RB[4]~30                                                                                                                                                ; 4       ;
; CPU:cpu|select_control_RB[6]~21                                                                                                                                                ; 4       ;
; CPU:cpu|select_control_RB[2]~14                                                                                                                                                ; 4       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0                                      ; 4       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5       ; 4       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sdr~0                                                                 ; 4       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; 4       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; 4       ;
; CPU:cpu|register16:PC|74173:register8_2|SYNTHESIZED_WIRE_34                                                                                                                    ; 4       ;
; CPU:cpu|register16:PC|74173:register8_1|SYNTHESIZED_WIRE_30                                                                                                                    ; 4       ;
; CPU:cpu|register16:PC|74173:register8_1|SYNTHESIZED_WIRE_32                                                                                                                    ; 4       ;
; CPU:cpu|register16:PC|74173:register8_1|SYNTHESIZED_WIRE_33                                                                                                                    ; 4       ;
; CPU:cpu|register16:PC|74173:register8_1|SYNTHESIZED_WIRE_34                                                                                                                    ; 4       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; 4       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; 4       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; 4       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; 4       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; 4       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; 4       ;
; CPU:cpu|nextAddress:next_micro|next_address[8]                                                                                                                                 ; 4       ;
; CPU:cpu|nextAddress:next_micro|next_address[7]                                                                                                                                 ; 4       ;
; CPU:cpu|nextAddress:next_micro|next_address[6]                                                                                                                                 ; 4       ;
; CPU:cpu|nextAddress:next_micro|next_address[5]                                                                                                                                 ; 4       ;
; CPU:cpu|nextAddress:next_micro|next_address[4]                                                                                                                                 ; 4       ;
; CPU:cpu|ALU:comb_947|Add6~0                                                                                                                                                    ; 4       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~8                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                               ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[0].unit|comb~2                                                                          ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[0].unit|comb~2                                                                           ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[0].unit|comb~2                                                                           ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[0].unit|comb~2                                                                           ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[0].unit|comb~2                                                                           ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[0].unit|comb~2                                                                           ; 3       ;
; CPU:cpu|CPR[5]~11                                                                                                                                                              ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[1].unit|add1:add|S                                                                      ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[1].unit|add1:add|S                                                                      ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[1].unit|add1:add|S                                                                      ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[1].unit|add1:add|S                                                                       ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[1].unit|add1:add|S                                                                       ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[1].unit|add1:add|S                                                                       ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[1].unit|add1:add|S                                                                       ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[1].unit|add1:add|S                                                                       ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[1].unit|add1:add|S                                                                       ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[1].unit|add1:add|S                                                                       ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[0].unit|comb~0                                                                           ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[1].unit|add1:add|S                                                                       ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[0].unit|comb~0                                                                           ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[1].unit|add1:add|S                                                                       ; 3       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[1].unit|comb~0                                                                           ; 3       ;
; CPU:cpu|ALU:comb_947|jumpTag                                                                                                                                                   ; 3       ;
; CPU:cpu|ALU:comb_947|Mux16~11                                                                                                                                                  ; 3       ;
; CPU:cpu|ALU:comb_947|Equal1~10                                                                                                                                                 ; 3       ;
; CPU:cpu|register16:IR|74173:register8_1|SYNTHESIZED_WIRE_34                                                                                                                    ; 3       ;
; CPU:cpu|register16:IR|74173:register8_1|SYNTHESIZED_WIRE_33                                                                                                                    ; 3       ;
; CPU:cpu|selector8:select_B|Q[2]~50                                                                                                                                             ; 3       ;
; CPU:cpu|selector8:select_A|Q[5]~34                                                                                                                                             ; 3       ;
; CPU:cpu|selector8:select_B|Q[5]~34                                                                                                                                             ; 3       ;
; CPU:cpu|selector8:select_A|Q[6]~30                                                                                                                                             ; 3       ;
; CPU:cpu|selector8:select_B|Q[6]~30                                                                                                                                             ; 3       ;
; CPU:cpu|selector8:select_A|Q[7]~26                                                                                                                                             ; 3       ;
; CPU:cpu|selector8:select_A|74138:three_two_translator|15~7                                                                                                                     ; 3       ;
; CPU:cpu|selector8:select_B|Q[7]~26                                                                                                                                             ; 3       ;
; CPU:cpu|selector8:select_B|74138:three_two_translator|15~7                                                                                                                     ; 3       ;
; CPU:cpu|selector8:select_A|Q[8]~23                                                                                                                                             ; 3       ;
; CPU:cpu|selector8:select_B|Q[8]~23                                                                                                                                             ; 3       ;
; CPU:cpu|selector8:select_A|Q[9]~20                                                                                                                                             ; 3       ;
; CPU:cpu|selector8:select_B|Q[9]~20                                                                                                                                             ; 3       ;
; CPU:cpu|selector8:select_A|Q[10]~17                                                                                                                                            ; 3       ;
; CPU:cpu|selector8:select_A|74138:three_two_translator|15~5                                                                                                                     ; 3       ;
; CPU:cpu|selector8:select_B|Q[10]~17                                                                                                                                            ; 3       ;
; CPU:cpu|selector8:select_B|74138:three_two_translator|15~5                                                                                                                     ; 3       ;
; CPU:cpu|selector8:select_A|Q[13]~8                                                                                                                                             ; 3       ;
; CPU:cpu|select_control_RA[3]~20                                                                                                                                                ; 3       ;
; CPU:cpu|select_control_RA[6]~5                                                                                                                                                 ; 3       ;
; CPU:cpu|select_control_RB[3]~15                                                                                                                                                ; 3       ;
; CPU:cpu|select_control_RA[4]~3                                                                                                                                                 ; 3       ;
; CPU:cpu|select_control_RA[2]~2                                                                                                                                                 ; 3       ;
; CPU:cpu|select_control_RA[2]~1                                                                                                                                                 ; 3       ;
; CPU:cpu|select_control_RA[1]~0                                                                                                                                                 ; 3       ;
; CPU:cpu|select_control_RB[1]~0                                                                                                                                                 ; 3       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; 3       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; 3       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; 3       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; 3       ;
; CPU:cpu|register16:add_register[7].R|74173:register8_4|SYNTHESIZED_WIRE_30                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[7].R|74173:register8_4|SYNTHESIZED_WIRE_32                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[7].R|74173:register8_4|SYNTHESIZED_WIRE_33                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[7].R|74173:register8_4|SYNTHESIZED_WIRE_34                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[7].R|74173:register8_3|SYNTHESIZED_WIRE_30                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[7].R|74173:register8_3|SYNTHESIZED_WIRE_32                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[7].R|74173:register8_3|SYNTHESIZED_WIRE_33                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[7].R|74173:register8_3|SYNTHESIZED_WIRE_34                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[7].R|74173:register8_2|SYNTHESIZED_WIRE_30                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[7].R|74173:register8_2|SYNTHESIZED_WIRE_32                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[7].R|74173:register8_2|SYNTHESIZED_WIRE_33                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[7].R|74173:register8_2|SYNTHESIZED_WIRE_34                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[7].R|74173:register8_1|SYNTHESIZED_WIRE_30                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[7].R|74173:register8_1|SYNTHESIZED_WIRE_32                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[7].R|74173:register8_1|SYNTHESIZED_WIRE_33                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[7].R|74173:register8_1|SYNTHESIZED_WIRE_34                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[6].R|74173:register8_4|SYNTHESIZED_WIRE_30                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[6].R|74173:register8_4|SYNTHESIZED_WIRE_32                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[6].R|74173:register8_4|SYNTHESIZED_WIRE_33                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[6].R|74173:register8_4|SYNTHESIZED_WIRE_34                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[6].R|74173:register8_3|SYNTHESIZED_WIRE_30                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[6].R|74173:register8_3|SYNTHESIZED_WIRE_32                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[6].R|74173:register8_3|SYNTHESIZED_WIRE_33                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[6].R|74173:register8_3|SYNTHESIZED_WIRE_34                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[6].R|74173:register8_2|SYNTHESIZED_WIRE_30                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[6].R|74173:register8_2|SYNTHESIZED_WIRE_32                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[6].R|74173:register8_2|SYNTHESIZED_WIRE_33                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[6].R|74173:register8_2|SYNTHESIZED_WIRE_34                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[6].R|74173:register8_1|SYNTHESIZED_WIRE_30                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[6].R|74173:register8_1|SYNTHESIZED_WIRE_32                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[6].R|74173:register8_1|SYNTHESIZED_WIRE_33                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[6].R|74173:register8_1|SYNTHESIZED_WIRE_34                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[2].R|74173:register8_4|SYNTHESIZED_WIRE_30                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[2].R|74173:register8_4|SYNTHESIZED_WIRE_32                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[2].R|74173:register8_4|SYNTHESIZED_WIRE_33                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[2].R|74173:register8_4|SYNTHESIZED_WIRE_34                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[2].R|74173:register8_3|SYNTHESIZED_WIRE_30                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[2].R|74173:register8_3|SYNTHESIZED_WIRE_32                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[2].R|74173:register8_3|SYNTHESIZED_WIRE_33                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[2].R|74173:register8_3|SYNTHESIZED_WIRE_34                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[2].R|74173:register8_2|SYNTHESIZED_WIRE_30                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[2].R|74173:register8_2|SYNTHESIZED_WIRE_32                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[2].R|74173:register8_2|SYNTHESIZED_WIRE_33                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[2].R|74173:register8_2|SYNTHESIZED_WIRE_34                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[2].R|74173:register8_1|SYNTHESIZED_WIRE_30                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[2].R|74173:register8_1|SYNTHESIZED_WIRE_32                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[2].R|74173:register8_1|SYNTHESIZED_WIRE_33                                                                                                     ; 3       ;
; CPU:cpu|register16:add_register[2].R|74173:register8_1|SYNTHESIZED_WIRE_34                                                                                                     ; 3       ;
; CPU:cpu|register16:PC|74173:register8_4|SYNTHESIZED_WIRE_30                                                                                                                    ; 3       ;
; CPU:cpu|register16:PC|74173:register8_4|SYNTHESIZED_WIRE_32                                                                                                                    ; 3       ;
; CPU:cpu|register16:PC|74173:register8_4|SYNTHESIZED_WIRE_33                                                                                                                    ; 3       ;
; CPU:cpu|register16:PC|74173:register8_4|SYNTHESIZED_WIRE_34                                                                                                                    ; 3       ;
; CPU:cpu|register16:PC|74173:register8_3|SYNTHESIZED_WIRE_30                                                                                                                    ; 3       ;
; CPU:cpu|register16:PC|74173:register8_3|SYNTHESIZED_WIRE_32                                                                                                                    ; 3       ;
; CPU:cpu|register16:PC|74173:register8_3|SYNTHESIZED_WIRE_33                                                                                                                    ; 3       ;
; CPU:cpu|register16:PC|74173:register8_3|SYNTHESIZED_WIRE_34                                                                                                                    ; 3       ;
; CPU:cpu|register16:PC|74173:register8_2|SYNTHESIZED_WIRE_30                                                                                                                    ; 3       ;
; CPU:cpu|register16:PC|74173:register8_2|SYNTHESIZED_WIRE_32                                                                                                                    ; 3       ;
; CPU:cpu|register16:PC|74173:register8_2|SYNTHESIZED_WIRE_33                                                                                                                    ; 3       ;
; CPU:cpu|clock3:make_clock3|i[0]                                                                                                                                                ; 3       ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[0]                                                                                         ; 3       ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[2]                                                                                         ; 3       ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[1]                                                                                         ; 3       ;
; CPU:cpu|ALU:comb_947|Add0~104                                                                                                                                                  ; 3       ;
; CPU:cpu|ALU:comb_947|Add6~30                                                                                                                                                   ; 3       ;
; CPU:cpu|ALU:comb_947|Add0~18                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                               ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16         ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[1].unit|comb~2                                                                          ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[1].unit|comb~2                                                                           ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[1].unit|comb~2                                                                           ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[1].unit|comb~2                                                                           ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[1].unit|comb~2                                                                           ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[1].unit|comb~2                                                                           ; 2       ;
; CPU:cpu|ALU:comb_947|jumpTag~1                                                                                                                                                 ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                        ; 2       ;
; CPU:cpu|rden_RAM                                                                                                                                                               ; 2       ;
; CPU:cpu|wren_RAM                                                                                                                                                               ; 2       ;
; CPU:cpu|CPR[7]~13                                                                                                                                                              ; 2       ;
; CPU:cpu|CPR[3]~10                                                                                                                                                              ; 2       ;
; CPU:cpu|CPR[6]~8                                                                                                                                                               ; 2       ;
; CPU:cpu|ALU:comb_947|Add0~99                                                                                                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[1].unit|add1:add|S                                                                      ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[2].unit|add1:add|S                                                                      ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[1].unit|add1:add|C4~0                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[3].unit|add1:add|S                                                                      ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[2].unit|add1:add|C4~0                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[4].unit|add1:add|S                                                                      ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[3].unit|add1:add|C4~0                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[5].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[4].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[6].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[5].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[7].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[6].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[8].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[7].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[9].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[8].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[10].unit|add1:add|S                                                                      ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[9].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[11].unit|add1:add|S                                                                      ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[10].unit|add1:add|C4~0                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[12].unit|add1:add|S                                                                      ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[11].unit|add1:add|C4~0                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[13].unit|add1:add|S                                                                      ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[12].unit|add1:add|C4~0                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[14].unit|comb~0                                                                          ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[1].unit|comb~0                                                                          ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[2].unit|add1:add|S                                                                      ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[1].unit|add1:add|C4~0                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[3].unit|add1:add|S                                                                      ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[2].unit|add1:add|C4~0                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[4].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[3].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[5].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[4].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[6].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[5].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[7].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[6].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[8].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[7].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[9].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[8].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[10].unit|add1:add|S                                                                      ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[9].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[11].unit|add1:add|S                                                                      ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[10].unit|add1:add|C4~0                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[12].unit|add1:add|S                                                                      ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[11].unit|add1:add|C4~0                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[13].unit|comb~0                                                                          ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[1].unit|comb~0                                                                          ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[0].unit|comb~0                                                                          ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[2].unit|add1:add|S                                                                      ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[1].unit|add1:add|C4~0                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[3].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[2].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[4].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[3].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[5].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[4].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[6].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[5].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[7].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[6].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[8].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[7].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[9].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[8].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[10].unit|add1:add|S                                                                      ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[9].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[11].unit|add1:add|S                                                                      ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[10].unit|add1:add|C4~0                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[12].unit|comb~0                                                                          ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[1].unit|comb~0                                                                          ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[0].unit|comb~0                                                                          ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[2].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[1].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[3].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[2].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[4].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[3].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[5].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[4].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[6].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[5].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[7].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[6].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[8].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[7].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[9].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[8].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[10].unit|add1:add|S                                                                      ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[9].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[11].unit|comb~0                                                                          ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[0].unit|comb~0                                                                          ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[2].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[1].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[3].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[2].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[4].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[3].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[5].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[4].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[6].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[5].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[7].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[6].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[8].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[7].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[9].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[8].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[10].unit|comb~0                                                                          ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[2].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[1].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[3].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[2].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[4].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[3].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[5].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[4].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[6].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[5].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[7].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[6].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[8].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[7].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[9].unit|comb~0                                                                           ; 2       ;
; CPU:cpu|ALU:comb_947|jumpTag~0                                                                                                                                                 ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[2].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[1].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[3].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[2].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[4].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[3].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[5].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[4].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[6].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[5].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[7].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[6].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[8].unit|comb~0                                                                           ; 2       ;
; CPU:cpu|ALU:comb_947|Mux4~0                                                                                                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[2].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[1].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[3].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[2].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[4].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[3].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[5].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[4].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[6].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[5].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[7].unit|comb~0                                                                           ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[2].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[1].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[3].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[2].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[4].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[3].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[5].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[4].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[6].unit|comb~0                                                                           ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[1].unit|comb~0                                                                           ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[2].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[1].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[3].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[2].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[4].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[3].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[5].unit|comb~0                                                                           ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[2].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[1].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[3].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[4].unit|comb~0                                                                           ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[2].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[1].unit|comb~0                                                                           ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[1].unit|comb~0                                                                           ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[2].unit|add1:add|S                                                                       ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[3].unit|comb~0                                                                           ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[1].unit|add1:add|C4~0                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[2].unit|comb~0                                                                           ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[0].unit|comb~0                                                                           ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[1].unit|comb~0                                                                           ; 2       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[0].unit|comb~0                                                                           ; 2       ;
; CPU:cpu|ALU:comb_947|Mux16~3                                                                                                                                                   ; 2       ;
; CPU:cpu|selector8:select_A|Q[0]~61                                                                                                                                             ; 2       ;
; CPU:cpu|selector8:select_B|Q[0]~60                                                                                                                                             ; 2       ;
; CPU:cpu|selector8_2:select_RA|Q[0]                                                                                                                                             ; 2       ;
; CPU:cpu|selector8_2:select_RB|Q[0]                                                                                                                                             ; 2       ;
; CPU:cpu|register16:add_register[5].R|74173:register8_1|SYNTHESIZED_WIRE_34                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[3].R|74173:register8_1|SYNTHESIZED_WIRE_34                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[4].R|74173:register8_1|SYNTHESIZED_WIRE_34                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[1].R|74173:register8_1|SYNTHESIZED_WIRE_34                                                                                                     ; 2       ;
; CPU:cpu|selector8:select_A|Q[1]~56                                                                                                                                             ; 2       ;
; CPU:cpu|selector8:select_B|Q[1]~55                                                                                                                                             ; 2       ;
; CPU:cpu|selector8_2:select_RA|Q[1]                                                                                                                                             ; 2       ;
; CPU:cpu|selector8_2:select_RB|Q[1]                                                                                                                                             ; 2       ;
; CPU:cpu|register16:add_register[5].R|74173:register8_1|SYNTHESIZED_WIRE_33                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[3].R|74173:register8_1|SYNTHESIZED_WIRE_33                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[4].R|74173:register8_1|SYNTHESIZED_WIRE_33                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[1].R|74173:register8_1|SYNTHESIZED_WIRE_33                                                                                                     ; 2       ;
; CPU:cpu|selector8:select_A|Q[2]~51                                                                                                                                             ; 2       ;
; CPU:cpu|selector8:select_B|Q[2]~49                                                                                                                                             ; 2       ;
; CPU:cpu|selector8_2:select_RA|Q[2]                                                                                                                                             ; 2       ;
; CPU:cpu|selector8_2:select_RB|Q[2]                                                                                                                                             ; 2       ;
; CPU:cpu|register16:add_register[5].R|74173:register8_1|SYNTHESIZED_WIRE_32                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[3].R|74173:register8_1|SYNTHESIZED_WIRE_32                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[4].R|74173:register8_1|SYNTHESIZED_WIRE_32                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[1].R|74173:register8_1|SYNTHESIZED_WIRE_32                                                                                                     ; 2       ;
; CPU:cpu|selector8:select_A|Q[3]~46                                                                                                                                             ; 2       ;
; CPU:cpu|selector8:select_B|Q[3]~43                                                                                                                                             ; 2       ;
; CPU:cpu|selector8_2:select_RA|Q[3]                                                                                                                                             ; 2       ;
; CPU:cpu|selector8_2:select_RB|Q[3]                                                                                                                                             ; 2       ;
; CPU:cpu|register16:add_register[5].R|74173:register8_1|SYNTHESIZED_WIRE_30                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[3].R|74173:register8_1|SYNTHESIZED_WIRE_30                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[4].R|74173:register8_1|SYNTHESIZED_WIRE_30                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[1].R|74173:register8_1|SYNTHESIZED_WIRE_30                                                                                                     ; 2       ;
; CPU:cpu|selector8:select_A|Q[4]~40                                                                                                                                             ; 2       ;
; CPU:cpu|selector8:select_B|74138:three_two_translator|15~8                                                                                                                     ; 2       ;
; CPU:cpu|selector8:select_B|Q[4]~39                                                                                                                                             ; 2       ;
; CPU:cpu|selector8_2:select_RA|Q[4]                                                                                                                                             ; 2       ;
; CPU:cpu|selector8_2:select_RB|Q[4]                                                                                                                                             ; 2       ;
; CPU:cpu|register16:add_register[5].R|74173:register8_2|SYNTHESIZED_WIRE_34                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[3].R|74173:register8_2|SYNTHESIZED_WIRE_34                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[4].R|74173:register8_2|SYNTHESIZED_WIRE_34                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[1].R|74173:register8_2|SYNTHESIZED_WIRE_34                                                                                                     ; 2       ;
; CPU:cpu|selector8_2:select_RA|Q[5]                                                                                                                                             ; 2       ;
; CPU:cpu|register16:add_register[5].R|74173:register8_2|SYNTHESIZED_WIRE_33                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[3].R|74173:register8_2|SYNTHESIZED_WIRE_33                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[4].R|74173:register8_2|SYNTHESIZED_WIRE_33                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[1].R|74173:register8_2|SYNTHESIZED_WIRE_33                                                                                                     ; 2       ;
; CPU:cpu|selector8_2:select_RA|Q[6]                                                                                                                                             ; 2       ;
; CPU:cpu|register16:add_register[5].R|74173:register8_2|SYNTHESIZED_WIRE_32                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[3].R|74173:register8_2|SYNTHESIZED_WIRE_32                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[4].R|74173:register8_2|SYNTHESIZED_WIRE_32                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[1].R|74173:register8_2|SYNTHESIZED_WIRE_32                                                                                                     ; 2       ;
; CPU:cpu|selector8_2:select_RA|Q[7]                                                                                                                                             ; 2       ;
; CPU:cpu|register16:add_register[5].R|74173:register8_2|SYNTHESIZED_WIRE_30                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[3].R|74173:register8_2|SYNTHESIZED_WIRE_30                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[4].R|74173:register8_2|SYNTHESIZED_WIRE_30                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[1].R|74173:register8_2|SYNTHESIZED_WIRE_30                                                                                                     ; 2       ;
; CPU:cpu|selector8_2:select_RA|Q[8]                                                                                                                                             ; 2       ;
; CPU:cpu|register16:add_register[5].R|74173:register8_3|SYNTHESIZED_WIRE_34                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[3].R|74173:register8_3|SYNTHESIZED_WIRE_34                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[4].R|74173:register8_3|SYNTHESIZED_WIRE_34                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[1].R|74173:register8_3|SYNTHESIZED_WIRE_34                                                                                                     ; 2       ;
; CPU:cpu|selector8_2:select_RA|Q[9]                                                                                                                                             ; 2       ;
; CPU:cpu|register16:add_register[5].R|74173:register8_3|SYNTHESIZED_WIRE_33                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[3].R|74173:register8_3|SYNTHESIZED_WIRE_33                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[4].R|74173:register8_3|SYNTHESIZED_WIRE_33                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[1].R|74173:register8_3|SYNTHESIZED_WIRE_33                                                                                                     ; 2       ;
; CPU:cpu|selector8_2:select_RA|Q[10]                                                                                                                                            ; 2       ;
; CPU:cpu|register16:add_register[5].R|74173:register8_3|SYNTHESIZED_WIRE_32                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[3].R|74173:register8_3|SYNTHESIZED_WIRE_32                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[4].R|74173:register8_3|SYNTHESIZED_WIRE_32                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[1].R|74173:register8_3|SYNTHESIZED_WIRE_32                                                                                                     ; 2       ;
; CPU:cpu|register16:MAR|74173:register8_3|SYNTHESIZED_WIRE_32                                                                                                                   ; 2       ;
; CPU:cpu|selector8_2:select_RA|Q[11]                                                                                                                                            ; 2       ;
; CPU:cpu|selector8_2:select_RB|Q[11]                                                                                                                                            ; 2       ;
; CPU:cpu|register16:add_register[5].R|74173:register8_3|SYNTHESIZED_WIRE_30                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[3].R|74173:register8_3|SYNTHESIZED_WIRE_30                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[4].R|74173:register8_3|SYNTHESIZED_WIRE_30                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[1].R|74173:register8_3|SYNTHESIZED_WIRE_30                                                                                                     ; 2       ;
; CPU:cpu|register16:MAR|74173:register8_3|SYNTHESIZED_WIRE_30                                                                                                                   ; 2       ;
; CPU:cpu|selector8_2:select_RA|Q[12]                                                                                                                                            ; 2       ;
; CPU:cpu|selector8_2:select_RB|Q[12]                                                                                                                                            ; 2       ;
; CPU:cpu|register16:add_register[5].R|74173:register8_4|SYNTHESIZED_WIRE_34                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[3].R|74173:register8_4|SYNTHESIZED_WIRE_34                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[4].R|74173:register8_4|SYNTHESIZED_WIRE_34                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[1].R|74173:register8_4|SYNTHESIZED_WIRE_34                                                                                                     ; 2       ;
; CPU:cpu|register16:MAR|74173:register8_4|SYNTHESIZED_WIRE_34                                                                                                                   ; 2       ;
; CPU:cpu|selector8_2:select_RA|Q[13]                                                                                                                                            ; 2       ;
; CPU:cpu|register16:add_register[5].R|74173:register8_4|SYNTHESIZED_WIRE_33                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[3].R|74173:register8_4|SYNTHESIZED_WIRE_33                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[4].R|74173:register8_4|SYNTHESIZED_WIRE_33                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[1].R|74173:register8_4|SYNTHESIZED_WIRE_33                                                                                                     ; 2       ;
; CPU:cpu|register16:MAR|74173:register8_4|SYNTHESIZED_WIRE_33                                                                                                                   ; 2       ;
; CPU:cpu|selector8_2:select_RA|Q[14]                                                                                                                                            ; 2       ;
; CPU:cpu|register16:add_register[5].R|74173:register8_4|SYNTHESIZED_WIRE_32                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[3].R|74173:register8_4|SYNTHESIZED_WIRE_32                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[4].R|74173:register8_4|SYNTHESIZED_WIRE_32                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[1].R|74173:register8_4|SYNTHESIZED_WIRE_32                                                                                                     ; 2       ;
; CPU:cpu|register16:MAR|74173:register8_4|SYNTHESIZED_WIRE_32                                                                                                                   ; 2       ;
; CPU:cpu|selector8_2:select_RA|Q[15]                                                                                                                                            ; 2       ;
; CPU:cpu|select_control_RA[3]~21                                                                                                                                                ; 2       ;
; CPU:cpu|select_control_RA[1]~7                                                                                                                                                 ; 2       ;
; CPU:cpu|selector8_2:select_RB|Q[15]                                                                                                                                            ; 2       ;
; CPU:cpu|register16:add_register[5].R|74173:register8_4|SYNTHESIZED_WIRE_30                                                                                                     ; 2       ;
; CPU:cpu|select_control_RB[3]~16                                                                                                                                                ; 2       ;
; CPU:cpu|register16:add_register[4].R|74173:register8_4|SYNTHESIZED_WIRE_30                                                                                                     ; 2       ;
; CPU:cpu|register16:add_register[3].R|74173:register8_4|SYNTHESIZED_WIRE_30                                                                                                     ; 2       ;
; CPU:cpu|select_control_RB[1]~4                                                                                                                                                 ; 2       ;
; CPU:cpu|select_control_RB[1]~3                                                                                                                                                 ; 2       ;
; CPU:cpu|select_control_RB[1]~2                                                                                                                                                 ; 2       ;
; CPU:cpu|select_control_RB[5]~1                                                                                                                                                 ; 2       ;
; CPU:cpu|register16:add_register[1].R|74173:register8_4|SYNTHESIZED_WIRE_30                                                                                                     ; 2       ;
; CPU:cpu|register16:MAR|74173:register8_4|SYNTHESIZED_WIRE_30                                                                                                                   ; 2       ;
; CLK                                                                                                                                                                            ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; 2       ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[4]                                                                                         ; 2       ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|q_a[5]                                                                                         ; 2       ;
; CPU:cpu|ALU:comb_947|Add6~28                                                                                                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|Add6~26                                                                                                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|Add6~24                                                                                                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|Add6~22                                                                                                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|Add6~20                                                                                                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|Add6~18                                                                                                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|Add6~16                                                                                                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|Add6~14                                                                                                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|Add6~12                                                                                                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|Add6~10                                                                                                                                                   ; 2       ;
; CPU:cpu|ALU:comb_947|Add6~8                                                                                                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|Add6~6                                                                                                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|Add6~4                                                                                                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|Add6~2                                                                                                                                                    ; 2       ;
; CPU:cpu|ALU:comb_947|LessThan3~30                                                                                                                                              ; 2       ;
; CPU:cpu|ALU:comb_947|LessThan2~30                                                                                                                                              ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|q_a[2]                                                              ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|q_a[3]                                                              ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|q_a[4]                                                              ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|q_a[5]                                                              ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|q_a[6]                                                              ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|q_a[7]                                                              ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|q_a[1]                                                              ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|q_a[8]                                                              ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|q_a[9]                                                              ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|q_a[10]                                                             ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|q_a[11]                                                             ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|q_a[12]                                                             ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|q_a[13]                                                             ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|q_a[14]                                                             ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|q_a[15]                                                             ; 2       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|q_a[0]                                                              ; 2       ;
; ~QIC_CREATED_GND~I                                                                                                                                                             ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                      ; 1       ;
; altera_reserved_tck~input                                                                                                                                                      ; 1       ;
; altera_reserved_tms~input                                                                                                                                                      ; 1       ;
; G~input                                                                                                                                                                        ; 1       ;
; CLK_CONTINUOUS~input                                                                                                                                                           ; 1       ;
; CLK_SINGLESTEP~input                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~14                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~13                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~12                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~17                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~4                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~11                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~3                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~7                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~12                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~11                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~10                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~7                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~6                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~5                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~4                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~2                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2                                                                                                            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~20                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~18                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~16                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~15                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~14                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~13                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~12                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~11                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~15                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~14                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~13                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~12                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~11                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                               ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                                       ; 1       ;
; CPU:cpu|clock3:make_clock3|i[0]~2                                                                                                                                              ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18         ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17         ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15         ; 1       ;
; CPU:cpu|CPR[6]~32                                                                                                                                                              ; 1       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[0].unit|add1:add|S~2                                                                    ; 1       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[0].unit|add1:add|S~2                                                                    ; 1       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[0].unit|add1:add|S~2                                                                    ; 1       ;
; CPU:cpu|ALU:comb_947|Add0~110                                                                                                                                                  ; 1       ;
; CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[0].unit|add1:add|S~2                                                                     ; 1       ;
; CPU:cpu|ALU:comb_947|Add0~109                                                                                                                                                  ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14         ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13         ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~16                                                   ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~15                                                   ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~14                                                   ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~13                                                   ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~12                                                   ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~11                                                   ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~10                                                   ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~9                                                    ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~8                                                    ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~7                                                    ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6                                                    ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5                                                    ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4                                                    ; 1       ;
; CPU:cpu|CPR[5]~30                                                                                                                                                              ; 1       ;
; CPU:cpu|CPR[5]~29                                                                                                                                                              ; 1       ;
; CPU:cpu|CPR[5]~28                                                                                                                                                              ; 1       ;
; CPU:cpu|CPR[5]~27                                                                                                                                                              ; 1       ;
; CPU:cpu|CPR[4]~25                                                                                                                                                              ; 1       ;
; CPU:cpu|CPR[4]~24                                                                                                                                                              ; 1       ;
; CPU:cpu|CPR[4]~23                                                                                                                                                              ; 1       ;
; CPU:cpu|CPR[3]~21                                                                                                                                                              ; 1       ;
; CPU:cpu|CPR[3]~20                                                                                                                                                              ; 1       ;
; CPU:cpu|CPR[1]~18                                                                                                                                                              ; 1       ;
; CPU:cpu|CPR[1]~17                                                                                                                                                              ; 1       ;
; CPU:cpu|CPR[1]~16                                                                                                                                                              ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3                                                    ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12         ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11         ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10         ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9          ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ; 1       ;
; CPU:cpu|register16:IR|74173:register8_4|SYNTHESIZED_WIRE_30                                                                                                                    ; 1       ;
; CPU:cpu|register16:IR|74173:register8_4|SYNTHESIZED_WIRE_32                                                                                                                    ; 1       ;
; CPU:cpu|register16:IR|74173:register8_4|SYNTHESIZED_WIRE_33                                                                                                                    ; 1       ;
; CPU:cpu|register16:IR|74173:register8_4|SYNTHESIZED_WIRE_34                                                                                                                    ; 1       ;
; CPU:cpu|register16:IR|74173:register8_3|SYNTHESIZED_WIRE_30                                                                                                                    ; 1       ;
; CPU:cpu|nextAddress:next_micro|next_address~9                                                                                                                                  ; 1       ;
; CPU:cpu|nextAddress:next_micro|next_address~8                                                                                                                                  ; 1       ;
; CPU:cpu|nextAddress:next_micro|next_address~7                                                                                                                                  ; 1       ;
; CPU:cpu|nextAddress:next_micro|next_address~5                                                                                                                                  ; 1       ;
; CPU:cpu|ALU:comb_947|jumpTag~3                                                                                                                                                 ; 1       ;
; CPU:cpu|ALU:comb_947|jumpTag~2                                                                                                                                                 ; 1       ;
; CPU:cpu|ALU:comb_947|WideOr1~0                                                                                                                                                 ; 1       ;
; CPU:cpu|ALU:comb_947|shift_direction~1                                                                                                                                         ; 1       ;
; CPU:cpu|ALU:comb_947|shift_direction~0                                                                                                                                         ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7                                      ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6                                      ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5                                      ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4                                      ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1                                      ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2                                                    ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8          ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]         ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7          ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6          ; 1       ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~12                                                ; 1       ;
; CPU:cpu|CPR[7]~14                                                                                                                                                              ; 1       ;
; CPU:cpu|CPR[7]~12                                                                                                                                                              ; 1       ;
; CPU:cpu|CPR[6]~7                                                                                                                                                               ; 1       ;
; CPU:cpu|CPR[6]~6                                                                                                                                                               ; 1       ;
; CPU:cpu|CPR[2]~4                                                                                                                                                               ; 1       ;
; CPU:cpu|CPR[2]~3                                                                                                                                                               ; 1       ;
; CPU:cpu|CPR[2]~2                                                                                                                                                               ; 1       ;
; CPU:cpu|ALU:comb_947|Mux1~11                                                                                                                                                   ; 1       ;
; CPU:cpu|ALU:comb_947|Mux1~10                                                                                                                                                   ; 1       ;
; CPU:cpu|ALU:comb_947|Mux1~9                                                                                                                                                    ; 1       ;
; CPU:cpu|ALU:comb_947|Mux1~8                                                                                                                                                    ; 1       ;
; CPU:cpu|ALU:comb_947|Mux1~7                                                                                                                                                    ; 1       ;
; CPU:cpu|ALU:comb_947|Mux1~6                                                                                                                                                    ; 1       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                  ; Type ; Mode           ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF     ; Location                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks  ; 1024         ; 16           ; 1024         ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 1024                        ; 16                          ; 1024                        ; 16                          ; 16384               ; 2    ; ram.mif ; M9K_X15_Y14_N0, M9K_X15_Y15_N0                 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|ALTSYNCRAM                            ; AUTO ; ROM            ; Single Clock ; 512          ; 64           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 512                         ; 47                          ; --                          ; --                          ; 24064               ; 3    ; rom.mif ; M9K_X27_Y17_N0, M9K_X27_Y15_N0, M9K_X27_Y18_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------+------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ex03|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|ALTSYNCRAM                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0001000111111111) (10777) (4607) (11FF)    ;(0000100000101000) (4050) (2088) (828)   ;(0001101001011010) (15132) (6746) (1A5A)   ;(0010001001100000) (21140) (8800) (2260)   ;(0010101100110000) (25460) (11056) (2B30)   ;(0011000010100010) (30242) (12450) (30A2)   ;(0011100101000000) (34500) (14656) (3940)   ;(0011000111000000) (30700) (12736) (31C0)   ;
;8;(0100000000111100) (40074) (16444) (403C)    ;(0100101100010100) (45424) (19220) (4B14)   ;(0101000110111000) (50670) (20920) (51B8)   ;(0011100111000001) (34701) (14785) (39C1)   ;(0101100110011000) (54630) (22936) (5998)   ;(0011100111000010) (34702) (14786) (39C2)   ;(0110000110111000) (60670) (25016) (61B8)   ;(0011100111000011) (34703) (14787) (39C3)   ;
;16;(0110110111000000) (66700) (28096) (6DC0)    ;(0011100111000100) (34704) (14788) (39C4)   ;(0111010111000000) (72700) (30144) (75C0)   ;(0011100111000101) (34705) (14789) (39C5)   ;(0111110111000000) (76700) (32192) (7DC0)   ;(0011100111000110) (34706) (14790) (39C6)   ;(1000010010011000) (102230) (33944) (8498)   ;(0011100111000111) (34707) (14791) (39C7)   ;
;24;(1000100000000001) (104001) (34817) (8801)    ;(0011100100000000) (34400) (14592) (3900)   ;(0011100100101000) (34450) (14632) (3928)   ;(1011100001100010) (134142) (47202) (B862)   ;(1100001101100001) (141541) (50017) (C361)   ;(0011100101101001) (34551) (14697) (3969)   ;(1001000000100000) (110040) (36896) (9020)   ;(0011100100000000) (34400) (14592) (3900)   ;
;32;(0011100100101010) (34452) (14634) (392A)    ;(1001100101000001) (114501) (39233) (9941)   ;(1001100100000001) (114401) (39169) (9901)   ;(0011100100000000) (34400) (14592) (3900)   ;(0011100100101011) (34453) (14635) (392B)   ;(1010000100000001) (120401) (41217) (A101)   ;(1010000101000001) (120501) (41281) (A141)   ;(0011100100000000) (34400) (14592) (3900)   ;
;40;(0011100100101100) (34454) (14636) (392C)    ;(1010100101000001) (124501) (43329) (A941)   ;(1010101001000001) (125101) (43585) (AA41)   ;(0011100100000000) (34400) (14592) (3900)   ;(0011100100101101) (34455) (14637) (392D)   ;(1011000000000000) (130000) (45056) (B000)   ;(0010000111100000) (20740) (8672) (21E0)   ;(0001111111111111) (17777) (8191) (1FFF)   ;
;48;(1100100000000000) (144000) (51200) (C800)    ;(1100100100000000) (144400) (51456) (C900)   ;(1100101000000000) (145000) (51712) (CA00)   ;(1100101100000000) (145400) (51968) (CB00)   ;(1100110000000000) (146000) (52224) (CC00)   ;(1101011000000000) (153000) (54784) (D600)   ;(1101011000000000) (153000) (54784) (D600)   ;(1100100100000000) (144400) (51456) (C900)   ;
;56;(1100100100000000) (144400) (51456) (C900)    ;(0001100111100000) (14740) (6624) (19E0)   ;(1101100100000000) (154400) (55552) (D900)   ;(0001001011111111) (11377) (4863) (12FF)   ;(0001101000000000) (15000) (6656) (1A00)   ;(0001010011111111) (12377) (5375) (14FF)   ;(0001110010000000) (16200) (7296) (1C80)   ;(1110010000000000) (162000) (58368) (E400)   ;
;64;(0011001011001110) (31316) (13006) (32CE)    ;(1110101101000110) (165506) (60230) (EB46)   ;(0011001011001111) (31317) (13007) (32CF)   ;(0011101000110000) (35060) (14896) (3A30)   ;(0011101001010001) (35121) (14929) (3A51)   ;(0011101001110010) (35162) (14962) (3A72)   ;(0011101010010011) (35223) (14995) (3A93)   ;(0011101010110100) (35264) (15028) (3AB4)   ;
;72;(0011101011010101) (35325) (15061) (3AD5)    ;(0011101011110110) (35366) (15094) (3AF6)   ;(1111100000000000) (174000) (63488) (F800)   ;(0011101001010000) (35120) (14928) (3A50)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;80;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;88;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;96;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;104;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;112;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;120;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;128;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;136;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;144;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;152;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;160;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;168;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;176;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;184;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;192;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;200;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;208;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;216;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;224;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;232;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;240;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;248;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;256;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;264;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;272;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;280;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;288;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;296;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;304;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;312;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;320;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;328;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;336;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;344;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;352;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;360;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;368;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;376;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;384;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;392;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;400;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;408;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;416;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;424;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;432;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;440;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;448;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;456;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;464;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;472;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;480;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;488;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;496;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;504;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;512;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;520;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;528;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;536;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;544;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;552;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;560;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;568;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;576;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;584;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;592;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;600;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;608;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;616;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;624;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;632;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;640;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;648;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;656;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;664;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;672;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;680;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;688;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;696;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;704;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;712;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;720;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;728;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;736;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;744;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;752;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;760;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;768;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;776;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;784;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;792;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;800;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;808;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;816;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;824;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;832;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;840;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;848;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;856;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;864;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;872;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;880;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;888;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;896;(0011101000101110) (35056) (14894) (3A2E)    ;(1111000000000000) (170000) (61440) (F000)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;904;(0011101001101111) (35157) (14959) (3A6F)    ;(1111000000000000) (170000) (61440) (F000)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;912;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;920;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;928;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;936;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;944;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;952;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;960;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;968;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;976;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;984;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;992;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1000;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1008;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;
;1016;(0000000000000000) (0) (0) (00)    ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;(0000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |ex03|CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|ALTSYNCRAM                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(0000000000000000000000000011000110100000000000100000001111100001) (-294565555) (537002977) (200203E1)    ;(0000000000000000000000000011000011100001000001110000001111000001) (618791219) (-519633983) (-1-14-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000011) (-1630292427) (-1610611773) (-5-15-15-15-15-12-3-13)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;8;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;16;(0000000000000000000000000110000010100000100010000000000100000001) (-1588293729) (-1601699583) (-5-15-7-7-15-14-15-15)    ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;24;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;32;(0000000000000000000000000100000010100101110011000000000011000001) (268033005) (634126529) (25CC00C1)    ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;40;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;48;(0000000000000000000000000100000010100110001000000000001100000001) (315034105) (639632129) (26200301)    ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;56;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;64;(0000000000000000000000000101000010100000000010000000000100000001) (-1628293729) (-1610088191) (-5-15-15-7-15-14-15-15)    ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;72;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;80;(0000000000000000000000000110000010100000110010000000000100000001) (-1568293729) (-1597505279) (-5-15-3-7-15-14-15-15)    ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;88;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;96;(0000000000000000000000000011000010110000100110000000001100000001) (415707271) (-1332215039) (-4-15-6-7-15-12-15-15)    ;(0000000000000000000000000101000010100000000010100000001111100001) (-1627892389) (-1609956383) (-5-15-15-5-15-12-1-15)   ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;104;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;112;(0000000000000000000000000011000010110000100110000000001100000001) (415707271) (-1332215039) (-4-15-6-7-15-12-15-15)    ;(0000000000000000000000000011000010100000000010000000001101010001) (-1628292609) (-1610087599) (-5-15-15-7-15-12-10-15)   ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;120;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;128;(0000000000000000000000000011000010110000100010000000000100000001) (411706271) (-1333264127) (-4-15-7-7-15-14-15-15)    ;(0000000000000000000000000110000010100000000010000000101111100001) (-1628288389) (-1610085407) (-5-15-15-7-15-4-1-15)   ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;136;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;144;(0000000000000000000000000011000010110000100010000000000100000001) (411706271) (-1333264127) (-4-15-7-7-15-14-15-15)    ;(0000000000000000000000000011000010100000000010000000001110010001) (-1628292509) (-1610087535) (-5-15-15-7-15-12-6-15)   ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;152;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;160;(0000000000000000000000000110000010100011100010000000000100000001) (-1288293729) (-1551367935) (-5-12-7-7-15-14-15-15)    ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;168;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;176;(0000000000000000000000000110000010100011110010000000000100000001) (-1268293729) (-1547173631) (-5-12-3-7-15-14-15-15)    ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;184;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;192;(0000000000000000000000000110000010100100000010000000000100000001) (-1228293729) (-1542979327) (-5-11-15-7-15-14-15-15)    ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;200;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;208;(0000000000000000000000000101000010100100010010000000001100000001) (-1208292729) (-1538784511) (-5-11-11-7-15-12-15-15)    ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;216;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;224;(0000000000000000000000000101000010100010100010000000001100000001) (-1388292729) (-1568144639) (-5-13-7-7-15-12-15-15)    ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;232;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;240;(0000000000000000000000000101000010100010110010000000001100000001) (-1368292729) (-1563950335) (-5-13-3-7-15-12-15-15)    ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;248;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;256;(0000000000000000000000000110000010100010010010000000000100000001) (-1408293729) (-1572339455) (-5-13-11-7-15-14-15-15)    ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;264;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;272;(0000000000000000000000000011000011100000101011110000001111000001) (570791219) (-525401151) (-1-15-50-15-12-3-15)    ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;280;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;288;(0000000000000000000000000011000011100000000010000000001100000001) (519190919) (-536345855) (-1-15-15-7-15-12-15-15)    ;(0000000000000000000000000011000011100000101001110000001111000001) (568791219) (-525925439) (-1-15-5-8-15-12-3-15)   ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;296;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;304;(0000000000000000000000000011000010100110010010000000000100000001) (-1008293729) (-1505230591) (-5-9-11-7-15-14-15-15)    ;(0000000000000000000000000011000011100111000111110000001111000001) (1224791219) (-417397823) (-1-8-140-15-12-3-15)   ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;312;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;320;(0000000000000000000000000011000010100110100010000000000100000001) (-988293729) (-1501036287) (-5-9-7-7-15-14-15-15)    ;(0000000000000000000000000011000011100111000111110000001111000001) (1224791219) (-417397823) (-1-8-140-15-12-3-15)   ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;328;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;336;(0000000000000000000000000011000010100110110010000000000100000001) (-968293729) (-1496841983) (-5-9-3-7-15-14-15-15)    ;(0000000000000000000000000011000011100111000111110000001111000001) (1224791219) (-417397823) (-1-8-140-15-12-3-15)   ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;344;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;352;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)    ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;360;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;368;(0000000000000000000000000101000010100000100110000000001100000001) (-1584292729) (-1600650495) (-5-15-6-7-15-12-15-15)    ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;376;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;384;(0000000000000000000000000101000010100000110110000000001100000001) (-1564292729) (-1596456191) (-5-15-2-7-15-12-15-15)    ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;392;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;400;(0000000000000000000000000011000010110000000010000001111111000001) (371723571) (-1341644863) (-4-15-15-7-140-3-15)    ;(0000000000000000000000000111111010100001010010000001111111000001) (-1508276429) (-1589108799) (-5-14-11-7-140-3-15)   ;(0000000000000000000000000011000010100000000010000000001100010001) (-1628292709) (-1610087663) (-5-15-15-7-15-12-14-15)   ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;408;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;416;(0000000000000000000000000111111010100001000010000001111111000001) (-1528276429) (-1593303103) (-5-14-15-7-140-3-15)    ;(0000000000000000000000000011000010110000000010000001111111000001) (371723571) (-1341644863) (-4-15-15-7-140-3-15)   ;(0000000000000000000000000100000010100000000010100000001111100001) (-292565555) (537527265) (200A03E1)   ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;424;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;432;(0000000000000000000000000111111010100000000010000000001100000001) (-1628292729) (-1610087679) (-5-15-15-7-15-12-15-15)    ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;440;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;448;(0000000000000000000000000011000010110000000010000001111111000001) (371723571) (-1341644863) (-4-15-15-7-140-3-15)    ;(0000000000000000000000000111111010100001010010000001111111000001) (-1508276429) (-1589108799) (-5-14-11-7-140-3-15)   ;(0000000000000000000000000011000010100000000011110000001111010001) (-1626692409) (-1609628719) (-5-15-150-15-12-2-15)   ;(0000000000000000000000000011000011100000000010000000001100000001) (519190919) (-536345855) (-1-15-15-7-15-12-15-15)   ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;456;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;464;(0000000000000000000000000011000010110000000010000001111111000001) (371723571) (-1341644863) (-4-15-15-7-140-3-15)    ;(0000000000000000000000000111111010100001010010000001111111000001) (-1508276429) (-1589108799) (-5-14-11-7-140-3-15)   ;(0000000000000000000000000011000010100000000011110000001111010001) (-1626692409) (-1609628719) (-5-15-150-15-12-2-15)   ;(0000000000000000000000000011000011100000101011110000001111000001) (570791219) (-525401151) (-1-15-50-15-12-3-15)   ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;472;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;480;(0000000000000000000000000111111010100001000010000001111111000001) (-1528276429) (-1593303103) (-5-14-15-7-140-3-15)    ;(0000000000000000000000000011000010110000000010000001111111000001) (371723571) (-1341644863) (-4-15-15-7-140-3-15)   ;(0000000000000000000000000011000011100000000010100000001111100001) (519591259) (-536214559) (-1-15-15-5-15-12-1-15)   ;(0000000000000000000000000011000010110000000001110000001111000001) (371307571) (-1341717567) (-4-15-15-8-15-12-3-15)   ;(0000000000000000000000000011000010100000000000000000001111000010) (-1630292428) (-1610611774) (-5-15-15-15-15-12-3-14)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;488;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;496;(0000000000000000000000000011000010100000000000000000001111001001) (-1630292419) (-1610611767) (-5-15-15-15-15-12-3-7)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;
;504;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;(0000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 1,929 / 32,401 ( 6 % ) ;
; C16 interconnects     ; 25 / 1,326 ( 2 % )     ;
; C4 interconnects      ; 1,053 / 21,816 ( 5 % ) ;
; Direct links          ; 225 / 32,401 ( < 1 % ) ;
; Global clocks         ; 10 / 10 ( 100 % )      ;
; Local interconnects   ; 662 / 10,320 ( 6 % )   ;
; R24 interconnects     ; 32 / 1,289 ( 2 % )     ;
; R4 interconnects      ; 1,187 / 28,186 ( 4 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.82) ; Number of LABs  (Total = 100) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 6                             ;
; 2                                           ; 4                             ;
; 3                                           ; 1                             ;
; 4                                           ; 1                             ;
; 5                                           ; 1                             ;
; 6                                           ; 0                             ;
; 7                                           ; 1                             ;
; 8                                           ; 5                             ;
; 9                                           ; 2                             ;
; 10                                          ; 2                             ;
; 11                                          ; 1                             ;
; 12                                          ; 7                             ;
; 13                                          ; 3                             ;
; 14                                          ; 3                             ;
; 15                                          ; 13                            ;
; 16                                          ; 50                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.83) ; Number of LABs  (Total = 100) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 26                            ;
; 1 Clock                            ; 27                            ;
; 1 Clock enable                     ; 8                             ;
; 1 Sync. clear                      ; 1                             ;
; 1 Sync. load                       ; 2                             ;
; 2 Async. clears                    ; 4                             ;
; 2 Clock enables                    ; 3                             ;
; 2 Clocks                           ; 12                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 15.39) ; Number of LABs  (Total = 100) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 7                             ;
; 2                                            ; 4                             ;
; 3                                            ; 1                             ;
; 4                                            ; 0                             ;
; 5                                            ; 1                             ;
; 6                                            ; 0                             ;
; 7                                            ; 0                             ;
; 8                                            ; 2                             ;
; 9                                            ; 2                             ;
; 10                                           ; 1                             ;
; 11                                           ; 1                             ;
; 12                                           ; 4                             ;
; 13                                           ; 1                             ;
; 14                                           ; 4                             ;
; 15                                           ; 11                            ;
; 16                                           ; 32                            ;
; 17                                           ; 2                             ;
; 18                                           ; 3                             ;
; 19                                           ; 1                             ;
; 20                                           ; 0                             ;
; 21                                           ; 6                             ;
; 22                                           ; 3                             ;
; 23                                           ; 1                             ;
; 24                                           ; 1                             ;
; 25                                           ; 3                             ;
; 26                                           ; 0                             ;
; 27                                           ; 1                             ;
; 28                                           ; 1                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
; 32                                           ; 5                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.22) ; Number of LABs  (Total = 100) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 9                             ;
; 2                                               ; 10                            ;
; 3                                               ; 2                             ;
; 4                                               ; 7                             ;
; 5                                               ; 5                             ;
; 6                                               ; 9                             ;
; 7                                               ; 5                             ;
; 8                                               ; 12                            ;
; 9                                               ; 8                             ;
; 10                                              ; 6                             ;
; 11                                              ; 9                             ;
; 12                                              ; 1                             ;
; 13                                              ; 1                             ;
; 14                                              ; 1                             ;
; 15                                              ; 0                             ;
; 16                                              ; 8                             ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 1                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
; 25                                              ; 0                             ;
; 26                                              ; 1                             ;
; 27                                              ; 1                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 0                             ;
; 31                                              ; 0                             ;
; 32                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.28) ; Number of LABs  (Total = 100) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 1                             ;
; 3                                            ; 2                             ;
; 4                                            ; 5                             ;
; 5                                            ; 4                             ;
; 6                                            ; 2                             ;
; 7                                            ; 1                             ;
; 8                                            ; 2                             ;
; 9                                            ; 5                             ;
; 10                                           ; 1                             ;
; 11                                           ; 2                             ;
; 12                                           ; 3                             ;
; 13                                           ; 9                             ;
; 14                                           ; 3                             ;
; 15                                           ; 6                             ;
; 16                                           ; 9                             ;
; 17                                           ; 3                             ;
; 18                                           ; 4                             ;
; 19                                           ; 3                             ;
; 20                                           ; 2                             ;
; 21                                           ; 4                             ;
; 22                                           ; 1                             ;
; 23                                           ; 2                             ;
; 24                                           ; 0                             ;
; 25                                           ; 6                             ;
; 26                                           ; 5                             ;
; 27                                           ; 4                             ;
; 28                                           ; 2                             ;
; 29                                           ; 0                             ;
; 30                                           ; 1                             ;
; 31                                           ; 1                             ;
; 32                                           ; 4                             ;
; 33                                           ; 0                             ;
; 34                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 12           ; 0            ; 12           ; 0            ; 0            ; 75        ; 12           ; 0            ; 75        ; 75        ; 0            ; 67           ; 0            ; 0            ; 4            ; 0            ; 67           ; 4            ; 0            ; 0            ; 0            ; 67           ; 0            ; 0            ; 0            ; 0            ; 0            ; 75        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 63           ; 75           ; 63           ; 75           ; 75           ; 0         ; 63           ; 75           ; 0         ; 0         ; 75           ; 8            ; 75           ; 75           ; 71           ; 75           ; 8            ; 71           ; 75           ; 75           ; 75           ; 8            ; 75           ; 75           ; 75           ; 75           ; 75           ; 0         ; 75           ; 75           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; P_UPCO              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P_RO                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; P_RAMO              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PCO[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PCO[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PCO[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PCO[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PCO[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PCO[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PCO[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PCO[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PCO[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PCO[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PCO[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PCO[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PCO[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PCO[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PCO[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PCO[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2O[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2O[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2O[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2O[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2O[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2O[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2O[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2O[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2O[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2O[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2O[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2O[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2O[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2O[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2O[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R2O[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R6O[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R6O[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R6O[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R6O[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R6O[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R6O[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R6O[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R6O[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R6O[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R6O[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R6O[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R6O[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R6O[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R6O[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R6O[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R6O[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R7O[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R7O[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R7O[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R7O[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R7O[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R7O[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R7O[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R7O[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R7O[8]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R7O[9]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R7O[10]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R7O[11]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R7O[12]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R7O[13]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R7O[14]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; R7O[15]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; OPEN                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_SINGLESTEP      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_CONTINUOUS      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; G                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 1.9               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                               ; Destination Register                                                                                                                       ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|ram_block3a15~portb_datain_reg0 ; 0.209             ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|ram_block3a14~portb_datain_reg0 ; 0.209             ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|ram_block3a13~portb_datain_reg0 ; 0.209             ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|ram_block3a12~portb_datain_reg0 ; 0.209             ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|ram_block3a11~portb_datain_reg0 ; 0.209             ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10] ; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|ram_block3a10~portb_datain_reg0 ; 0.209             ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|ram_block3a9~portb_datain_reg0  ; 0.209             ;
; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1|ram_block3a8~portb_datain_reg0  ; 0.209             ;
+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 8 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE6E22C8 for design "ex03"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 59 pins of 71 total pins
    Info (169086): Pin P_UPCO not assigned to an exact location on the device
    Info (169086): Pin P_RO not assigned to an exact location on the device
    Info (169086): Pin P_RAMO not assigned to an exact location on the device
    Info (169086): Pin PCO[8] not assigned to an exact location on the device
    Info (169086): Pin PCO[9] not assigned to an exact location on the device
    Info (169086): Pin PCO[10] not assigned to an exact location on the device
    Info (169086): Pin PCO[11] not assigned to an exact location on the device
    Info (169086): Pin PCO[12] not assigned to an exact location on the device
    Info (169086): Pin PCO[13] not assigned to an exact location on the device
    Info (169086): Pin PCO[14] not assigned to an exact location on the device
    Info (169086): Pin PCO[15] not assigned to an exact location on the device
    Info (169086): Pin R2O[0] not assigned to an exact location on the device
    Info (169086): Pin R2O[1] not assigned to an exact location on the device
    Info (169086): Pin R2O[2] not assigned to an exact location on the device
    Info (169086): Pin R2O[3] not assigned to an exact location on the device
    Info (169086): Pin R2O[4] not assigned to an exact location on the device
    Info (169086): Pin R2O[5] not assigned to an exact location on the device
    Info (169086): Pin R2O[6] not assigned to an exact location on the device
    Info (169086): Pin R2O[7] not assigned to an exact location on the device
    Info (169086): Pin R2O[8] not assigned to an exact location on the device
    Info (169086): Pin R2O[9] not assigned to an exact location on the device
    Info (169086): Pin R2O[10] not assigned to an exact location on the device
    Info (169086): Pin R2O[11] not assigned to an exact location on the device
    Info (169086): Pin R2O[12] not assigned to an exact location on the device
    Info (169086): Pin R2O[13] not assigned to an exact location on the device
    Info (169086): Pin R2O[14] not assigned to an exact location on the device
    Info (169086): Pin R2O[15] not assigned to an exact location on the device
    Info (169086): Pin R6O[0] not assigned to an exact location on the device
    Info (169086): Pin R6O[1] not assigned to an exact location on the device
    Info (169086): Pin R6O[2] not assigned to an exact location on the device
    Info (169086): Pin R6O[3] not assigned to an exact location on the device
    Info (169086): Pin R6O[4] not assigned to an exact location on the device
    Info (169086): Pin R6O[5] not assigned to an exact location on the device
    Info (169086): Pin R6O[6] not assigned to an exact location on the device
    Info (169086): Pin R6O[7] not assigned to an exact location on the device
    Info (169086): Pin R6O[8] not assigned to an exact location on the device
    Info (169086): Pin R6O[9] not assigned to an exact location on the device
    Info (169086): Pin R6O[10] not assigned to an exact location on the device
    Info (169086): Pin R6O[11] not assigned to an exact location on the device
    Info (169086): Pin R6O[12] not assigned to an exact location on the device
    Info (169086): Pin R6O[13] not assigned to an exact location on the device
    Info (169086): Pin R6O[14] not assigned to an exact location on the device
    Info (169086): Pin R6O[15] not assigned to an exact location on the device
    Info (169086): Pin R7O[0] not assigned to an exact location on the device
    Info (169086): Pin R7O[1] not assigned to an exact location on the device
    Info (169086): Pin R7O[2] not assigned to an exact location on the device
    Info (169086): Pin R7O[3] not assigned to an exact location on the device
    Info (169086): Pin R7O[4] not assigned to an exact location on the device
    Info (169086): Pin R7O[5] not assigned to an exact location on the device
    Info (169086): Pin R7O[6] not assigned to an exact location on the device
    Info (169086): Pin R7O[7] not assigned to an exact location on the device
    Info (169086): Pin R7O[8] not assigned to an exact location on the device
    Info (169086): Pin R7O[9] not assigned to an exact location on the device
    Info (169086): Pin R7O[10] not assigned to an exact location on the device
    Info (169086): Pin R7O[11] not assigned to an exact location on the device
    Info (169086): Pin R7O[12] not assigned to an exact location on the device
    Info (169086): Pin R7O[13] not assigned to an exact location on the device
    Info (169086): Pin R7O[14] not assigned to an exact location on the device
    Info (169086): Pin R7O[15] not assigned to an exact location on the device
Warning (335093): TimeQuest Timing Analyzer is analyzing 17 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ex03.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: CPU:cpu|clock3:make_clock3|i[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CLK_CONTINUOUS was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|ram_block1a22~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU:cpu|clock3:make_clock3|i[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated|ram_block1a23~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPU:cpu|clock3:make_clock3|i[1] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node CPU:cpu|clock3:make_clock3|i[1]~0
        Info (176357): Destination node CPU:cpu|CPPC
        Info (176357): Destination node CPU:cpu|CPR_PO
        Info (176357): Destination node CPU:cpu|CPMAR
        Info (176357): Destination node CPU:cpu|CPIR
        Info (176357): Destination node P_UPCO~output
        Info (176357): Destination node P_RO~output
Info (176353): Automatically promoted node CPU:cpu|ALU:comb_947|Mux0~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPU:cpu|clock3:make_clock3|i[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node CPU:cpu|clock3:make_clock3|i[1]~0
        Info (176357): Destination node CPU:cpu|clock3:make_clock3|i[0]~2
        Info (176357): Destination node P_RAMO~output
Info (176353): Automatically promoted node CPU:cpu|CPIR 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPU:cpu|CPMAR 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPU:cpu|CPPC 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPU:cpu|CPR[1] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPU:cpu|CPR[2] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node CPU:cpu|CPR[3] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 59 (unused VREF, 2.5V VCCIO, 0 input, 59 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.44 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file D:/wzy/WeiChengXu/ex03/output_files/ex03.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 1145 megabytes
    Info: Processing ended: Tue May 18 08:23:34 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/wzy/WeiChengXu/ex03/output_files/ex03.fit.smsg.


