
*** Running vivado
    with args -log double_iq_pid_vco_dupplReal_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source double_iq_pid_vco_dupplReal_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source double_iq_pid_vco_dupplReal_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/github/oscimpDigital/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top double_iq_pid_vco_dupplReal_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29031 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1846.402 ; gain = 201.715 ; free physical = 2216 ; free virtual = 10521
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'double_iq_pid_vco_dupplReal_0_0' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dupplReal_0_0/synth/double_iq_pid_vco_dupplReal_0_0.vhd:85]
	Parameter NB_OUTPUT bound to: 3 - type: integer 
	Parameter DATA_SIZE bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'dupplReal' declared at '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:9' bound to instance 'U0' of component 'dupplReal' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dupplReal_0_0/synth/double_iq_pid_vco_dupplReal_0_0.vhd:326]
INFO: [Synth 8-638] synthesizing module 'dupplReal' [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:217]
	Parameter NB_OUTPUT bound to: 3 - type: integer 
	Parameter DATA_SIZE bound to: 40 - type: integer 
WARNING: [Synth 8-3848] Net data4_en_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:41]
WARNING: [Synth 8-3848] Net data4_clk_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:42]
WARNING: [Synth 8-3848] Net data4_rst_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:43]
WARNING: [Synth 8-3848] Net data4_eof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:44]
WARNING: [Synth 8-3848] Net data4_sof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:45]
WARNING: [Synth 8-3848] Net data4_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:46]
WARNING: [Synth 8-3848] Net data5_en_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:47]
WARNING: [Synth 8-3848] Net data5_clk_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:48]
WARNING: [Synth 8-3848] Net data5_rst_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:49]
WARNING: [Synth 8-3848] Net data5_eof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:50]
WARNING: [Synth 8-3848] Net data5_sof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:51]
WARNING: [Synth 8-3848] Net data5_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:52]
WARNING: [Synth 8-3848] Net data6_en_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:53]
WARNING: [Synth 8-3848] Net data6_clk_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:54]
WARNING: [Synth 8-3848] Net data6_rst_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:55]
WARNING: [Synth 8-3848] Net data6_eof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:56]
WARNING: [Synth 8-3848] Net data6_sof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:57]
WARNING: [Synth 8-3848] Net data6_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:58]
WARNING: [Synth 8-3848] Net data7_en_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:59]
WARNING: [Synth 8-3848] Net data7_clk_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:60]
WARNING: [Synth 8-3848] Net data7_rst_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:61]
WARNING: [Synth 8-3848] Net data7_eof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:62]
WARNING: [Synth 8-3848] Net data7_sof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:63]
WARNING: [Synth 8-3848] Net data7_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:64]
WARNING: [Synth 8-3848] Net data8_en_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:65]
WARNING: [Synth 8-3848] Net data8_clk_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:66]
WARNING: [Synth 8-3848] Net data8_rst_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:67]
WARNING: [Synth 8-3848] Net data8_eof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:68]
WARNING: [Synth 8-3848] Net data8_sof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:69]
WARNING: [Synth 8-3848] Net data8_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:70]
WARNING: [Synth 8-3848] Net data9_en_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:71]
WARNING: [Synth 8-3848] Net data9_clk_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:72]
WARNING: [Synth 8-3848] Net data9_rst_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:73]
WARNING: [Synth 8-3848] Net data9_eof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:74]
WARNING: [Synth 8-3848] Net data9_sof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:75]
WARNING: [Synth 8-3848] Net data9_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:76]
WARNING: [Synth 8-3848] Net data10_en_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:77]
WARNING: [Synth 8-3848] Net data10_clk_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:78]
WARNING: [Synth 8-3848] Net data10_rst_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:79]
WARNING: [Synth 8-3848] Net data10_eof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:80]
WARNING: [Synth 8-3848] Net data10_sof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:81]
WARNING: [Synth 8-3848] Net data10_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:82]
WARNING: [Synth 8-3848] Net data11_en_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:83]
WARNING: [Synth 8-3848] Net data11_clk_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:84]
WARNING: [Synth 8-3848] Net data11_rst_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:85]
WARNING: [Synth 8-3848] Net data11_eof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:86]
WARNING: [Synth 8-3848] Net data11_sof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:87]
WARNING: [Synth 8-3848] Net data11_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:88]
WARNING: [Synth 8-3848] Net data12_en_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:89]
WARNING: [Synth 8-3848] Net data12_clk_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:90]
WARNING: [Synth 8-3848] Net data12_rst_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:91]
WARNING: [Synth 8-3848] Net data12_eof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:92]
WARNING: [Synth 8-3848] Net data12_sof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:93]
WARNING: [Synth 8-3848] Net data12_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:94]
WARNING: [Synth 8-3848] Net data13_en_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:95]
WARNING: [Synth 8-3848] Net data13_clk_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:96]
WARNING: [Synth 8-3848] Net data13_rst_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:97]
WARNING: [Synth 8-3848] Net data13_eof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:98]
WARNING: [Synth 8-3848] Net data13_sof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:99]
WARNING: [Synth 8-3848] Net data13_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:100]
WARNING: [Synth 8-3848] Net data14_en_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:101]
WARNING: [Synth 8-3848] Net data14_clk_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:102]
WARNING: [Synth 8-3848] Net data14_rst_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:103]
WARNING: [Synth 8-3848] Net data14_eof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:104]
WARNING: [Synth 8-3848] Net data14_sof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:105]
WARNING: [Synth 8-3848] Net data14_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:106]
WARNING: [Synth 8-3848] Net data15_en_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:107]
WARNING: [Synth 8-3848] Net data15_clk_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:108]
WARNING: [Synth 8-3848] Net data15_rst_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:109]
WARNING: [Synth 8-3848] Net data15_eof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:110]
WARNING: [Synth 8-3848] Net data15_sof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:111]
WARNING: [Synth 8-3848] Net data15_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:112]
WARNING: [Synth 8-3848] Net data16_en_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:113]
WARNING: [Synth 8-3848] Net data16_clk_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:114]
WARNING: [Synth 8-3848] Net data16_rst_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:115]
WARNING: [Synth 8-3848] Net data16_eof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:116]
WARNING: [Synth 8-3848] Net data16_sof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:117]
WARNING: [Synth 8-3848] Net data16_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:118]
WARNING: [Synth 8-3848] Net data17_en_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:119]
WARNING: [Synth 8-3848] Net data17_clk_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:120]
WARNING: [Synth 8-3848] Net data17_rst_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:121]
WARNING: [Synth 8-3848] Net data17_eof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:122]
WARNING: [Synth 8-3848] Net data17_sof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:123]
WARNING: [Synth 8-3848] Net data17_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:124]
WARNING: [Synth 8-3848] Net data18_en_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:125]
WARNING: [Synth 8-3848] Net data18_clk_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:126]
WARNING: [Synth 8-3848] Net data18_rst_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:127]
WARNING: [Synth 8-3848] Net data18_eof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:128]
WARNING: [Synth 8-3848] Net data18_sof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:129]
WARNING: [Synth 8-3848] Net data18_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:130]
WARNING: [Synth 8-3848] Net data19_en_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:131]
WARNING: [Synth 8-3848] Net data19_clk_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:132]
WARNING: [Synth 8-3848] Net data19_rst_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:133]
WARNING: [Synth 8-3848] Net data19_eof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:134]
WARNING: [Synth 8-3848] Net data19_sof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:135]
WARNING: [Synth 8-3848] Net data19_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:136]
WARNING: [Synth 8-3848] Net data20_en_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:137]
WARNING: [Synth 8-3848] Net data20_clk_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:138]
WARNING: [Synth 8-3848] Net data20_rst_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:139]
WARNING: [Synth 8-3848] Net data20_eof_o in module/entity dupplReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:140]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'dupplReal' (1#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ipshared/e949/hdl/dupplReal.vhd:217]
INFO: [Synth 8-256] done synthesizing module 'double_iq_pid_vco_dupplReal_0_0' (2#1) [/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.srcs/sources_1/bd/double_iq_pid_vco/ip/double_iq_pid_vco_dupplReal_0_0/synth/double_iq_pid_vco_dupplReal_0_0.vhd:85]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_en_o
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_clk_o
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_rst_o
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_eof_o
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_sof_o
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[39]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[38]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[37]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[36]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[35]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[34]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[33]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[32]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[31]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[30]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[29]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[28]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[27]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[26]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[25]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[24]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[23]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[22]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[21]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[20]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[19]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[18]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[17]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[16]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[15]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[14]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[13]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[12]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[11]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[10]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[9]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[8]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[7]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[6]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[5]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[4]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[3]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[2]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[1]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data4_o[0]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_en_o
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_clk_o
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_rst_o
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_eof_o
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_sof_o
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[39]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[38]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[37]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[36]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[35]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[34]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[33]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[32]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[31]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[30]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[29]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[28]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[27]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[26]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[25]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[24]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[23]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[22]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[21]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[20]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[19]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[18]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[17]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[16]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[15]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[14]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[13]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[12]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[11]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[10]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[9]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[8]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[7]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[6]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[5]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[4]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[3]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[2]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[1]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data5_o[0]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data6_en_o
WARNING: [Synth 8-3331] design dupplReal has unconnected port data6_clk_o
WARNING: [Synth 8-3331] design dupplReal has unconnected port data6_rst_o
WARNING: [Synth 8-3331] design dupplReal has unconnected port data6_eof_o
WARNING: [Synth 8-3331] design dupplReal has unconnected port data6_sof_o
WARNING: [Synth 8-3331] design dupplReal has unconnected port data6_o[39]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data6_o[38]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data6_o[37]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data6_o[36]
WARNING: [Synth 8-3331] design dupplReal has unconnected port data6_o[35]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1911.121 ; gain = 266.434 ; free physical = 2252 ; free virtual = 10559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1914.090 ; gain = 269.402 ; free physical = 2248 ; free virtual = 10555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1914.090 ; gain = 269.402 ; free physical = 2248 ; free virtual = 10555
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1914.090 ; gain = 0.000 ; free physical = 2241 ; free virtual = 10548
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1963.949 ; gain = 0.000 ; free physical = 2158 ; free virtual = 10477
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1963.949 ; gain = 0.000 ; free physical = 2156 ; free virtual = 10475
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1963.949 ; gain = 319.262 ; free physical = 2212 ; free virtual = 10531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1963.949 ; gain = 319.262 ; free physical = 2212 ; free virtual = 10531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1963.949 ; gain = 319.262 ; free physical = 2212 ; free virtual = 10531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1963.949 ; gain = 319.262 ; free physical = 2212 ; free virtual = 10532
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design double_iq_pid_vco_dupplReal_0_0 has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1963.949 ; gain = 319.262 ; free physical = 2211 ; free virtual = 10533
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1974.949 ; gain = 330.262 ; free physical = 2054 ; free virtual = 10406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1974.949 ; gain = 330.262 ; free physical = 2054 ; free virtual = 10406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1984.965 ; gain = 340.277 ; free physical = 2052 ; free virtual = 10405
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2000.809 ; gain = 356.121 ; free physical = 2052 ; free virtual = 10405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2000.809 ; gain = 356.121 ; free physical = 2052 ; free virtual = 10405
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2000.809 ; gain = 356.121 ; free physical = 2052 ; free virtual = 10405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2000.809 ; gain = 356.121 ; free physical = 2052 ; free virtual = 10405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2000.809 ; gain = 356.121 ; free physical = 2052 ; free virtual = 10405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2000.809 ; gain = 356.121 ; free physical = 2052 ; free virtual = 10405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2000.809 ; gain = 356.121 ; free physical = 2052 ; free virtual = 10405
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 2000.809 ; gain = 306.262 ; free physical = 2107 ; free virtual = 10460
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:41 . Memory (MB): peak = 2000.816 ; gain = 356.121 ; free physical = 2107 ; free virtual = 10460
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2000.816 ; gain = 0.000 ; free physical = 2100 ; free virtual = 10453
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2008.746 ; gain = 0.000 ; free physical = 2104 ; free virtual = 10472
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 202 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 2008.746 ; gain = 571.430 ; free physical = 2228 ; free virtual = 10596
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2008.746 ; gain = 0.000 ; free physical = 2228 ; free virtual = 10596
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dupplReal_0_0_synth_1/double_iq_pid_vco_dupplReal_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP double_iq_pid_vco_dupplReal_0_0, cache-ID = ef1bee97bb6339fe
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2008.746 ; gain = 0.000 ; free physical = 2227 ; free virtual = 10596
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_iq_pid_vco/design/tmp/double_iq_pid_vco.runs/double_iq_pid_vco_dupplReal_0_0_synth_1/double_iq_pid_vco_dupplReal_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file double_iq_pid_vco_dupplReal_0_0_utilization_synth.rpt -pb double_iq_pid_vco_dupplReal_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 30 19:57:32 2020...
