Protel Design System Design Rule Check
PCB File : C:\Users\Filip Papaj\Documents\Studia\Flyback\ECART\FLYBACK\PCB_Project\ACFB_PCB.PcbDoc
Date     : 23.04.2023
Time     : 16:59:38

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=70mil) ((InNetClass('HighVoltage') AND OnLayer('Bottom Layer'))  Or (InNetClass('HighVoltage') AND OnLayer('Top Layer'))),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=1mil) (InComponent('ic1')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=40mil) ((InNetClass('HighVoltage') AND OnLayer('Layer 2'))  Or (InNetClass('HighVoltage') AND OnLayer('Layer 3'))),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=12mil) (Disabled)(All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=1mil) (InNet('NetC1_1') OR InNet('NetC1_2') OR InNet('NetC3_1')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Pad C35-2(4968.504mil,3559.055mil) on Bottom Layer And Polygon Region (25 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad C36-2(4803.15mil,3561.023mil) on Bottom Layer And Polygon Region (25 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad C37-2(4886.811mil,3561.024mil) on Bottom Layer And Polygon Region (25 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad C4-1(3705mil,4019.999mil) on Multi-Layer And Polygon Region (1 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad J2-1(3107.087mil,4570.866mil) on Multi-Layer And Polygon Region (1 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad J2-2(3307.087mil,4570.866mil) on Multi-Layer And Polygon Region (1 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad J3-2(2263.78mil,2972.442mil) on Multi-Layer And Polygon Region (27 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad J5-1(2312.992mil,4448.818mil) on Multi-Layer And Polygon Region (27 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad J6-2(4576.771mil,4288.189mil) on Multi-Layer And Polygon Region (25 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad J8-1(2746.064mil,4448.818mil) on Multi-Layer And Polygon Region (27 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad MH1-1(2027.559mil,4566.929mil) on Multi-Layer And Polygon Region (27 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad MH2-1(2027.559mil,2411.417mil) on Multi-Layer And Polygon Region (27 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad MH4-1(5492.126mil,2411.417mil) on Multi-Layer And Polygon Region (25 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad R12-2(2549.213mil,3774.804mil) on Bottom Layer And Polygon Region (27 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad R24-1(2669.291mil,3271.653mil) on Bottom Layer And Polygon Region (27 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad R24-2(2669.291mil,3346.457mil) on Bottom Layer And Polygon Region (27 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad R5-2(5088.582mil,3260.826mil) on Bottom Layer And Polygon Region (25 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad R9-1(2240.157mil,3854.331mil) on Bottom Layer And Polygon Region (27 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad T1-10(4606.299mil,3437.008mil) on Multi-Layer And Polygon Region (25 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad T1-7(4606.299mil,2837.008mil) on Multi-Layer And Polygon Region (1 hole(s)) Layer 2 Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad T1-7(4606.299mil,2837.008mil) on Multi-Layer And Polygon Region (1 hole(s)) Layer 3 Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad T1-7(4606.299mil,2837.008mil) on Multi-Layer And Polygon Region (1 hole(s)) Top Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad T1-7(4606.299mil,2837.008mil) on Multi-Layer And Polygon Region (25 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad T1-8(4606.299mil,2987.008mil) on Multi-Layer And Polygon Region (25 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad T1-9(4606.299mil,3137.008mil) on Multi-Layer And Polygon Region (25 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad Z1-1(2125.985mil,3569.882mil) on Bottom Layer And Polygon Region (27 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Pad Z1-2(2125.985mil,3733.268mil) on Bottom Layer And Polygon Region (27 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (0 hole(s)) Bottom Layer And Polygon Region (25 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (0 hole(s)) Bottom Layer And Polygon Region (25 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (1 hole(s)) Bottom Layer And Region (0 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (1 hole(s)) Bottom Layer And Via (3038.701mil,3237.205mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (1 hole(s)) Bottom Layer And Via (3038.701mil,3256.575mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (1 hole(s)) Bottom Layer And Via (3038.701mil,3276.575mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (1 hole(s)) Bottom Layer And Via (3038.701mil,3295.945mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (1 hole(s)) Bottom Layer And Via (3038.701mil,3315.63mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (1 hole(s)) Bottom Layer And Via (3038.701mil,3315.945mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (1 hole(s)) Bottom Layer And Via (3038.701mil,3335.63mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (1 hole(s)) Bottom Layer And Via (3038.701mil,3355mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (1 hole(s)) Bottom Layer And Via (3038.701mil,3375mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (1 hole(s)) Bottom Layer And Via (3038.701mil,3394.37mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (1 hole(s)) Bottom Layer And Via (3038.701mil,3414.37mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (1 hole(s)) Bottom Layer And Via (3040.275mil,3449.292mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (1 hole(s)) Bottom Layer And Via (3040.275mil,3469.292mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (1 hole(s)) Bottom Layer And Via (3042.914mil,3594.488mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (1 hole(s)) Bottom Layer And Via (3042.914mil,3618.11mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (1 hole(s)) Bottom Layer And Via (3042.914mil,3641.732mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Track (4746.85mil,3398.15mil)(4746.85mil,3405mil) on Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Track (4746.85mil,3398.15mil)(4780mil,3365mil) on Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Track (4780mil,3365mil)(4920mil,3365mil) on Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Track (4920mil,3365mil)(4955mil,3330mil) on Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4399.606mil,2381.89mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4746.85mil,3135.432mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4746.85mil,3405mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4775mil,3195mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4775mil,3215mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4775mil,3235mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4775mil,3255mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4795mil,3195mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4795mil,3255mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4796.85mil,3135.432mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4815mil,3195mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4815mil,3255mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4835mil,3195mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4835mil,3255mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4846.85mil,3135.432mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4855mil,3195mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4855mil,3255mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4875mil,3195mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4875mil,3215mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4875mil,3235mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4875mil,3255mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4896.85mil,3135.432mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4955mil,3330mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (4990.787mil,3402.402mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (5089.213mil,3365mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (5166.338mil,2379.528mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (25 hole(s)) Bottom Layer And Via (5166.338mil,2679.528mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Region (0 hole(s)) Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Track (2125.985mil,3569.882mil)(2434.33mil,3569.882mil) on Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Track (2434.33mil,3569.882mil)(2461.102mil,3543.11mil) on Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2244.095mil,3494.095mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2249.212mil,3353.15mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2431.102mil,4074.803mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2461.102mil,3493.11mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2461.102mil,3543.11mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2464.567mil,3645.669mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2549.213mil,3764.566mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2577.212mil,3594.048mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2606.299mil,3456.693mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2622.047mil,4011.811mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2637.795mil,4212.598mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2637.796mil,3641.732mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2653.543mil,3877.953mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2736.221mil,3110.236mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2748.032mil,4112.205mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2932.756mil,3602.047mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2932.756mil,3622.047mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2932.756mil,3642.047mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2941.22mil,3449.292mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2941.22mil,3469.292mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2952.756mil,3602.047mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2952.756mil,3622.047mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2952.756mil,3642.047mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2961.22mil,3449.292mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2961.22mil,3469.292mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2981.22mil,3449.292mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2981.22mil,3469.292mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2991.811mil,3602.047mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2991.811mil,3622.047mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2991.811mil,3642.047mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2998.701mil,3119.094mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2998.701mil,3138.465mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2998.701mil,3158.465mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2998.701mil,3177.835mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2998.701mil,3197.835mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2998.701mil,3217.205mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2998.701mil,3237.205mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2998.701mil,3256.575mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2998.701mil,3276.575mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2998.701mil,3295.945mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2998.701mil,3315.63mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2998.701mil,3315.945mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2998.701mil,3335.63mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2998.701mil,3355mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2998.701mil,3375mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2998.701mil,3394.37mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (2998.701mil,3414.37mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (3000.275mil,3449.292mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (3000.275mil,3469.292mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (3018.701mil,3119.094mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (3037.403mil,2661.417mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (3038.701mil,3119.094mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (3038.701mil,3138.465mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (3038.701mil,3158.465mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (3038.701mil,3177.835mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (3641.732mil,2549.213mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (3779.528mil,2549.213mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
   Violation between Short-Circuit Constraint: Between Polygon Region (27 hole(s)) Bottom Layer And Via (3907.48mil,2549.213mil) from Top Layer to Bottom Layer Location : [X = 0mil][Y = 0mil]
Rule Violations :138

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net GND_OUT Between Pad C32-1(4142.56mil,3924.999mil) on Bottom Layer [Unplated] And Pad J7-2(4251.969mil,4288.189mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Pad C9-2(3200mil,3697.559mil) on Bottom Layer [Unplated] And Via (3205mil,3730mil) from Top Layer to Bottom Layer 
Rule Violations :2

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=200mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (126mil > 100mil) Pad MH1-1(2027.559mil,4566.929mil) on Multi-Layer Actual Hole Size = 126mil
   Violation between Hole Size Constraint: (126mil > 100mil) Pad MH2-1(2027.559mil,2411.417mil) on Multi-Layer Actual Hole Size = 126mil
   Violation between Hole Size Constraint: (126mil > 100mil) Pad MH3-1(5482.283mil,4566.929mil) on Multi-Layer Actual Hole Size = 126mil
   Violation between Hole Size Constraint: (126mil > 100mil) Pad MH4-1(5492.126mil,2411.417mil) on Multi-Layer Actual Hole Size = 126mil
Rule Violations :4

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (2755.591mil,3543.307mil) from Top Layer to Bottom Layer And Via (2755.591mil,3562.677mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (2755.591mil,3582.677mil) from Top Layer to Bottom Layer And Via (2755.591mil,3602.047mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (2775.591mil,3543.307mil) from Top Layer to Bottom Layer And Via (2775.591mil,3562.677mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (2775.591mil,3582.677mil) from Top Layer to Bottom Layer And Via (2775.591mil,3602.047mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (2795.591mil,3543.307mil) from Top Layer to Bottom Layer And Via (2795.591mil,3562.677mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (2795.591mil,3582.677mil) from Top Layer to Bottom Layer And Via (2795.591mil,3602.047mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.055mil < 10mil) Between Via (2981.22mil,3449.292mil) from Top Layer to Bottom Layer And Via (3000.275mil,3449.292mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.055mil < 10mil) Between Via (2981.22mil,3469.292mil) from Top Layer to Bottom Layer And Via (3000.275mil,3469.292mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (2998.701mil,3119.094mil) from Top Layer to Bottom Layer And Via (2998.701mil,3138.465mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (2998.701mil,3158.465mil) from Top Layer to Bottom Layer And Via (2998.701mil,3177.835mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (2998.701mil,3197.835mil) from Top Layer to Bottom Layer And Via (2998.701mil,3217.205mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (2998.701mil,3237.205mil) from Top Layer to Bottom Layer And Via (2998.701mil,3256.575mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (2998.701mil,3276.575mil) from Top Layer to Bottom Layer And Via (2998.701mil,3295.945mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.685mil < 10mil) Between Via (2998.701mil,3295.945mil) from Top Layer to Bottom Layer And Via (2998.701mil,3315.63mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (2998.701mil,3315.63mil) from Top Layer to Bottom Layer And Via (2998.701mil,3315.945mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (9.685mil < 10mil) Between Via (2998.701mil,3315.945mil) from Top Layer to Bottom Layer And Via (2998.701mil,3335.63mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (2998.701mil,3335.63mil) from Top Layer to Bottom Layer And Via (2998.701mil,3355mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (2998.701mil,3375mil) from Top Layer to Bottom Layer And Via (2998.701mil,3394.37mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (3018.701mil,3119.094mil) from Top Layer to Bottom Layer And Via (3018.701mil,3138.465mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (3018.701mil,3158.465mil) from Top Layer to Bottom Layer And Via (3018.701mil,3177.835mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (3018.701mil,3197.835mil) from Top Layer to Bottom Layer And Via (3018.701mil,3217.205mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (3018.701mil,3237.205mil) from Top Layer to Bottom Layer And Via (3018.701mil,3256.575mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (3018.701mil,3276.575mil) from Top Layer to Bottom Layer And Via (3018.701mil,3295.945mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.685mil < 10mil) Between Via (3018.701mil,3295.945mil) from Top Layer to Bottom Layer And Via (3018.701mil,3315.63mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (3018.701mil,3315.63mil) from Top Layer to Bottom Layer And Via (3018.701mil,3315.945mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (9.685mil < 10mil) Between Via (3018.701mil,3315.945mil) from Top Layer to Bottom Layer And Via (3018.701mil,3335.63mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (3018.701mil,3335.63mil) from Top Layer to Bottom Layer And Via (3018.701mil,3355mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (3018.701mil,3375mil) from Top Layer to Bottom Layer And Via (3018.701mil,3394.37mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (3038.701mil,3119.094mil) from Top Layer to Bottom Layer And Via (3038.701mil,3138.465mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (3038.701mil,3158.465mil) from Top Layer to Bottom Layer And Via (3038.701mil,3177.835mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (3038.701mil,3197.835mil) from Top Layer to Bottom Layer And Via (3038.701mil,3217.205mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (3038.701mil,3237.205mil) from Top Layer to Bottom Layer And Via (3038.701mil,3256.575mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (3038.701mil,3276.575mil) from Top Layer to Bottom Layer And Via (3038.701mil,3295.945mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.685mil < 10mil) Between Via (3038.701mil,3295.945mil) from Top Layer to Bottom Layer And Via (3038.701mil,3315.63mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (3038.701mil,3315.63mil) from Top Layer to Bottom Layer And Via (3038.701mil,3315.945mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (9.685mil < 10mil) Between Via (3038.701mil,3315.945mil) from Top Layer to Bottom Layer And Via (3038.701mil,3335.63mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (3038.701mil,3335.63mil) from Top Layer to Bottom Layer And Via (3038.701mil,3355mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (3038.701mil,3375mil) from Top Layer to Bottom Layer And Via (3038.701mil,3394.37mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (8.898mil < 10mil) Between Via (3281.102mil,3485mil) from Top Layer to Bottom Layer And Via (3300mil,3485mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (8.898mil < 10mil) Between Via (3281.102mil,3505mil) from Top Layer to Bottom Layer And Via (3300mil,3505mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (4764.095mil,3464.252mil) from Top Layer to Bottom Layer And Via (4783.465mil,3464.252mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (4764.095mil,3484.252mil) from Top Layer to Bottom Layer And Via (4783.465mil,3484.252mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (4803.465mil,3464.252mil) from Top Layer to Bottom Layer And Via (4822.835mil,3464.252mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (4803.465mil,3484.252mil) from Top Layer to Bottom Layer And Via (4822.835mil,3484.252mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (4842.835mil,3464.252mil) from Top Layer to Bottom Layer And Via (4862.205mil,3464.252mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (4842.835mil,3484.252mil) from Top Layer to Bottom Layer And Via (4862.205mil,3484.252mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (4882.205mil,3464.252mil) from Top Layer to Bottom Layer And Via (4901.575mil,3464.252mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.37mil < 10mil) Between Via (4882.205mil,3484.252mil) from Top Layer to Bottom Layer And Via (4901.575mil,3484.252mil) from Top Layer to Bottom Layer 
Rule Violations :48

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (8.966mil < 10mil) Between Pad C1-1(2698.606mil,3828.74mil) on Top Layer And Via (2653.543mil,3877.953mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.966mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.204mil < 10mil) Between Pad C20-1(2022.835mil,3730.314mil) on Top Layer And Pad RT1-1(2051.18mil,3671.261mil) on Top Layer [Top Solder] Mask Sliver [4.204mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.204mil < 10mil) Between Pad C20-2(2130.709mil,3730.314mil) on Top Layer And Pad RT1-2(2102.362mil,3671.261mil) on Top Layer [Top Solder] Mask Sliver [4.204mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.016mil < 10mil) Between Pad C2-1(2698.031mil,3905.511mil) on Top Layer And Via (2653.543mil,3877.953mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.016mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad C23-1(3244.881mil,2503.937mil) on Top Layer And Pad C24-1(3244.881mil,2582.677mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad C23-2(3137.007mil,2503.937mil) on Top Layer And Pad C24-2(3137.007mil,2582.677mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad C24-1(3244.881mil,2582.677mil) on Top Layer And Pad C25-1(3244.881mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad C24-2(3137.007mil,2582.677mil) on Top Layer And Pad C25-2(3137.007mil,2661.417mil) on Top Layer [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.269mil < 10mil) Between Pad C31-2(4440.946mil,2536.615mil) on Top Layer And Pad R20-2(4362.205mil,2578.74mil) on Top Layer [Top Solder] Mask Sliver [0.269mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.444mil < 10mil) Between Pad C35-1(4968.504mil,3503.937mil) on Bottom Layer And Via (4921.575mil,3484.252mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.444mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.853mil < 10mil) Between Pad C35-1(4968.504mil,3503.937mil) on Bottom Layer And Via (5009.842mil,3484.252mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.853mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.736mil < 10mil) Between Pad C36-1(4803.15mil,3505.905mil) on Bottom Layer And Via (4764.095mil,3484.252mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.736mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.299mil < 10mil) Between Pad C36-1(4803.15mil,3505.905mil) on Bottom Layer And Via (4783.465mil,3464.252mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.299mil < 10mil) Between Pad C36-1(4803.15mil,3505.905mil) on Bottom Layer And Via (4803.465mil,3464.252mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.299mil < 10mil) Between Pad C36-1(4803.15mil,3505.905mil) on Bottom Layer And Via (4822.835mil,3464.252mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.359mil < 10mil) Between Pad C36-1(4803.15mil,3505.905mil) on Bottom Layer And Via (4842.835mil,3484.252mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.359mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.617mil < 10mil) Between Pad C37-1(4886.811mil,3505.905mil) on Bottom Layer And Via (4842.835mil,3484.252mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.617mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.327mil < 10mil) Between Pad C37-1(4886.811mil,3505.905mil) on Bottom Layer And Via (4862.205mil,3464.252mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.327mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.299mil < 10mil) Between Pad C37-1(4886.811mil,3505.905mil) on Bottom Layer And Via (4882.205mil,3464.252mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.299mil < 10mil) Between Pad C37-1(4886.811mil,3505.905mil) on Bottom Layer And Via (4901.575mil,3464.252mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.299mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.543mil < 10mil) Between Pad C38-1(4927.22mil,3476.181mil) on Top Layer And Pad C39-1(4844.598mil,3476.181mil) on Top Layer [Top Solder] Mask Sliver [4.543mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.543mil < 10mil) Between Pad C38-1(4927.22mil,3476.181mil) on Top Layer And Pad C41-1(5009.842mil,3476.181mil) on Top Layer [Top Solder] Mask Sliver [4.543mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.543mil < 10mil) Between Pad C38-2(4927.22mil,3584.055mil) on Top Layer And Pad C39-2(4844.598mil,3584.055mil) on Top Layer [Top Solder] Mask Sliver [4.543mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.543mil < 10mil) Between Pad C38-2(4927.22mil,3584.055mil) on Top Layer And Pad C41-2(5009.842mil,3584.055mil) on Top Layer [Top Solder] Mask Sliver [4.543mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.543mil < 10mil) Between Pad C39-1(4844.598mil,3476.181mil) on Top Layer And Pad C40-1(4761.976mil,3476.181mil) on Top Layer [Top Solder] Mask Sliver [4.543mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.094mil < 10mil) Between Pad C39-1(4844.598mil,3476.181mil) on Top Layer And Via (4783.465mil,3464.252mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.094mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.094mil < 10mil) Between Pad C39-1(4844.598mil,3476.181mil) on Top Layer And Via (4783.465mil,3484.252mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.094mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad C39-1(4844.598mil,3476.181mil) on Top Layer And Via (4901.575mil,3464.252mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.937mil < 10mil) Between Pad C39-1(4844.598mil,3476.181mil) on Top Layer And Via (4901.575mil,3484.252mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.937mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.543mil < 10mil) Between Pad C39-2(4844.598mil,3584.055mil) on Top Layer And Pad C40-2(4761.976mil,3584.055mil) on Top Layer [Top Solder] Mask Sliver [4.543mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.819mil < 10mil) Between Pad C40-1(4761.976mil,3476.181mil) on Top Layer And Via (4822.835mil,3464.252mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.819mil < 10mil) Between Pad C40-1(4761.976mil,3476.181mil) on Top Layer And Via (4822.835mil,3484.252mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad C9-1(3200mil,3542.441mil) on Bottom Layer And Via (3181.102mil,3485mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.732mil < 10mil) Between Pad C9-1(3200mil,3542.441mil) on Bottom Layer And Via (3221.102mil,3485mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.732mil < 10mil) Between Pad C9-2(3200mil,3697.559mil) on Bottom Layer And Via (3265mil,3750mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-1(2775.59mil,3414.174mil) on Top Layer And Pad IC1-2(2799.212mil,3414.174mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-10(3042.914mil,3476.182mil) on Top Layer And Pad IC1-11(3042.914mil,3499.804mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-10(3042.914mil,3476.182mil) on Top Layer And Pad IC1-9(3042.914mil,3452.56mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.259mil < 10mil) Between Pad IC1-10(3042.914mil,3476.182mil) on Top Layer And Via (3020.275mil,3449.292mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad IC1-10(3042.914mil,3476.182mil) on Top Layer And Via (3040.275mil,3449.292mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-12(3042.914mil,3594.488mil) on Top Layer And Pad IC1-13(3042.914mil,3618.11mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.996mil < 10mil) Between Pad IC1-12(3042.914mil,3594.488mil) on Top Layer And Via (3011.811mil,3622.047mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.996mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-13(3042.914mil,3618.11mil) on Top Layer And Pad IC1-14(3042.914mil,3641.732mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.26mil < 10mil) Between Pad IC1-13(3042.914mil,3618.11mil) on Top Layer And Via (3011.811mil,3622.047mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.26mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.637mil < 10mil) Between Pad IC1-13(3042.914mil,3618.11mil) on Top Layer And Via (3011.811mil,3642.047mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.637mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.372mil < 10mil) Between Pad IC1-14(3042.914mil,3641.732mil) on Top Layer And Via (3011.811mil,3622.047mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.372mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.26mil < 10mil) Between Pad IC1-14(3042.914mil,3641.732mil) on Top Layer And Via (3011.811mil,3642.047mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.26mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.845mil < 10mil) Between Pad IC1-15(3011.812mil,3751.182mil) on Top Layer And Pad IC1-16(2988.188mil,3751.182mil) on Top Layer [Top Solder] Mask Sliver [1.845mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-16(2988.188mil,3751.182mil) on Top Layer And Pad IC1-17(2964.566mil,3751.182mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-17(2964.566mil,3751.182mil) on Top Layer And Pad IC1-18(2940.944mil,3751.182mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-18(2940.944mil,3751.182mil) on Top Layer And Pad IC1-19(2917.322mil,3751.182mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-2(2799.212mil,3414.174mil) on Top Layer And Pad IC1-3(2822.834mil,3414.174mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-20(2822.834mil,3751.182mil) on Top Layer And Pad IC1-21(2799.212mil,3751.182mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-21(2799.212mil,3751.182mil) on Top Layer And Pad IC1-22(2775.59mil,3751.182mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-23(2705.118mil,3665.354mil) on Top Layer And Pad IC1-24(2705.118mil,3641.732mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-24(2705.118mil,3641.732mil) on Top Layer And Pad IC1-25(2705.118mil,3618.11mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.385mil < 10mil) Between Pad IC1-24(2705.118mil,3641.732mil) on Top Layer And Pad IC1-MP1(2772.834mil,3572.834mil) on Top Layer [Top Solder] Mask Sliver [5.385mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.732mil < 10mil) Between Pad IC1-24(2705.118mil,3641.732mil) on Top Layer And Via (2705.118mil,3618.11mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-25(2705.118mil,3618.11mil) on Top Layer And Pad IC1-26(2705.118mil,3594.488mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.385mil < 10mil) Between Pad IC1-25(2705.118mil,3618.11mil) on Top Layer And Pad IC1-MP1(2772.834mil,3572.834mil) on Top Layer [Top Solder] Mask Sliver [5.385mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-26(2705.118mil,3594.488mil) on Top Layer And Pad IC1-27(2705.118mil,3570.866mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.385mil < 10mil) Between Pad IC1-26(2705.118mil,3594.488mil) on Top Layer And Pad IC1-MP1(2772.834mil,3572.834mil) on Top Layer [Top Solder] Mask Sliver [5.385mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.732mil < 10mil) Between Pad IC1-26(2705.118mil,3594.488mil) on Top Layer And Via (2705.118mil,3618.11mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-27(2705.118mil,3570.866mil) on Top Layer And Pad IC1-28(2705.118mil,3547.244mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.385mil < 10mil) Between Pad IC1-27(2705.118mil,3570.866mil) on Top Layer And Pad IC1-MP1(2772.834mil,3572.834mil) on Top Layer [Top Solder] Mask Sliver [5.385mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-28(2705.118mil,3547.244mil) on Top Layer And Pad IC1-29(2705.118mil,3523.622mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.385mil < 10mil) Between Pad IC1-28(2705.118mil,3547.244mil) on Top Layer And Pad IC1-MP1(2772.834mil,3572.834mil) on Top Layer [Top Solder] Mask Sliver [5.385mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-29(2705.118mil,3523.622mil) on Top Layer And Pad IC1-30(2705.118mil,3500mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.385mil < 10mil) Between Pad IC1-29(2705.118mil,3523.622mil) on Top Layer And Pad IC1-MP1(2772.834mil,3572.834mil) on Top Layer [Top Solder] Mask Sliver [5.385mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-30(2705.118mil,3500mil) on Top Layer And Pad IC1-31(2705.118mil,3476.378mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.385mil < 10mil) Between Pad IC1-30(2705.118mil,3500mil) on Top Layer And Pad IC1-MP1(2772.834mil,3572.834mil) on Top Layer [Top Solder] Mask Sliver [5.385mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-4(2917.322mil,3414.174mil) on Top Layer And Pad IC1-5(2940.944mil,3414.174mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-5(2940.944mil,3414.174mil) on Top Layer And Pad IC1-6(2964.566mil,3414.174mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.254mil < 10mil) Between Pad IC1-5(2940.944mil,3414.174mil) on Top Layer And Via (2961.22mil,3449.292mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.254mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC1-6(2964.566mil,3414.174mil) on Top Layer And Pad IC1-7(2988.188mil,3414.174mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.276mil < 10mil) Between Pad IC1-6(2964.566mil,3414.174mil) on Top Layer And Via (2961.22mil,3449.292mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.276mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.042mil < 10mil) Between Pad IC1-6(2964.566mil,3414.174mil) on Top Layer And Via (2981.22mil,3449.292mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.043mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.997mil < 10mil) Between Pad IC1-6(2964.566mil,3414.174mil) on Top Layer And Via (2998.701mil,3394.37mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.997mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.845mil < 10mil) Between Pad IC1-7(2988.188mil,3414.174mil) on Top Layer And Pad IC1-8(3011.812mil,3414.174mil) on Top Layer [Top Solder] Mask Sliver [1.845mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.276mil < 10mil) Between Pad IC1-7(2988.188mil,3414.174mil) on Top Layer And Via (2981.22mil,3449.292mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.276mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.309mil < 10mil) Between Pad IC1-7(2988.188mil,3414.174mil) on Top Layer And Via (3000.275mil,3449.292mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.309mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.285mil < 10mil) Between Pad IC1-8(3011.812mil,3414.174mil) on Top Layer And Via (3000.275mil,3449.292mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.285mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.276mil < 10mil) Between Pad IC1-8(3011.812mil,3414.174mil) on Top Layer And Via (3020.275mil,3449.292mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.276mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.999mil < 10mil) Between Pad IC1-8(3011.812mil,3414.174mil) on Top Layer And Via (3038.701mil,3414.37mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.999mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.527mil < 10mil) Between Pad IC1-MP2(2961.22mil,3469.292mil) on Top Layer And Via (3038.701mil,3414.37mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.527mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC2-1(4990.787mil,3402.402mil) on Top Layer And Pad IC2-2(4990.787mil,3365mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC2-2(4990.787mil,3365mil) on Top Layer And Pad IC2-3(4990.787mil,3327.598mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.259mil < 10mil) Between Pad IC2-2(4990.787mil,3365mil) on Top Layer And Via (4955mil,3330mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.258mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.591mil < 10mil) Between Pad IC2-2(4990.787mil,3365mil) on Top Layer And Via (4990.787mil,3402.402mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC2-4(5089.213mil,3327.598mil) on Top Layer And Pad IC2-5(5089.213mil,3365mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.591mil < 10mil) Between Pad IC2-4(5089.213mil,3327.598mil) on Top Layer And Via (5089.213mil,3365mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.78mil < 10mil) Between Pad IC2-5(5089.213mil,3365mil) on Top Layer And Pad IC2-6(5089.213mil,3402.402mil) on Top Layer [Top Solder] Mask Sliver [5.78mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.591mil < 10mil) Between Pad IC2-6(5089.213mil,3402.402mil) on Top Layer And Via (5089.213mil,3365mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (2755.591mil,3562.677mil) from Top Layer to Bottom Layer And Via (2775.591mil,3582.677mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (2755.591mil,3602.047mil) from Top Layer to Bottom Layer And Via (2775.591mil,3622.047mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (2775.591mil,3543.307mil) from Top Layer to Bottom Layer And Via (2795.591mil,3523.307mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (2932.756mil,3622.047mil) from Top Layer to Bottom Layer And Via (2952.756mil,3642.047mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (2941.22mil,3469.292mil) from Top Layer to Bottom Layer And Via (2961.22mil,3449.292mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (2961.22mil,3449.292mil) from Top Layer to Bottom Layer And Via (2981.22mil,3469.292mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (2961.22mil,3469.292mil) from Top Layer to Bottom Layer And Via (2981.22mil,3449.292mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (2991.811mil,3622.047mil) from Top Layer to Bottom Layer And Via (3011.811mil,3642.047mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (2991.811mil,3642.047mil) from Top Layer to Bottom Layer And Via (3011.811mil,3622.047mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (2998.701mil,3138.465mil) from Top Layer to Bottom Layer And Via (3018.701mil,3158.465mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (2998.701mil,3177.835mil) from Top Layer to Bottom Layer And Via (3018.701mil,3197.835mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (2998.701mil,3217.205mil) from Top Layer to Bottom Layer And Via (3018.701mil,3237.205mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.062mil < 10mil) Between Via (2998.701mil,3295.945mil) from Top Layer to Bottom Layer And Via (3018.701mil,3315.63mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.062mil] / [Bottom Solder] Mask Sliver [0.062mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.062mil < 10mil) Between Via (2998.701mil,3315.63mil) from Top Layer to Bottom Layer And Via (3018.701mil,3295.945mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.062mil] / [Bottom Solder] Mask Sliver [0.062mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (2998.701mil,3335.63mil) from Top Layer to Bottom Layer And Via (3018.701mil,3315.63mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (2998.701mil,3355mil) from Top Layer to Bottom Layer And Via (3018.701mil,3375mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (2998.701mil,3375mil) from Top Layer to Bottom Layer And Via (3018.701mil,3355mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.008mil < 10mil) Between Via (3011.811mil,3602.047mil) from Top Layer to Bottom Layer And Via (3042.914mil,3594.488mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.008mil] / [Bottom Solder] Mask Sliver [4.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.351mil < 10mil) Between Via (3011.811mil,3622.047mil) from Top Layer to Bottom Layer And Via (3042.914mil,3618.11mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.351mil] / [Bottom Solder] Mask Sliver [3.351mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.809mil < 10mil) Between Via (3011.811mil,3622.047mil) from Top Layer to Bottom Layer And Via (3042.914mil,3641.732mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.809mil] / [Bottom Solder] Mask Sliver [8.809mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.105mil < 10mil) Between Via (3011.811mil,3642.047mil) from Top Layer to Bottom Layer And Via (3042.914mil,3641.732mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.105mil] / [Bottom Solder] Mask Sliver [3.105mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3018.701mil,3158.465mil) from Top Layer to Bottom Layer And Via (3038.701mil,3138.465mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3018.701mil,3177.835mil) from Top Layer to Bottom Layer And Via (3038.701mil,3197.835mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3018.701mil,3197.835mil) from Top Layer to Bottom Layer And Via (3038.701mil,3177.835mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.062mil < 10mil) Between Via (3018.701mil,3295.945mil) from Top Layer to Bottom Layer And Via (3038.701mil,3315.63mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.062mil] / [Bottom Solder] Mask Sliver [0.062mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.062mil < 10mil) Between Via (3018.701mil,3315.63mil) from Top Layer to Bottom Layer And Via (3038.701mil,3295.945mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.062mil] / [Bottom Solder] Mask Sliver [0.062mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3018.701mil,3315.63mil) from Top Layer to Bottom Layer And Via (3038.701mil,3335.63mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3018.701mil,3335.63mil) from Top Layer to Bottom Layer And Via (3038.701mil,3315.63mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3018.701mil,3355mil) from Top Layer to Bottom Layer And Via (3038.701mil,3375mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3018.701mil,3375mil) from Top Layer to Bottom Layer And Via (3038.701mil,3355mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3018.701mil,3394.37mil) from Top Layer to Bottom Layer And Via (3038.701mil,3414.37mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.958mil < 10mil) Between Via (3038.701mil,3414.37mil) from Top Layer to Bottom Layer And Via (3040.275mil,3449.292mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.957mil] / [Bottom Solder] Mask Sliver [6.957mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3220.157mil,3909.134mil) from Top Layer to Bottom Layer And Via (3240.157mil,3929.134mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3220.157mil,3929.134mil) from Top Layer to Bottom Layer And Via (3240.157mil,3909.134mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3220.157mil,4070.551mil) from Top Layer to Bottom Layer And Via (3240.157mil,4090.551mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3220.157mil,4090.551mil) from Top Layer to Bottom Layer And Via (3240.157mil,4070.551mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3220.157mil,4231.968mil) from Top Layer to Bottom Layer And Via (3240.157mil,4251.968mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3220.157mil,4251.968mil) from Top Layer to Bottom Layer And Via (3240.157mil,4231.968mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.677mil < 10mil) Between Via (3220.157mil,4389.449mil) from Top Layer to Bottom Layer And Via (3240.157mil,4410mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.677mil] / [Bottom Solder] Mask Sliver [0.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.677mil < 10mil) Between Via (3220.157mil,4410mil) from Top Layer to Bottom Layer And Via (3240.157mil,4389.449mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.677mil] / [Bottom Solder] Mask Sliver [0.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3221.102mil,3485mil) from Top Layer to Bottom Layer And Via (3241.102mil,3505mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3236.22mil,3243.78mil) from Top Layer to Bottom Layer And Via (3256.22mil,3263.78mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3236.22mil,3263.78mil) from Top Layer to Bottom Layer And Via (3256.22mil,3243.78mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3236.22mil,3263.78mil) from Top Layer to Bottom Layer And Via (3256.22mil,3283.78mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3236.22mil,3283.78mil) from Top Layer to Bottom Layer And Via (3256.22mil,3263.78mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3236.22mil,3330.079mil) from Top Layer to Bottom Layer And Via (3256.22mil,3350.079mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3236.22mil,3350.079mil) from Top Layer to Bottom Layer And Via (3256.22mil,3330.079mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3236.22mil,3350.079mil) from Top Layer to Bottom Layer And Via (3256.22mil,3370.079mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3236.22mil,3370.079mil) from Top Layer to Bottom Layer And Via (3256.22mil,3350.079mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3245mil,3730mil) from Top Layer to Bottom Layer And Via (3265mil,3750mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3245mil,3750mil) from Top Layer to Bottom Layer And Via (3265mil,3730mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3265mil,3750mil) from Top Layer to Bottom Layer And Via (3285mil,3730mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3372.441mil,4231.968mil) from Top Layer to Bottom Layer And Via (3392.441mil,4251.968mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3372.441mil,4251.968mil) from Top Layer to Bottom Layer And Via (3392.441mil,4231.968mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3375mil,4390mil) from Top Layer to Bottom Layer And Via (3395mil,4410mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3375mil,4410mil) from Top Layer to Bottom Layer And Via (3395mil,4390mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3381.575mil,3909.134mil) from Top Layer to Bottom Layer And Via (3401.575mil,3929.134mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (3381.575mil,3929.134mil) from Top Layer to Bottom Layer And Via (3401.575mil,3909.134mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4744.095mil,3464.252mil) from Top Layer to Bottom Layer And Via (4764.095mil,3484.252mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4744.095mil,3484.252mil) from Top Layer to Bottom Layer And Via (4764.095mil,3464.252mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4775mil,3195mil) from Top Layer to Bottom Layer And Via (4795mil,3215mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4775mil,3215mil) from Top Layer to Bottom Layer And Via (4795mil,3195mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4775mil,3215mil) from Top Layer to Bottom Layer And Via (4795mil,3235mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4775mil,3235mil) from Top Layer to Bottom Layer And Via (4795mil,3215mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4775mil,3235mil) from Top Layer to Bottom Layer And Via (4795mil,3255mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4775mil,3255mil) from Top Layer to Bottom Layer And Via (4795mil,3235mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4783.465mil,3464.252mil) from Top Layer to Bottom Layer And Via (4803.465mil,3484.252mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4783.465mil,3484.252mil) from Top Layer to Bottom Layer And Via (4803.465mil,3464.252mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4795mil,3195mil) from Top Layer to Bottom Layer And Via (4815mil,3215mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4795mil,3215mil) from Top Layer to Bottom Layer And Via (4815mil,3195mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4815mil,3195mil) from Top Layer to Bottom Layer And Via (4835mil,3215mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4815mil,3215mil) from Top Layer to Bottom Layer And Via (4835mil,3195mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4815mil,3215mil) from Top Layer to Bottom Layer And Via (4835mil,3235mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4815mil,3255mil) from Top Layer to Bottom Layer And Via (4835mil,3235mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4822.835mil,3464.252mil) from Top Layer to Bottom Layer And Via (4842.835mil,3484.252mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4822.835mil,3484.252mil) from Top Layer to Bottom Layer And Via (4842.835mil,3464.252mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4835mil,3195mil) from Top Layer to Bottom Layer And Via (4855mil,3215mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4835mil,3215mil) from Top Layer to Bottom Layer And Via (4855mil,3195mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4835mil,3215mil) from Top Layer to Bottom Layer And Via (4855mil,3235mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4835mil,3235mil) from Top Layer to Bottom Layer And Via (4855mil,3215mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4835mil,3235mil) from Top Layer to Bottom Layer And Via (4855mil,3255mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4835mil,3255mil) from Top Layer to Bottom Layer And Via (4855mil,3235mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4855mil,3195mil) from Top Layer to Bottom Layer And Via (4875mil,3215mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4855mil,3215mil) from Top Layer to Bottom Layer And Via (4875mil,3195mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4855mil,3215mil) from Top Layer to Bottom Layer And Via (4875mil,3235mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4855mil,3235mil) from Top Layer to Bottom Layer And Via (4875mil,3215mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4855mil,3235mil) from Top Layer to Bottom Layer And Via (4875mil,3255mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4855mil,3255mil) from Top Layer to Bottom Layer And Via (4875mil,3235mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4862.205mil,3464.252mil) from Top Layer to Bottom Layer And Via (4882.205mil,3484.252mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4862.205mil,3484.252mil) from Top Layer to Bottom Layer And Via (4882.205mil,3464.252mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4901.575mil,3464.252mil) from Top Layer to Bottom Layer And Via (4921.575mil,3484.252mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (4901.575mil,3484.252mil) from Top Layer to Bottom Layer And Via (4921.575mil,3464.252mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (5009.842mil,3464.252mil) from Top Layer to Bottom Layer And Via (5029.842mil,3484.252mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.284mil < 10mil) Between Via (5009.842mil,3484.252mil) from Top Layer to Bottom Layer And Via (5029.842mil,3464.252mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.284mil] / [Bottom Solder] Mask Sliver [0.284mil]
Rule Violations :187

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (8.318mil < 10mil) Between Arc (5221.898mil,2343.528mil) on Top Overlay And Pad J1-1(5166.338mil,2379.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.318mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad BR1-1(3143.228mil,2951.772mil) on Top Layer And Track (3105.314mil,2984.252mil)(3181.102mil,2984.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad BR1-1(3143.228mil,2951.772mil) on Top Layer And Track (3194.882mil,2810.552mil)(3194.882mil,2996.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad BR1-2(3143.228mil,2855.316mil) on Top Layer And Track (3194.882mil,2810.552mil)(3194.882mil,2996.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad BR1-3(3372.52mil,2855.316mil) on Top Layer And Track (3320.866mil,2810.552mil)(3320.866mil,2996.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad BR1-4(3372.52mil,2951.772mil) on Top Layer And Track (3320.866mil,2810.552mil)(3320.866mil,2996.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-2(3384.645mil,4400mil) on Bottom Layer And Text "C12" (3417.999mil,4340.262mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-1(3233.465mil,3921.26mil) on Top Layer And Text "C3" (3153.685mil,3820.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.799mil < 10mil) Between Pad C14-1(3322.835mil,3741.063mil) on Top Layer And Text "IC1" (3066.917mil,3720.164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.799mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-1(3322.835mil,3741.063mil) on Top Layer And Text "T1" (3428.066mil,3761.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-1(3322.835mil,3741.063mil) on Top Layer And Track (3167.835mil,3476.063mil)(3167.835mil,3756.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-1(3322.835mil,3741.063mil) on Top Layer And Track (3167.835mil,3756.063mil)(3477.835mil,3756.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-1(3322.835mil,3741.063mil) on Top Layer And Track (3477.835mil,3476.063mil)(3477.835mil,3756.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-2(3322.835mil,3496.063mil) on Top Layer And Text "TP11" (3042.986mil,3507.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-2(3322.835mil,3496.063mil) on Top Layer And Track (3167.835mil,3476.063mil)(3167.835mil,3756.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-2(3322.835mil,3496.063mil) on Top Layer And Track (3167.835mil,3476.063mil)(3477.835mil,3476.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C14-2(3322.835mil,3496.063mil) on Top Layer And Track (3477.835mil,3476.063mil)(3477.835mil,3756.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.892mil < 10mil) Between Pad C17-2(2849.212mil,3297.638mil) on Top Layer And Text "C17" (2876.577mil,3277.251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.07mil < 10mil) Between Pad C19-2(2849.212mil,3203.74mil) on Top Layer And Text "C19" (2879.755mil,3183.352mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.07mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-1(2698.031mil,3905.511mil) on Top Layer And Text "C42" (2701.096mil,3893.534mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.237mil < 10mil) Between Pad C23-1(3244.881mil,2503.937mil) on Top Layer And Text "C23" (3275.59mil,2488.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.237mil < 10mil) Between Pad C24-1(3244.881mil,2582.677mil) on Top Layer And Text "C24" (3275.59mil,2562.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.237mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.583mil < 10mil) Between Pad C27-2(2022.834mil,3395.67mil) on Top Layer And Text "C27" (1889.147mil,3375.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.935mil < 10mil) Between Pad C28-1(2529.528mil,3456.694mil) on Top Layer And Text "C28" (2554.952mil,3434.731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.935mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.704mil < 10mil) Between Pad C28-1(2529.528mil,3456.694mil) on Top Layer And Track (2513.582mil,3484.252mil)(2545.472mil,3484.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.706mil < 10mil) Between Pad C28-2(2529.528mil,3511.812mil) on Top Layer And Track (2513.582mil,3484.252mil)(2545.472mil,3484.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.706mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.267mil < 10mil) Between Pad C31-1(4440.946mil,2644.489mil) on Top Layer And Text "C31" (4405.512mil,2673.228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.267mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(3097.244mil,3889.763mil) on Top Layer And Text "C13" (3071.04mil,3906.266mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.706mil < 10mil) Between Pad C33-1(2417.324mil,4255.906mil) on Top Layer And Track (2401.378mil,4228.346mil)(2433.268mil,4228.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.706mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.704mil < 10mil) Between Pad C33-2(2417.324mil,4200.788mil) on Top Layer And Track (2401.378mil,4228.346mil)(2433.268mil,4228.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C34-1(4909.449mil,4055.118mil) on Top Layer And Track (4781.496mil,3681.102mil)(4781.496mil,4438.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.437mil < 10mil) Between Pad C34-2(5409.449mil,4055.118mil) on Top Layer And Track (5539.37mil,3681.102mil)(5539.37mil,4438.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.704mil < 10mil) Between Pad C35-1(4968.504mil,3503.937mil) on Bottom Layer And Track (4952.558mil,3531.495mil)(4984.448mil,3531.495mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.706mil < 10mil) Between Pad C35-2(4968.504mil,3559.055mil) on Bottom Layer And Track (4952.558mil,3531.495mil)(4984.448mil,3531.495mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.706mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.704mil < 10mil) Between Pad C36-1(4803.15mil,3505.905mil) on Bottom Layer And Track (4787.204mil,3533.463mil)(4819.094mil,3533.463mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.706mil < 10mil) Between Pad C36-2(4803.15mil,3561.023mil) on Bottom Layer And Track (4787.204mil,3533.463mil)(4819.094mil,3533.463mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.706mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad C37-1(4886.811mil,3505.905mil) on Bottom Layer And Track (4870.866mil,3533.465mil)(4902.756mil,3533.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.705mil < 10mil) Between Pad C37-2(4886.811mil,3561.024mil) on Bottom Layer And Track (4870.866mil,3533.465mil)(4902.756mil,3533.465mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C38-2(4927.22mil,3584.055mil) on Top Layer And Text "C35" (4948.51mil,3595.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C39-2(4844.598mil,3584.055mil) on Top Layer And Text "C36" (4787.093mil,3597.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C40-2(4761.976mil,3584.055mil) on Top Layer And Text "C36" (4787.093mil,3597.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C41-2(5009.842mil,3584.055mil) on Top Layer And Text "C35" (4948.51mil,3595.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.706mil < 10mil) Between Pad C42-1(2681.103mil,4090.552mil) on Top Layer And Track (2665.157mil,4062.992mil)(2697.047mil,4062.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.706mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.704mil < 10mil) Between Pad C42-2(2681.103mil,4035.434mil) on Top Layer And Track (2665.157mil,4062.992mil)(2697.047mil,4062.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.704mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(3384.647mil,4080.84mil) on Bottom Layer And Text "C5" (3422mil,4020.999mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C9-1(3200mil,3542.441mil) on Bottom Layer And Text "C9" (3243.165mil,3487.014mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.664mil < 10mil) Between Pad IC1-11(3042.914mil,3499.804mil) on Top Layer And Text "TP11" (3042.986mil,3507.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad IC1-31(2705.118mil,3476.378mil) on Top Layer And Track (2696.85mil,3405.512mil)(2696.85mil,3458.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad IC1-31(2705.118mil,3476.378mil) on Top Layer And Track (2696.85mil,3405.512mil)(2696.85mil,3458.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC2-1(4990.787mil,3402.402mil) on Top Layer And Track (4968.149mil,3427.992mil)(5013.425mil,3427.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC2-1(4990.787mil,3402.402mil) on Top Layer And Track (5027.205mil,3307.914mil)(5027.205mil,3422.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC2-2(4990.787mil,3365mil) on Top Layer And Track (5027.205mil,3307.914mil)(5027.205mil,3422.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC2-3(4990.787mil,3327.598mil) on Top Layer And Track (5027.205mil,3307.914mil)(5027.205mil,3422.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC2-4(5089.213mil,3327.598mil) on Top Layer And Track (5052.795mil,3307.914mil)(5052.795mil,3422.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC2-5(5089.213mil,3365mil) on Top Layer And Track (5052.795mil,3307.914mil)(5052.795mil,3422.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad IC2-6(5089.213mil,3402.402mil) on Top Layer And Track (5052.795mil,3307.914mil)(5052.795mil,3422.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.844mil < 10mil) Between Pad IC4-1(2247.56mil,3793.11mil) on Top Layer And Track (2217.52mil,3819.686mil)(2277.56mil,3819.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.821mil < 10mil) Between Pad IC4-1(2247.56mil,3793.11mil) on Top Layer And Track (2291.338mil,3423.228mil)(2291.338mil,3812.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-10(2461.102mil,3493.11mil) on Top Layer And Track (2417.322mil,3423.228mil)(2417.322mil,3812.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-11(2461.102mil,3543.11mil) on Top Layer And Track (2417.322mil,3423.228mil)(2417.322mil,3812.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-12(2461.102mil,3593.11mil) on Top Layer And Track (2417.322mil,3423.228mil)(2417.322mil,3812.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC4-13(2461.102mil,3643.11mil) on Top Layer And Text "R12" (2460.322mil,3746.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-13(2461.102mil,3643.11mil) on Top Layer And Track (2417.322mil,3423.228mil)(2417.322mil,3812.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC4-14(2461.102mil,3693.11mil) on Top Layer And Text "R12" (2460.322mil,3746.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-14(2461.102mil,3693.11mil) on Top Layer And Track (2417.322mil,3423.228mil)(2417.322mil,3812.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC4-15(2461.102mil,3743.11mil) on Top Layer And Text "R12" (2460.322mil,3746.047mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-15(2461.102mil,3743.11mil) on Top Layer And Track (2417.322mil,3423.228mil)(2417.322mil,3812.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-16(2461.102mil,3793.11mil) on Top Layer And Track (2417.322mil,3423.228mil)(2417.322mil,3812.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.821mil < 10mil) Between Pad IC4-2(2247.56mil,3743.11mil) on Top Layer And Track (2291.338mil,3423.228mil)(2291.338mil,3812.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.821mil < 10mil) Between Pad IC4-3(2247.56mil,3693.11mil) on Top Layer And Track (2291.338mil,3423.228mil)(2291.338mil,3812.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.821mil < 10mil) Between Pad IC4-4(2247.56mil,3643.11mil) on Top Layer And Track (2291.338mil,3423.228mil)(2291.338mil,3812.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.821mil < 10mil) Between Pad IC4-5(2247.56mil,3593.11mil) on Top Layer And Track (2291.338mil,3423.228mil)(2291.338mil,3812.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.821mil < 10mil) Between Pad IC4-6(2247.56mil,3543.11mil) on Top Layer And Track (2291.338mil,3423.228mil)(2291.338mil,3812.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.821mil < 10mil) Between Pad IC4-7(2247.56mil,3493.11mil) on Top Layer And Track (2291.338mil,3423.228mil)(2291.338mil,3812.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.821mil < 10mil) Between Pad IC4-8(2247.56mil,3443.11mil) on Top Layer And Track (2291.338mil,3423.228mil)(2291.338mil,3812.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.821mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.823mil < 10mil) Between Pad IC4-9(2461.102mil,3443.11mil) on Top Layer And Track (2417.322mil,3423.228mil)(2417.322mil,3812.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.823mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.844mil < 10mil) Between Pad IC6-1(4588.78mil,2586.615mil) on Top Layer And Track (4493.7mil,2553.149mil)(4608.662mil,2553.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.904mil < 10mil) Between Pad IC6-1(4588.78mil,2586.615mil) on Top Layer And Track (4610.432mil,2566.929mil)(4610.432mil,2606.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.904mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.844mil < 10mil) Between Pad IC6-2(4513.582mil,2586.615mil) on Top Layer And Track (4493.7mil,2553.149mil)(4608.662mil,2553.149mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.195mil < 10mil) Between Pad IC6-3(4551.18mil,2492.127mil) on Top Layer And Text "IC6" (4527.559mil,2421.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC6-3(4551.18mil,2492.127mil) on Top Layer And Track (4493.7mil,2525.591mil)(4608.662mil,2525.591mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-2(3307.087mil,4570.866mil) on Multi-Layer And Text "C11" (3418.086mil,4500mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MH1-1(2027.559mil,4566.929mil) on Multi-Layer And Text "J5" (2043.449mil,4527.251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.315mil < 10mil) Between Pad Q1-10(4850mil,3350mil) on Top Layer And Track (4920.276mil,3132.48mil)(4920.276mil,3368.7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.645mil < 10mil) Between Pad Q1-5(4746.85mil,3135.432mil) on Top Layer And Track (4723.426mil,3132.48mil)(4723.426mil,3371.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.646mil < 10mil) Between Pad Q1-8(4896.85mil,3135.432mil) on Top Layer And Track (4920.276mil,3132.48mil)(4920.276mil,3368.7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.645mil < 10mil) Between Pad Q1-9(4821.85mil,3225mil) on Top Layer And Track (4723.426mil,3132.48mil)(4723.426mil,3371.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.645mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.646mil < 10mil) Between Pad Q1-9(4821.85mil,3225mil) on Top Layer And Track (4920.276mil,3132.48mil)(4920.276mil,3368.7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.644mil < 10mil) Between Pad R11-2(2017.716mil,3592.519mil) on Top Layer And Text "R11" (1895.811mil,3572.526mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.644mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.644mil < 10mil) Between Pad R13-2(2017.716mil,3494.095mil) on Top Layer And Text "R13" (1882.482mil,3474.101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.644mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.874mil < 10mil) Between Pad R20-1(4362.205mil,2460.63mil) on Top Layer And Text "R20" (4405.512mil,2440.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.31mil < 10mil) Between Pad R20-2(4362.205mil,2578.74mil) on Top Layer And Track (4409.448mil,2590.551mil)(4472.442mil,2590.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.31mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-2(2311.024mil,4273.622mil) on Top Layer And Track (2273.622mil,4292.834mil)(2352.361mil,4292.834mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP12-1(4992.126mil,3263.78mil) on Top Layer And Text "IC2" (4964.567mil,3253.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.333mil < 10mil) Between Pad TP4-1(2795.275mil,3035.433mil) on Top Layer And Text "TP4" (2820.7mil,3015.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.333mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.333mil < 10mil) Between Pad TP7-1(3858.268mil,4448.819mil) on Bottom Layer And Text "TP7" (3832.844mil,4428.825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.333mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.324mil < 10mil) Between Pad Z1-1(2125.985mil,3569.882mil) on Bottom Layer And Track (2076.773mil,3536.574mil)(2175.197mil,3536.574mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.324mil]
Rule Violations :97

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (5.009mil < 10mil) Between Text "C12" (3417.999mil,4340.262mil) on Bottom Overlay And Track (3307.086mil,4340.945mil)(3307.086mil,4459.055mil) on Bottom Overlay Silk Text to Silk Clearance [5.009mil]
   Violation between Silk To Silk Clearance Constraint: (4.495mil < 10mil) Between Text "C2" (2585.969mil,3885.518mil) on Top Overlay And Text "C42" (2701.096mil,3893.534mil) on Top Overlay Silk Text to Silk Clearance [4.495mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C30" (3604mil,2708mil) on Top Overlay And Track (3498.425mil,2737.008mil)(4698.425mil,2737.008mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C35" (4948.51mil,3595.685mil) on Top Overlay And Text "C41" (5031.804mil,3626.577mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C35" (4948.51mil,3595.685mil) on Top Overlay And Track (4781.496mil,3681.102mil)(5539.37mil,3681.102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.097mil < 10mil) Between Text "C36" (4787.093mil,3597.654mil) on Top Overlay And Track (4781.496mil,3681.102mil)(4781.496mil,4438.976mil) on Top Overlay Silk Text to Silk Clearance [1.097mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C36" (4787.093mil,3597.654mil) on Top Overlay And Track (4781.496mil,3681.102mil)(5539.37mil,3681.102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C37" (4866.818mil,3625.213mil) on Top Overlay And Track (4781.496mil,3681.102mil)(5539.37mil,3681.102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C4" (3961.214mil,3789.827mil) on Top Overlay And Track (3598.425mil,3837.008mil)(4698.425mil,3837.008mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C41" (5031.804mil,3626.577mil) on Top Overlay And Track (4781.496mil,3681.102mil)(5539.37mil,3681.102mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.088mil < 10mil) Between Text "C5" (3422mil,4020.999mil) on Bottom Overlay And Text "C6" (3474.718mil,4124.006mil) on Bottom Overlay Silk Text to Silk Clearance [9.088mil]
   Violation between Silk To Silk Clearance Constraint: (8.279mil < 10mil) Between Text "IC1" (3066.917mil,3720.164mil) on Top Overlay And Track (3167.835mil,3476.063mil)(3167.835mil,3756.063mil) on Top Overlay Silk Text to Silk Clearance [8.279mil]
   Violation between Silk To Silk Clearance Constraint: (8.053mil < 10mil) Between Text "IC2" (4964.567mil,3253.937mil) on Top Overlay And Track (5027.205mil,3307.914mil)(5052.795mil,3307.914mil) on Top Overlay Silk Text to Silk Clearance [8.053mil]
   Violation between Silk To Silk Clearance Constraint: (8.053mil < 10mil) Between Text "IC2" (4964.567mil,3253.937mil) on Top Overlay And Track (5052.795mil,3307.914mil)(5052.795mil,3422.086mil) on Top Overlay Silk Text to Silk Clearance [8.053mil]
   Violation between Silk To Silk Clearance Constraint: (9.502mil < 10mil) Between Text "IC5" (3946.079mil,2470.164mil) on Top Overlay And Track (3946.85mil,2523.622mil)(3946.85mil,2673.228mil) on Top Overlay Silk Text to Silk Clearance [9.502mil]
   Violation between Silk To Silk Clearance Constraint: (9.502mil < 10mil) Between Text "IC5" (3946.079mil,2470.164mil) on Top Overlay And Track (3946.85mil,2523.622mil)(4242.126mil,2523.622mil) on Top Overlay Silk Text to Silk Clearance [9.502mil]
   Violation between Silk To Silk Clearance Constraint: (3.529mil < 10mil) Between Text "IC6" (4527.559mil,2421.26mil) on Top Overlay And Text "R18" (4635.056mil,2460.322mil) on Top Overlay Silk Text to Silk Clearance [3.529mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "J2" (2965.496mil,4550.872mil) on Top Overlay And Text "J8" (2948.961mil,4527.251mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R15" (3737mil,2726mil) on Top Overlay And Track (3498.425mil,2737.008mil)(4698.425mil,2737.008mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "T1" (3428.066mil,3761.503mil) on Top Overlay And Track (3167.835mil,3756.063mil)(3477.835mil,3756.063mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "T1" (3428.066mil,3761.503mil) on Top Overlay And Track (3477.835mil,3476.063mil)(3477.835mil,3756.063mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP11" (3042.986mil,3507.566mil) on Top Overlay And Track (3051.182mil,3527.56mil)(3051.182mil,3559.056mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP11" (3042.986mil,3507.566mil) on Top Overlay And Track (3051.182mil,3527.56mil)(3051.182mil,3559.056mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP11" (3042.986mil,3507.566mil) on Top Overlay And Track (3167.835mil,3476.063mil)(3167.835mil,3756.063mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :24

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1500mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02