Fitter report for top_module
Wed Apr 09 21:47:11 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Fitter RAM Summary
 24. |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ALTSYNCRAM
 25. |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ALTSYNCRAM
 26. Fitter DSP Block Usage Summary
 27. DSP Block Details
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Apr 09 21:47:11 2025       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; top_module                                  ;
; Top-level Entity Name              ; top_module                                  ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE115F29C7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 5,824 / 114,480 ( 5 % )                     ;
;     Total combinational functions  ; 4,381 / 114,480 ( 4 % )                     ;
;     Dedicated logic registers      ; 3,182 / 114,480 ( 3 % )                     ;
; Total registers                    ; 3182                                        ;
; Total pins                         ; 4 / 529 ( < 1 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 102,080 / 3,981,312 ( 3 % )                 ;
; Embedded Multiplier 9-bit elements ; 128 / 532 ( 24 % )                          ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE115F29C7                         ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.1%      ;
;     Processor 3            ;   3.5%      ;
;     Processor 4            ;   3.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                      ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                           ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[0]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[0]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[0]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[1]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[1]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[1]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[2]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[2]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[2]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[3]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[3]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[3]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[4]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[4]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[4]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[5]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[5]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[5]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[6]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[6]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[6]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[7]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[7]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[7]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[8]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[8]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[8]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[9]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[9]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[9]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[10]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[10]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[10]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[11]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[11]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[11]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[12]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[12]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[12]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[13]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[13]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[13]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[14]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[14]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[14]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[15]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[15]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[15]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[16]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[16]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[16]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[17]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[17]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[17]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[18]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[18]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[18]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[19]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[19]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[19]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[20]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[20]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[20]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[21]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[21]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[21]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[22]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[22]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[22]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[23]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[23]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o2[23]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[0]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[0]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[0]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[0]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[1]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[1]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[1]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[1]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[2]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[2]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[2]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[2]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[3]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[3]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[3]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[3]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[4]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[4]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[4]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[4]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[5]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[5]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[5]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[5]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[6]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[6]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[6]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[6]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[7]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[7]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[7]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[7]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[8]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[8]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[8]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[8]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[9]                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[9]                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[9]~_Duplicate_1                            ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[9]~_Duplicate_1           ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[10]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[10]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[10]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[10]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[11]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[11]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[11]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[11]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[12]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[12]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[12]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[12]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[13]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[13]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[13]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[13]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[14]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[14]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[14]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[14]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[15]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[15]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[15]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[15]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[16]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[16]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[16]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[16]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[17]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[17]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[17]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[17]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[18]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[18]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[18]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[18]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[19]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[19]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[19]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[19]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[20]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[20]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[20]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[20]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[21]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[21]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[21]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[21]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[22]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[22]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[22]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[22]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[23]                       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[23]                       ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[23]~_Duplicate_1                           ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Re_o2[23]~_Duplicate_1          ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_cos_data[0]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a0    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_cos_data[1]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a1    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_cos_data[2]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a2    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_cos_data[3]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a3    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_cos_data[4]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a4    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_cos_data[5]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a5    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_cos_data[6]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a6    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_cos_data[7]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a7    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_cos_data[8]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a8    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_cos_data[9]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a9    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_cos_data[10]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a10   ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_cos_data[11]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a11   ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_cos_data[12]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a12   ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_cos_data[13]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ram_block1a13   ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_sin_data[0]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ram_block1a0    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_sin_data[1]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ram_block1a1    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_sin_data[2]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ram_block1a2    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_sin_data[3]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ram_block1a3    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_sin_data[4]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ram_block1a4    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_sin_data[5]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ram_block1a5    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_sin_data[6]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ram_block1a6    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_sin_data[7]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ram_block1a7    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_sin_data[8]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ram_block1a8    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_sin_data[9]                   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ram_block1a9    ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_sin_data[10]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ram_block1a10   ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_sin_data[11]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ram_block1a11   ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_sin_data[12]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ram_block1a12   ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_sin_data[13]                  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ram_block1a13   ; PORTADATAOUT     ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[8]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[9]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[10]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[11]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[12]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[13]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[14]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[15]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[16]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[17]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[18]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[18]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[18]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[18]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[19]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[19]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[19]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[19]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[20]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[20]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[20]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[20]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[21]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[21]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[21]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[21]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[22]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[22]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[22]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[22]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[23]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[23]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[23]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o2[23]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[8]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[9]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[10]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[11]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[12]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[13]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[14]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[15]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[16]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[17]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[18]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[18]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[18]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[18]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[19]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[19]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[19]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[19]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[20]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[20]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[20]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[20]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[21]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[21]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[21]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[21]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[22]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[22]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[22]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[22]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[23]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[23]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[23]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Re_o2[23]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[12]~1             ; Deleted         ; Register Packing ; Timing optimization ; COMBOUT   ;                ;                                                                                                                            ;                  ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[0]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[0]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[1]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[1]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[2]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[2]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[3]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[3]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[4]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[4]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[5]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[5]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[6]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[6]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[7]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[7]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[8]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[9]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[10]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[11]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[12]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[13]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[14]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[15]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[16]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[17]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[18]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[18]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[18]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[18]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[19]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[19]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[19]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[19]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[20]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[20]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[20]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[20]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[21]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[21]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[21]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[21]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[22]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[22]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[22]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[22]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[23]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[23]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[23]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Im_o2[23]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[0]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[0]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[1]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[1]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[2]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[2]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[3]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[3]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[4]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[4]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[5]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[5]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[6]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[6]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[7]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[7]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[8]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[9]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[10]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[11]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[12]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[13]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[14]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[15]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[16]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[17]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[18]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[18]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[18]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[18]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[19]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[19]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[19]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[19]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[20]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[20]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[20]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[20]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[21]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[21]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[21]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[21]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[22]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[22]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[22]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[22]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[23]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[23]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[23]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o2[23]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_3   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_4                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_4   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_4   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_5                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_5   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_5   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_6                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_6   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_6   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_7                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_7   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_7   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_8                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_8   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_8   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_9                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_9   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_9   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_10                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_10  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_10  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_11                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_11  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_11  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_12                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_12  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_12  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_13                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_13  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_13  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_14                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_14  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_14  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_15                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_15  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_15  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_16                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_16  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_16  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_17                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_17  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_17  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_18                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_18  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_18  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_19                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_19  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_4                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_5                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_6                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_7                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_7  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_8                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_8  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_8  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_9                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_9  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_9  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_10                  ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_10 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_10 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_11                  ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_11 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_11 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_12                  ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_12 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_12 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_13                  ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_13 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_13 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_14                  ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_14 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_14 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_15                  ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_15 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_4                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_5                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_6                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_7                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_7  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_8                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_8  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_8  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_9                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_9  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_9  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_10                  ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_10 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_10 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_11                  ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_11 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_11 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_12                  ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_12 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_12 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_13                  ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_13 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_13 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_14                  ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_14 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_14 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_15                  ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_15 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[0]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[0]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[1]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[1]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[2]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[2]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[3]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[3]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[4]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[4]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[5]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[5]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[6]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[6]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[7]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[7]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[8]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[9]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[10]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[11]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[12]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[13]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[14]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[15]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[16]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[17]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[18]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[18]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[18]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[18]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[19]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[19]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[19]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[19]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[20]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[20]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[20]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[20]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[21]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[21]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[21]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[21]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[22]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[22]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[22]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[22]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[23]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[23]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[23]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o2[23]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[0]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[0]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[1]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[1]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[2]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[2]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[3]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[3]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[4]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[4]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[5]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[5]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[6]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[6]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[7]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[7]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[8]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[9]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[10]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[11]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[12]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[13]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[14]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[15]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[16]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[17]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[18]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[18]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[18]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[18]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[19]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[19]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[19]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[19]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[20]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[20]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[20]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[20]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[21]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[21]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[21]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[21]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[22]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[22]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[22]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[22]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[23]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[23]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[23]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Re_o2[23]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_3   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_4                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_4   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_4   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_5                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_5   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_5   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_6                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_6   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_6   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_7                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_7   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_3   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_4                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_4   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_4   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_5                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_5   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_5   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_6                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_6   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_6   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_7                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_7   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_4                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_5                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_6                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_7                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_4                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_5                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_6                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_7                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_3   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_4                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_4   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_4   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_5                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_5   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_5   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_6                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_6   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_6   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_7                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_7   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_7   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_8                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_8   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_8   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_9                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_9   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_9   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_10                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_10  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_10  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_11                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_11  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[0]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[0]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[1]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[1]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[2]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[2]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[3]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[3]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[4]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[4]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[5]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[5]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[6]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[6]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[7]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[7]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[8]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[9]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[10]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[11]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[12]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[13]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[14]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[15]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[16]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[17]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[18]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[18]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[18]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[18]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[19]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[19]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[19]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[19]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[20]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[20]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[20]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[20]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[21]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[21]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[21]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[21]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[22]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[22]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[22]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[22]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[23]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[23]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[23]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Im_o2[23]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[0]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[0]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[1]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[1]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[2]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[2]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[3]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[3]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[4]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[4]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[5]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[5]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[6]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[6]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[7]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[7]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[8]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[9]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[10]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[11]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[12]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[13]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[14]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[15]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[16]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[17]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[18]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[18]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[18]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[18]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[19]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[19]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[19]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[19]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[20]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[20]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[20]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[20]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[21]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[21]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[21]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[21]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[22]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[22]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[22]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[22]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[23]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[23]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[23]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o2[23]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[13]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_3   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_4                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_4   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_4   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_5                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_5   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_5   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_6                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_6   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_6   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_7                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_7   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[0]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[0]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[1]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[1]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[2]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[2]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[3]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[3]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[4]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[4]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[5]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[5]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[6]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[6]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[7]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[7]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[8]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[9]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[10]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[11]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[12]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[13]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[14]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[15]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[16]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[17]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[18]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[18]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[18]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[18]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[19]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[19]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[19]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[19]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[20]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[20]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[20]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[20]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[21]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[21]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[21]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[21]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[22]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[22]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[22]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[22]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[23]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[23]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[23]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o2[23]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[0]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[0]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[1]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[1]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[2]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[2]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[3]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[3]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[4]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[4]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[5]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[5]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[6]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[6]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[7]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[7]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[8]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[9]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[10]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[11]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[12]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[13]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[14]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[15]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[16]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[17]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[18]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[18]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[18]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[18]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[19]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[19]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[19]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[19]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[20]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[20]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[20]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[20]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[21]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[21]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[21]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[21]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[22]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[22]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[22]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[22]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[23]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[23]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[23]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Re_o2[23]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[13]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[6]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[6]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[6]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[6]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[6]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[6]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[6]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[0]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[0]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[1]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[1]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[2]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[2]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[3]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[3]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[4]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[4]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[5]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[5]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[6]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[6]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[7]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[7]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[8]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[9]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[10]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[11]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[12]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[13]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[14]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[15]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[16]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[17]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[18]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[18]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[18]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[18]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[19]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[19]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[19]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[19]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[20]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[20]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[20]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[20]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[21]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[21]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[21]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[21]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[22]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[22]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[22]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[22]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[23]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[23]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[23]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Im_o2[23]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[0]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[0]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[1]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[1]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[2]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[2]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[3]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[3]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[4]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[4]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[5]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[5]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[6]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[6]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[7]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[7]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[8]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[9]~_Duplicate_1                         ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[10]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[11]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[12]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[13]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[14]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[15]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[16]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[17]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[18]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[18]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[18]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[18]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[19]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[19]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[19]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[19]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[20]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[20]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[20]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[20]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[21]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[21]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[21]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[21]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[22]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[22]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[22]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[22]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[23]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[23]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[23]~_Duplicate_1                        ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o2[23]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAA            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[0]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[1]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[2]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[3]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[4]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[5]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[6]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[7]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[8]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[9]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[10]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[11]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[13]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[13]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_cos_data[13]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[0]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[0]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[0]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[1]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[1]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[1]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[2]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[2]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[2]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[3]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[3]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[3]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[4]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[4]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[4]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[5]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[5]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[5]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[6]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[6]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[6]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[6]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[6]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[6]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[6]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[6]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[6]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[6]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[7]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[7]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[7]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[8]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[8]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[8]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[9]                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[9]                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_1                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_2                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_3                    ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[9]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[10]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[10]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[10]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[11]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[11]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[11]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[12]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[12]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_1                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_2                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ; DATAB            ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_3                   ; Q                ;                       ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[12]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ; DATAB            ;                       ;
+-----------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 8630 ) ; 0.00 % ( 0 / 8630 )        ; 0.00 % ( 0 / 8630 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8630 ) ; 0.00 % ( 0 / 8630 )        ; 0.00 % ( 0 / 8630 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 8620 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/output_files/top_module.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 5,824 / 114,480 ( 5 % )     ;
;     -- Combinational with no register       ; 2642                        ;
;     -- Register only                        ; 1443                        ;
;     -- Combinational with a register        ; 1739                        ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 572                         ;
;     -- 3 input functions                    ; 3188                        ;
;     -- <=2 input functions                  ; 621                         ;
;     -- Register only                        ; 1443                        ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 2356                        ;
;     -- arithmetic mode                      ; 2025                        ;
;                                             ;                             ;
; Total registers*                            ; 3,182 / 117,053 ( 3 % )     ;
;     -- Dedicated logic registers            ; 3,182 / 114,480 ( 3 % )     ;
;     -- I/O registers                        ; 0 / 2,573 ( 0 % )           ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 507 / 7,155 ( 7 % )         ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 4 / 529 ( < 1 % )           ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )              ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )               ;
;                                             ;                             ;
; M9Ks                                        ; 18 / 432 ( 4 % )            ;
; Total block memory bits                     ; 102,080 / 3,981,312 ( 3 % ) ;
; Total block memory implementation bits      ; 165,888 / 3,981,312 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 128 / 532 ( 24 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )               ;
; Global signals                              ; 9                           ;
;     -- Global clocks                        ; 9 / 20 ( 45 % )             ;
; JTAGs                                       ; 0 / 1 ( 0 % )               ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )               ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )               ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 2.6% / 2.9% / 2.3%          ;
; Peak interconnect usage (total/H/V)         ; 21.2% / 22.7% / 19.1%       ;
; Maximum fan-out                             ; 3249                        ;
; Highest non-global fan-out                  ; 491                         ;
; Total fan-out                               ; 26135                       ;
; Average fan-out                             ; 2.88                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 5824 / 114480 ( 5 % ) ; 0 / 114480 ( 0 % )             ;
;     -- Combinational with no register       ; 2642                  ; 0                              ;
;     -- Register only                        ; 1443                  ; 0                              ;
;     -- Combinational with a register        ; 1739                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 572                   ; 0                              ;
;     -- 3 input functions                    ; 3188                  ; 0                              ;
;     -- <=2 input functions                  ; 621                   ; 0                              ;
;     -- Register only                        ; 1443                  ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 2356                  ; 0                              ;
;     -- arithmetic mode                      ; 2025                  ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 3182                  ; 0                              ;
;     -- Dedicated logic registers            ; 3182 / 114480 ( 3 % ) ; 0 / 114480 ( 0 % )             ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 507 / 7155 ( 7 % )    ; 0 / 7155 ( 0 % )               ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 4                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 128 / 532 ( 24 % )    ; 0 / 532 ( 0 % )                ;
; Total memory bits                           ; 102080                ; 0                              ;
; Total RAM block bits                        ; 165888                ; 0                              ;
; M9K                                         ; 18 / 432 ( 4 % )      ; 0 / 432 ( 0 % )                ;
; Clock control block                         ; 9 / 24 ( 37 % )       ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 28566                 ; 5                              ;
;     -- Registered Connections               ; 8686                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 3                     ; 0                              ;
;     -- Output Ports                         ; 1                     ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLK     ; Y2    ; 2        ; 0            ; 36           ; 14           ; 3257                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; RST_N   ; M23   ; 6        ; 115          ; 40           ; 7            ; 491                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; data_in ; G12   ; 8        ; 27           ; 73           ; 7            ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; tx_o ; G9    ; 8        ; 13           ; 73           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; F4       ; DIFFIO_L5n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L8p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; M6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; P3       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; N7       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; P4       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; R8       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; P24      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; N22      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P23      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; M22      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P22      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; P28      ; DIFFIO_R23n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1        ; 4 / 56 ( 7 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 63 ( 2 % ) ; 3.3V          ; --           ;
; 3        ; 0 / 73 ( 0 % ) ; 2.5V          ; --           ;
; 4        ; 0 / 71 ( 0 % ) ; 2.5V          ; --           ;
; 5        ; 0 / 65 ( 0 % ) ; 2.5V          ; --           ;
; 6        ; 2 / 58 ( 3 % ) ; 3.3V          ; --           ;
; 7        ; 0 / 72 ( 0 % ) ; 2.5V          ; --           ;
; 8        ; 2 / 71 ( 3 % ) ; 3.3V          ; --           ;
+----------+----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 535        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 532        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A6       ; 504        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 501        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 517        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A10      ; 491        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 487        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 482        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A14      ; 472        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A15      ; 470        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A17      ; 462        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A18      ; 442        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A19      ; 440        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A21      ; 425        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A22      ; 423        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A23      ; 412        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A24      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A25      ; 405        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A26      ; 404        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A27      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA4      ; 101        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA5      ; 119        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA6      ; 118        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA7      ; 120        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA8      ; 154        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA9      ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 155        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA11     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA12     ; 188        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA13     ; 190        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA14     ; 191        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA15     ; 213        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA16     ; 211        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA17     ; 241        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA18     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA19     ; 264        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA20     ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 269        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AA22     ; 275        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA23     ; 280        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA24     ; 279        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AA25     ; 294        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA26     ; 293        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AA27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB1      ; 86         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB2      ; 85         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB3      ; 99         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB4      ; 121        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; AB5      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB6      ; 126        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB7      ; 152        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB8      ; 148        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB9      ; 147        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB10     ; 173        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB11     ; 164        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 180        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB13     ; 181        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB14     ; 192        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB15     ; 214        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB16     ; 212        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB17     ; 242        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB18     ; 254        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB19     ; 253        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB20     ; 257        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB21     ; 266        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB22     ; 265        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AB23     ; 276        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB24     ; 274        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB25     ; 292        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB26     ; 291        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB27     ; 296        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AB28     ; 295        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC1      ; 94         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC2      ; 93         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC3      ; 95         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC4      ; 125        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC5      ; 124        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC7      ; 144        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC8      ; 153        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC10     ; 174        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC11     ; 185        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC12     ; 179        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC14     ; 195        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC15     ; 203        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 221        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC18     ; 240        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC19     ; 247        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC21     ; 258        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC22     ; 267        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AC23     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 273        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC25     ; 272        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC26     ; 282        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC27     ; 290        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AC28     ; 289        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD1      ; 98         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD2      ; 97         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD3      ; 96         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD4      ; 130        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD5      ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD7      ; 134        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD8      ; 143        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD10     ; 149        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD11     ; 186        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD12     ; 182        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD14     ; 196        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD15     ; 204        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD17     ; 222        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD18     ; 237        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD19     ; 248        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD21     ; 259        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD22     ; 268        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD23     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AD24     ; 260        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD25     ; 255        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AD26     ; 281        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD27     ; 286        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AD28     ; 285        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE1      ; 106        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE2      ; 105        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE3      ; 122        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE4      ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE5      ; 135        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE6      ; 129        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE7      ; 158        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE8      ; 161        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE9      ; 163        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE10     ; 165        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE11     ; 171        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE12     ; 169        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE13     ; 177        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE14     ; 183        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE15     ; 205        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE16     ; 209        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE17     ; 215        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE18     ; 225        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE19     ; 231        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE20     ; 235        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE21     ; 238        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE22     ; 251        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE23     ; 261        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE24     ; 256        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE25     ; 243        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AE26     ; 278        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE27     ; 284        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AE28     ; 283        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ; 123        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF3      ; 138        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF4      ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF5      ; 136        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF6      ; 139        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF7      ; 159        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF8      ; 162        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF9      ; 160        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF10     ; 166        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF11     ; 172        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF12     ; 170        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF13     ; 178        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF14     ; 184        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF15     ; 206        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF16     ; 210        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF17     ; 216        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF18     ; 226        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF19     ; 232        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF20     ; 236        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF21     ; 239        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF22     ; 252        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF23     ; 262        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF24     ; 233        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF25     ; 234        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF26     ; 244        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AF27     ; 277        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; AF28     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG1      ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG3      ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG4      ; 141        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG5      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG6      ; 145        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG7      ; 150        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG8      ; 156        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG10     ; 167        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG11     ; 175        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG12     ; 193        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG13     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG14     ; 199        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG15     ; 201        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AG16     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG17     ; 207        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG18     ; 217        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG19     ; 219        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG20     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG21     ; 223        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG22     ; 227        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG23     ; 229        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG25     ; 245        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG26     ; 270        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AG28     ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH3      ; 137        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH4      ; 142        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH5      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH6      ; 146        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH7      ; 151        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH8      ; 157        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH9      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH10     ; 168        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH11     ; 176        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH12     ; 194        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH13     ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH14     ; 200        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH15     ; 202        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AH16     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH17     ; 208        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH18     ; 218        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH19     ; 220        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH20     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH21     ; 224        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH22     ; 228        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH23     ; 230        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH24     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AH25     ; 246        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH26     ; 271        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; AH27     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 534        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 533        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B6       ; 505        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 502        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 518        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B10      ; 492        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 488        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B14      ; 473        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B15      ; 471        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B17      ; 463        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B18      ; 443        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B19      ; 441        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ; 426        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B22      ; 424        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B23      ; 413        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B25      ; 406        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B26      ; 401        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 543        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ; 539        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C5       ; 538        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C6       ; 536        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 521        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C8       ; 519        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 510        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ; 495        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C11      ; 508        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 478        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 474        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 476        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 468        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C16      ; 460        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C17      ; 438        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C18      ; 429        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C19      ; 435        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C20      ; 431        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C21      ; 422        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C22      ; 418        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C23      ; 415        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C24      ; 416        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C25      ; 411        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C26      ; 400        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C27      ; 382        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C28      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 540        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D5       ; 537        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 524        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 522        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 520        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 511        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 496        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D11      ; 509        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 479        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ; 475        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D14      ; 477        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 469        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D16      ; 461        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D17      ; 439        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D18      ; 430        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D19      ; 436        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D20      ; 432        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D21      ; 419        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D22      ; 402        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D23      ; 414        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D24      ; 417        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D25      ; 410        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D26      ; 383        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D27      ; 381        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D28      ; 380        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 17         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E2       ; 16         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 7          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E4       ; 541        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E5       ; 542        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E6       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ; 523        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 526        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 516        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 499        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ; 497        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E13      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 486        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E15      ; 467        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E17      ; 456        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E18      ; 427        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E19      ; 421        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E20      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E21      ; 407        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E22      ; 403        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E23      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E24      ; 433        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E25      ; 434        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E26      ; 378        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E27      ; 375        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E28      ; 374        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F1       ; 19         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 18         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F4       ; 10         ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; F5       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ; 531        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 527        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 512        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 500        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ; 498        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ; 485        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F15      ; 466        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F17      ; 455        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F18      ; 428        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F19      ; 420        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F21      ; 408        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F22      ; 409        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; F23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F24      ; 396        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F25      ; 395        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F26      ; 379        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F27      ; 373        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F28      ; 372        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G1       ; 26         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 25         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G4       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G5       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G7       ; 530        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G8       ; 528        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G9       ; 525        ; 8        ; tx_o                                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G10      ; 513        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G11      ; 506        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G12      ; 503        ; 8        ; data_in                                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G13      ; 493        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G14      ; 484        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G15      ; 457        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G16      ; 453        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G17      ; 437        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G18      ; 452        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G19      ; 451        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G20      ; 444        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G21      ; 445        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G22      ; 449        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; G23      ; 398        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G24      ; 397        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G25      ; 393        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G26      ; 392        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G27      ; 367        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G28      ; 366        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H4       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H5       ; 20         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H6       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H7       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ; 529        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H9       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ; 514        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H12      ; 507        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H13      ; 494        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H14      ; 480        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H15      ; 464        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H16      ; 459        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H17      ; 454        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H19      ; 446        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H20      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ; 448        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; H22      ; 399        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H23      ; 391        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H24      ; 390        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H25      ; 377        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H26      ; 376        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J1       ; 64         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ; 23         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J4       ; 22         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J5       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J6       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J8       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ; 515        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 490        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J13      ; 489        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J14      ; 481        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J15      ; 465        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J16      ; 458        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J17      ; 450        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J19      ; 447        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; J20      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J22      ; 394        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 387        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J24      ; 386        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J25      ; 365        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J26      ; 364        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J27      ; 338        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J28      ; 337        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K4       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K8       ; 39         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 389        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K22      ; 388        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K25      ; 371        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K26      ; 370        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K27      ; 362        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K28      ; 361        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 49         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 48         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L4       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ; 21         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L6       ; 43         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L8       ; 40         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L21      ; 385        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L22      ; 384        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L23      ; 360        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L24      ; 359        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L25      ; 369        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L26      ; 363        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L27      ; 358        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L28      ; 357        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 51         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M2       ; 50         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M3       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M4       ; 33         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M5       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 24         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 47         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M8       ; 46         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M21      ; 368        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 342        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M23      ; 344        ; 6        ; RST_N                                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 347        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M25      ; 356        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M26      ; 355        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M27      ; 354        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M28      ; 353        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N1       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ; 45         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N4       ; 44         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N5       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 56         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; N8       ; 54         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N21      ; 348        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N22      ; 340        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N25      ; 352        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N26      ; 351        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N28      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P1       ; 53         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 52         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 55         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; P4       ; 57         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 59         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 61         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ; 58         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P8       ; 60         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 334        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P22      ; 343        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P23      ; 341        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P24      ; 339        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P25      ; 346        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P26      ; 345        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P27      ; 350        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P28      ; 349        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 68         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ; 67         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R3       ; 73         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R4       ; 74         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R6       ; 70         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R7       ; 69         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R8       ; 62         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R21      ; 333        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R22      ; 332        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R23      ; 331        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R24      ; 330        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R25      ; 327        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R26      ; 326        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R27      ; 329        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R28      ; 328        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T4       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T7       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T8       ; 100        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 325        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T22      ; 324        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T25      ; 323        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T26      ; 322        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T27      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T28      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U1       ; 80         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U2       ; 79         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U3       ; 71         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U4       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U5       ; 90         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U6       ; 89         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U7       ; 103        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U8       ; 104        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U21      ; 319        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U22      ; 313        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U23      ; 305        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U24      ; 316        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U25      ; 315        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U26      ; 314        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U27      ; 318        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; U28      ; 317        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V1       ; 84         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V2       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V3       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V4       ; 81         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V5       ; 108        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V6       ; 107        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V7       ; 110        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V8       ; 109        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V15      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 311        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V22      ; 312        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V23      ; 309        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V24      ; 308        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V25      ; 307        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V26      ; 306        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V27      ; 304        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; V28      ; 303        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W1       ; 88         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W2       ; 87         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W3       ; 112        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W4       ; 111        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W5       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 115        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W8       ; 116        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W17      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; W21      ; 310        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W22      ; 321        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W23      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W24      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W25      ; 300        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W26      ; 299        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W27      ; 301        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; W28      ; 302        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y1       ; 66         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y2       ; 65         ; 2        ; CLK                                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 92         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y4       ; 91         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y5       ; 114        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y6       ; 113        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y7       ; 117        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y8       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y10      ; 140        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ; 187        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y13      ; 189        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y14      ; 197        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y15      ; 198        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y16      ; 250        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y17      ; 249        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ; 263        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; Y20      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y22      ; 320        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y23      ; 288        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y24      ; 287        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y25      ; 298        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y26      ; 297        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; Y27      ; 336        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; Y28      ; 335        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------+
; I/O Assignment Warnings           ;
+----------+------------------------+
; Pin Name ; Reason                 ;
+----------+------------------------+
; tx_o     ; Missing drive strength ;
+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                               ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                   ; Entity Name            ; Library Name ;
+----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |top_module                                              ; 5824 (1)    ; 3182 (0)                  ; 0 (0)         ; 102080      ; 18   ; 128          ; 0       ; 64        ; 4    ; 0            ; 2642 (1)     ; 1443 (0)          ; 1739 (0)         ; |top_module                                                                                                                                                                                           ; top_module             ; work         ;
;    |INVERT_ADDR:INVERT_ADDR|                             ; 63 (63)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 35 (35)           ; 23 (23)          ; |top_module|INVERT_ADDR:INVERT_ADDR                                                                                                                                                                   ; INVERT_ADDR            ; work         ;
;    |MODIFY_FFT:MODIFY_FFT|                               ; 5557 (0)    ; 2960 (0)                  ; 0 (0)         ; 102080      ; 18   ; 128          ; 0       ; 64        ; 0    ; 0            ; 2597 (0)     ; 1338 (0)          ; 1622 (0)         ; |top_module|MODIFY_FFT:MODIFY_FFT                                                                                                                                                                     ; MODIFY_FFT             ; work         ;
;       |Final_stage:Final_stage|                          ; 806 (0)     ; 356 (0)                   ; 0 (0)         ; 15872       ; 3    ; 32           ; 0       ; 16        ; 0    ; 0            ; 441 (0)      ; 176 (0)           ; 189 (0)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage                                                                                                                                             ; Final_stage            ; work         ;
;          |MODIFY_RADIX2:MODIFY_RADIX2|                   ; 492 (304)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 32           ; 0       ; 16        ; 0    ; 0            ; 423 (235)    ; 0 (0)             ; 69 (69)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2                                                                                                                 ; MODIFY_RADIX2          ; work         ;
;             |lpm_mult:Mult0|                             ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0                                                                                                  ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated                                                                          ; mult_66t               ; work         ;
;             |lpm_mult:Mult1|                             ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1                                                                                                  ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated                                                                          ; mult_66t               ; work         ;
;             |lpm_mult:Mult2|                             ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2                                                                                                  ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated                                                                          ; mult_66t               ; work         ;
;             |lpm_mult:Mult3|                             ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3                                                                                                  ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated                                                                          ; mult_66t               ; work         ;
;             |lpm_mult:Mult4|                             ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult4                                                                                                  ; lpm_mult               ; work         ;
;                |mult_o9t:auto_generated|                 ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult4|mult_o9t:auto_generated                                                                          ; mult_o9t               ; work         ;
;             |lpm_mult:Mult5|                             ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult5                                                                                                  ; lpm_mult               ; work         ;
;                |mult_o9t:auto_generated|                 ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult5|mult_o9t:auto_generated                                                                          ; mult_o9t               ; work         ;
;             |lpm_mult:Mult6|                             ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult6                                                                                                  ; lpm_mult               ; work         ;
;                |mult_o9t:auto_generated|                 ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult6|mult_o9t:auto_generated                                                                          ; mult_o9t               ; work         ;
;             |lpm_mult:Mult7|                             ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult7                                                                                                  ; lpm_mult               ; work         ;
;                |mult_o9t:auto_generated|                 ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult7|mult_o9t:auto_generated                                                                          ; mult_o9t               ; work         ;
;          |RAM8:RAM|                                      ; 185 (185)   ; 181 (181)                 ; 0 (0)         ; 15872       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 110 (110)         ; 72 (72)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM                                                                                                                                    ; RAM8                   ; work         ;
;             |altsyncram:cos_rtl_0|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1792        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0                                                                                                               ; altsyncram             ; work         ;
;                |altsyncram_tq71:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1792        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated                                                                                ; altsyncram_tq71        ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0                                                                                                            ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated                                                                             ; altsyncram_60h1        ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Re_rtl_0                                                                                                            ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated                                                                             ; altsyncram_60h1        ; work         ;
;             |altsyncram:sin_rtl_0|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1792        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0                                                                                                               ; altsyncram             ; work         ;
;                |altsyncram_sq71:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1792        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated                                                                                ; altsyncram_sq71        ; work         ;
;          |demultiplexor:demultiplexor|                   ; 101 (101)   ; 98 (98)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 37 (37)           ; 61 (61)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor                                                                                                                 ; demultiplexor          ; work         ;
;          |final_addres_generator:addres_final_generator| ; 48 (35)     ; 35 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 17 (4)            ; 23 (23)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator                                                                                               ; final_addres_generator ; work         ;
;             |shift_register:shift_register|              ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 1 (1)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|shift_register:shift_register                                                                 ; shift_register         ; work         ;
;          |multiplexor:multiplexor|                       ; 46 (46)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 12 (12)           ; 30 (30)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor                                                                                                                     ; multiplexor            ; work         ;
;       |First_stage:First_stage|                          ; 416 (1)     ; 293 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 114 (1)      ; 148 (0)           ; 154 (1)          ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage                                                                                                                                             ; First_stage            ; work         ;
;          |First_RADIX:RADIX|                             ; 128 (128)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (91)      ; 0 (0)             ; 37 (37)          ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX                                                                                                                           ; First_RADIX            ; work         ;
;          |RAM1:RAM|                                      ; 137 (137)   ; 133 (133)                 ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 72 (72)           ; 61 (61)          ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM                                                                                                                                    ; RAM1                   ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0                                                                                                            ; altsyncram             ; work         ;
;                |altsyncram_80h1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated                                                                             ; altsyncram_80h1        ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Re_rtl_0                                                                                                            ; altsyncram             ; work         ;
;                |altsyncram_80h1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated                                                                             ; altsyncram_80h1        ; work         ;
;          |addres_1st_generator:addres_1st_generator|     ; 46 (46)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 30 (30)          ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator                                                                                                   ; addres_1st_generator   ; work         ;
;          |first_demultiplexor:demultiplexor|             ; 101 (101)   ; 98 (98)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 70 (70)           ; 31 (31)          ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor                                                                                                           ; first_demultiplexor    ; work         ;
;          |multiplexor:multiplexor|                       ; 44 (44)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 6 (6)             ; 36 (36)          ; |top_module|MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor                                                                                                                     ; multiplexor            ; work         ;
;       |Inter_stage2:Inter_stage_2|                       ; 574 (4)     ; 264 (0)                   ; 0 (0)         ; 8192        ; 1    ; 16           ; 0       ; 8         ; 0    ; 0            ; 303 (3)      ; 140 (0)           ; 131 (1)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2                                                                                                                                          ; Inter_stage2           ; work         ;
;          |RADIX:RADIX|                                   ; 292 (198)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 285 (195)    ; 0 (0)             ; 7 (3)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX                                                                                                                              ; RADIX                  ; work         ;
;             |lpm_mult:Mult0|                             ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult1|                             ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 4 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 20 (20)      ; 0 (0)             ; 4 (4)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;             |lpm_mult:Mult2|                             ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult3|                             ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;          |RAM2:RAM|                                      ; 137 (137)   ; 134 (134)                 ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 65 (65)           ; 70 (70)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM                                                                                                                                 ; RAM2                   ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_80h1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated                                                                          ; altsyncram_80h1        ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Re_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_80h1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated                                                                          ; altsyncram_80h1        ; work         ;
;          |addres_generator:addres_generator|             ; 47 (45)     ; 22 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 4 (2)             ; 33 (33)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator                                                                                                        ; addres_generator       ; work         ;
;             |shift_register:shift_register|              ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|shift_register:shift_register                                                                          ; shift_register         ; work         ;
;          |demultiplexor:demultiplexor|                   ; 69 (69)     ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 62 (62)           ; 5 (5)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor                                                                                                              ; demultiplexor          ; work         ;
;          |multiplexor:multiplexor|                       ; 43 (43)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 9 (9)             ; 33 (33)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor                                                                                                                  ; multiplexor            ; work         ;
;       |Inter_stage3:Inter_stage_3|                       ; 664 (3)     ; 334 (0)                   ; 0 (0)         ; 12288       ; 2    ; 16           ; 0       ; 8         ; 0    ; 0            ; 311 (1)      ; 136 (0)           ; 217 (2)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3                                                                                                                                          ; Inter_stage3           ; work         ;
;          |RADIX:RADIX|                                   ; 358 (264)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 285 (191)    ; 0 (0)             ; 73 (73)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX                                                                                                                              ; RADIX                  ; work         ;
;             |lpm_mult:Mult0|                             ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult1|                             ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;             |lpm_mult:Mult2|                             ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult3|                             ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;          |RAM3:RAM|                                      ; 158 (158)   ; 154 (154)                 ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 78 (78)           ; 76 (76)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM                                                                                                                                 ; RAM3                   ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Re_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;          |addres_generator:addres_generator|             ; 46 (42)     ; 24 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 4 (0)             ; 27 (27)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator                                                                                                        ; addres_generator       ; work         ;
;             |shift_register:shift_register|              ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|shift_register:shift_register                                                                          ; shift_register         ; work         ;
;          |demultiplexor:demultiplexor|                   ; 101 (101)   ; 98 (98)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 42 (42)           ; 57 (57)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor                                                                                                              ; demultiplexor          ; work         ;
;          |multiplexor:multiplexor|                       ; 62 (62)     ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 12 (12)           ; 46 (46)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor                                                                                                                  ; multiplexor            ; work         ;
;       |Inter_stage4:Inter_stage_4|                       ; 703 (1)     ; 381 (0)                   ; 0 (0)         ; 12288       ; 2    ; 16           ; 0       ; 8         ; 0    ; 0            ; 316 (1)      ; 150 (0)           ; 237 (1)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4                                                                                                                                          ; Inter_stage4           ; work         ;
;          |RADIX:RADIX|                                   ; 358 (264)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 302 (208)    ; 0 (0)             ; 56 (56)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX                                                                                                                              ; RADIX                  ; work         ;
;             |lpm_mult:Mult0|                             ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult1|                             ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;             |lpm_mult:Mult2|                             ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult3|                             ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;          |RAM4:RAM|                                      ; 201 (201)   ; 199 (199)                 ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 90 (90)           ; 109 (109)        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM                                                                                                                                 ; RAM4                   ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Re_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;          |addres_generator:addres_generator|             ; 46 (40)     ; 26 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 6 (0)             ; 31 (31)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator                                                                                                        ; addres_generator       ; work         ;
;             |shift_register:shift_register|              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|shift_register:shift_register                                                                          ; shift_register         ; work         ;
;          |demultiplexor:demultiplexor|                   ; 101 (101)   ; 98 (98)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 47 (47)           ; 52 (52)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor                                                                                                              ; demultiplexor          ; work         ;
;          |multiplexor:multiplexor|                       ; 59 (59)     ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 52 (52)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor                                                                                                                  ; multiplexor            ; work         ;
;       |Inter_stage5:Inter_stage_5|                       ; 729 (1)     ; 391 (0)                   ; 0 (0)         ; 12288       ; 2    ; 16           ; 0       ; 8         ; 0    ; 0            ; 321 (0)      ; 185 (0)           ; 223 (2)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5                                                                                                                                          ; Inter_stage5           ; work         ;
;          |RADIX:RADIX|                                   ; 358 (264)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 289 (195)    ; 0 (0)             ; 69 (69)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX                                                                                                                              ; RADIX                  ; work         ;
;             |lpm_mult:Mult0|                             ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult1|                             ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;             |lpm_mult:Mult2|                             ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult3|                             ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;          |RAM5:RAM|                                      ; 208 (208)   ; 207 (207)                 ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 105 (105)         ; 103 (103)        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM                                                                                                                                 ; RAM5                   ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Re_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;          |addres_generator:addres_generator|             ; 43 (36)     ; 28 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 9 (2)             ; 25 (25)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator                                                                                                        ; addres_generator       ; work         ;
;             |shift_register:shift_register|              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|shift_register:shift_register                                                                          ; shift_register         ; work         ;
;          |demultiplexor:demultiplexor|                   ; 101 (101)   ; 98 (98)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 45 (45)           ; 54 (54)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor                                                                                                              ; demultiplexor          ; work         ;
;          |multiplexor:multiplexor|                       ; 80 (80)     ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 26 (26)           ; 33 (33)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor                                                                                                                  ; multiplexor            ; work         ;
;       |Inter_stage6:Inter_stage_6|                       ; 753 (2)     ; 394 (0)                   ; 0 (0)         ; 12288       ; 2    ; 16           ; 0       ; 8         ; 0    ; 0            ; 340 (2)      ; 156 (0)           ; 257 (0)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6                                                                                                                                          ; Inter_stage6           ; work         ;
;          |RADIX:RADIX|                                   ; 358 (264)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 281 (187)    ; 0 (0)             ; 77 (77)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX                                                                                                                              ; RADIX                  ; work         ;
;             |lpm_mult:Mult0|                             ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult1|                             ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;             |lpm_mult:Mult2|                             ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult3|                             ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;          |RAM6:RAM|                                      ; 248 (248)   ; 208 (208)                 ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (39)      ; 98 (98)           ; 111 (111)        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM                                                                                                                                 ; RAM6                   ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Re_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;          |addres_generator:addres_generator|             ; 46 (40)     ; 30 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 9 (4)             ; 24 (23)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator                                                                                                        ; addres_generator       ; work         ;
;             |shift_register:shift_register|              ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 5 (5)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|shift_register:shift_register                                                                          ; shift_register         ; work         ;
;          |demultiplexor:demultiplexor|                   ; 101 (101)   ; 98 (98)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 40 (40)           ; 59 (59)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor                                                                                                              ; demultiplexor          ; work         ;
;          |multiplexor:multiplexor|                       ; 63 (63)     ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 9 (9)             ; 51 (51)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor                                                                                                                  ; multiplexor            ; work         ;
;       |Inter_stage7:Inter_stage_7|                       ; 841 (2)     ; 400 (0)                   ; 0 (0)         ; 12480       ; 4    ; 16           ; 0       ; 8         ; 0    ; 0            ; 434 (2)      ; 166 (0)           ; 241 (0)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7                                                                                                                                          ; Inter_stage7           ; work         ;
;          |RADIX:RADIX|                                   ; 358 (264)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 16           ; 0       ; 8         ; 0    ; 0            ; 304 (210)    ; 0 (0)             ; 54 (54)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX                                                                                                                              ; RADIX                  ; work         ;
;             |lpm_mult:Mult0|                             ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult1|                             ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;             |lpm_mult:Mult2|                             ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2                                                                                                               ; lpm_mult               ; work         ;
;                |mult_66t:auto_generated|                 ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated                                                                                       ; mult_66t               ; work         ;
;             |lpm_mult:Mult3|                             ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3                                                                                                               ; lpm_mult               ; work         ;
;                |mult_46t:auto_generated|                 ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated                                                                                       ; mult_46t               ; work         ;
;          |RAM7:RAM|                                      ; 321 (321)   ; 208 (208)                 ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 109 (109)    ; 90 (90)           ; 122 (122)        ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM                                                                                                                                 ; RAM7                   ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Re_rtl_0                                                                                                         ; altsyncram             ; work         ;
;                |altsyncram_60h1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated                                                                          ; altsyncram_60h1        ; work         ;
;          |addres_generator:addres_generator|             ; 48 (40)     ; 32 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 10 (6)            ; 33 (29)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator                                                                                                        ; addres_generator       ; work         ;
;             |shift_register:shift_register|              ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 8 (8)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|shift_register:shift_register                                                                          ; shift_register         ; work         ;
;          |demultiplexor:demultiplexor|                   ; 101 (101)   ; 98 (98)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 50 (50)           ; 48 (48)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor                                                                                                              ; demultiplexor          ; work         ;
;          |multiplexor:multiplexor|                       ; 74 (66)     ; 62 (58)                   ; 0 (0)         ; 192         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (7)       ; 16 (15)           ; 47 (44)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor                                                                                                                  ; multiplexor            ; work         ;
;             |shift_register:shift_register|              ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 192         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (0)             ; 3 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register                                                                                    ; shift_register         ; work         ;
;                |altshift_taps:data_rtl_0|                ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 192         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (0)             ; 3 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0                                                           ; altshift_taps          ; work         ;
;                   |shift_taps_f6m:auto_generated|        ; 8 (3)       ; 4 (2)                     ; 0 (0)         ; 192         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 1 (1)             ; 3 (1)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated                             ; shift_taps_f6m         ; work         ;
;                      |altsyncram_9l31:altsyncram4|       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 192         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4 ; altsyncram_9l31        ; work         ;
;                      |cntr_6pf:cntr1|                    ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|cntr_6pf:cntr1              ; cntr_6pf               ; work         ;
;       |Out_stage:Out_stage|                              ; 164 (0)     ; 147 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (0)       ; 81 (0)            ; 66 (0)           ; |top_module|MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage                                                                                                                                                 ; Out_stage              ; work         ;
;          |Final_RAM:Final_RAM|                           ; 137 (137)   ; 133 (133)                 ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 79 (79)           ; 54 (54)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM                                                                                                                             ; Final_RAM              ; work         ;
;             |altsyncram:mem_Im_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0                                                                                                     ; altsyncram             ; work         ;
;                |altsyncram_80h1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated                                                                      ; altsyncram_80h1        ; work         ;
;             |altsyncram:mem_Re_rtl_0|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0                                                                                                     ; altsyncram             ; work         ;
;                |altsyncram_80h1:auto_generated|          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated                                                                      ; altsyncram_80h1        ; work         ;
;          |out_addres_generator:out_addres_generator|     ; 28 (28)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 2 (2)             ; 13 (13)          ; |top_module|MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator                                                                                                       ; out_addres_generator   ; work         ;
;    |PROCESS_O_DATA:PROCESS_O_DATA|                       ; 87 (87)     ; 83 (83)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 57 (57)           ; 26 (26)          ; |top_module|PROCESS_O_DATA:PROCESS_O_DATA                                                                                                                                                             ; PROCESS_O_DATA         ; work         ;
;    |uart_rx:UART_RX|                                     ; 70 (70)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 11 (11)           ; 36 (36)          ; |top_module|uart_rx:UART_RX                                                                                                                                                                           ; uart_rx                ; work         ;
;    |uart_tx:UART_TX|                                     ; 49 (49)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 2 (2)             ; 35 (35)          ; |top_module|uart_tx:UART_TX                                                                                                                                                                           ; uart_tx                ; work         ;
+----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                     ;
+---------+----------+---------------+---------------+-----------------------+-----+------+
; Name    ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------+----------+---------------+---------------+-----------------------+-----+------+
; tx_o    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLK     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RST_N   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data_in ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                 ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLK                                                                                                                 ;                   ;         ;
; RST_N                                                                                                               ;                   ;         ;
;      - uart_tx:UART_TX|tx_bits[0]                                                                                   ; 0                 ; 6       ;
;      - uart_tx:UART_TX|tx_bits[1]                                                                                   ; 0                 ; 6       ;
;      - uart_tx:UART_TX|tx_bits[2]                                                                                   ; 0                 ; 6       ;
;      - uart_tx:UART_TX|data_r[0]                                                                                    ; 0                 ; 6       ;
;      - uart_tx:UART_TX|data_r[1]                                                                                    ; 0                 ; 6       ;
;      - uart_tx:UART_TX|data_r[2]                                                                                    ; 0                 ; 6       ;
;      - uart_tx:UART_TX|data_r[3]                                                                                    ; 0                 ; 6       ;
;      - uart_tx:UART_TX|data_r[4]                                                                                    ; 0                 ; 6       ;
;      - uart_tx:UART_TX|data_r[5]                                                                                    ; 0                 ; 6       ;
;      - uart_tx:UART_TX|data_r[6]                                                                                    ; 0                 ; 6       ;
;      - uart_tx:UART_TX|data_r[7]                                                                                    ; 0                 ; 6       ;
;      - uart_tx:UART_TX|tx_o                                                                                         ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                           ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                      ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                      ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                      ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                         ; 0                 ; 6       ;
;      - uart_tx:UART_TX|state.s_start1                                                                               ; 0                 ; 6       ;
;      - uart_tx:UART_TX|state.s_start2                                                                               ; 0                 ; 6       ;
;      - uart_tx:UART_TX|state.s_wr                                                                                   ; 0                 ; 6       ;
;      - uart_tx:UART_TX|state.s_stop                                                                                 ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[0]                                                                                       ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[1]                                                                                       ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[2]                                                                                       ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[3]                                                                                       ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[4]                                                                                       ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[5]                                                                                       ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[6]                                                                                       ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[7]                                                                                       ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[8]                                                                                       ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[9]                                                                                       ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[10]                                                                                      ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[11]                                                                                      ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[12]                                                                                      ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[13]                                                                                      ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[14]                                                                                      ; 0                 ; 6       ;
;      - uart_tx:UART_TX|cnt[15]                                                                                      ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[0]                                                                                       ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[1]                                                                                       ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[2]                                                                                       ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[3]                                                                                       ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[4]                                                                                       ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[5]                                                                                       ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[6]                                                                                       ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[7]                                                                                       ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[8]                                                                                       ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[9]                                                                                       ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[10]                                                                                      ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[11]                                                                                      ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[12]                                                                                      ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[13]                                                                                      ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[14]                                                                                      ; 0                 ; 6       ;
;      - uart_rx:UART_RX|cnt[15]                                                                                      ; 0                 ; 6       ;
;      - uart_tx:UART_TX|state.s_idle                                                                                 ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|cur_state.READ                                                                 ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WRITE                                                                ; 0                 ; 6       ;
;      - uart_tx:UART_TX|state.s_done                                                                                 ; 0                 ; 6       ;
;      - uart_tx:UART_TX|en_cnt                                                                                       ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|data_out[7]~0                                                                  ; 0                 ; 6       ;
;      - uart_tx:UART_TX|tx_done_o                                                                                    ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                 ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                 ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[3][7]~0                                                          ; 0                 ; 6       ;
;      - PROCESS_O_DATA:PROCESS_O_DATA|cur_state.DONE                                                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|en_rd                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re~0                                       ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[12]                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[6]                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[16]                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[10]                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[8]                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[14]                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[4]                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re_rtl_0_bypass[2]                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im~0                                       ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[8]                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[6]                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[2]                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[4]                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[12]                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[10]                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[16]                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im_rtl_0_bypass[14]                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|cur_state.WAIT_1         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[0]                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[7]                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[6]                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[5]                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[4]                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[3]                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[2]                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|rd_ptr[1]                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|start_next_stage ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|cur_state.IDLE           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|out_valid                              ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|cur_state.READ_1         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|cur_state.READ_2         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|cur_state.READ_2 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[7]        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[6]        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[5]        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[4]        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[3]        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[2]        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[1]        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|rd_ptr[0]        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|cur_state.IDLE   ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|cur_state.READ_1 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|cur_state.DONE           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|state.WRITE2                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid                          ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Im_o[8]~0                              ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[6]             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[5]             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[4]             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[3]             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[2]             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[1]             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|k[0]             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid                       ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|state.WRITE2                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|Re_o[0]~0                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|cur_state.DONE   ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|state.SEC_OUT                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|rd_ptr[0]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|state.SEC_OUT                   ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|rd_ptr[6]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|rd_ptr[5]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|rd_ptr[7]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|rd_ptr[4]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|rd_ptr[3]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|rd_ptr[2]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|rd_ptr[1]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_sin_data[0]~0                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[0]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|cur_state.READ_2          ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|cur_state.IDLE            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|cur_state.READ_1          ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[5]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|i[1]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[4]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[3]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[2]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|k[1]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o1_temp[23]~1                   ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|en_rd            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|out_valid                       ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|state.WRITE2                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|Im_o[0]~0                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|cur_state.DONE            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|en_rd                     ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re~0                                              ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[4]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[2]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[8]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[6]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[12]                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[10]                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[16]                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re_rtl_0_bypass[14]                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im~0                                              ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[12]                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[10]                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[4]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[2]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[16]                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[14]                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[8]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im_rtl_0_bypass[6]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[0]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|state.SEC_OUT                   ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[5]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[7]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[6]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[4]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[3]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[2]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[1]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|out_valid                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|cur_state.IDLE            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|cur_state.READ_2          ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[0]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|cur_state.READ_1          ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[2]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|i[1]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[4]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[3]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[2]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|k[1]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|out_valid                       ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|state.WRITE2                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|Re_o[0]~0                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|cur_state.DONE            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|en_rd                     ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[0]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|state.SEC_OUT                   ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[7]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[6]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[5]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[4]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[3]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[2]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|rd_ptr[1]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[0]~0                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[0]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|cur_state.READ_2          ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|cur_state.IDLE            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|cur_state.READ_1          ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[3]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[2]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|i[1]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[3]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[2]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|k[1]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o1_temp[23]~1                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|out_valid                       ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|state.WRITE2                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|Im_o[0]~0                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|cur_state.DONE            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|en_rd                     ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re~0                                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[8]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[6]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[4]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[2]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[12]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[10]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[16]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re_rtl_0_bypass[14]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im~0                                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[4]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[2]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[8]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[6]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[12]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[10]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[16]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im_rtl_0_bypass[14]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|rd_ptr[7]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|state.SEC_OUT                   ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|rd_ptr[6]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|rd_ptr[5]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|rd_ptr[4]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|rd_ptr[0]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|rd_ptr[3]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|rd_ptr[2]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|rd_ptr[1]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|out_valid                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|cur_state.READ_2          ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|cur_state.READ_1          ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[4]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|cur_state.IDLE            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[3]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[2]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|i[1]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|k[0]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|k[2]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|k[1]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|out_valid                       ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|state.WRITE2                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|Re_o[0]~0                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|cur_state.DONE            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|en_rd                     ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[7]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|state.SEC_OUT                   ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[6]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[5]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[4]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[0]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[2]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[1]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[3]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[0]~0                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|cur_state.READ_2          ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|cur_state.READ_1          ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|cur_state.IDLE            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|i[5]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|i[4]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|i[3]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|i[2]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|k[0]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|k[1]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|i[1]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o1_temp[23]~1                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|out_valid                       ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|state.WRITE2                        ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Im_o[0]~0                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|cur_state.DONE            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|en_rd                     ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re~0                                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[16]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[4]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[14]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[2]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[12]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[10]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[8]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re_rtl_0_bypass[6]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im~0                                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[8]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[6]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[2]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[4]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[12]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[10]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[16]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im_rtl_0_bypass[14]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[7]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|state.SEC_OUT                   ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[6]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[5]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[4]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[3]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[2]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[0]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|rd_ptr[1]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|out_valid                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[6]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|cur_state.READ_2          ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|cur_state.IDLE            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|cur_state.READ_1          ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[5]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[4]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[3]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[2]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|i[1]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|k[0]                      ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|out_valid                    ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|state.WRITE2                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Re_o[8]~0                              ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|cur_state.DONE            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|en_rd                     ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[0]            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|state.SEC_OUT                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[7]            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[6]            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[5]            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[4]            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[3]            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[2]            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|rd_ptr[1]            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~0                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|cur_state.READ_2     ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|cur_state.READ_1     ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[7]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|cur_state.IDLE       ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[6]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[5]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[4]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[3]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[2]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|i[1]                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o1_temp[23]~1                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|en_rd                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|cur_state.DONE       ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|invert                                                                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re~0                                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[8]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[6]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[4]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[2]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[12]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[10]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[16]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re_rtl_0_bypass[14]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im~0                                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[8]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[6]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[2]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[4]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[12]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[10]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[16]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im_rtl_0_bypass[14]                            ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_done_o                                                                                    ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_1                                                                    ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|cur_state.READ                                                                       ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                       ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|rd_ptr[5]~24                                                                         ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|out_valid                           ; 0                 ; 6       ;
;      - uart_rx:UART_RX|state.s_done                                                                                 ; 0                 ; 6       ;
;      - uart_rx:UART_RX|state.s_start                                                                                ; 0                 ; 6       ;
;      - uart_rx:UART_RX|state.s_rd                                                                                   ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|cur_state.WRITE_2                                                                    ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|cur_state.DONE                                                                       ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_bits[1]                                                                                   ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_bits[0]                                                                                   ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_bits[3]                                                                                   ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_bits[2]                                                                                   ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_0                                                                                         ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_1                                                                                         ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_2                                                                                         ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_3                                                                                         ; 0                 ; 6       ;
;      - uart_rx:UART_RX|state.s_idle                                                                                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~0                 ; 0                 ; 6       ;
;      - uart_rx:UART_RX|en_cnt                                                                                       ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o1_temp[23]~1                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re~0                                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[4]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[2]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[8]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[6]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[16]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[14]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[12]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re_rtl_0_bypass[10]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im~0                                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[12]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[2]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[16]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[14]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[4]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[10]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[8]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im_rtl_0_bypass[6]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|out_valid                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[0]~0                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o1_temp[23]~1                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re~0                                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[12]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[10]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[16]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[6]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[4]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[8]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[14]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re_rtl_0_bypass[2]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im~0                                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[8]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[6]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[16]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[14]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[4]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[12]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[2]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im_rtl_0_bypass[10]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|out_valid                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[0]~0                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1_temp[8]~1                 ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re~0                                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[16]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[14]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[8]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[6]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[4]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[2]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[12]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re_rtl_0_bypass[10]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im~0                                           ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[4]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[2]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[8]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[6]                             ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[12]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[10]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[16]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im_rtl_0_bypass[14]                            ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|out_valid                              ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1[22]~0                  ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1_temp[8]~1              ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re~0                                              ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[2]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[4]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[16]                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[14]                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[12]                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[10]                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[8]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re_rtl_0_bypass[6]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im~0                                              ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[16]                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[14]                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[4]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[2]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[8]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[6]                                ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[12]                               ; 0                 ; 6       ;
;      - MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im_rtl_0_bypass[10]                               ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|en_o                                                                                 ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|Re_o[8]~0                                                                            ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_o[7]                                                                                    ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|Re_o_temp[8]~0                                                                       ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_o[6]                                                                                    ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_o[5]                                                                                    ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_o[4]                                                                                    ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_o[3]                                                                                    ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_o[2]                                                                                    ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_o[1]                                                                                    ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_o[0]                                                                                    ; 0                 ; 6       ;
;      - INVERT_ADDR:INVERT_ADDR|Im_o_temp[8]~0                                                                       ; 0                 ; 6       ;
;      - uart_rx:UART_RX|Decoder0~1                                                                                   ; 0                 ; 6       ;
; data_in                                                                                                             ;                   ;         ;
;      - uart_rx:UART_RX|Selector8~0                                                                                  ; 0                 ; 6       ;
;      - uart_rx:UART_RX|Selector6~0                                                                                  ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_temp[7]~0                                                                               ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_temp[6]~1                                                                               ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_temp[5]~2                                                                               ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_temp[4]~3                                                                               ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_temp[3]~4                                                                               ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_temp[2]~5                                                                               ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_temp[1]~6                                                                               ; 0                 ; 6       ;
;      - uart_rx:UART_RX|data_temp[0]~7                                                                               ; 0                 ; 6       ;
;      - uart_rx:UART_RX|rx_3~feeder                                                                                  ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                        ; Location           ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                                                                         ; PIN_Y2             ; 3248    ; Clock                                   ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; CLK                                                                                                                         ; PIN_Y2             ; 9       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; INVERT_ADDR:INVERT_ADDR|Im_o_temp[8]~0                                                                                      ; LCCOMB_X52_Y33_N16 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; INVERT_ADDR:INVERT_ADDR|Re_o[8]~0                                                                                           ; LCCOMB_X52_Y33_N24 ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; INVERT_ADDR:INVERT_ADDR|Re_o_temp[8]~0                                                                                      ; LCCOMB_X52_Y33_N6  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; INVERT_ADDR:INVERT_ADDR|en_o                                                                                                ; FF_X52_Y33_N29     ; 5       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; INVERT_ADDR:INVERT_ADDR|invert                                                                                              ; FF_X52_Y33_N21     ; 19      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; INVERT_ADDR:INVERT_ADDR|rd_ptr[5]~24                                                                                        ; LCCOMB_X48_Y33_N30 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; INVERT_ADDR:INVERT_ADDR|shift_rd_ptr[2]~1                                                                                   ; LCCOMB_X49_Y33_N8  ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im~30                                                            ; LCCOMB_X50_Y41_N24 ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Im~33                                                            ; LCCOMB_X55_Y41_N12 ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|mem_Re~30                                                            ; LCCOMB_X54_Y39_N14 ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|Im_o1_temp[23]~1                                  ; LCCOMB_X47_Y43_N0  ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|o_sin_data[0]~0                                   ; LCCOMB_X47_Y43_N26 ; 57      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid                                         ; FF_X48_Y41_N15     ; 64      ; Latch enable                            ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|en_rd                           ; FF_X53_Y41_N25     ; 51      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Im_o[8]~0                                             ; LCCOMB_X48_Y44_N14 ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|out_valid                                             ; FF_X53_Y44_N9      ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|state.WRITE2                                          ; FF_X48_Y44_N13     ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Im~22                                                            ; LCCOMB_X49_Y31_N24 ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re~22                                                            ; LCCOMB_X52_Y32_N8  ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|mem_Re~25                                                            ; LCCOMB_X53_Y32_N20 ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|addres_1st_generator:addres_1st_generator|en_rd                               ; FF_X50_Y32_N31     ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1[22]~0                                 ; LCCOMB_X50_Y32_N8  ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|Re_o1_temp[8]~1                             ; LCCOMB_X50_Y32_N22 ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|out_valid                                   ; FF_X50_Y32_N27     ; 64      ; Latch enable                            ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Re_o[8]~0                                             ; LCCOMB_X50_Y28_N22 ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|out_valid                                             ; FF_X52_Y26_N27     ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|state.WRITE2                                          ; FF_X50_Y28_N13     ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im~22                                                         ; LCCOMB_X49_Y26_N22 ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Im~24                                                         ; LCCOMB_X52_Y26_N26 ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|mem_Re~22                                                         ; LCCOMB_X49_Y26_N20 ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|addres_generator:addres_generator|en_rd                                    ; FF_X48_Y26_N23     ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|Im_o1_temp[8]~1                                ; LCCOMB_X45_Y26_N22 ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|o_sin_data[0]~0                                ; LCCOMB_X45_Y26_N28 ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|out_valid                                      ; FF_X45_Y26_N19     ; 64      ; Latch enable                            ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Im_o[0]~0                                          ; LCCOMB_X41_Y26_N30 ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|out_valid                                          ; FF_X38_Y28_N19     ; 5       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|state.WRITE2                                       ; FF_X41_Y26_N31     ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Im~30                                                         ; LCCOMB_X35_Y27_N18 ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re~30                                                         ; LCCOMB_X36_Y27_N14 ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|mem_Re~40                                                         ; LCCOMB_X38_Y28_N26 ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|en_rd                                    ; FF_X29_Y28_N5      ; 55      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|Re_o1_temp[23]~1                               ; LCCOMB_X29_Y28_N0  ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|o_sin_data[0]~0                                ; LCCOMB_X29_Y28_N2  ; 56      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|out_valid                                      ; FF_X29_Y36_N23     ; 96      ; Latch enable                            ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|Re_o[0]~0                                          ; LCCOMB_X32_Y29_N12 ; 56      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|out_valid                                          ; FF_X35_Y29_N13     ; 5       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|state.WRITE2                                       ; FF_X31_Y29_N29     ; 51      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im~30                                                         ; LCCOMB_X34_Y32_N30 ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Im~32                                                         ; LCCOMB_X36_Y29_N6  ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|mem_Re~30                                                         ; LCCOMB_X34_Y30_N8  ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|addres_generator:addres_generator|en_rd                                    ; FF_X33_Y32_N19     ; 68      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|Im_o1_temp[23]~1                               ; LCCOMB_X33_Y36_N12 ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|o_sin_data[0]~0                                ; LCCOMB_X33_Y36_N14 ; 56      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|out_valid                                      ; FF_X33_Y36_N19     ; 96      ; Latch enable                            ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|Im_o[0]~0                                          ; LCCOMB_X39_Y37_N4  ; 56      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|out_valid                                          ; FF_X40_Y36_N17     ; 5       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|state.WRITE2                                       ; FF_X39_Y37_N5      ; 51      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Im~30                                                         ; LCCOMB_X39_Y37_N12 ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re~30                                                         ; LCCOMB_X39_Y38_N4  ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|mem_Re~32                                                         ; LCCOMB_X39_Y36_N26 ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|en_rd                                    ; FF_X36_Y37_N31     ; 76      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|shift_register:shift_register|data[1][0] ; FF_X23_Y40_N5      ; 26      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|Re_o1_temp[23]~1                               ; LCCOMB_X29_Y36_N16 ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|o_sin_data[0]~0                                ; LCCOMB_X29_Y36_N30 ; 56      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|out_valid                                      ; FF_X29_Y36_N19     ; 96      ; Latch enable                            ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|Re_o[0]~0                                          ; LCCOMB_X46_Y38_N30 ; 56      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|out_valid                                          ; FF_X48_Y38_N13     ; 5       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|state.WRITE2                                       ; FF_X46_Y38_N29     ; 51      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im~30                                                         ; LCCOMB_X48_Y37_N0  ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Im~33                                                         ; LCCOMB_X48_Y37_N28 ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|mem_Re~30                                                         ; LCCOMB_X49_Y38_N0  ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|en_rd                                    ; FF_X50_Y37_N27     ; 77      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|shift_register:shift_register|data[1][2] ; FF_X65_Y38_N19     ; 40      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|Im_o1_temp[23]~1                               ; LCCOMB_X47_Y37_N24 ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|o_sin_data[0]~0                                ; LCCOMB_X47_Y37_N14 ; 56      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|out_valid                                      ; FF_X53_Y36_N31     ; 96      ; Latch enable                            ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|Im_o[0]~0                                          ; LCCOMB_X61_Y34_N2  ; 56      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|out_valid                                          ; FF_X60_Y34_N23     ; 5       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|state.WRITE2                                       ; FF_X60_Y34_N1      ; 51      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Im~30                                                         ; LCCOMB_X60_Y34_N14 ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re~30                                                         ; LCCOMB_X58_Y34_N8  ; 24      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|mem_Re~33                                                         ; LCCOMB_X59_Y34_N2  ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|en_rd                                    ; FF_X53_Y34_N21     ; 77      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|shift_register:shift_register|data[1][5] ; FF_X65_Y30_N29     ; 74      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|Re_o1_temp[23]~1                               ; LCCOMB_X53_Y34_N28 ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|o_sin_data[0]~0                                ; LCCOMB_X53_Y34_N14 ; 56      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid                                      ; FF_X53_Y36_N5      ; 96      ; Latch enable                            ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|Re_o[0]~0                                          ; LCCOMB_X54_Y39_N2  ; 56      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|out_valid                                          ; FF_X56_Y41_N7      ; 5       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|state.WRITE2                                       ; FF_X54_Y39_N21     ; 51      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im~22                                                     ; LCCOMB_X53_Y44_N2  ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Im~25                                                     ; LCCOMB_X52_Y44_N28 ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|mem_Re~22                                                     ; LCCOMB_X54_Y44_N2  ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|valid_o                                                       ; FF_X56_Y45_N1      ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|out_addres_generator:out_addres_generator|en_rd                                   ; FF_X55_Y43_N21     ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PROCESS_O_DATA:PROCESS_O_DATA|data_out[7]~0                                                                                 ; LCCOMB_X56_Y44_N14 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; PROCESS_O_DATA:PROCESS_O_DATA|data_out_temp[3][7]~0                                                                         ; LCCOMB_X56_Y44_N24 ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; RST_N                                                                                                                       ; PIN_M23            ; 491     ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; uart_rx:UART_RX|always0~0                                                                                                   ; LCCOMB_X53_Y37_N22 ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_rx:UART_RX|state.s_done                                                                                                ; FF_X54_Y37_N5      ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_tx:UART_TX|Selector7~1                                                                                                 ; LCCOMB_X63_Y43_N20 ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; uart_tx:UART_TX|always0~0                                                                                                   ; LCCOMB_X63_Y43_N22 ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; uart_tx:UART_TX|next_state                                                                                                  ; FF_X63_Y43_N7      ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                      ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK                                                                                       ; PIN_Y2         ; 3248    ; 437                                  ; Global Clock         ; GCLK4            ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid       ; FF_X48_Y41_N15 ; 64      ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|out_valid ; FF_X50_Y32_N27 ; 64      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|out_valid    ; FF_X45_Y26_N19 ; 64      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|out_valid    ; FF_X29_Y36_N23 ; 96      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|out_valid    ; FF_X33_Y36_N19 ; 96      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|out_valid    ; FF_X29_Y36_N19 ; 96      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|out_valid    ; FF_X53_Y36_N31 ; 96      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid    ; FF_X53_Y36_N5  ; 96      ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
+-------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                 ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                      ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; ROM              ; Single Clock ; 128          ; 14           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1792 ; 128                         ; 14                          ; --                          ; --                          ; 1792                ; 1    ; db/top_module.ram1_RAM8_3d4ea3cf.hdl.mif ; M9K_X37_Y45_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                     ; M9K_X51_Y40_N0, M9K_X51_Y43_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                     ; M9K_X51_Y40_N0, M9K_X51_Y43_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; ROM              ; Single Clock ; 128          ; 14           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1792 ; 128                         ; 14                          ; --                          ; --                          ; 1792                ; 1    ; db/top_module.ram0_RAM8_3d4ea3cf.hdl.mif ; M9K_X37_Y45_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None                                     ; M9K_X51_Y31_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None                                     ; M9K_X51_Y31_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None                                     ; M9K_X51_Y25_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None                                     ; M9K_X51_Y25_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                     ; M9K_X37_Y26_N0, M9K_X37_Y25_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                     ; M9K_X37_Y26_N0, M9K_X37_Y25_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                     ; M9K_X37_Y31_N0, M9K_X37_Y32_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                     ; M9K_X37_Y31_N0, M9K_X37_Y32_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                     ; M9K_X37_Y38_N0, M9K_X37_Y35_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                     ; M9K_X37_Y38_N0, M9K_X37_Y35_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                     ; M9K_X51_Y39_N0, M9K_X51_Y38_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                     ; M9K_X51_Y39_N0, M9K_X51_Y38_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                     ; M9K_X64_Y33_N0, M9K_X64_Y34_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ALTSYNCRAM                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 24           ; 256          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 6144 ; 256                         ; 24                          ; 256                         ; 24                          ; 6144                ; 2    ; None                                     ; M9K_X64_Y33_N0, M9K_X64_Y34_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 64           ; 3            ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 192  ; 3                           ; 64                          ; 3                           ; 64                          ; 192                 ; 2    ; None                                     ; M9K_X51_Y37_N0, M9K_X37_Y28_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None                                     ; M9K_X51_Y46_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None                                     ; M9K_X51_Y46_N0                 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:cos_rtl_0|altsyncram_tq71:auto_generated|ALTSYNCRAM                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(01000000000000) (10000) (4096) (1000)    ;(00111111111111) (7777) (4095) (FFF)   ;(00111111111100) (7774) (4092) (FFC)   ;(00111111111000) (7770) (4088) (FF8)   ;(00111111110011) (7763) (4083) (FF3)   ;(00111111101100) (7754) (4076) (FEC)   ;(00111111100011) (7743) (4067) (FE3)   ;(00111111011001) (7731) (4057) (FD9)   ;
;8;(00111111001101) (7715) (4045) (FCD)    ;(00111111000000) (7700) (4032) (FC0)   ;(00111110110001) (7661) (4017) (FB1)   ;(00111110100000) (7640) (4000) (FA0)   ;(00111110001110) (7616) (3982) (F8E)   ;(00111101111011) (7573) (3963) (F7B)   ;(00111101100110) (7546) (3942) (F66)   ;(00111101001111) (7517) (3919) (F4F)   ;
;16;(00111100110111) (7467) (3895) (F37)    ;(00111100011101) (7435) (3869) (F1D)   ;(00111100000010) (7402) (3842) (F02)   ;(00111011100110) (7346) (3814) (EE6)   ;(00111011001000) (7310) (3784) (EC8)   ;(00111010101000) (7250) (3752) (EA8)   ;(00111010000111) (7207) (3719) (E87)   ;(00111001100101) (7145) (3685) (E65)   ;
;24;(00111001000001) (7101) (3649) (E41)    ;(00111000011100) (7034) (3612) (E1C)   ;(00110111110101) (6765) (3573) (DF5)   ;(00110111001101) (6715) (3533) (DCD)   ;(00110110100100) (6644) (3492) (DA4)   ;(00110101111001) (6571) (3449) (D79)   ;(00110101001101) (6515) (3405) (D4D)   ;(00110100100000) (6440) (3360) (D20)   ;
;32;(00110011110001) (6361) (3313) (CF1)    ;(00110011000001) (6301) (3265) (CC1)   ;(00110010010000) (6220) (3216) (C90)   ;(00110001011110) (6136) (3166) (C5E)   ;(00110000101010) (6052) (3114) (C2A)   ;(00101111110101) (5765) (3061) (BF5)   ;(00101110111111) (5677) (3007) (BBF)   ;(00101110001000) (5610) (2952) (B88)   ;
;40;(00101101010000) (5520) (2896) (B50)    ;(00101100010110) (5426) (2838) (B16)   ;(00101011011100) (5334) (2780) (ADC)   ;(00101010100000) (5240) (2720) (AA0)   ;(00101001100100) (5144) (2660) (A64)   ;(00101000100110) (5046) (2598) (A26)   ;(00100111100111) (4747) (2535) (9E7)   ;(00100110101000) (4650) (2472) (9A8)   ;
;48;(00100101100111) (4547) (2407) (967)    ;(00100100100110) (4446) (2342) (926)   ;(00100011100011) (4343) (2275) (8E3)   ;(00100010100000) (4240) (2208) (8A0)   ;(00100001011100) (4134) (2140) (85C)   ;(00100000010111) (4027) (2071) (817)   ;(00011111010001) (3721) (2001) (7D1)   ;(00011110001010) (3612) (1930) (78A)   ;
;56;(00011101000011) (3503) (1859) (743)    ;(00011011111011) (3373) (1787) (6FB)   ;(00011010110010) (3262) (1714) (6B2)   ;(00011001101001) (3151) (1641) (669)   ;(00011000011111) (3037) (1567) (61F)   ;(00010111010100) (2724) (1492) (5D4)   ;(00010110001001) (2611) (1417) (589)   ;(00010100111101) (2475) (1341) (53D)   ;
;64;(00010011110001) (2361) (1265) (4F1)    ;(00010010100101) (2245) (1189) (4A5)   ;(00010001010111) (2127) (1111) (457)   ;(00010000001010) (2012) (1034) (40A)   ;(00001110111100) (1674) (956) (3BC)   ;(00001101101101) (1555) (877) (36D)   ;(00001100011111) (1437) (799) (31F)   ;(00001011010000) (1320) (720) (2D0)   ;
;72;(00001010000000) (1200) (640) (280)    ;(00001000110001) (1061) (561) (231)   ;(00000111100001) (741) (481) (1E1)   ;(00000110010001) (621) (401) (191)   ;(00000101000001) (501) (321) (141)   ;(00000011110001) (361) (241) (F1)   ;(00000010100000) (240) (160) (A0)   ;(00000001010000) (120) (80) (50)   ;
;80;(00000000000000) (0) (0) (00)    ;(11111110110000) (37660) (16304) (3FB0)   ;(11111101011111) (37537) (16223) (3F5F)   ;(11111100001111) (37417) (16143) (3F0F)   ;(11111010111111) (37277) (16063) (3EBF)   ;(11111001101111) (37157) (15983) (3E6F)   ;(11111000011111) (37037) (15903) (3E1F)   ;(11110111001111) (36717) (15823) (3DCF)   ;
;88;(11110101111111) (36577) (15743) (3D7F)    ;(11110100110000) (36460) (15664) (3D30)   ;(11110011100001) (36341) (15585) (3CE1)   ;(11110010010010) (36222) (15506) (3C92)   ;(11110001000100) (36104) (15428) (3C44)   ;(11101111110110) (35766) (15350) (3BF6)   ;(11101110101000) (35650) (15272) (3BA8)   ;(11101101011011) (35533) (15195) (3B5B)   ;
;96;(11101100001110) (35416) (15118) (3B0E)    ;(11101011000010) (35302) (15042) (3AC2)   ;(11101001110110) (35166) (14966) (3A76)   ;(11101000101011) (35053) (14891) (3A2B)   ;(11100111100001) (34741) (14817) (39E1)   ;(11100110010111) (34627) (14743) (3997)   ;(11100101001101) (34515) (14669) (394D)   ;(11100100000100) (34404) (14596) (3904)   ;
;104;(11100010111100) (34274) (14524) (38BC)    ;(11100001110101) (34165) (14453) (3875)   ;(11100000101111) (34057) (14383) (382F)   ;(11011111101001) (33751) (14313) (37E9)   ;(11011110100100) (33644) (14244) (37A4)   ;(11011101100000) (33540) (14176) (3760)   ;(11011100011100) (33434) (14108) (371C)   ;(11011011011010) (33332) (14042) (36DA)   ;
;112;(11011010011000) (33230) (13976) (3698)    ;(11011001011000) (33130) (13912) (3658)   ;(11011000011000) (33030) (13848) (3618)   ;(11010111011010) (32732) (13786) (35DA)   ;(11010110011100) (32634) (13724) (359C)   ;(11010101011111) (32537) (13663) (355F)   ;(11010100100100) (32444) (13604) (3524)   ;(11010011101001) (32351) (13545) (34E9)   ;
;120;(11010010110000) (32260) (13488) (34B0)    ;(11010001110111) (32167) (13431) (3477)   ;(11010001000000) (32100) (13376) (3440)   ;(11010000001010) (32012) (13322) (340A)   ;(11001111010101) (31725) (13269) (33D5)   ;(11001110100010) (31642) (13218) (33A2)   ;(11001101101111) (31557) (13167) (336F)   ;(11001100111110) (31476) (13118) (333E)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |top_module|MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ALTSYNCRAM                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000) (0) (0) (00)    ;(11111110110000) (37660) (16304) (3FB0)   ;(11111101011111) (37537) (16223) (3F5F)   ;(11111100001111) (37417) (16143) (3F0F)   ;(11111010111111) (37277) (16063) (3EBF)   ;(11111001101111) (37157) (15983) (3E6F)   ;(11111000011111) (37037) (15903) (3E1F)   ;(11110111001111) (36717) (15823) (3DCF)   ;
;8;(11110101111111) (36577) (15743) (3D7F)    ;(11110100110000) (36460) (15664) (3D30)   ;(11110011100001) (36341) (15585) (3CE1)   ;(11110010010010) (36222) (15506) (3C92)   ;(11110001000100) (36104) (15428) (3C44)   ;(11101111110110) (35766) (15350) (3BF6)   ;(11101110101000) (35650) (15272) (3BA8)   ;(11101101011011) (35533) (15195) (3B5B)   ;
;16;(11101100001110) (35416) (15118) (3B0E)    ;(11101011000010) (35302) (15042) (3AC2)   ;(11101001110110) (35166) (14966) (3A76)   ;(11101000101011) (35053) (14891) (3A2B)   ;(11100111100001) (34741) (14817) (39E1)   ;(11100110010111) (34627) (14743) (3997)   ;(11100101001101) (34515) (14669) (394D)   ;(11100100000100) (34404) (14596) (3904)   ;
;24;(11100010111100) (34274) (14524) (38BC)    ;(11100001110101) (34165) (14453) (3875)   ;(11100000101111) (34057) (14383) (382F)   ;(11011111101001) (33751) (14313) (37E9)   ;(11011110100100) (33644) (14244) (37A4)   ;(11011101100000) (33540) (14176) (3760)   ;(11011100011100) (33434) (14108) (371C)   ;(11011011011010) (33332) (14042) (36DA)   ;
;32;(11011010011000) (33230) (13976) (3698)    ;(11011001011000) (33130) (13912) (3658)   ;(11011000011000) (33030) (13848) (3618)   ;(11010111011010) (32732) (13786) (35DA)   ;(11010110011100) (32634) (13724) (359C)   ;(11010101011111) (32537) (13663) (355F)   ;(11010100100100) (32444) (13604) (3524)   ;(11010011101001) (32351) (13545) (34E9)   ;
;40;(11010010110000) (32260) (13488) (34B0)    ;(11010001110111) (32167) (13431) (3477)   ;(11010001000000) (32100) (13376) (3440)   ;(11010000001010) (32012) (13322) (340A)   ;(11001111010101) (31725) (13269) (33D5)   ;(11001110100010) (31642) (13218) (33A2)   ;(11001101101111) (31557) (13167) (336F)   ;(11001100111110) (31476) (13118) (333E)   ;
;48;(11001100001110) (31416) (13070) (330E)    ;(11001011100000) (31340) (13024) (32E0)   ;(11001010110010) (31262) (12978) (32B2)   ;(11001010000110) (31206) (12934) (3286)   ;(11001001011100) (31134) (12892) (325C)   ;(11001000110010) (31062) (12850) (3232)   ;(11001000001010) (31012) (12810) (320A)   ;(11000111100100) (30744) (12772) (31E4)   ;
;56;(11000110111110) (30676) (12734) (31BE)    ;(11000110011011) (30633) (12699) (319B)   ;(11000101111000) (30570) (12664) (3178)   ;(11000101010111) (30527) (12631) (3157)   ;(11000100111000) (30470) (12600) (3138)   ;(11000100011010) (30432) (12570) (311A)   ;(11000011111101) (30375) (12541) (30FD)   ;(11000011100010) (30342) (12514) (30E2)   ;
;64;(11000011001000) (30310) (12488) (30C8)    ;(11000010110000) (30260) (12464) (30B0)   ;(11000010011010) (30232) (12442) (309A)   ;(11000010000101) (30205) (12421) (3085)   ;(11000001110001) (30161) (12401) (3071)   ;(11000001011111) (30137) (12383) (305F)   ;(11000001001111) (30117) (12367) (304F)   ;(11000001000000) (30100) (12352) (3040)   ;
;72;(11000000110010) (30062) (12338) (3032)    ;(11000000100111) (30047) (12327) (3027)   ;(11000000011100) (30034) (12316) (301C)   ;(11000000010100) (30024) (12308) (3014)   ;(11000000001101) (30015) (12301) (300D)   ;(11000000000111) (30007) (12295) (3007)   ;(11000000000011) (30003) (12291) (3003)   ;(11000000000001) (30001) (12289) (3001)   ;
;80;(11000000000000) (30000) (12288) (3000)    ;(11000000000001) (30001) (12289) (3001)   ;(11000000000011) (30003) (12291) (3003)   ;(11000000000111) (30007) (12295) (3007)   ;(11000000001101) (30015) (12301) (300D)   ;(11000000010100) (30024) (12308) (3014)   ;(11000000011100) (30034) (12316) (301C)   ;(11000000100111) (30047) (12327) (3027)   ;
;88;(11000000110010) (30062) (12338) (3032)    ;(11000001000000) (30100) (12352) (3040)   ;(11000001001111) (30117) (12367) (304F)   ;(11000001011111) (30137) (12383) (305F)   ;(11000001110001) (30161) (12401) (3071)   ;(11000010000101) (30205) (12421) (3085)   ;(11000010011010) (30232) (12442) (309A)   ;(11000010110000) (30260) (12464) (30B0)   ;
;96;(11000011001000) (30310) (12488) (30C8)    ;(11000011100010) (30342) (12514) (30E2)   ;(11000011111101) (30375) (12541) (30FD)   ;(11000100011010) (30432) (12570) (311A)   ;(11000100111000) (30470) (12600) (3138)   ;(11000101010111) (30527) (12631) (3157)   ;(11000101111000) (30570) (12664) (3178)   ;(11000110011011) (30633) (12699) (319B)   ;
;104;(11000110111110) (30676) (12734) (31BE)    ;(11000111100100) (30744) (12772) (31E4)   ;(11001000001010) (31012) (12810) (320A)   ;(11001000110010) (31062) (12850) (3232)   ;(11001001011100) (31134) (12892) (325C)   ;(11001010000110) (31206) (12934) (3286)   ;(11001010110010) (31262) (12978) (32B2)   ;(11001011100000) (31340) (13024) (32E0)   ;
;112;(11001100001110) (31416) (13070) (330E)    ;(11001100111110) (31476) (13118) (333E)   ;(11001101101111) (31557) (13167) (336F)   ;(11001110100010) (31642) (13218) (33A2)   ;(11001111010101) (31725) (13269) (33D5)   ;(11010000001010) (32012) (13322) (340A)   ;(11010001000000) (32100) (13376) (3440)   ;(11010001110111) (32167) (13431) (3477)   ;
;120;(11010010110000) (32260) (13488) (34B0)    ;(11010011101001) (32351) (13545) (34E9)   ;(11010100100100) (32444) (13604) (3524)   ;(11010101011111) (32537) (13663) (355F)   ;(11010110011100) (32634) (13724) (359C)   ;(11010111011010) (32732) (13786) (35DA)   ;(11011000011000) (33030) (13848) (3618)   ;(11011001011000) (33130) (13912) (3658)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 532               ;
; Simple Multipliers (18-bit)           ; 64          ; 1                   ; 266               ;
; Embedded Multiplier Blocks            ; 64          ; --                  ; 266               ;
; Embedded Multiplier 9-bit elements    ; 128         ; 2                   ; 532               ;
; Signed Embedded Multipliers           ; 32          ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 0           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 32          ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                          ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult4|mult_o9t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y52_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult4|mult_o9t:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y52_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult4|mult_o9t:auto_generated|w212w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y49_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult4|mult_o9t:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y49_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult5|mult_o9t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y48_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult5|mult_o9t:auto_generated|mac_mult3 ;                            ; DSPMULT_X22_Y48_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult5|mult_o9t:auto_generated|w212w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y48_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult5|mult_o9t:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y48_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y53_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y53_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|w218w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y54_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y54_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y50_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y50_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|w218w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y51_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult1|mult_66t:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y51_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult6|mult_o9t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y45_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult6|mult_o9t:auto_generated|mac_mult3 ;                            ; DSPMULT_X22_Y45_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult6|mult_o9t:auto_generated|w212w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y45_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult6|mult_o9t:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y45_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult7|mult_o9t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y47_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult7|mult_o9t:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y47_N0 ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult7|mult_o9t:auto_generated|w212w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y46_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult7|mult_o9t:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y46_N0 ; Mixed               ;                                ; no                    ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y44_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y44_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|w218w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y43_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y43_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult3 ;                            ; DSPMULT_X44_Y41_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|w218w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y42_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|lpm_mult:Mult3|mult_66t:auto_generated|mac_mult1 ;                            ; DSPMULT_X44_Y42_N0 ; Mixed               ;                                ; yes                   ; no                    ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ;                            ; DSPMULT_X71_Y29_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|w212w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ;                            ; DSPMULT_X71_Y30_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ;                            ; DSPMULT_X71_Y27_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|w218w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ;                            ; DSPMULT_X71_Y31_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y33_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ;                            ; DSPMULT_X71_Y33_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|w212w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y34_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ;                            ; DSPMULT_X71_Y34_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ;                            ; DSPMULT_X71_Y28_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|w218w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ;                            ; DSPMULT_X71_Y32_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y42_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ;                            ; DSPMULT_X71_Y42_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|w212w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y39_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ;                            ; DSPMULT_X71_Y39_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y35_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ;                            ; DSPMULT_X71_Y35_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|w218w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y38_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ;                            ; DSPMULT_X71_Y38_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y40_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ;                            ; DSPMULT_X71_Y40_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|w212w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ;                            ; DSPMULT_X71_Y41_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ;                            ; DSPMULT_X71_Y36_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|w218w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X71_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ;                            ; DSPMULT_X71_Y37_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y36_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ;                            ; DSPMULT_X22_Y36_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|w212w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y37_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ;                            ; DSPMULT_X22_Y37_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y43_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ;                            ; DSPMULT_X22_Y43_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|w218w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y41_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ;                            ; DSPMULT_X22_Y41_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y42_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ;                            ; DSPMULT_X22_Y42_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|w212w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y40_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ;                            ; DSPMULT_X22_Y40_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y38_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ;                            ; DSPMULT_X22_Y38_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|w218w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y39_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ;                            ; DSPMULT_X22_Y39_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ;                            ; DSPMULT_X44_Y32_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|w212w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y33_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ;                            ; DSPMULT_X44_Y33_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ;                            ; DSPMULT_X44_Y31_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|w218w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y34_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ;                            ; DSPMULT_X44_Y34_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ;                            ; DSPMULT_X22_Y31_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|w212w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ;                            ; DSPMULT_X22_Y32_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y33_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ;                            ; DSPMULT_X22_Y33_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|w218w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y34_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ;                            ; DSPMULT_X22_Y34_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ;                            ; DSPMULT_X22_Y22_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|w212w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ;                            ; DSPMULT_X22_Y23_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ;                            ; DSPMULT_X22_Y24_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|w218w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ;                            ; DSPMULT_X22_Y25_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ;                            ; DSPMULT_X22_Y28_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|w212w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ;                            ; DSPMULT_X22_Y29_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ;                            ; DSPMULT_X22_Y26_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|w218w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X22_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ;                            ; DSPMULT_X22_Y27_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult3              ;                            ; DSPMULT_X44_Y22_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|w212w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult1              ;                            ; DSPMULT_X44_Y25_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult3              ;                            ; DSPMULT_X44_Y27_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|w218w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult0|mult_66t:auto_generated|mac_mult1              ;                            ; DSPMULT_X44_Y26_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult3              ;                            ; DSPMULT_X44_Y23_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|w212w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult1              ;                            ; DSPMULT_X44_Y24_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_out4                  ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult3              ;                            ; DSPMULT_X44_Y20_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|w218w[0]                  ; Simple Multiplier (18-bit) ; DSPOUT_X44_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|lpm_mult:Mult2|mult_66t:auto_generated|mac_mult1              ;                            ; DSPMULT_X44_Y21_N0 ; Mixed               ;                                ; yes                   ; yes                   ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+---------------------------------------------------+
; Routing Usage Summary                             ;
+-----------------------+---------------------------+
; Routing Resource Type ; Usage                     ;
+-----------------------+---------------------------+
; Block interconnects   ; 10,580 / 342,891 ( 3 % )  ;
; C16 interconnects     ; 50 / 10,120 ( < 1 % )     ;
; C4 interconnects      ; 5,207 / 209,544 ( 2 % )   ;
; Direct links          ; 1,180 / 342,891 ( < 1 % ) ;
; Global clocks         ; 9 / 20 ( 45 % )           ;
; Local interconnects   ; 2,488 / 119,088 ( 2 % )   ;
; R24 interconnects     ; 163 / 9,963 ( 2 % )       ;
; R4 interconnects      ; 8,500 / 289,782 ( 3 % )   ;
+-----------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.49) ; Number of LABs  (Total = 507) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 29                            ;
; 2                                           ; 20                            ;
; 3                                           ; 12                            ;
; 4                                           ; 13                            ;
; 5                                           ; 10                            ;
; 6                                           ; 17                            ;
; 7                                           ; 8                             ;
; 8                                           ; 8                             ;
; 9                                           ; 45                            ;
; 10                                          ; 38                            ;
; 11                                          ; 11                            ;
; 12                                          ; 16                            ;
; 13                                          ; 20                            ;
; 14                                          ; 45                            ;
; 15                                          ; 33                            ;
; 16                                          ; 182                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.50) ; Number of LABs  (Total = 507) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 75                            ;
; 1 Clock                            ; 347                           ;
; 1 Clock enable                     ; 182                           ;
; 1 Sync. clear                      ; 2                             ;
; 1 Sync. load                       ; 55                            ;
; 2 Clock enables                    ; 94                            ;
; 2 Clocks                           ; 4                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.14) ; Number of LABs  (Total = 507) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 13                            ;
; 1                                            ; 9                             ;
; 2                                            ; 27                            ;
; 3                                            ; 12                            ;
; 4                                            ; 11                            ;
; 5                                            ; 3                             ;
; 6                                            ; 15                            ;
; 7                                            ; 6                             ;
; 8                                            ; 5                             ;
; 9                                            ; 39                            ;
; 10                                           ; 24                            ;
; 11                                           ; 4                             ;
; 12                                           ; 8                             ;
; 13                                           ; 7                             ;
; 14                                           ; 44                            ;
; 15                                           ; 14                            ;
; 16                                           ; 15                            ;
; 17                                           ; 18                            ;
; 18                                           ; 10                            ;
; 19                                           ; 15                            ;
; 20                                           ; 11                            ;
; 21                                           ; 15                            ;
; 22                                           ; 10                            ;
; 23                                           ; 13                            ;
; 24                                           ; 14                            ;
; 25                                           ; 5                             ;
; 26                                           ; 17                            ;
; 27                                           ; 7                             ;
; 28                                           ; 16                            ;
; 29                                           ; 14                            ;
; 30                                           ; 19                            ;
; 31                                           ; 14                            ;
; 32                                           ; 53                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.13) ; Number of LABs  (Total = 507) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 13                            ;
; 1                                               ; 36                            ;
; 2                                               ; 24                            ;
; 3                                               ; 22                            ;
; 4                                               ; 22                            ;
; 5                                               ; 22                            ;
; 6                                               ; 29                            ;
; 7                                               ; 28                            ;
; 8                                               ; 29                            ;
; 9                                               ; 80                            ;
; 10                                              ; 42                            ;
; 11                                              ; 20                            ;
; 12                                              ; 14                            ;
; 13                                              ; 20                            ;
; 14                                              ; 29                            ;
; 15                                              ; 12                            ;
; 16                                              ; 23                            ;
; 17                                              ; 6                             ;
; 18                                              ; 3                             ;
; 19                                              ; 1                             ;
; 20                                              ; 3                             ;
; 21                                              ; 1                             ;
; 22                                              ; 1                             ;
; 23                                              ; 6                             ;
; 24                                              ; 13                            ;
; 25                                              ; 2                             ;
; 26                                              ; 4                             ;
; 27                                              ; 1                             ;
; 28                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.52) ; Number of LABs  (Total = 507) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 20                            ;
; 3                                            ; 18                            ;
; 4                                            ; 18                            ;
; 5                                            ; 16                            ;
; 6                                            ; 19                            ;
; 7                                            ; 22                            ;
; 8                                            ; 17                            ;
; 9                                            ; 13                            ;
; 10                                           ; 7                             ;
; 11                                           ; 8                             ;
; 12                                           ; 10                            ;
; 13                                           ; 11                            ;
; 14                                           ; 32                            ;
; 15                                           ; 30                            ;
; 16                                           ; 12                            ;
; 17                                           ; 15                            ;
; 18                                           ; 43                            ;
; 19                                           ; 16                            ;
; 20                                           ; 26                            ;
; 21                                           ; 30                            ;
; 22                                           ; 6                             ;
; 23                                           ; 6                             ;
; 24                                           ; 4                             ;
; 25                                           ; 7                             ;
; 26                                           ; 3                             ;
; 27                                           ; 7                             ;
; 28                                           ; 24                            ;
; 29                                           ; 9                             ;
; 30                                           ; 5                             ;
; 31                                           ; 11                            ;
; 32                                           ; 5                             ;
; 33                                           ; 15                            ;
; 34                                           ; 14                            ;
; 35                                           ; 3                             ;
; 36                                           ; 3                             ;
; 37                                           ; 0                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 4         ; 0            ; 4         ; 0            ; 0            ; 4         ; 4         ; 0            ; 4         ; 4         ; 0            ; 0            ; 0            ; 0            ; 3            ; 0            ; 0            ; 3            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 4         ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 4            ; 0         ; 4            ; 4            ; 0         ; 0         ; 4            ; 0         ; 0         ; 4            ; 4            ; 4            ; 4            ; 1            ; 4            ; 4            ; 1            ; 4            ; 4            ; 4            ; 4            ; 4            ; 4            ; 4            ; 4            ; 4            ; 0         ; 4            ; 4            ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; tx_o               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RST_N              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; CLK             ; CLK                  ; 18.5              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                      ; Destination Register                                                                                                                                                                                                      ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; CLK                                                                                                                                  ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|out_valid                                                                                                                                    ; 0.312             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[4]                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a12~porta_datain_reg0 ; 0.301             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[3]                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a13~porta_datain_reg0 ; 0.301             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[2]                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a14~porta_datain_reg0 ; 0.301             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[7]                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a33~porta_datain_reg0 ; 0.301             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[6]                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a34~porta_datain_reg0 ; 0.301             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[4]                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a36~porta_datain_reg0 ; 0.301             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[3]                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a37~porta_datain_reg0 ; 0.301             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[2]                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a38~porta_datain_reg0 ; 0.301             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[5]                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a35~porta_datain_reg0 ; 0.301             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[0]                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a32~porta_datain_reg0 ; 0.301             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|rd_ptr[1]                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a39~porta_datain_reg0 ; 0.301             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|addres_generator:addres_generator|rd_ptr[1]                                         ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|shift_register:shift_register|altshift_taps:data_rtl_0|shift_taps_f6m:auto_generated|altsyncram_9l31:altsyncram4|ram_block5a15~porta_datain_reg0 ; 0.301             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|shift_register:shift_register|data[1][0] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ram_block1a13~porta_address_reg0                                                                               ; 0.279             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|shift_register:shift_register|data[1][3] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ram_block1a13~porta_address_reg0                                                                               ; 0.279             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|final_addres_generator:addres_final_generator|shift_register:shift_register|data[1][6] ; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|RAM8:RAM|altsyncram:sin_rtl_0|altsyncram_sq71:auto_generated|ram_block1a13~porta_address_reg0                                                                               ; 0.279             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|Im_o[1]                                                     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a1~porta_datain_reg0                                                                           ; 0.171             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|Im_o[8]                                                     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a8~porta_datain_reg0                                                                           ; 0.171             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|Im_o[5]                                                     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a5~porta_datain_reg0                                                                           ; 0.170             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|Re_o[1]                                                     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ram_block1a1~porta_datain_reg0                                                                           ; 0.168             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|Im_o[1]                                                     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a1~porta_datain_reg0                                                                           ; 0.166             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|Im_o[11]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a11~porta_datain_reg0                                                                          ; 0.166             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|Im_o[5]                                                     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a5~porta_datain_reg0                                                                           ; 0.166             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|Im_o[13]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a13~porta_datain_reg0                                                                          ; 0.166             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|Im_o[10]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a10~porta_datain_reg0                                                                          ; 0.164             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|Im_o[20]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a20~porta_datain_reg0                                                                          ; 0.161             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|Im_o[13]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a13~porta_datain_reg0                                                                          ; 0.155             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|Im_o[7]                                                     ; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RAM6:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a7~porta_datain_reg0                                                                           ; 0.147             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|Im_o[0]                                                     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                           ; 0.137             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|Re_o[12]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ram_block1a12~porta_datain_reg0                                                                          ; 0.137             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|Re_o[14]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~porta_datain_reg0                                                                          ; 0.137             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Im_o[23]                                                       ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a15~porta_datain_reg0                                                                      ; 0.130             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Re_o[15]                                                       ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ram_block1a7~porta_datain_reg0                                                                       ; 0.130             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Im_o[15]                                                       ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a7~porta_datain_reg0                                                                       ; 0.130             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Re_o[23]                                                       ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ram_block1a15~porta_datain_reg0                                                                      ; 0.130             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Re_o[18]                                                       ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ram_block1a10~porta_datain_reg0                                                                      ; 0.125             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|Im_o[22]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a22~porta_datain_reg0                                                                          ; 0.112             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|Re_o[23]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ram_block1a23~porta_datain_reg0                                                                          ; 0.111             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|Im_o[16]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a16~porta_datain_reg0                                                                          ; 0.111             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|Im_o[7]                                                     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a7~porta_datain_reg0                                                                           ; 0.109             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|Im_o[9]                                                     ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a9~porta_datain_reg0                                                                           ; 0.109             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|Im_o[10]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a10~porta_datain_reg0                                                                          ; 0.109             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|Im_o[11]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a11~porta_datain_reg0                                                                          ; 0.109             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|Im_o[12]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RAM4:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a12~porta_datain_reg0                                                                          ; 0.109             ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Re_o[20]                                                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ram_block1a12~porta_datain_reg0                                                                          ; 0.105             ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Re_o[21]                                                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ram_block1a13~porta_datain_reg0                                                                          ; 0.105             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|Im_o[23]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a23~porta_datain_reg0                                                                          ; 0.105             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Im_o[11]                                                       ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                       ; 0.102             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Im_o[8]                                                        ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                       ; 0.102             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Im_o[17]                                                       ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a9~porta_datain_reg0                                                                       ; 0.102             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Re_o[17]                                                       ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ram_block1a9~porta_datain_reg0                                                                       ; 0.102             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Re_o[10]                                                       ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ram_block1a2~porta_datain_reg0                                                                       ; 0.102             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Im_o[10]                                                       ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a2~porta_datain_reg0                                                                       ; 0.102             ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Re_o[12]                                                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ram_block1a4~porta_datain_reg0                                                                           ; 0.099             ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Re_o[13]                                                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ram_block1a5~porta_datain_reg0                                                                           ; 0.099             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Re_o[19]                                                       ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ram_block1a11~porta_datain_reg0                                                                      ; 0.097             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Im_o[20]                                                       ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a12~porta_datain_reg0                                                                      ; 0.097             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Im_o[19]                                                       ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a11~porta_datain_reg0                                                                      ; 0.097             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Re_o[20]                                                       ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ram_block1a12~porta_datain_reg0                                                                      ; 0.097             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Re_o[22]                                                       ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ram_block1a14~porta_datain_reg0                                                                      ; 0.097             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|Im_o[15]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a15~porta_datain_reg0                                                                          ; 0.096             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|Im_o[16]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a16~porta_datain_reg0                                                                          ; 0.095             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|Re_o[23]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ram_block1a23~porta_datain_reg0                                                                          ; 0.093             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|addres_generator:addres_generator|shift_register:shift_register|data[1][0]          ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|sin_data[6]                                                                                                                                                     ; 0.092             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|addres_generator:addres_generator|shift_register:shift_register|data[1][0]          ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|cos_data[4]                                                                                                                                                     ; 0.090             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|shift_register:shift_register|data[1][1]          ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|cos_data[5]                                                                                                                                                     ; 0.089             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|Im_o[19]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a19~porta_datain_reg0                                                                          ; 0.086             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|Im_o[17]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a17~porta_datain_reg0                                                                          ; 0.086             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|addres_generator:addres_generator|shift_register:shift_register|data[1][0]          ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|cos_data[5]                                                                                                                                                     ; 0.085             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|Im_o[19]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a19~porta_datain_reg0                                                                          ; 0.084             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|Im_o[21]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a21~porta_datain_reg0                                                                          ; 0.084             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Re_o[19]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ram_block1a19~porta_datain_reg0                                                                          ; 0.084             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Im_o[13]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a13~porta_datain_reg0                                                                          ; 0.084             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Re_o[8]                                                     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ram_block1a8~porta_datain_reg0                                                                           ; 0.084             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Re_o[9]                                                     ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ram_block1a9~porta_datain_reg0                                                                           ; 0.084             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Re_o[10]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ram_block1a10~porta_datain_reg0                                                                          ; 0.084             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Re_o[11]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ram_block1a11~porta_datain_reg0                                                                          ; 0.084             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Re_o[12]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RAM3:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ram_block1a12~porta_datain_reg0                                                                          ; 0.084             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|Im_o[21]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a21~porta_datain_reg0                                                                          ; 0.082             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|Im_o[1]                                                     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a1~porta_datain_reg0                                                                           ; 0.080             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|Im_o[3]                                                     ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                           ; 0.080             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|Im_o[18]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                          ; 0.079             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|Re_o[22]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ram_block1a22~porta_datain_reg0                                                                          ; 0.079             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|Im_o[14]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~porta_datain_reg0                                                                          ; 0.079             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|Im_o[15]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a15~porta_datain_reg0                                                                          ; 0.079             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|Im_o[17]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RAM5:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a17~porta_datain_reg0                                                                          ; 0.079             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|Im_o[18]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a18~porta_datain_reg0                                                                          ; 0.079             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Im_o[18]                                                       ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a10~porta_datain_reg0                                                                      ; 0.079             ;
; MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Re_o[12]                                                       ; MODIFY_FFT:MODIFY_FFT|Out_stage:Out_stage|Final_RAM:Final_RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ram_block1a4~porta_datain_reg0                                                                       ; 0.079             ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Im_o[8]                                                        ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                           ; 0.078             ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Im_o[9]                                                        ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a1~porta_datain_reg0                                                                           ; 0.078             ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Im_o[10]                                                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a2~porta_datain_reg0                                                                           ; 0.078             ;
; INVERT_ADDR:INVERT_ADDR|Im_o[15]                                                                                                     ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a15~porta_datain_reg0                                                                             ; 0.078             ;
; INVERT_ADDR:INVERT_ADDR|Im_o[11]                                                                                                     ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a3~porta_datain_reg0                                                                              ; 0.078             ;
; INVERT_ADDR:INVERT_ADDR|Im_o[8]                                                                                                      ; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|RAM1:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                              ; 0.078             ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Im_o[12]                                                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Im_rtl_0|altsyncram_80h1:auto_generated|ram_block1a4~porta_datain_reg0                                                                           ; 0.077             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|Im_o[10]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a10~porta_datain_reg0                                                                          ; 0.075             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|Im_o[14]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Im_rtl_0|altsyncram_60h1:auto_generated|ram_block1a14~porta_datain_reg0                                                                          ; 0.072             ;
; MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|Re_o[22]                                                    ; MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RAM7:RAM|altsyncram:mem_Re_rtl_0|altsyncram_60h1:auto_generated|ram_block1a22~porta_datain_reg0                                                                          ; 0.071             ;
; MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Re_o[18]                                                       ; MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RAM2:RAM|altsyncram:mem_Re_rtl_0|altsyncram_80h1:auto_generated|ram_block1a10~porta_datain_reg0                                                                          ; 0.071             ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "top_module"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): The Timing Analyzer is analyzing 672 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'SDC1.sdc'
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|MODIFY_RADIX2:MODIFY_RADIX2|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|RADIX:RADIX|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|RADIX:RADIX|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|RADIX:RADIX|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|RADIX:RADIX|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|RADIX:RADIX|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|RADIX:RADIX|Re_o2[16] is being clocked by MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|out_valid
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|First_RADIX:RADIX|Im_o2[13] is being clocked by MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    5.000          CLK
Info (176353): Automatically promoted node CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/top_module.v Line: 23
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v Line: 20
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v Line: 20
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|out_valid File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v Line: 20
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|out_valid File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v Line: 20
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|out_valid File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v Line: 20
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|out_valid File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v Line: 20
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|out_valid File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v Line: 20
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|out_valid File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/first_demultiplexor.v Line: 16
Info (176353): Automatically promoted node MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|demultiplexor:demultiplexor|out_valid  File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|Re_o[0]~0 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 37
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|state~8 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 18
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage3:Inter_stage_3|multiplexor:multiplexor|out_valid File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 17
Info (176353): Automatically promoted node MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|demultiplexor:demultiplexor|out_valid  File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|Im_o[0]~0 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 37
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|state~8 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 18
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage4:Inter_stage_4|multiplexor:multiplexor|out_valid File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 17
Info (176353): Automatically promoted node MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|demultiplexor:demultiplexor|out_valid  File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|Re_o[0]~0 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 37
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|state~8 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 18
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage5:Inter_stage_5|multiplexor:multiplexor|out_valid File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 17
Info (176353): Automatically promoted node MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|demultiplexor:demultiplexor|out_valid  File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|Im_o[0]~0 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 37
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|state~8 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 18
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage6:Inter_stage_6|multiplexor:multiplexor|out_valid File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 17
Info (176353): Automatically promoted node MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|demultiplexor:demultiplexor|out_valid  File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|Re_o[0]~0 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 37
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|state~8 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 18
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage7:Inter_stage_7|multiplexor:multiplexor|out_valid File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 17
Info (176353): Automatically promoted node MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|demultiplexor:demultiplexor|out_valid  File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|out_valid File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 17
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|Im_o[8]~0 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 37
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Final_stage:Final_stage|multiplexor:multiplexor|state~8 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 18
Info (176353): Automatically promoted node MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|first_demultiplexor:demultiplexor|out_valid  File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/first_demultiplexor.v Line: 16
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|Re_o[8]~0 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 37
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|state~8 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 18
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|First_stage:First_stage|multiplexor:multiplexor|out_valid File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 17
Info (176353): Automatically promoted node MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|demultiplexor:demultiplexor|out_valid  File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/demultiplexor.v Line: 20
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|Im_o[0]~0 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 37
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|state~8 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 18
        Info (176357): Destination node MODIFY_FFT:MODIFY_FFT|Inter_stage2:Inter_stage_2|multiplexor:multiplexor|out_valid File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/multiplexor.v Line: 17
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 28 registers into blocks of type Block RAM
    Extra Info (176218): Packed 1128 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 703 register duplicates
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:11
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (11888): Total time spent on timing analysis during the Fitter is 4.43 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (169177): 3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin CLK uses I/O standard 3.3-V LVTTL at Y2 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/top_module.v Line: 23
    Info (169178): Pin RST_N uses I/O standard 3.3-V LVTTL at M23 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/top_module.v Line: 24
    Info (169178): Pin data_in uses I/O standard 3.3-V LVTTL at G12 File: D:/Digital chipset design/FFT_parallel_time_decimation - Copy/top_module.v Line: 25
Info (144001): Generated suppressed messages file D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/output_files/top_module.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 5809 megabytes
    Info: Processing ended: Wed Apr 09 21:47:12 2025
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:01:00


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Digital chipset design/FFT_parallel_time_decimation - Copy/Quartus/output_files/top_module.fit.smsg.


