###########################################
## Statistics of Channel 0
###########################################
num_bcom_wr                    =            9   # Number of BCOM RD commands
num_mrs_cmds                   =            0   # Number of MRS commands
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_bcom_rd                    =            0   # Number of BCOM RD commands
num_refb_cmds                  =            0   # Number of REFb commands
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =            0   # Number of REF commands
num_cycles                     =          100   # Number of DRAM cycles
num_bcom_bcw_wr                =            0   # Number of BCW WR commands
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            9   # Number of WRITE/WRITEP commands
num_reads_done                 =            0   # Number of read requests issued
num_read_row_hits              =            0   # Number of read row buffer hits
num_read_cmds                  =            0   # Number of READ/READP commands
num_writes_done                =           49   # Number of write requests issued
num_write_row_hits             =            8   # Number of write row buffer hits
num_mrs_done                   =            0   # Number of MRS requests issued
num_act_cmds                   =            1   # Number of ACT commands
num_pre_cmds                   =            0   # Number of PRE commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
bcom_bcw_wr_cmd.0              =            0   # number of bcw WR cmd in each dimms dimm.0
bcom_bcw_wr_cmd.1              =            0   # number of bcw WR cmd in each dimms dimm.1
bcom_wr_cmd.0                  =            9   # number of wr cmd in each dimms dimm.0
bcom_wr_cmd.1                  =            0   # number of wr cmd in each dimms dimm.1
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
sref_cycles.2                  =            0   # Cyles of rank in SREF mode rank.2
sref_cycles.3                  =            0   # Cyles of rank in SREF mode rank.3
sref_cycles.4                  =            0   # Cyles of rank in SREF mode rank.4
sref_cycles.5                  =            0   # Cyles of rank in SREF mode rank.5
sref_cycles.6                  =            0   # Cyles of rank in SREF mode rank.6
sref_cycles.7                  =            0   # Cyles of rank in SREF mode rank.7
rank_active_cycles.0           =           90   # Cyles of rank active rank.0
rank_active_cycles.1           =            0   # Cyles of rank active rank.1
rank_active_cycles.2           =            0   # Cyles of rank active rank.2
rank_active_cycles.3           =            0   # Cyles of rank active rank.3
rank_active_cycles.4           =            0   # Cyles of rank active rank.4
rank_active_cycles.5           =            0   # Cyles of rank active rank.5
rank_active_cycles.6           =            0   # Cyles of rank active rank.6
rank_active_cycles.7           =            0   # Cyles of rank active rank.7
bcom_rd_cmd.0                  =            0   # number of rd cmd in each dimms dimm.0
bcom_rd_cmd.1                  =            0   # number of rd cmd in each dimms dimm.1
all_bank_idle_cycles.0         =           10   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =          100   # Cyles of all bank idle in rank rank.1
all_bank_idle_cycles.2         =          100   # Cyles of all bank idle in rank rank.2
all_bank_idle_cycles.3         =          100   # Cyles of all bank idle in rank rank.3
all_bank_idle_cycles.4         =          100   # Cyles of all bank idle in rank rank.4
all_bank_idle_cycles.5         =          100   # Cyles of all bank idle in rank rank.5
all_bank_idle_cycles.6         =          100   # Cyles of all bank idle in rank rank.6
all_bank_idle_cycles.7         =          100   # Cyles of all bank idle in rank rank.7
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           49   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            0   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =            3   # Write cmd latency (cycles)
write_latency[80-99]           =            2   # Write cmd latency (cycles)
write_latency[100-119]         =            2   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            0   # Read request latency (cycles)
read_latency[60-79]            =            0   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            0   # Read request latency (cycles)
read_latency[140-159]          =            0   # Read request latency (cycles)
read_latency[160-179]          =            0   # Read request latency (cycles)
read_latency[180-199]          =            0   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =      57369.6   # Write energy
read_energy                    =            0   # Read energy
act_energy                     =        11328   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
sref_energy.2                  =            0   # SREF energy rank.2
sref_energy.3                  =            0   # SREF energy rank.3
sref_energy.4                  =            0   # SREF energy rank.4
sref_energy.5                  =            0   # SREF energy rank.5
sref_energy.6                  =            0   # SREF energy rank.6
sref_energy.7                  =            0   # SREF energy rank.7
pre_stb_energy.0               =         7104   # Precharge standby energy rank.0
pre_stb_energy.1               =        71040   # Precharge standby energy rank.1
pre_stb_energy.2               =        71040   # Precharge standby energy rank.2
pre_stb_energy.3               =        71040   # Precharge standby energy rank.3
pre_stb_energy.4               =        71040   # Precharge standby energy rank.4
pre_stb_energy.5               =        71040   # Precharge standby energy rank.5
pre_stb_energy.6               =        71040   # Precharge standby energy rank.6
pre_stb_energy.7               =        71040   # Precharge standby energy rank.7
act_stb_energy.0               =        81216   # Active standby energy rank.0
act_stb_energy.1               =            0   # Active standby energy rank.1
act_stb_energy.2               =            0   # Active standby energy rank.2
act_stb_energy.3               =            0   # Active standby energy rank.3
act_stb_energy.4               =            0   # Active standby energy rank.4
act_stb_energy.5               =            0   # Active standby energy rank.5
act_stb_energy.6               =            0   # Active standby energy rank.6
act_stb_energy.7               =            0   # Active standby energy rank.7
average_read_latency           =            0   # Average read request latency (cycles)
average_interarrival           =      1.97959   # Average request interarrival latency (cycles)
total_energy                   =       654298   # Total energy (pJ)
average_power                  =      6542.98   # Average power (mW)
average_bandwidth              =      49.7778   # Average bandwidth
