// Seed: 660268828
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    inout logic id_3,
    input logic id_4
);
  type_7(
      .id_0((1) !== 1'd0)
  );
endmodule
module module_1 (
    input id_0,
    inout id_1
);
  always for (id_3 = id_3; 1; id_3 = id_1);
  assign id_1 = 1;
  logic id_5;
  initial if (id_0) id_3 <= 1;
  logic id_6;
  logic id_7;
  integer id_8 = id_1, id_9;
  type_17 id_10 (
      1'b0 + id_6,
      $,
      1,
      id_3,
      id_4
  );
  logic id_11;
  logic id_12;
  logic id_13;
endmodule
module module_2 (
    output reg id_0
);
  always begin
    id_3 <= id_4;
    id_0 <= 1;
  end
  type_11(
      ~|id_2
  );
  assign id_3 = 1;
  reg id_5, id_6;
  logic id_7;
  assign id_5 = id_4;
  logic id_8;
  assign id_7 = 1;
  logic id_9;
endmodule
