# Cores TG Meeting, November 8, 2021

## Attendees
* Jérôme Quevremont (Thales)
* Arjan Bink (Silicon Labs)
* Steve Richmond (Silicon Labs)
* Oystein Knauserud (Silicon Labs)
* Pascal Gouedo (Dolphin)
* Davide Schiavone (OpenHW)
* Florian Zaruba (OpenHW)
* Duncan Bees (OpenHW)
* Simon Davidmann (Imperas)

## CV32E40P 'v2'

Pascal gave an update on the CV32E40P status. A plan has been defined. Target is to start in January 2022 and to finish in June/September 2022.

## CV32E40X / CV32E40S

Oystein gave an update on the CV32E40X / CV32E40S status. Extension interface work has started. Formal verification is still considered a bottleneck.

## CVA6 update

Jérôme Quevremont gave an update on the CVA6. 

## RISC-V profiles

Jérôme Quevremont presented RIC-V profiles and how OpenHW cores relate to it.
