#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1273c80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1237320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x123e8a0 .functor NOT 1, L_0x12a5f20, C4<0>, C4<0>, C4<0>;
L_0x12a5d00 .functor XOR 2, L_0x12a5ba0, L_0x12a5c60, C4<00>, C4<00>;
L_0x12a5e10 .functor XOR 2, L_0x12a5d00, L_0x12a5d70, C4<00>, C4<00>;
v0x129e970_0 .net *"_ivl_10", 1 0, L_0x12a5d70;  1 drivers
v0x129ea70_0 .net *"_ivl_12", 1 0, L_0x12a5e10;  1 drivers
v0x129eb50_0 .net *"_ivl_2", 1 0, L_0x12a1c90;  1 drivers
v0x129ec10_0 .net *"_ivl_4", 1 0, L_0x12a5ba0;  1 drivers
v0x129ecf0_0 .net *"_ivl_6", 1 0, L_0x12a5c60;  1 drivers
v0x129ee20_0 .net *"_ivl_8", 1 0, L_0x12a5d00;  1 drivers
v0x129ef00_0 .net "a", 0 0, v0x129a280_0;  1 drivers
v0x129efa0_0 .net "b", 0 0, v0x129a320_0;  1 drivers
v0x129f040_0 .net "c", 0 0, v0x129a3c0_0;  1 drivers
v0x129f0e0_0 .var "clk", 0 0;
v0x129f180_0 .net "d", 0 0, v0x129a500_0;  1 drivers
v0x129f220_0 .net "out_pos_dut", 0 0, L_0x12a5a40;  1 drivers
v0x129f2c0_0 .net "out_pos_ref", 0 0, L_0x12a07f0;  1 drivers
v0x129f360_0 .net "out_sop_dut", 0 0, L_0x12a3240;  1 drivers
v0x129f400_0 .net "out_sop_ref", 0 0, L_0x1275190;  1 drivers
v0x129f4a0_0 .var/2u "stats1", 223 0;
v0x129f540_0 .var/2u "strobe", 0 0;
v0x129f5e0_0 .net "tb_match", 0 0, L_0x12a5f20;  1 drivers
v0x129f6b0_0 .net "tb_mismatch", 0 0, L_0x123e8a0;  1 drivers
v0x129f750_0 .net "wavedrom_enable", 0 0, v0x129a7d0_0;  1 drivers
v0x129f820_0 .net "wavedrom_title", 511 0, v0x129a870_0;  1 drivers
L_0x12a1c90 .concat [ 1 1 0 0], L_0x12a07f0, L_0x1275190;
L_0x12a5ba0 .concat [ 1 1 0 0], L_0x12a07f0, L_0x1275190;
L_0x12a5c60 .concat [ 1 1 0 0], L_0x12a5a40, L_0x12a3240;
L_0x12a5d70 .concat [ 1 1 0 0], L_0x12a07f0, L_0x1275190;
L_0x12a5f20 .cmp/eeq 2, L_0x12a1c90, L_0x12a5e10;
S_0x123b5d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1237320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x123ec80 .functor AND 1, v0x129a3c0_0, v0x129a500_0, C4<1>, C4<1>;
L_0x123f060 .functor NOT 1, v0x129a280_0, C4<0>, C4<0>, C4<0>;
L_0x123f440 .functor NOT 1, v0x129a320_0, C4<0>, C4<0>, C4<0>;
L_0x123f6c0 .functor AND 1, L_0x123f060, L_0x123f440, C4<1>, C4<1>;
L_0x1257f00 .functor AND 1, L_0x123f6c0, v0x129a3c0_0, C4<1>, C4<1>;
L_0x1275190 .functor OR 1, L_0x123ec80, L_0x1257f00, C4<0>, C4<0>;
L_0x129fc70 .functor NOT 1, v0x129a320_0, C4<0>, C4<0>, C4<0>;
L_0x129fce0 .functor OR 1, L_0x129fc70, v0x129a500_0, C4<0>, C4<0>;
L_0x129fdf0 .functor AND 1, v0x129a3c0_0, L_0x129fce0, C4<1>, C4<1>;
L_0x129feb0 .functor NOT 1, v0x129a280_0, C4<0>, C4<0>, C4<0>;
L_0x129ff80 .functor OR 1, L_0x129feb0, v0x129a320_0, C4<0>, C4<0>;
L_0x129fff0 .functor AND 1, L_0x129fdf0, L_0x129ff80, C4<1>, C4<1>;
L_0x12a0170 .functor NOT 1, v0x129a320_0, C4<0>, C4<0>, C4<0>;
L_0x12a01e0 .functor OR 1, L_0x12a0170, v0x129a500_0, C4<0>, C4<0>;
L_0x12a0100 .functor AND 1, v0x129a3c0_0, L_0x12a01e0, C4<1>, C4<1>;
L_0x12a0370 .functor NOT 1, v0x129a280_0, C4<0>, C4<0>, C4<0>;
L_0x12a0470 .functor OR 1, L_0x12a0370, v0x129a500_0, C4<0>, C4<0>;
L_0x12a0530 .functor AND 1, L_0x12a0100, L_0x12a0470, C4<1>, C4<1>;
L_0x12a06e0 .functor XNOR 1, L_0x129fff0, L_0x12a0530, C4<0>, C4<0>;
v0x123e1d0_0 .net *"_ivl_0", 0 0, L_0x123ec80;  1 drivers
v0x123e5d0_0 .net *"_ivl_12", 0 0, L_0x129fc70;  1 drivers
v0x123e9b0_0 .net *"_ivl_14", 0 0, L_0x129fce0;  1 drivers
v0x123ed90_0 .net *"_ivl_16", 0 0, L_0x129fdf0;  1 drivers
v0x123f170_0 .net *"_ivl_18", 0 0, L_0x129feb0;  1 drivers
v0x123f550_0 .net *"_ivl_2", 0 0, L_0x123f060;  1 drivers
v0x123f7d0_0 .net *"_ivl_20", 0 0, L_0x129ff80;  1 drivers
v0x12987f0_0 .net *"_ivl_24", 0 0, L_0x12a0170;  1 drivers
v0x12988d0_0 .net *"_ivl_26", 0 0, L_0x12a01e0;  1 drivers
v0x12989b0_0 .net *"_ivl_28", 0 0, L_0x12a0100;  1 drivers
v0x1298a90_0 .net *"_ivl_30", 0 0, L_0x12a0370;  1 drivers
v0x1298b70_0 .net *"_ivl_32", 0 0, L_0x12a0470;  1 drivers
v0x1298c50_0 .net *"_ivl_36", 0 0, L_0x12a06e0;  1 drivers
L_0x7f27f244c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1298d10_0 .net *"_ivl_38", 0 0, L_0x7f27f244c018;  1 drivers
v0x1298df0_0 .net *"_ivl_4", 0 0, L_0x123f440;  1 drivers
v0x1298ed0_0 .net *"_ivl_6", 0 0, L_0x123f6c0;  1 drivers
v0x1298fb0_0 .net *"_ivl_8", 0 0, L_0x1257f00;  1 drivers
v0x1299090_0 .net "a", 0 0, v0x129a280_0;  alias, 1 drivers
v0x1299150_0 .net "b", 0 0, v0x129a320_0;  alias, 1 drivers
v0x1299210_0 .net "c", 0 0, v0x129a3c0_0;  alias, 1 drivers
v0x12992d0_0 .net "d", 0 0, v0x129a500_0;  alias, 1 drivers
v0x1299390_0 .net "out_pos", 0 0, L_0x12a07f0;  alias, 1 drivers
v0x1299450_0 .net "out_sop", 0 0, L_0x1275190;  alias, 1 drivers
v0x1299510_0 .net "pos0", 0 0, L_0x129fff0;  1 drivers
v0x12995d0_0 .net "pos1", 0 0, L_0x12a0530;  1 drivers
L_0x12a07f0 .functor MUXZ 1, L_0x7f27f244c018, L_0x129fff0, L_0x12a06e0, C4<>;
S_0x1299750 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1237320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x129a280_0 .var "a", 0 0;
v0x129a320_0 .var "b", 0 0;
v0x129a3c0_0 .var "c", 0 0;
v0x129a460_0 .net "clk", 0 0, v0x129f0e0_0;  1 drivers
v0x129a500_0 .var "d", 0 0;
v0x129a5f0_0 .var/2u "fail", 0 0;
v0x129a690_0 .var/2u "fail1", 0 0;
v0x129a730_0 .net "tb_match", 0 0, L_0x12a5f20;  alias, 1 drivers
v0x129a7d0_0 .var "wavedrom_enable", 0 0;
v0x129a870_0 .var "wavedrom_title", 511 0;
E_0x124b980/0 .event negedge, v0x129a460_0;
E_0x124b980/1 .event posedge, v0x129a460_0;
E_0x124b980 .event/or E_0x124b980/0, E_0x124b980/1;
S_0x1299a80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1299750;
 .timescale -12 -12;
v0x1299cc0_0 .var/2s "i", 31 0;
E_0x124b820 .event posedge, v0x129a460_0;
S_0x1299dc0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1299750;
 .timescale -12 -12;
v0x1299fc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x129a0a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1299750;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x129aa50 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1237320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12a09a0 .functor NOT 1, v0x129a320_0, C4<0>, C4<0>, C4<0>;
L_0x12a0b40 .functor AND 1, v0x129a280_0, L_0x12a09a0, C4<1>, C4<1>;
L_0x12a0c20 .functor NOT 1, v0x129a3c0_0, C4<0>, C4<0>, C4<0>;
L_0x12a0da0 .functor AND 1, L_0x12a0b40, L_0x12a0c20, C4<1>, C4<1>;
L_0x12a0ee0 .functor NOT 1, v0x129a500_0, C4<0>, C4<0>, C4<0>;
L_0x12a1060 .functor AND 1, L_0x12a0da0, L_0x12a0ee0, C4<1>, C4<1>;
L_0x12a11b0 .functor NOT 1, v0x129a280_0, C4<0>, C4<0>, C4<0>;
L_0x12a1330 .functor AND 1, L_0x12a11b0, v0x129a320_0, C4<1>, C4<1>;
L_0x12a1440 .functor NOT 1, v0x129a3c0_0, C4<0>, C4<0>, C4<0>;
L_0x12a14b0 .functor AND 1, L_0x12a1330, L_0x12a1440, C4<1>, C4<1>;
L_0x12a1620 .functor NOT 1, v0x129a500_0, C4<0>, C4<0>, C4<0>;
L_0x12a1690 .functor AND 1, L_0x12a14b0, L_0x12a1620, C4<1>, C4<1>;
L_0x12a17c0 .functor OR 1, L_0x12a1060, L_0x12a1690, C4<0>, C4<0>;
L_0x12a18d0 .functor NOT 1, v0x129a280_0, C4<0>, C4<0>, C4<0>;
L_0x12a1750 .functor NOT 1, v0x129a320_0, C4<0>, C4<0>, C4<0>;
L_0x12a19c0 .functor AND 1, L_0x12a18d0, L_0x12a1750, C4<1>, C4<1>;
L_0x12a1b60 .functor AND 1, L_0x12a19c0, v0x129a3c0_0, C4<1>, C4<1>;
L_0x12a1c20 .functor NOT 1, v0x129a500_0, C4<0>, C4<0>, C4<0>;
L_0x12a1d30 .functor AND 1, L_0x12a1b60, L_0x12a1c20, C4<1>, C4<1>;
L_0x12a1e40 .functor OR 1, L_0x12a17c0, L_0x12a1d30, C4<0>, C4<0>;
L_0x12a2000 .functor NOT 1, v0x129a280_0, C4<0>, C4<0>, C4<0>;
L_0x12a2070 .functor NOT 1, v0x129a320_0, C4<0>, C4<0>, C4<0>;
L_0x12a21a0 .functor AND 1, L_0x12a2000, L_0x12a2070, C4<1>, C4<1>;
L_0x12a22b0 .functor NOT 1, v0x129a3c0_0, C4<0>, C4<0>, C4<0>;
L_0x12a23f0 .functor AND 1, L_0x12a21a0, L_0x12a22b0, C4<1>, C4<1>;
L_0x12a2500 .functor AND 1, L_0x12a23f0, v0x129a500_0, C4<1>, C4<1>;
L_0x12a26a0 .functor OR 1, L_0x12a1e40, L_0x12a2500, C4<0>, C4<0>;
L_0x12a27b0 .functor NOT 1, v0x129a280_0, C4<0>, C4<0>, C4<0>;
L_0x12a2910 .functor NOT 1, v0x129a320_0, C4<0>, C4<0>, C4<0>;
L_0x12a2980 .functor AND 1, L_0x12a27b0, L_0x12a2910, C4<1>, C4<1>;
L_0x12a2b90 .functor NOT 1, v0x129a3c0_0, C4<0>, C4<0>, C4<0>;
L_0x12a2c00 .functor AND 1, L_0x12a2980, L_0x12a2b90, C4<1>, C4<1>;
L_0x12a2e20 .functor NOT 1, v0x129a500_0, C4<0>, C4<0>, C4<0>;
L_0x12a2e90 .functor AND 1, L_0x12a2c00, L_0x12a2e20, C4<1>, C4<1>;
L_0x12a30c0 .functor OR 1, L_0x12a26a0, L_0x12a2e90, C4<0>, C4<0>;
L_0x12a31d0 .functor AND 1, v0x129a280_0, v0x129a320_0, C4<1>, C4<1>;
L_0x12a3370 .functor AND 1, L_0x12a31d0, v0x129a3c0_0, C4<1>, C4<1>;
L_0x12a3430 .functor AND 1, L_0x12a3370, v0x129a500_0, C4<1>, C4<1>;
L_0x12a3240 .functor OR 1, L_0x12a30c0, L_0x12a3430, C4<0>, C4<0>;
L_0x12a3680 .functor NOT 1, v0x129a280_0, C4<0>, C4<0>, C4<0>;
L_0x12a3840 .functor NOT 1, v0x129a320_0, C4<0>, C4<0>, C4<0>;
L_0x12a38b0 .functor OR 1, L_0x12a3680, L_0x12a3840, C4<0>, C4<0>;
L_0x12a3b20 .functor NOT 1, v0x129a320_0, C4<0>, C4<0>, C4<0>;
L_0x12a3b90 .functor NOT 1, v0x129a3c0_0, C4<0>, C4<0>, C4<0>;
L_0x12a3d70 .functor OR 1, L_0x12a3b20, L_0x12a3b90, C4<0>, C4<0>;
L_0x12a3e80 .functor NOT 1, v0x129a3c0_0, C4<0>, C4<0>, C4<0>;
L_0x12a4070 .functor NOT 1, v0x129a500_0, C4<0>, C4<0>, C4<0>;
L_0x12a40e0 .functor OR 1, L_0x12a3e80, L_0x12a4070, C4<0>, C4<0>;
L_0x12a4380 .functor AND 1, L_0x12a38b0, L_0x12a3d70, C4<1>, C4<1>;
L_0x12a4490 .functor NOT 1, v0x129a500_0, C4<0>, C4<0>, C4<0>;
L_0x12a46a0 .functor AND 1, L_0x12a4380, L_0x12a4490, C4<1>, C4<1>;
L_0x12a47b0 .functor AND 1, v0x129a280_0, v0x129a320_0, C4<1>, C4<1>;
L_0x12a4be0 .functor AND 1, L_0x12a47b0, v0x129a3c0_0, C4<1>, C4<1>;
L_0x12a4eb0 .functor NOT 1, v0x129a500_0, C4<0>, C4<0>, C4<0>;
L_0x12a52f0 .functor AND 1, L_0x12a4be0, L_0x12a4eb0, C4<1>, C4<1>;
L_0x12a5400 .functor OR 1, L_0x12a46a0, L_0x12a52f0, C4<0>, C4<0>;
L_0x12a56e0 .functor AND 1, L_0x12a38b0, L_0x12a3d70, C4<1>, C4<1>;
L_0x12a5750 .functor AND 1, L_0x12a56e0, L_0x12a40e0, C4<1>, C4<1>;
L_0x12a5a40 .functor OR 1, L_0x12a5400, L_0x12a5750, C4<0>, C4<0>;
v0x129ac10_0 .net *"_ivl_0", 0 0, L_0x12a09a0;  1 drivers
v0x129acf0_0 .net *"_ivl_10", 0 0, L_0x12a1060;  1 drivers
v0x129add0_0 .net *"_ivl_100", 0 0, L_0x12a46a0;  1 drivers
v0x129aec0_0 .net *"_ivl_102", 0 0, L_0x12a47b0;  1 drivers
v0x129afa0_0 .net *"_ivl_104", 0 0, L_0x12a4be0;  1 drivers
v0x129b0d0_0 .net *"_ivl_106", 0 0, L_0x12a4eb0;  1 drivers
v0x129b1b0_0 .net *"_ivl_108", 0 0, L_0x12a52f0;  1 drivers
v0x129b290_0 .net *"_ivl_110", 0 0, L_0x12a5400;  1 drivers
v0x129b370_0 .net *"_ivl_112", 0 0, L_0x12a56e0;  1 drivers
v0x129b4e0_0 .net *"_ivl_114", 0 0, L_0x12a5750;  1 drivers
v0x129b5c0_0 .net *"_ivl_12", 0 0, L_0x12a11b0;  1 drivers
v0x129b6a0_0 .net *"_ivl_14", 0 0, L_0x12a1330;  1 drivers
v0x129b780_0 .net *"_ivl_16", 0 0, L_0x12a1440;  1 drivers
v0x129b860_0 .net *"_ivl_18", 0 0, L_0x12a14b0;  1 drivers
v0x129b940_0 .net *"_ivl_2", 0 0, L_0x12a0b40;  1 drivers
v0x129ba20_0 .net *"_ivl_20", 0 0, L_0x12a1620;  1 drivers
v0x129bb00_0 .net *"_ivl_22", 0 0, L_0x12a1690;  1 drivers
v0x129bcf0_0 .net *"_ivl_24", 0 0, L_0x12a17c0;  1 drivers
v0x129bdd0_0 .net *"_ivl_26", 0 0, L_0x12a18d0;  1 drivers
v0x129beb0_0 .net *"_ivl_28", 0 0, L_0x12a1750;  1 drivers
v0x129bf90_0 .net *"_ivl_30", 0 0, L_0x12a19c0;  1 drivers
v0x129c070_0 .net *"_ivl_32", 0 0, L_0x12a1b60;  1 drivers
v0x129c150_0 .net *"_ivl_34", 0 0, L_0x12a1c20;  1 drivers
v0x129c230_0 .net *"_ivl_36", 0 0, L_0x12a1d30;  1 drivers
v0x129c310_0 .net *"_ivl_38", 0 0, L_0x12a1e40;  1 drivers
v0x129c3f0_0 .net *"_ivl_4", 0 0, L_0x12a0c20;  1 drivers
v0x129c4d0_0 .net *"_ivl_40", 0 0, L_0x12a2000;  1 drivers
v0x129c5b0_0 .net *"_ivl_42", 0 0, L_0x12a2070;  1 drivers
v0x129c690_0 .net *"_ivl_44", 0 0, L_0x12a21a0;  1 drivers
v0x129c770_0 .net *"_ivl_46", 0 0, L_0x12a22b0;  1 drivers
v0x129c850_0 .net *"_ivl_48", 0 0, L_0x12a23f0;  1 drivers
v0x129c930_0 .net *"_ivl_50", 0 0, L_0x12a2500;  1 drivers
v0x129ca10_0 .net *"_ivl_52", 0 0, L_0x12a26a0;  1 drivers
v0x129cd00_0 .net *"_ivl_54", 0 0, L_0x12a27b0;  1 drivers
v0x129cde0_0 .net *"_ivl_56", 0 0, L_0x12a2910;  1 drivers
v0x129cec0_0 .net *"_ivl_58", 0 0, L_0x12a2980;  1 drivers
v0x129cfa0_0 .net *"_ivl_6", 0 0, L_0x12a0da0;  1 drivers
v0x129d080_0 .net *"_ivl_60", 0 0, L_0x12a2b90;  1 drivers
v0x129d160_0 .net *"_ivl_62", 0 0, L_0x12a2c00;  1 drivers
v0x129d240_0 .net *"_ivl_64", 0 0, L_0x12a2e20;  1 drivers
v0x129d320_0 .net *"_ivl_66", 0 0, L_0x12a2e90;  1 drivers
v0x129d400_0 .net *"_ivl_68", 0 0, L_0x12a30c0;  1 drivers
v0x129d4e0_0 .net *"_ivl_70", 0 0, L_0x12a31d0;  1 drivers
v0x129d5c0_0 .net *"_ivl_72", 0 0, L_0x12a3370;  1 drivers
v0x129d6a0_0 .net *"_ivl_74", 0 0, L_0x12a3430;  1 drivers
v0x129d780_0 .net *"_ivl_78", 0 0, L_0x12a3680;  1 drivers
v0x129d860_0 .net *"_ivl_8", 0 0, L_0x12a0ee0;  1 drivers
v0x129d940_0 .net *"_ivl_80", 0 0, L_0x12a3840;  1 drivers
v0x129da20_0 .net *"_ivl_84", 0 0, L_0x12a3b20;  1 drivers
v0x129db00_0 .net *"_ivl_86", 0 0, L_0x12a3b90;  1 drivers
v0x129dbe0_0 .net *"_ivl_90", 0 0, L_0x12a3e80;  1 drivers
v0x129dcc0_0 .net *"_ivl_92", 0 0, L_0x12a4070;  1 drivers
v0x129dda0_0 .net *"_ivl_96", 0 0, L_0x12a4380;  1 drivers
v0x129de80_0 .net *"_ivl_98", 0 0, L_0x12a4490;  1 drivers
v0x129df60_0 .net "a", 0 0, v0x129a280_0;  alias, 1 drivers
v0x129e000_0 .net "b", 0 0, v0x129a320_0;  alias, 1 drivers
v0x129e0f0_0 .net "c", 0 0, v0x129a3c0_0;  alias, 1 drivers
v0x129e1e0_0 .net "d", 0 0, v0x129a500_0;  alias, 1 drivers
v0x129e2d0_0 .net "out_pos", 0 0, L_0x12a5a40;  alias, 1 drivers
v0x129e390_0 .net "out_sop", 0 0, L_0x12a3240;  alias, 1 drivers
v0x129e450_0 .net "term1", 0 0, L_0x12a38b0;  1 drivers
v0x129e510_0 .net "term2", 0 0, L_0x12a3d70;  1 drivers
v0x129e5d0_0 .net "term3", 0 0, L_0x12a40e0;  1 drivers
S_0x129e750 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1237320;
 .timescale -12 -12;
E_0x12339f0 .event anyedge, v0x129f540_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x129f540_0;
    %nor/r;
    %assign/vec4 v0x129f540_0, 0;
    %wait E_0x12339f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1299750;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129a5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129a690_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1299750;
T_4 ;
    %wait E_0x124b980;
    %load/vec4 v0x129a730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x129a5f0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1299750;
T_5 ;
    %wait E_0x124b820;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129a500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a320_0, 0;
    %assign/vec4 v0x129a280_0, 0;
    %wait E_0x124b820;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129a500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a320_0, 0;
    %assign/vec4 v0x129a280_0, 0;
    %wait E_0x124b820;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129a500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a320_0, 0;
    %assign/vec4 v0x129a280_0, 0;
    %wait E_0x124b820;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129a500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a320_0, 0;
    %assign/vec4 v0x129a280_0, 0;
    %wait E_0x124b820;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129a500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a320_0, 0;
    %assign/vec4 v0x129a280_0, 0;
    %wait E_0x124b820;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129a500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a320_0, 0;
    %assign/vec4 v0x129a280_0, 0;
    %wait E_0x124b820;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129a500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a320_0, 0;
    %assign/vec4 v0x129a280_0, 0;
    %wait E_0x124b820;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129a500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a320_0, 0;
    %assign/vec4 v0x129a280_0, 0;
    %wait E_0x124b820;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129a500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a320_0, 0;
    %assign/vec4 v0x129a280_0, 0;
    %wait E_0x124b820;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129a500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a320_0, 0;
    %assign/vec4 v0x129a280_0, 0;
    %wait E_0x124b820;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129a500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a320_0, 0;
    %assign/vec4 v0x129a280_0, 0;
    %wait E_0x124b820;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x129a500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a320_0, 0;
    %assign/vec4 v0x129a280_0, 0;
    %wait E_0x124b820;
    %load/vec4 v0x129a5f0_0;
    %store/vec4 v0x129a690_0, 0, 1;
    %fork t_1, S_0x1299a80;
    %jmp t_0;
    .scope S_0x1299a80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1299cc0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1299cc0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x124b820;
    %load/vec4 v0x1299cc0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x129a500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a320_0, 0;
    %assign/vec4 v0x129a280_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1299cc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1299cc0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1299750;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x124b980;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x129a500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a3c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x129a320_0, 0;
    %assign/vec4 v0x129a280_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x129a5f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x129a690_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1237320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129f0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x129f540_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1237320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x129f0e0_0;
    %inv;
    %store/vec4 v0x129f0e0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1237320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x129a460_0, v0x129f6b0_0, v0x129ef00_0, v0x129efa0_0, v0x129f040_0, v0x129f180_0, v0x129f400_0, v0x129f360_0, v0x129f2c0_0, v0x129f220_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1237320;
T_9 ;
    %load/vec4 v0x129f4a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x129f4a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x129f4a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x129f4a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x129f4a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x129f4a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x129f4a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x129f4a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x129f4a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x129f4a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1237320;
T_10 ;
    %wait E_0x124b980;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x129f4a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129f4a0_0, 4, 32;
    %load/vec4 v0x129f5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x129f4a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129f4a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x129f4a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129f4a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x129f400_0;
    %load/vec4 v0x129f400_0;
    %load/vec4 v0x129f360_0;
    %xor;
    %load/vec4 v0x129f400_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x129f4a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129f4a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x129f4a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129f4a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x129f2c0_0;
    %load/vec4 v0x129f2c0_0;
    %load/vec4 v0x129f220_0;
    %xor;
    %load/vec4 v0x129f2c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x129f4a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129f4a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x129f4a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x129f4a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response45/top_module.sv";
