0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/adder.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/alu.v,,adder,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/alu.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/aludec.v,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/defines.vh,alu,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/aludec.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/vivado/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/defines.vh,aludec,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/controller.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/cp0.v,,controller,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/cp0.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/datapath.v,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/defines.vh,cp0,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/datapath.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/divdec.v,,datapath,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/defines.vh,1672923248,verilog,,,,,,,,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/divdec.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/divider.v,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/defines.vh,divdec,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/divider.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/eqcmp.v,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/defines.vh,divider,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/eqcmp.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/exceptiondec.v,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/defines.vh,eqcmp,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/exceptiondec.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/flopenrc.v,,exceptiondec,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/flopenrc.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/floprc.v,,flopenrc,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/floprc.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/hazard.v,,floprc,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/hazard.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/hiloreg.v,,hazard,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/hiloreg.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/instdec.v,,hiloreg,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/instdec.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/maindec.v,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/defines.vh,instdec,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/maindec.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/memsel.v,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/defines.vh,maindec,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/memsel.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/mmu.v,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/defines.vh,memsel,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/mmu.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/mux2.v,,mmu,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/mux2.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/mux3.v,,mux2,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/mux3.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/mux4.v,,mux3,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/mux4.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/mycpu_top.v,,mux4,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/mycpu_top.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/pc.v,,mycpu_top,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/pc.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/regfile.v,,pc,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/regfile.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/signext.v,,regfile,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/signext.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/sl2.v,,signext,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/sl2.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/vivado/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v,,sl2,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/zeroext.v,1672923248,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/vivado/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v,,zeroext,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/vivado/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,1671693158,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/vivado/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v,,bridge_1x2,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/vivado/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v,1671693158,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/controller.v,,confreg,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/vivado/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v,1671693158,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/zeroext.v,,soc_lite_top,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/vivado/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v,1672903790,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/vivado/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v,,clk_pll,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/vivado/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1672903790,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/vivado/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/vivado/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v,1672903792,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/vivado/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/vivado/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1672903800,verilog,,C:/Users/moona/Desktop/CO-lab-material-CQU/mycpu/adder.v,,inst_ram,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/vivado/func_test_v0.01/soc_sram_func/run_vivado/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/moona/Desktop/CO-lab-material-CQU/vivado/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v,1672662813,verilog,,,,tb_top,,,../../../../../../../../../mycpu;../../../../../../rtl/xilinx_ip/clk_pll,,,,,
