

================================================================
== Vitis HLS Report for 'BuffOfst'
================================================================
* Date:           Wed Dec 20 22:12:20 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        bfs_scatter_v1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.849 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- L4                  |        ?|        ?|         ?|          -|          -|  0 ~ 4096|        no|
        | + SEND_REQ_TUPLE_L4  |        0|       16|         2|          1|          1|    0 ~ 16|       yes|
        | + VITIS_LOOP_57_1    |        ?|        ?|         2|          2|          1|         ?|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 2, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 6 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%size_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %size"   --->   Operation 9 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = trunc i20 %size_read"   --->   Operation 10 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %ofst_buff, i64 666, i64 24, i64 1"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rd_req_V, void @empty_16, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %rd_port_V_last_V, void @empty_19, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rd_port_V_strb_V, void @empty_19, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %rd_port_V_keep_V, void @empty_19, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rd_port_V_data_V, void @empty_19, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "%icmp_ln34 = icmp_eq  i4 %empty, i4 0" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:34]   --->   Operation 17 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i20.i32.i32, i20 %size_read, i32 4, i32 19" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:34]   --->   Operation 18 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.78ns)   --->   "%add_ln34 = add i16 %trunc_ln, i16 1" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:34]   --->   Operation 19 'add' 'add_ln34' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.24ns)   --->   "%n_chunk = select i1 %icmp_ln34, i16 %trunc_ln, i16 %add_ln34" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:34]   --->   Operation 20 'select' 'n_chunk' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i16 %n_chunk" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:34]   --->   Operation 21 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "%icmp_ln35 = icmp_eq  i4 %trunc_ln34, i4 0" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:35]   --->   Operation 22 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln35_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %n_chunk, i32 4, i32 15" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:35]   --->   Operation 23 'partselect' 'trunc_ln35_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i12 %trunc_ln35_1" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:35]   --->   Operation 24 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.74ns)   --->   "%add_ln35 = add i13 %zext_ln35, i13 1" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:35]   --->   Operation 25 'add' 'add_ln35' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.32ns)   --->   "%n_iter = select i1 %icmp_ln35, i13 %zext_ln35, i13 %add_ln35" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:35]   --->   Operation 26 'select' 'n_iter' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.75ns)   --->   "%sub = add i13 %n_iter, i13 8191" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:35]   --->   Operation 27 'add' 'sub' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sub_cast = sext i13 %sub" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:35]   --->   Operation 28 'sext' 'sub_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%tmp_arlen_V = add i4 %empty, i4 15"   --->   Operation 29 'add' 'tmp_arlen_V' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i4 %trunc_ln34" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:44]   --->   Operation 30 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.27ns)   --->   "%select_ln44 = select i1 %icmp_ln35, i5 16, i5 %zext_ln44" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:44]   --->   Operation 31 'select' 'select_ln44' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln42 = br void" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:42]   --->   Operation 32 'br' 'br_ln42' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.62>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i = phi i13 0, void %.lr.ph74, i13 %i_2, void"   --->   Operation 33 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ofst_buff_ptr = phi i32 0, void %.lr.ph74, i32 %ofst_buff_ptr_2, void"   --->   Operation 34 'phi' 'ofst_buff_ptr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.75ns)   --->   "%i_2 = add i13 %i, i13 1" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:42]   --->   Operation 35 'add' 'i_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.64ns)   --->   "%icmp_ln42 = icmp_eq  i13 %i, i13 %n_iter" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:42]   --->   Operation 36 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_157 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 4096, i64 0"   --->   Operation 37 'speclooptripcount' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %.split6, void %._crit_edge75.loopexit" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:42]   --->   Operation 38 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i13 %i" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:42]   --->   Operation 39 'zext' 'zext_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:38]   --->   Operation 40 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.64ns)   --->   "%icmp_ln44 = icmp_eq  i14 %zext_ln42, i14 %sub_cast" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:44]   --->   Operation 41 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.27ns)   --->   "%tail = select i1 %icmp_ln44, i5 %select_ln44, i5 16" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:44]   --->   Operation 42 'select' 'tail' <Predicate = (!icmp_ln42)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.70ns)   --->   "%sub36 = add i5 %tail, i5 31" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:44]   --->   Operation 43 'add' 'sub36' <Predicate = (!icmp_ln42)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i5 %sub36" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:52]   --->   Operation 44 'sext' 'sext_ln52' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i13 %i" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:52]   --->   Operation 45 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i12.i4, i12 %trunc_ln52, i4 0" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:52]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln46 = br void" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:46]   --->   Operation 47 'br' 'br_ln46' <Predicate = (!icmp_ln42)> <Delay = 0.38>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:68]   --->   Operation 48 'ret' 'ret_ln68' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%j = phi i5 0, void %.split6, i5 %j_3, void %.split"   --->   Operation 49 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.70ns)   --->   "%j_3 = add i5 %j, i5 1" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:46]   --->   Operation 50 'add' 'j_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.63ns)   --->   "%icmp_ln46 = icmp_eq  i5 %j, i5 %tail" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:46]   --->   Operation 52 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_158 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 0"   --->   Operation 53 'speclooptripcount' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %.split, void %._crit_edge.loopexit" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:46]   --->   Operation 54 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.31>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i5 %j" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:46]   --->   Operation 55 'zext' 'zext_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:46]   --->   Operation 56 'specloopname' 'specloopname_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.63ns)   --->   "%icmp_ln47 = icmp_eq  i6 %zext_ln46, i6 %sext_ln52" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:47]   --->   Operation 57 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node tmp_arlen_V_2)   --->   "%and_ln47 = and i1 %icmp_ln44, i1 %icmp_ln47" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:47]   --->   Operation 58 'and' 'and_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.35ns) (out node of the LUT)   --->   "%tmp_arlen_V_2 = select i1 %and_ln47, i4 %tmp_arlen_V, i4 15" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:47]   --->   Operation 59 'select' 'tmp_arlen_V_2' <Predicate = (!icmp_ln46)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln301 = zext i5 %j"   --->   Operation 60 'zext' 'zext_ln301' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.78ns)   --->   "%add_ln301 = add i16 %shl_ln, i16 %zext_ln301"   --->   Operation 61 'add' 'add_ln301' <Predicate = (!icmp_ln46)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%v2_V = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %add_ln301, i8 0"   --->   Operation 62 'bitconcatenate' 'v2_V' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln308 = zext i24 %v2_V"   --->   Operation 63 'zext' 'zext_ln308' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %tmp_arlen_V_2, i28 %zext_ln308"   --->   Operation 64 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.32ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %rd_req_V, i32 %p_Result_s" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 65 'write' 'write_ln174' <Predicate = (!icmp_ln46)> <Delay = 1.32> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 66 'br' 'br_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.38>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln55 = write void @_ssdm_op_Write.ap_auto.volatile.i1P0A, i1 %rd_start, i1 1" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:55]   --->   Operation 67 'write' 'write_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln57 = br void %load-store-loop" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:57]   --->   Operation 68 'br' 'br_ln57' <Predicate = true> <Delay = 0.38>

State 6 <SV = 4> <Delay = 2.03>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%ofst_buff_ptr_1 = phi i32 %ofst_buff_ptr, void %._crit_edge.loopexit, i32 %ofst_buff_ptr_2, void %load-store-loop"   --->   Operation 69 'phi' 'ofst_buff_ptr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%empty_159 = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %rd_port_V_data_V, i16 %rd_port_V_keep_V, i16 %rd_port_V_strb_V, i1 %rd_port_V_last_V"   --->   Operation 70 'read' 'empty_159' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%rd_pkt_data_V = extractvalue i161 %empty_159"   --->   Operation 71 'extractvalue' 'rd_pkt_data_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%rd_pkt_last_V = extractvalue i161 %empty_159"   --->   Operation 72 'extractvalue' 'rd_pkt_last_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %ofst_buff_ptr_1" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:61]   --->   Operation 73 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %trunc_ln61, i1 0" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:61]   --->   Operation 74 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i19 %shl_ln3" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:61]   --->   Operation 75 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_160 = trunc i128 %rd_pkt_data_V"   --->   Operation 76 'trunc' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%ofst_buff_addr = getelementptr i64 %ofst_buff, i64 0, i64 %zext_ln61" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:61]   --->   Operation 77 'getelementptr' 'ofst_buff_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.03ns)   --->   "%store_ln293 = store i64 %empty_160, i19 %ofst_buff_addr"   --->   Operation 78 'store' 'store_ln293' <Predicate = true> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 393216> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%p_cast = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %rd_pkt_data_V, i32 64, i32 127"   --->   Operation 79 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 2.03>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 80 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:38]   --->   Operation 81 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%p_sum1 = or i19 %shl_ln3, i19 1" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:61]   --->   Operation 82 'or' 'p_sum1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%p_sum1_cast = zext i19 %p_sum1" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:61]   --->   Operation 83 'zext' 'p_sum1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%ofst_buff_addr_2 = getelementptr i64 %ofst_buff, i64 0, i64 %p_sum1_cast" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:61]   --->   Operation 84 'getelementptr' 'ofst_buff_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (2.03ns)   --->   "%store_ln293 = store i64 %p_cast, i19 %ofst_buff_addr_2"   --->   Operation 85 'store' 'store_ln293' <Predicate = true> <Delay = 2.03> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 393216> <RAM>
ST_7 : Operation 86 [1/1] (0.88ns)   --->   "%ofst_buff_ptr_2 = add i32 %ofst_buff_ptr_1, i32 1" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:62]   --->   Operation 86 'add' 'ofst_buff_ptr_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %rd_pkt_last_V, void %load-store-loop, void" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:63]   --->   Operation 87 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln65 = write void @_ssdm_op_Write.ap_auto.volatile.i1P0A, i1 %rd_start, i1 0" [/Zodiac/GraFlex/ArtifactEvaluation/figure8/BFS_Scalability/PE_4/src/hw/scatter/bfs_scatter.cpp:65]   --->   Operation 88 'write' 'write_ln65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 89 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rd_req_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rd_start]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ofst_buff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ rd_port_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rd_port_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rd_port_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rd_port_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_read         (read             ) [ 000000000]
empty             (trunc            ) [ 000000000]
specmemcore_ln0   (specmemcore      ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
specinterface_ln0 (specinterface    ) [ 000000000]
icmp_ln34         (icmp             ) [ 000000000]
trunc_ln          (partselect       ) [ 000000000]
add_ln34          (add              ) [ 000000000]
n_chunk           (select           ) [ 000000000]
trunc_ln34        (trunc            ) [ 000000000]
icmp_ln35         (icmp             ) [ 000000000]
trunc_ln35_1      (partselect       ) [ 000000000]
zext_ln35         (zext             ) [ 000000000]
add_ln35          (add              ) [ 000000000]
n_iter            (select           ) [ 001111111]
sub               (add              ) [ 000000000]
sub_cast          (sext             ) [ 001111111]
tmp_arlen_V       (add              ) [ 001111111]
zext_ln44         (zext             ) [ 000000000]
select_ln44       (select           ) [ 001111111]
br_ln42           (br               ) [ 011111111]
i                 (phi              ) [ 001000000]
ofst_buff_ptr     (phi              ) [ 001111110]
i_2               (add              ) [ 011111111]
icmp_ln42         (icmp             ) [ 001111111]
empty_157         (speclooptripcount) [ 000000000]
br_ln42           (br               ) [ 000000000]
zext_ln42         (zext             ) [ 000000000]
specloopname_ln38 (specloopname     ) [ 000000000]
icmp_ln44         (icmp             ) [ 000110000]
tail              (select           ) [ 000110000]
sub36             (add              ) [ 000000000]
sext_ln52         (sext             ) [ 000110000]
trunc_ln52        (trunc            ) [ 000000000]
shl_ln            (bitconcatenate   ) [ 000110000]
br_ln46           (br               ) [ 001111111]
ret_ln68          (ret              ) [ 000000000]
j                 (phi              ) [ 000110000]
j_3               (add              ) [ 001111111]
specpipeline_ln0  (specpipeline     ) [ 000000000]
icmp_ln46         (icmp             ) [ 001111111]
empty_158         (speclooptripcount) [ 000000000]
br_ln46           (br               ) [ 000000000]
zext_ln46         (zext             ) [ 000000000]
specloopname_ln46 (specloopname     ) [ 000000000]
icmp_ln47         (icmp             ) [ 000000000]
and_ln47          (and              ) [ 000000000]
tmp_arlen_V_2     (select           ) [ 000000000]
zext_ln301        (zext             ) [ 000000000]
add_ln301         (add              ) [ 000000000]
v2_V              (bitconcatenate   ) [ 000000000]
zext_ln308        (zext             ) [ 000000000]
p_Result_s        (bitconcatenate   ) [ 000000000]
write_ln174       (write            ) [ 000000000]
br_ln0            (br               ) [ 001111111]
write_ln55        (write            ) [ 000000000]
br_ln57           (br               ) [ 001111111]
ofst_buff_ptr_1   (phi              ) [ 000000110]
empty_159         (read             ) [ 000000000]
rd_pkt_data_V     (extractvalue     ) [ 000000000]
rd_pkt_last_V     (extractvalue     ) [ 000000010]
trunc_ln61        (trunc            ) [ 000000000]
shl_ln3           (bitconcatenate   ) [ 000000010]
zext_ln61         (zext             ) [ 000000000]
empty_160         (trunc            ) [ 000000000]
ofst_buff_addr    (getelementptr    ) [ 000000000]
store_ln293       (store            ) [ 000000000]
p_cast            (partselect       ) [ 000000010]
specpipeline_ln0  (specpipeline     ) [ 000000000]
specloopname_ln38 (specloopname     ) [ 000000000]
p_sum1            (or               ) [ 000000000]
p_sum1_cast       (zext             ) [ 000000000]
ofst_buff_addr_2  (getelementptr    ) [ 000000000]
store_ln293       (store            ) [ 000000000]
ofst_buff_ptr_2   (add              ) [ 011111111]
br_ln63           (br               ) [ 001111111]
write_ln65        (write            ) [ 000000000]
br_ln0            (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rd_req_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_req_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rd_start">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_start"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ofst_buff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ofst_buff"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rd_port_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_port_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rd_port_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_port_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rd_port_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_port_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="rd_port_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rd_port_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="size">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i12.i4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i4.i28"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i18.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="size_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="20" slack="0"/>
<pin id="122" dir="0" index="1" bw="20" slack="0"/>
<pin id="123" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln174_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_write_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="1" slack="0"/>
<pin id="137" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln55/5 write_ln65/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="empty_159_read_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="161" slack="0"/>
<pin id="143" dir="0" index="1" bw="128" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="0"/>
<pin id="145" dir="0" index="3" bw="16" slack="0"/>
<pin id="146" dir="0" index="4" bw="1" slack="0"/>
<pin id="147" dir="1" index="5" bw="161" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_159/6 "/>
</bind>
</comp>

<comp id="154" class="1004" name="ofst_buff_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="19" slack="0"/>
<pin id="158" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ofst_buff_addr/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="19" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="0"/>
<pin id="166" dir="0" index="4" bw="19" slack="0"/>
<pin id="167" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="168" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="169" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln293/6 store_ln293/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="ofst_buff_addr_2_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="19" slack="0"/>
<pin id="175" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ofst_buff_addr_2/7 "/>
</bind>
</comp>

<comp id="179" class="1005" name="i_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="13" slack="1"/>
<pin id="181" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="13" slack="0"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="190" class="1005" name="ofst_buff_ptr_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ofst_buff_ptr (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="ofst_buff_ptr_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="32" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ofst_buff_ptr/2 "/>
</bind>
</comp>

<comp id="202" class="1005" name="j_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="5" slack="1"/>
<pin id="204" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="j_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="214" class="1005" name="ofst_buff_ptr_1_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ofst_buff_ptr_1 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="ofst_buff_ptr_1_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="3"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="32" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ofst_buff_ptr_1/6 "/>
</bind>
</comp>

<comp id="225" class="1004" name="empty_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="20" slack="0"/>
<pin id="227" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln34_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="trunc_ln_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="20" slack="0"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="0" index="3" bw="6" slack="0"/>
<pin id="240" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln34_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="n_chunk_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="16" slack="0"/>
<pin id="254" dir="0" index="2" bw="16" slack="0"/>
<pin id="255" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_chunk/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="trunc_ln34_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="16" slack="0"/>
<pin id="261" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln35_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln35_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="0" index="2" bw="4" slack="0"/>
<pin id="273" dir="0" index="3" bw="5" slack="0"/>
<pin id="274" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln35_1/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln35_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="0"/>
<pin id="281" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln35_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="12" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="n_iter_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="12" slack="0"/>
<pin id="292" dir="0" index="2" bw="13" slack="0"/>
<pin id="293" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="n_iter/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sub_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="13" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sub_cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="13" slack="0"/>
<pin id="305" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub_cast/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_arlen_V_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_arlen_V/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln44_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="select_ln44_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="0" index="2" bw="4" slack="0"/>
<pin id="321" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="i_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="13" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln42_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="13" slack="0"/>
<pin id="333" dir="0" index="1" bw="13" slack="1"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln42_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="13" slack="0"/>
<pin id="338" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln44_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="13" slack="0"/>
<pin id="342" dir="0" index="1" bw="13" slack="1"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tail_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="0"/>
<pin id="347" dir="0" index="1" bw="5" slack="1"/>
<pin id="348" dir="0" index="2" bw="5" slack="0"/>
<pin id="349" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tail/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sub36_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub36/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln52_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln52_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="13" slack="0"/>
<pin id="364" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln52/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="shl_ln_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="12" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="j_3_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln46_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="5" slack="0"/>
<pin id="382" dir="0" index="1" bw="5" slack="1"/>
<pin id="383" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln46_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="5" slack="1"/>
<pin id="387" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/4 "/>
</bind>
</comp>

<comp id="389" class="1004" name="icmp_ln47_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="0" index="1" bw="5" slack="2"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="and_ln47_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="2"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln47/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_arlen_V_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="4" slack="3"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_arlen_V_2/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln301_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="1"/>
<pin id="408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln301/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln301_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="2"/>
<pin id="412" dir="0" index="1" bw="5" slack="0"/>
<pin id="413" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln301/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="v2_V_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="24" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="v2_V/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln308_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="24" slack="0"/>
<pin id="425" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln308/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_Result_s_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="4" slack="0"/>
<pin id="430" dir="0" index="2" bw="24" slack="0"/>
<pin id="431" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="rd_pkt_data_V_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="161" slack="0"/>
<pin id="438" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rd_pkt_data_V/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="rd_pkt_last_V_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="161" slack="0"/>
<pin id="442" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="rd_pkt_last_V/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="trunc_ln61_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="shl_ln3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="19" slack="0"/>
<pin id="450" dir="0" index="1" bw="18" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln61_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="19" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="empty_160_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="128" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_160/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_cast_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="128" slack="0"/>
<pin id="469" dir="0" index="2" bw="8" slack="0"/>
<pin id="470" dir="0" index="3" bw="8" slack="0"/>
<pin id="471" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_sum1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="19" slack="1"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_sum1/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_sum1_cast_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="19" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_sum1_cast/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="ofst_buff_ptr_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofst_buff_ptr_2/7 "/>
</bind>
</comp>

<comp id="492" class="1005" name="n_iter_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="13" slack="1"/>
<pin id="494" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="n_iter "/>
</bind>
</comp>

<comp id="497" class="1005" name="sub_cast_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="14" slack="1"/>
<pin id="499" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_cast "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_arlen_V_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="4" slack="3"/>
<pin id="504" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp_arlen_V "/>
</bind>
</comp>

<comp id="507" class="1005" name="select_ln44_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="1"/>
<pin id="509" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln44 "/>
</bind>
</comp>

<comp id="512" class="1005" name="i_2_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="13" slack="0"/>
<pin id="514" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="517" class="1005" name="icmp_ln42_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln42 "/>
</bind>
</comp>

<comp id="521" class="1005" name="icmp_ln44_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="2"/>
<pin id="523" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="526" class="1005" name="tail_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="1"/>
<pin id="528" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tail "/>
</bind>
</comp>

<comp id="531" class="1005" name="sext_ln52_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="2"/>
<pin id="533" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln52 "/>
</bind>
</comp>

<comp id="536" class="1005" name="shl_ln_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="2"/>
<pin id="538" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="541" class="1005" name="j_3_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="5" slack="0"/>
<pin id="543" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="546" class="1005" name="icmp_ln46_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="550" class="1005" name="rd_pkt_last_V_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="1"/>
<pin id="552" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="rd_pkt_last_V "/>
</bind>
</comp>

<comp id="554" class="1005" name="shl_ln3_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="19" slack="1"/>
<pin id="556" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln3 "/>
</bind>
</comp>

<comp id="559" class="1005" name="p_cast_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="1"/>
<pin id="561" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="564" class="1005" name="ofst_buff_ptr_2_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ofst_buff_ptr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="124"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="98" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="100" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="140"><net_src comp="102" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="148"><net_src comp="104" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="141" pin=4"/></net>

<net id="153"><net_src comp="108" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="64" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="170"><net_src comp="154" pin="3"/><net_sink comp="161" pin=2"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="64" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="171" pin="3"/><net_sink comp="161" pin=2"/></net>

<net id="182"><net_src comp="60" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="205"><net_src comp="76" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="206" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="223"><net_src comp="190" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="228"><net_src comp="120" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="120" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="42" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="249"><net_src comp="235" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="229" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="235" pin="4"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="245" pin="2"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="251" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="50" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="282"><net_src comp="269" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="52" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="263" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="279" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="283" pin="2"/><net_sink comp="289" pin=2"/></net>

<net id="301"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="54" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="225" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="56" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="259" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="263" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="58" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="313" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="329"><net_src comp="183" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="183" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="183" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="58" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="356"><net_src comp="345" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="72" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="183" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="74" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="38" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="206" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="78" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="206" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="202" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="385" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="56" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="409"><net_src comp="202" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="92" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="94" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="96" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="399" pin="3"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="423" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="435"><net_src comp="427" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="439"><net_src comp="141" pin="5"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="141" pin="5"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="217" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="106" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="108" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="459"><net_src comp="448" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="464"><net_src comp="436" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="161" pin=4"/></net>

<net id="472"><net_src comp="110" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="436" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="112" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="114" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="480"><net_src comp="118" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="476" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="490"><net_src comp="214" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="84" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="289" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="500"><net_src comp="303" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="505"><net_src comp="307" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="510"><net_src comp="317" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="515"><net_src comp="325" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="520"><net_src comp="331" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="340" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="529"><net_src comp="345" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="534"><net_src comp="358" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="539"><net_src comp="366" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="544"><net_src comp="374" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="549"><net_src comp="380" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="440" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="448" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="562"><net_src comp="466" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="161" pin=4"/></net>

<net id="567"><net_src comp="486" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="217" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rd_req_V | {4 }
	Port: rd_start | {5 8 }
	Port: ofst_buff | {6 7 }
 - Input state : 
	Port: BuffOfst : rd_port_V_data_V | {6 }
	Port: BuffOfst : rd_port_V_keep_V | {6 }
	Port: BuffOfst : rd_port_V_strb_V | {6 }
	Port: BuffOfst : rd_port_V_last_V | {6 }
	Port: BuffOfst : size | {1 }
  - Chain level:
	State 1
		icmp_ln34 : 1
		add_ln34 : 1
		n_chunk : 2
		trunc_ln34 : 3
		icmp_ln35 : 4
		trunc_ln35_1 : 3
		zext_ln35 : 4
		add_ln35 : 5
		n_iter : 6
		sub : 7
		sub_cast : 8
		tmp_arlen_V : 1
		zext_ln44 : 4
		select_ln44 : 5
	State 2
		i_2 : 1
		icmp_ln42 : 1
		br_ln42 : 2
		zext_ln42 : 1
		icmp_ln44 : 2
		tail : 3
		sub36 : 4
		sext_ln52 : 5
		trunc_ln52 : 1
		shl_ln : 2
	State 3
		j_3 : 1
		icmp_ln46 : 1
		br_ln46 : 2
	State 4
		icmp_ln47 : 1
		and_ln47 : 2
		tmp_arlen_V_2 : 2
		add_ln301 : 1
		v2_V : 2
		zext_ln308 : 3
		p_Result_s : 4
		write_ln174 : 5
	State 5
	State 6
		trunc_ln61 : 1
		shl_ln3 : 2
		zext_ln61 : 3
		empty_160 : 1
		ofst_buff_addr : 4
		store_ln293 : 5
		p_cast : 1
	State 7
		ofst_buff_addr_2 : 1
		store_ln293 : 2
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |      add_ln34_fu_245     |    0    |    23   |
|          |      add_ln35_fu_283     |    0    |    19   |
|          |        sub_fu_297        |    0    |    20   |
|          |    tmp_arlen_V_fu_307    |    0    |    12   |
|    add   |        i_2_fu_325        |    0    |    20   |
|          |       sub36_fu_352       |    0    |    12   |
|          |        j_3_fu_374        |    0    |    12   |
|          |     add_ln301_fu_410     |    0    |    23   |
|          |  ofst_buff_ptr_2_fu_486  |    0    |    39   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln34_fu_229     |    0    |    9    |
|          |     icmp_ln35_fu_263     |    0    |    9    |
|   icmp   |     icmp_ln42_fu_331     |    0    |    12   |
|          |     icmp_ln44_fu_340     |    0    |    12   |
|          |     icmp_ln46_fu_380     |    0    |    9    |
|          |     icmp_ln47_fu_389     |    0    |    9    |
|----------|--------------------------|---------|---------|
|          |      n_chunk_fu_251      |    0    |    16   |
|          |       n_iter_fu_289      |    0    |    13   |
|  select  |    select_ln44_fu_317    |    0    |    5    |
|          |        tail_fu_345       |    0    |    5    |
|          |   tmp_arlen_V_2_fu_399   |    0    |    4    |
|----------|--------------------------|---------|---------|
|    and   |      and_ln47_fu_394     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |   size_read_read_fu_120  |    0    |    0    |
|          |   empty_159_read_fu_141  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_126 |    0    |    0    |
|          |     grp_write_fu_133     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       empty_fu_225       |    0    |    0    |
|          |     trunc_ln34_fu_259    |    0    |    0    |
|   trunc  |     trunc_ln52_fu_362    |    0    |    0    |
|          |     trunc_ln61_fu_444    |    0    |    0    |
|          |     empty_160_fu_461     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |      trunc_ln_fu_235     |    0    |    0    |
|partselect|    trunc_ln35_1_fu_269   |    0    |    0    |
|          |       p_cast_fu_466      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln35_fu_279     |    0    |    0    |
|          |     zext_ln44_fu_313     |    0    |    0    |
|          |     zext_ln42_fu_336     |    0    |    0    |
|   zext   |     zext_ln46_fu_385     |    0    |    0    |
|          |     zext_ln301_fu_406    |    0    |    0    |
|          |     zext_ln308_fu_423    |    0    |    0    |
|          |     zext_ln61_fu_456     |    0    |    0    |
|          |    p_sum1_cast_fu_481    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |      sub_cast_fu_303     |    0    |    0    |
|          |     sext_ln52_fu_358     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       shl_ln_fu_366      |    0    |    0    |
|bitconcatenate|        v2_V_fu_415       |    0    |    0    |
|          |     p_Result_s_fu_427    |    0    |    0    |
|          |      shl_ln3_fu_448      |    0    |    0    |
|----------|--------------------------|---------|---------|
|extractvalue|   rd_pkt_data_V_fu_436   |    0    |    0    |
|          |   rd_pkt_last_V_fu_440   |    0    |    0    |
|----------|--------------------------|---------|---------|
|    or    |       p_sum1_fu_476      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   285   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|      i_2_reg_512      |   13   |
|       i_reg_179       |   13   |
|   icmp_ln42_reg_517   |    1   |
|   icmp_ln44_reg_521   |    1   |
|   icmp_ln46_reg_546   |    1   |
|      j_3_reg_541      |    5   |
|       j_reg_202       |    5   |
|     n_iter_reg_492    |   13   |
|ofst_buff_ptr_1_reg_214|   32   |
|ofst_buff_ptr_2_reg_564|   32   |
| ofst_buff_ptr_reg_190 |   32   |
|     p_cast_reg_559    |   64   |
| rd_pkt_last_V_reg_550 |    1   |
|  select_ln44_reg_507  |    5   |
|   sext_ln52_reg_531   |    6   |
|    shl_ln3_reg_554    |   19   |
|     shl_ln_reg_536    |   16   |
|    sub_cast_reg_497   |   14   |
|      tail_reg_526     |    5   |
|  tmp_arlen_V_reg_502  |    4   |
+-----------------------+--------+
|         Total         |   282  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_write_fu_133   |  p2  |   2  |   1  |    2   |
|   grp_access_fu_161   |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_161   |  p4  |   2  |  19  |   38   ||    9    |
| ofst_buff_ptr_reg_190 |  p0  |   2  |  32  |   64   ||    9    |
|       j_reg_202       |  p0  |   2  |   5  |   10   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   114  ||  1.935  ||    36   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   285  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   282  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   282  |   321  |
+-----------+--------+--------+--------+
