INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12/clk_wiz_12_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_12_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12/clk_wiz_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mv/Documents/DSED/Digital_Electronic_Design/dsed_audio/dsed_audio.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
