{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699761394298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699761394302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 11:56:34 2023 " "Processing started: Sun Nov 12 11:56:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699761394302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699761394302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off beep -c beep " "Command: quartus_map --read_settings_files=on --write_settings_files=off beep -c beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699761394302 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699761394649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699761394649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/beep/rtl/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/beep/rtl/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "../rtl/beep.v" "" { Text "C:/fpga/workspace/beep/rtl/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699761400924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699761400924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/beep/testbench/beep_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/beep/testbench/beep_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_tb " "Found entity 1: beep_tb" {  } { { "../testbench/beep_tb.v" "" { Text "C:/fpga/workspace/beep/testbench/beep_tb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699761400927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699761400927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/beep/rtl/beep_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/beep/rtl/beep_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep_top " "Found entity 1: beep_top" {  } { { "../rtl/beep_top.v" "" { Text "C:/fpga/workspace/beep/rtl/beep_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699761400930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699761400930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/beep/testbench/beeptop_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/beep/testbench/beeptop_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 beeptop_tb " "Found entity 1: beeptop_tb" {  } { { "../testbench/beeptop_tb.v" "" { Text "C:/fpga/workspace/beep/testbench/beeptop_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699761400934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699761400934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/workspace/beep/rtl/soundgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/workspace/beep/rtl/soundgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 soundgen " "Found entity 1: soundgen" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699761400937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699761400937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "beep_top " "Elaborating entity \"beep_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699761400957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soundgen soundgen:sound01 " "Elaborating entity \"soundgen\" for hierarchy \"soundgen:sound01\"" {  } { { "../rtl/beep_top.v" "sound01" { Text "C:/fpga/workspace/beep/rtl/beep_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699761400965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep beep:beep01 " "Elaborating entity \"beep\" for hierarchy \"beep:beep01\"" {  } { { "../rtl/beep_top.v" "beep01" { Text "C:/fpga/workspace/beep/rtl/beep_top.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699761400967 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr16~0 " "Found clock multiplexer soundgen:sound01\|WideOr16~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761401103 "|beep_top|soundgen:sound01|WideOr16~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr15~0 " "Found clock multiplexer soundgen:sound01\|WideOr15~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761401103 "|beep_top|soundgen:sound01|WideOr15~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr14~0 " "Found clock multiplexer soundgen:sound01\|WideOr14~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761401103 "|beep_top|soundgen:sound01|WideOr14~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr13~0 " "Found clock multiplexer soundgen:sound01\|WideOr13~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761401103 "|beep_top|soundgen:sound01|WideOr13~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr12~0 " "Found clock multiplexer soundgen:sound01\|WideOr12~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761401103 "|beep_top|soundgen:sound01|WideOr12~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr11~0 " "Found clock multiplexer soundgen:sound01\|WideOr11~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761401103 "|beep_top|soundgen:sound01|WideOr11~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr10~0 " "Found clock multiplexer soundgen:sound01\|WideOr10~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761401103 "|beep_top|soundgen:sound01|WideOr10~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr9~0 " "Found clock multiplexer soundgen:sound01\|WideOr9~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761401103 "|beep_top|soundgen:sound01|WideOr9~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr8~0 " "Found clock multiplexer soundgen:sound01\|WideOr8~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761401103 "|beep_top|soundgen:sound01|WideOr8~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr7~0 " "Found clock multiplexer soundgen:sound01\|WideOr7~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761401103 "|beep_top|soundgen:sound01|WideOr7~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr6~0 " "Found clock multiplexer soundgen:sound01\|WideOr6~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761401103 "|beep_top|soundgen:sound01|WideOr6~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr5~0 " "Found clock multiplexer soundgen:sound01\|WideOr5~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761401103 "|beep_top|soundgen:sound01|WideOr5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr4~0 " "Found clock multiplexer soundgen:sound01\|WideOr4~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761401103 "|beep_top|soundgen:sound01|WideOr4~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr3~0 " "Found clock multiplexer soundgen:sound01\|WideOr3~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761401103 "|beep_top|soundgen:sound01|WideOr3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr2~0 " "Found clock multiplexer soundgen:sound01\|WideOr2~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761401103 "|beep_top|soundgen:sound01|WideOr2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr1~0 " "Found clock multiplexer soundgen:sound01\|WideOr1~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761401103 "|beep_top|soundgen:sound01|WideOr1~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "soundgen:sound01\|WideOr0~0 " "Found clock multiplexer soundgen:sound01\|WideOr0~0" {  } { { "../rtl/soundgen.v" "" { Text "C:/fpga/workspace/beep/rtl/soundgen.v" 27 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699761401103 "|beep_top|soundgen:sound01|WideOr0~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1699761401103 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699761401198 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699761401249 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699761401515 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699761401515 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "countAct " "No output dependent on input pin \"countAct\"" {  } { { "../rtl/beep_top.v" "" { Text "C:/fpga/workspace/beep/rtl/beep_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699761401538 "|beep_top|countAct"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699761401538 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699761401538 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699761401538 ""} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Implemented 185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699761401538 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699761401538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699761401547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 11:56:41 2023 " "Processing ended: Sun Nov 12 11:56:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699761401547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699761401547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699761401547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699761401547 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1699761402580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699761402584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 11:56:42 2023 " "Processing started: Sun Nov 12 11:56:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699761402584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699761402584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off beep -c beep " "Command: quartus_fit --read_settings_files=off --write_settings_files=off beep -c beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699761402584 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1699761402677 ""}
{ "Info" "0" "" "Project  = beep" {  } {  } 0 0 "Project  = beep" 0 0 "Fitter" 0 0 1699761402677 ""}
{ "Info" "0" "" "Revision = beep" {  } {  } 0 0 "Revision = beep" 0 0 "Fitter" 0 0 1699761402677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1699761402710 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1699761402711 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "beep EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"beep\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699761402723 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699761402750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699761402750 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699761402810 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699761403001 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699761403001 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699761403001 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1699761403001 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/fpga/workspace/beep/proj/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699761403003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/fpga/workspace/beep/proj/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699761403003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/fpga/workspace/beep/proj/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699761403003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/fpga/workspace/beep/proj/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699761403003 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/fpga/workspace/beep/proj/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699761403003 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1699761403003 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699761403004 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "beep.sdc " "Synopsys Design Constraints File file not found: 'beep.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1699761403194 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699761403194 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: beep01\|Equal0~0  from: datad  to: combout " "Cell: beep01\|Equal0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699761403196 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1699761403196 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699761403196 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1699761403197 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699761403197 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699761403208 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "beep:beep01\|counter\[1\] " "Destination node beep:beep01\|counter\[1\]" {  } { { "../rtl/beep.v" "" { Text "C:/fpga/workspace/beep/rtl/beep.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpga/workspace/beep/proj/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699761403208 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "beep:beep01\|counter\[2\] " "Destination node beep:beep01\|counter\[2\]" {  } { { "../rtl/beep.v" "" { Text "C:/fpga/workspace/beep/rtl/beep.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpga/workspace/beep/proj/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699761403208 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "beep:beep01\|counter\[3\] " "Destination node beep:beep01\|counter\[3\]" {  } { { "../rtl/beep.v" "" { Text "C:/fpga/workspace/beep/rtl/beep.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpga/workspace/beep/proj/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699761403208 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "beep:beep01\|counter\[4\] " "Destination node beep:beep01\|counter\[4\]" {  } { { "../rtl/beep.v" "" { Text "C:/fpga/workspace/beep/rtl/beep.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpga/workspace/beep/proj/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699761403208 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "beep:beep01\|counter\[5\] " "Destination node beep:beep01\|counter\[5\]" {  } { { "../rtl/beep.v" "" { Text "C:/fpga/workspace/beep/rtl/beep.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpga/workspace/beep/proj/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699761403208 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "beep:beep01\|counter\[6\] " "Destination node beep:beep01\|counter\[6\]" {  } { { "../rtl/beep.v" "" { Text "C:/fpga/workspace/beep/rtl/beep.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpga/workspace/beep/proj/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699761403208 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "beep:beep01\|counter\[7\] " "Destination node beep:beep01\|counter\[7\]" {  } { { "../rtl/beep.v" "" { Text "C:/fpga/workspace/beep/rtl/beep.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpga/workspace/beep/proj/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699761403208 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "beep:beep01\|counter\[8\] " "Destination node beep:beep01\|counter\[8\]" {  } { { "../rtl/beep.v" "" { Text "C:/fpga/workspace/beep/rtl/beep.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpga/workspace/beep/proj/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699761403208 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "beep:beep01\|counter\[9\] " "Destination node beep:beep01\|counter\[9\]" {  } { { "../rtl/beep.v" "" { Text "C:/fpga/workspace/beep/rtl/beep.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpga/workspace/beep/proj/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699761403208 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "beep:beep01\|counter\[10\] " "Destination node beep:beep01\|counter\[10\]" {  } { { "../rtl/beep.v" "" { Text "C:/fpga/workspace/beep/rtl/beep.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/fpga/workspace/beep/proj/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1699761403208 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1699761403208 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1699761403208 ""}  } { { "../rtl/beep_top.v" "" { Text "C:/fpga/workspace/beep/rtl/beep_top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/fpga/workspace/beep/proj/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699761403208 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) " "Automatically promoted node rst~input (placed in PIN E15 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699761403208 ""}  } { { "../rtl/beep_top.v" "" { Text "C:/fpga/workspace/beep/rtl/beep_top.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/fpga/workspace/beep/proj/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699761403208 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699761403320 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699761403320 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699761403320 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699761403321 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699761403321 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1699761403321 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1699761403322 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699761403322 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699761403334 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1699761403334 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699761403334 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699761403339 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1699761403340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699761403560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699761403597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699761403603 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699761404156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699761404156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699761404272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/fpga/workspace/beep/proj/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1699761404534 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699761404534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1699761404917 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699761404917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699761404919 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1699761404989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699761404993 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699761405062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699761405062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699761405147 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699761405352 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/fpga/workspace/beep/proj/output_files/beep.fit.smsg " "Generated suppressed messages file C:/fpga/workspace/beep/proj/output_files/beep.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699761405488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6514 " "Peak virtual memory: 6514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699761405674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 11:56:45 2023 " "Processing ended: Sun Nov 12 11:56:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699761405674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699761405674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699761405674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699761405674 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1699761406485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699761406489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 11:56:46 2023 " "Processing started: Sun Nov 12 11:56:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699761406489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1699761406489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off beep -c beep " "Command: quartus_asm --read_settings_files=off --write_settings_files=off beep -c beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1699761406489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1699761406667 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1699761406831 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1699761406841 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699761406904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 11:56:46 2023 " "Processing ended: Sun Nov 12 11:56:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699761406904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699761406904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699761406904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1699761406904 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1699761407484 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1699761407839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699761407842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 11:56:47 2023 " "Processing started: Sun Nov 12 11:56:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699761407842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761407842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta beep -c beep " "Command: quartus_sta beep -c beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761407842 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1699761407942 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408165 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408165 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "beep.sdc " "Synopsys Design Constraints File file not found: 'beep.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408253 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408253 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name soundclk soundclk " "create_clock -period 1.000 -name soundclk soundclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699761408254 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name beep:timer1\|counter\[0\] beep:timer1\|counter\[0\] " "create_clock -period 1.000 -name beep:timer1\|counter\[0\] beep:timer1\|counter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699761408254 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699761408254 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name beep:beep01\|counter\[0\] beep:beep01\|counter\[0\] " "create_clock -period 1.000 -name beep:beep01\|counter\[0\] beep:beep01\|counter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699761408254 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408254 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: beep01\|Equal0~0  from: datab  to: combout " "Cell: beep01\|Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699761408255 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408255 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408255 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408255 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1699761408256 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1699761408261 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1699761408287 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.598 " "Worst-case setup slack is -7.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.598            -382.381 clk  " "   -7.598            -382.381 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.762              -8.802 soundclk  " "   -1.762              -8.802 soundclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.559              -0.559 beep:timer1\|counter\[0\]  " "   -0.559              -0.559 beep:timer1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 beep:beep01\|counter\[0\]  " "    0.114               0.000 beep:beep01\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.497 " "Worst-case hold slack is 0.497" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 beep:beep01\|counter\[0\]  " "    0.497               0.000 beep:beep01\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 beep:timer1\|counter\[0\]  " "    0.557               0.000 beep:timer1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.784               0.000 clk  " "    0.784               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 soundclk  " "    0.834               0.000 soundclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.801 " "Worst-case recovery slack is -4.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.801            -142.619 clk  " "   -4.801            -142.619 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.634 " "Worst-case removal slack is 0.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408298 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.634               0.000 clk  " "    0.634               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408298 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408298 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -98.168 clk  " "   -3.000             -98.168 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 soundclk  " "   -1.487              -7.435 soundclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 beep:beep01\|counter\[0\]  " "   -1.487              -1.487 beep:beep01\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 beep:timer1\|counter\[0\]  " "   -1.487              -1.487 beep:timer1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408299 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1699761408357 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408369 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408480 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: beep01\|Equal0~0  from: datab  to: combout " "Cell: beep01\|Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699761408512 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408512 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408512 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1699761408519 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.050 " "Worst-case setup slack is -7.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.050            -356.981 clk  " "   -7.050            -356.981 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.555              -7.768 soundclk  " "   -1.555              -7.768 soundclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.462              -0.462 beep:timer1\|counter\[0\]  " "   -0.462              -0.462 beep:timer1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 beep:beep01\|counter\[0\]  " "    0.208               0.000 beep:beep01\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 beep:beep01\|counter\[0\]  " "    0.445               0.000 beep:beep01\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 beep:timer1\|counter\[0\]  " "    0.506               0.000 beep:timer1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662               0.000 clk  " "    0.662               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 soundclk  " "    0.775               0.000 soundclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.537 " "Worst-case recovery slack is -4.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.537            -134.179 clk  " "   -4.537            -134.179 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.500 " "Worst-case removal slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 clk  " "    0.500               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -98.168 clk  " "   -3.000             -98.168 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -7.435 soundclk  " "   -1.487              -7.435 soundclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.488 beep:beep01\|counter\[0\]  " "   -1.487              -1.488 beep:beep01\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 beep:timer1\|counter\[0\]  " "   -1.487              -1.487 beep:timer1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408533 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1699761408598 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: beep01\|Equal0~0  from: datab  to: combout " "Cell: beep01\|Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699761408665 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408665 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408666 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1699761408667 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.038 " "Worst-case setup slack is -3.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.038            -137.079 clk  " "   -3.038            -137.079 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166              -0.827 soundclk  " "   -0.166              -0.827 soundclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.051              -0.051 beep:timer1\|counter\[0\]  " "   -0.051              -0.051 beep:timer1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 beep:beep01\|counter\[0\]  " "    0.626               0.000 beep:beep01\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.208 " "Worst-case hold slack is 0.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 beep:beep01\|counter\[0\]  " "    0.208               0.000 beep:beep01\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 clk  " "    0.228               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 beep:timer1\|counter\[0\]  " "    0.275               0.000 beep:timer1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 soundclk  " "    0.339               0.000 soundclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.512 " "Worst-case recovery slack is -1.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.512             -42.814 clk  " "   -1.512             -42.814 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.279 " "Worst-case removal slack is 0.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 clk  " "    0.279               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -67.815 clk  " "   -3.000             -67.815 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 soundclk  " "   -1.000              -5.000 soundclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 beep:beep01\|counter\[0\]  " "   -1.000              -1.000 beep:beep01\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 beep:timer1\|counter\[0\]  " "   -1.000              -1.000 beep:timer1\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699761408686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408686 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408951 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699761408995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 11:56:48 2023 " "Processing ended: Sun Nov 12 11:56:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699761408995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699761408995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699761408995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761408995 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1699761409803 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699761409807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 11:56:49 2023 " "Processing started: Sun Nov 12 11:56:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699761409807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699761409807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off beep -c beep " "Command: quartus_eda --read_settings_files=off --write_settings_files=off beep -c beep" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699761409807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1699761410196 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "beep_8_1200mv_85c_slow.vo C:/fpga/workspace/beep/proj/simulation/modelsim/ simulation " "Generated file beep_8_1200mv_85c_slow.vo in folder \"C:/fpga/workspace/beep/proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699761410264 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "beep_8_1200mv_0c_slow.vo C:/fpga/workspace/beep/proj/simulation/modelsim/ simulation " "Generated file beep_8_1200mv_0c_slow.vo in folder \"C:/fpga/workspace/beep/proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699761410282 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "beep_min_1200mv_0c_fast.vo C:/fpga/workspace/beep/proj/simulation/modelsim/ simulation " "Generated file beep_min_1200mv_0c_fast.vo in folder \"C:/fpga/workspace/beep/proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699761410300 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "beep.vo C:/fpga/workspace/beep/proj/simulation/modelsim/ simulation " "Generated file beep.vo in folder \"C:/fpga/workspace/beep/proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699761410316 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "beep_8_1200mv_85c_v_slow.sdo C:/fpga/workspace/beep/proj/simulation/modelsim/ simulation " "Generated file beep_8_1200mv_85c_v_slow.sdo in folder \"C:/fpga/workspace/beep/proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699761410334 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "beep_8_1200mv_0c_v_slow.sdo C:/fpga/workspace/beep/proj/simulation/modelsim/ simulation " "Generated file beep_8_1200mv_0c_v_slow.sdo in folder \"C:/fpga/workspace/beep/proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699761410355 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "beep_min_1200mv_0c_v_fast.sdo C:/fpga/workspace/beep/proj/simulation/modelsim/ simulation " "Generated file beep_min_1200mv_0c_v_fast.sdo in folder \"C:/fpga/workspace/beep/proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699761410372 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "beep_v.sdo C:/fpga/workspace/beep/proj/simulation/modelsim/ simulation " "Generated file beep_v.sdo in folder \"C:/fpga/workspace/beep/proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699761410389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699761410416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 11:56:50 2023 " "Processing ended: Sun Nov 12 11:56:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699761410416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699761410416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699761410416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699761410416 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus Prime Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699761411001 ""}
