{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678994527627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678994527628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 16 16:22:07 2023 " "Processing started: Thu Mar 16 16:22:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678994527628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678994527628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercicio_2 -c exercicio_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exercicio_2 -c exercicio_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678994527628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678994528438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678994528439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercicio_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exercicio_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exercicio_2-logica " "Found design unit 1: exercicio_2-logica" {  } { { "exercicio_2.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-04/exercicio_2/exercicio_2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678994551039 ""} { "Info" "ISGN_ENTITY_NAME" "1 exercicio_2 " "Found entity 1: exercicio_2" {  } { { "exercicio_2.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-04/exercicio_2/exercicio_2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678994551039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678994551039 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exercicio_2 " "Elaborating entity \"exercicio_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678994551140 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] VCC " "Pin \"B\[0\]\" is stuck at VCC" {  } { { "exercicio_2.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-04/exercicio_2/exercicio_2.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994552052 "|exercicio_2|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "exercicio_2.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-04/exercicio_2/exercicio_2.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994552052 "|exercicio_2|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "exercicio_2.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-04/exercicio_2/exercicio_2.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994552052 "|exercicio_2|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] VCC " "Pin \"B\[3\]\" is stuck at VCC" {  } { { "exercicio_2.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-04/exercicio_2/exercicio_2.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994552052 "|exercicio_2|B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[0\] GND " "Pin \"C\[0\]\" is stuck at GND" {  } { { "exercicio_2.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-04/exercicio_2/exercicio_2.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994552052 "|exercicio_2|C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[1\] GND " "Pin \"C\[1\]\" is stuck at GND" {  } { { "exercicio_2.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-04/exercicio_2/exercicio_2.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994552052 "|exercicio_2|C[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[2\] VCC " "Pin \"C\[2\]\" is stuck at VCC" {  } { { "exercicio_2.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-04/exercicio_2/exercicio_2.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678994552052 "|exercicio_2|C[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678994552052 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678994552265 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678994552265 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[0\] " "No output dependent on input pin \"A\[0\]\"" {  } { { "exercicio_2.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-04/exercicio_2/exercicio_2.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678994552400 "|exercicio_2|A[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[1\] " "No output dependent on input pin \"A\[1\]\"" {  } { { "exercicio_2.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-04/exercicio_2/exercicio_2.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678994552400 "|exercicio_2|A[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[2\] " "No output dependent on input pin \"A\[2\]\"" {  } { { "exercicio_2.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-04/exercicio_2/exercicio_2.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678994552401 "|exercicio_2|A[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A\[3\] " "No output dependent on input pin \"A\[3\]\"" {  } { { "exercicio_2.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-04/exercicio_2/exercicio_2.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1678994552401 "|exercicio_2|A[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1678994552400 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678994552402 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678994552402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678994552402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1000 " "Peak virtual memory: 1000 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678994552414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 16 16:22:32 2023 " "Processing ended: Thu Mar 16 16:22:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678994552414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678994552414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678994552414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678994552414 ""}
