Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Aug 16 10:12:45 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file iicCommMod_wrapper_timing_summary_routed.rpt -rpx iicCommMod_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : iicCommMod_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.976        0.000                      0                 6923        0.047        0.000                      0                 6923        4.020        0.000                       0                  2894  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.976        0.000                      0                 6923        0.047        0.000                      0                 6923        4.020        0.000                       0                  2894  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 1.837ns (23.431%)  route 6.003ns (76.569%))
  Logic Levels:           9  (LUT2=2 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.635     2.929    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y72         FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.116    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124     4.240 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.700    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y74         LUT4 (Prop_lut4_I2_O)        0.124     4.824 r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.616     5.440    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.564 f  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.408     5.972    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y75         LUT2 (Prop_lut2_I1_O)        0.119     6.091 r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.424     7.515    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.332     7.847 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.087     8.933    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.057 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=2, routed)           0.165     9.222    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X35Y74         LUT2 (Prop_lut2_I0_O)        0.124     9.346 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__0/O
                         net (fo=11, routed)          0.733    10.079    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0
    SLICE_X38Y77         LUT4 (Prop_lut4_I2_O)        0.124    10.203 f  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_4/O
                         net (fo=1, routed)           0.442    10.645    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_4_n_0
    SLICE_X37Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.769 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__1/O
                         net (fo=1, routed)           0.000    10.769    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_i_1__1_n_0
    SLICE_X37Y75         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.462    12.641    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_clk
    SLICE_X37Y75         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg/C
                         clock pessimism              0.229    12.870    
                         clock uncertainty           -0.154    12.716    
    SLICE_X37Y75         FDRE (Setup_fdre_C_D)        0.029    12.745    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 1.589ns (21.927%)  route 5.658ns (78.073%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.635     2.929    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y72         FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.116    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124     4.240 r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.700    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y74         LUT4 (Prop_lut4_I2_O)        0.124     4.824 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.616     5.440    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.564 r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.408     5.972    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y75         LUT2 (Prop_lut2_I1_O)        0.119     6.091 f  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.424     7.515    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.332     7.847 f  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.690     8.536    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X44Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.660 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_42/O
                         net (fo=3, routed)           0.465     9.125    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_42_n_0
    SLICE_X48Y59         LUT5 (Prop_lut5_I2_O)        0.124     9.249 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_2/O
                         net (fo=2, routed)           0.926    10.176    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/rnext[6]
    RAMB18_X3Y24         RAMB18E1                                     r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.573    12.752    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y24         RAMB18E1                                     r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.881    
                         clock uncertainty           -0.154    12.727    
    RAMB18_X3Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    12.161    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 1.589ns (22.066%)  route 5.612ns (77.934%))
  Logic Levels:           7  (LUT2=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.635     2.929    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y72         FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.116    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124     4.240 r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.700    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y74         LUT4 (Prop_lut4_I2_O)        0.124     4.824 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.616     5.440    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.564 r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.408     5.972    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y75         LUT2 (Prop_lut2_I1_O)        0.119     6.091 f  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.424     7.515    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.332     7.847 f  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.690     8.536    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X44Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.660 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_42/O
                         net (fo=3, routed)           0.468     9.128    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_42_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I3_O)        0.124     9.252 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_1/O
                         net (fo=2, routed)           0.878    10.130    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/rnext[7]
    RAMB18_X3Y24         RAMB18E1                                     r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.573    12.752    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y24         RAMB18E1                                     r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.881    
                         clock uncertainty           -0.154    12.727    
    RAMB18_X3Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    12.161    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                         -10.130    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.049ns  (logic 1.589ns (22.542%)  route 5.460ns (77.458%))
  Logic Levels:           7  (LUT2=1 LUT4=4 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 12.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.635     2.929    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y72         FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.116    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124     4.240 r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.700    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y74         LUT4 (Prop_lut4_I2_O)        0.124     4.824 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.616     5.440    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.564 r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.408     5.972    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y75         LUT2 (Prop_lut2_I1_O)        0.119     6.091 f  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.424     7.515    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.332     7.847 f  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          0.690     8.536    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/p_32_in
    SLICE_X44Y59         LUT6 (Prop_lut6_I3_O)        0.124     8.660 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_42/O
                         net (fo=3, routed)           0.321     8.982    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_42_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I1_O)        0.124     9.106 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg_i_3/O
                         net (fo=2, routed)           0.872     9.978    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/rnext[5]
    RAMB18_X3Y24         RAMB18E1                                     r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.573    12.752    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/ap_clk
    RAMB18_X3Y24         RAMB18E1                                     r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
                         clock pessimism              0.129    12.881    
                         clock uncertainty           -0.154    12.727    
    RAMB18_X3Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    12.161    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 1.589ns (22.566%)  route 5.452ns (77.434%))
  Logic Levels:           7  (LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.635     2.929    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y72         FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.116    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124     4.240 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.700    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y74         LUT4 (Prop_lut4_I2_O)        0.124     4.824 r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.616     5.440    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.564 f  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.408     5.972    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y75         LUT2 (Prop_lut2_I1_O)        0.119     6.091 r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.424     7.515    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.332     7.847 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.087     8.933    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.057 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=2, routed)           0.160     9.217    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X35Y74         LUT2 (Prop_lut2_I0_O)        0.124     9.341 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.629     9.970    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X34Y74         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.463    12.642    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/ap_clk
    SLICE_X34Y74         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X34Y74         FDRE (Setup_fdre_C_R)       -0.524    12.193    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.041ns  (logic 1.589ns (22.566%)  route 5.452ns (77.434%))
  Logic Levels:           7  (LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.635     2.929    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y72         FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.116    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124     4.240 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.700    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y74         LUT4 (Prop_lut4_I2_O)        0.124     4.824 r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.616     5.440    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.564 f  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.408     5.972    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y75         LUT2 (Prop_lut2_I1_O)        0.119     6.091 r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.424     7.515    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.332     7.847 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.087     8.933    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.057 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=2, routed)           0.160     9.217    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X35Y74         LUT2 (Prop_lut2_I0_O)        0.124     9.341 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.629     9.970    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X34Y74         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.463    12.642    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/ap_clk
    SLICE_X34Y74         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X34Y74         FDRE (Setup_fdre_C_R)       -0.524    12.193    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 1.589ns (23.019%)  route 5.314ns (76.981%))
  Logic Levels:           7  (LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.635     2.929    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y72         FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.116    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124     4.240 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.700    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y74         LUT4 (Prop_lut4_I2_O)        0.124     4.824 r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.616     5.440    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.564 f  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.408     5.972    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y75         LUT2 (Prop_lut2_I1_O)        0.119     6.091 r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.424     7.515    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.332     7.847 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.087     8.933    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.057 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=2, routed)           0.160     9.217    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X35Y74         LUT2 (Prop_lut2_I0_O)        0.124     9.341 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.491     9.832    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X34Y73         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.465    12.644    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/ap_clk
    SLICE_X34Y73         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X34Y73         FDRE (Setup_fdre_C_R)       -0.524    12.195    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 1.589ns (23.019%)  route 5.314ns (76.981%))
  Logic Levels:           7  (LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.635     2.929    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y72         FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.116    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124     4.240 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.700    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y74         LUT4 (Prop_lut4_I2_O)        0.124     4.824 r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.616     5.440    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.564 f  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.408     5.972    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y75         LUT2 (Prop_lut2_I1_O)        0.119     6.091 r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.424     7.515    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.332     7.847 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.087     8.933    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.057 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=2, routed)           0.160     9.217    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X35Y74         LUT2 (Prop_lut2_I0_O)        0.124     9.341 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.491     9.832    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X34Y73         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.465    12.644    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/ap_clk
    SLICE_X34Y73         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X34Y73         FDRE (Setup_fdre_C_R)       -0.524    12.195    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 1.589ns (23.019%)  route 5.314ns (76.981%))
  Logic Levels:           7  (LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.635     2.929    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y72         FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.116    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124     4.240 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.700    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y74         LUT4 (Prop_lut4_I2_O)        0.124     4.824 r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.616     5.440    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.564 f  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.408     5.972    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y75         LUT2 (Prop_lut2_I1_O)        0.119     6.091 r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.424     7.515    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.332     7.847 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.087     8.933    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.057 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=2, routed)           0.160     9.217    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X35Y74         LUT2 (Prop_lut2_I0_O)        0.124     9.341 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.491     9.832    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X34Y73         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.465    12.644    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/ap_clk
    SLICE_X34Y73         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X34Y73         FDRE (Setup_fdre_C_R)       -0.524    12.195    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 1.589ns (23.019%)  route 5.314ns (76.981%))
  Logic Levels:           7  (LUT2=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.635     2.929    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X32Y72         FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/Q
                         net (fo=5, routed)           0.669     4.116    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3][0]
    SLICE_X32Y72         LUT4 (Prop_lut4_I0_O)        0.124     4.240 f  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1/O
                         net (fo=4, routed)           0.460     4.700    iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_0
    SLICE_X33Y74         LUT4 (Prop_lut4_I2_O)        0.124     4.824 r  iicCommMod_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=6, routed)           0.616     5.440    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wready[1]
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.124     5.564 f  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=3, routed)           0.408     5.972    iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0]
    SLICE_X29Y75         LUT2 (Prop_lut2_I1_O)        0.119     6.091 r  iicCommMod_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[1]_INST_0/O
                         net (fo=8, routed)           1.424     7.515    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/m_axi_iic_WREADY
    SLICE_X39Y61         LUT4 (Prop_lut4_I1_O)        0.332     7.847 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/bus_equal_gen.data_buf[31]_i_1/O
                         net (fo=51, routed)          1.087     8.933    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]
    SLICE_X35Y74         LUT5 (Prop_lut5_I3_O)        0.124     9.057 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.WLAST_Dummy_i_2/O
                         net (fo=2, routed)           0.160     9.217    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_burst
    SLICE_X35Y74         LUT2 (Prop_lut2_I0_O)        0.124     9.341 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst/bus_equal_gen.len_cnt[7]_i_1/O
                         net (fo=8, routed)           0.491     9.832    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.fifo_burst_n_35
    SLICE_X34Y73         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        1.465    12.644    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/ap_clk
    SLICE_X34Y73         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]/C
                         clock pessimism              0.229    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X34Y73         FDRE (Setup_fdre_C_R)       -0.524    12.195    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/bus_equal_gen.len_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  2.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.861%)  route 0.121ns (46.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.543     0.879    iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X48Y76         FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.121     1.140    iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/data_i2c_i_reg[7][0]
    SLICE_X46Y76         SRL16E                                       r  iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.809     1.175    iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X46Y76         SRL16E                                       r  iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.264     0.911    
    SLICE_X46Y76         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.094    iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.294%)  route 0.227ns (61.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.659     0.995    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.227     1.363    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y97         SRL16E                                       r  iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.844     1.210    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.556     0.892    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y96         FDRE                                         r  iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/Q
                         net (fo=1, routed)           0.052     1.085    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[11]
    SLICE_X36Y96         LUT5 (Prop_lut5_I4_O)        0.045     1.130 r  iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1/O
                         net (fo=1, routed)           0.000     1.130    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[11]_i_1_n_0
    SLICE_X36Y96         FDRE                                         r  iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.824     1.190    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y96         FDRE                                         r  iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X36Y96         FDRE (Hold_fdre_C_D)         0.121     1.026    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/scl_falling_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.209ns (45.582%)  route 0.250ns (54.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.547     0.883    iicCommMod_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X50Y66         FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDRE (Prop_fdre_C_Q)         0.164     1.047 f  iicCommMod_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=10, routed)          0.250     1.296    iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4
    SLICE_X47Y69         LUT2 (Prop_lut2_I1_O)        0.045     1.341 r  iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/scl_falling_edge_i_1/O
                         net (fo=1, routed)           0.000     1.341    iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/scl_falling_edge0
    SLICE_X47Y69         FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/scl_falling_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.814     1.180    iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X47Y69         FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/scl_falling_edge_reg/C
                         clock pessimism             -0.035     1.145    
    SLICE_X47Y69         FDRE (Hold_fdre_C_D)         0.092     1.237    iicCommMod_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/scl_falling_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 iicCommMod_i/iiccommmod_0/inst/iic_addr_4_read_reg_270_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_rx_fifo_outValue_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.554     0.890    iicCommMod_i/iiccommmod_0/inst/ap_clk
    SLICE_X39Y61         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iic_addr_4_read_reg_270_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  iicCommMod_i/iiccommmod_0/inst/iic_addr_4_read_reg_270_reg[23]/Q
                         net (fo=1, routed)           0.054     1.085    iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/iic_addr_4_read_reg_270_reg[31][23]
    SLICE_X38Y61         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_rx_fifo_outValue_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.822     1.188    iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/ap_clk
    SLICE_X38Y61         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_rx_fifo_outValue_reg[23]/C
                         clock pessimism             -0.285     0.903    
    SLICE_X38Y61         FDRE (Hold_fdre_C_D)         0.076     0.979    iicCommMod_i/iiccommmod_0/inst/iiccommmod_AXILiteS_s_axi_U/int_rx_fifo_outValue_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/sect_addr_buf_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.552     0.888    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/ap_clk
    SLICE_X37Y86         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/sect_addr_buf_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/sect_addr_buf_reg[19]/Q
                         net (fo=1, routed)           0.054     1.083    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/sect_addr_buf_reg_n_0_[19]
    SLICE_X36Y86         LUT3 (Prop_lut3_I0_O)        0.045     1.128 r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/could_multi_bursts.awaddr_buf[19]_i_1/O
                         net (fo=1, routed)           0.000     1.128    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/awaddr_tmp[19]
    SLICE_X36Y86         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.819     1.185    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/ap_clk
    SLICE_X36Y86         FDRE                                         r  iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[19]/C
                         clock pessimism             -0.284     0.901    
    SLICE_X36Y86         FDRE (Hold_fdre_C_D)         0.121     1.022    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.574     0.910    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.118     1.168    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X26Y89         SRLC32E                                      r  iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.841     1.207    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.060    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 iicCommMod_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.209ns (45.577%)  route 0.250ns (54.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.546     0.882    iicCommMod_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X46Y71         FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.164     1.046 r  iicCommMod_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo_reg/Q
                         net (fo=19, routed)          0.250     1.295    iicCommMod_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo
    SLICE_X51Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.340 r  iicCommMod_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_2/O
                         net (fo=1, routed)           0.000     1.340    iicCommMod_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/p_0_in__1[7]
    SLICE_X51Y72         FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.807     1.173    iicCommMod_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X51Y72         FDRE                                         r  iicCommMod_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X51Y72         FDRE (Hold_fdre_C_D)         0.091     1.229    iicCommMod_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 iicCommMod_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.566     0.902    iicCommMod_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y77         FDRE                                         r  iicCommMod_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  iicCommMod_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.115     1.158    iicCommMod_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X26Y77         SRL16E                                       r  iicCommMod_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.830     1.196    iicCommMod_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y77         SRL16E                                       r  iicCommMod_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.264     0.932    
    SLICE_X26Y77         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.041    iicCommMod_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.576     0.912    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y96         FDRE                                         r  iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.103     1.156    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X30Y97         SRL16E                                       r  iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicCommMod_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2897, routed)        0.845     1.211    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.037    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iicCommMod_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y26    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y26    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y24    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y24    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  iicCommMod_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y23     iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_188/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y24     iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_188/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff3_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X2Y22     iicCommMod_i/iiccommmod_0/inst/grp_readData_fu_188/iiccommmod_mul_32bkb_U1/iiccommmod_mul_32bkb_MulnS_0_U/buff1_reg/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y72    iicCommMod_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y72    iicCommMod_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y71    iicCommMod_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X42Y71    iicCommMod_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y78    iicCommMod_i/iiccommmod_0/inst/iiccommmod_iic_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y69    iicCommMod_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y69    iicCommMod_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y71    iicCommMod_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y71    iicCommMod_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y76    iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y76    iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y76    iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y76    iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y76    iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y76    iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y76    iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y80    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X46Y76    iicCommMod_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y82    iicCommMod_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



