INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 21:26:19 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 buffer18/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            buffer0/dataReg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 1.089ns (16.479%)  route 5.519ns (83.521%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1521, unset)         0.508     0.508    buffer18/clk
    SLICE_X10Y122        FDRE                                         r  buffer18/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer18/outs_reg[0]/Q
                         net (fo=42, routed)          0.450     1.212    buffer18/control/outs_reg[6]
    SLICE_X9Y122         LUT6 (Prop_lut6_I3_O)        0.043     1.255 f  buffer18/control/n_ready_INST_0_i_5/O
                         net (fo=3, routed)           0.232     1.487    control_merge0/tehb/control/index_tehb
    SLICE_X8Y122         LUT3 (Prop_lut3_I2_O)        0.043     1.530 f  control_merge0/tehb/control/n_ready_INST_0_i_3/O
                         net (fo=9, routed)           0.371     1.900    control_merge0/tehb/control/dataReg_reg[0]
    SLICE_X9Y120         LUT6 (Prop_lut6_I0_O)        0.043     1.943 f  control_merge0/tehb/control/dataReg[31]_i_5__0/O
                         net (fo=70, routed)          0.499     2.443    control_merge0/tehb/control/outs_reg[0]
    SLICE_X0Y122         LUT5 (Prop_lut5_I1_O)        0.043     2.486 f  control_merge0/tehb/control/Memory[0][23]_i_1/O
                         net (fo=5, routed)           0.416     2.902    buffer3/fifo/buffer0_outs[23]
    SLICE_X4Y124         LUT3 (Prop_lut3_I1_O)        0.043     2.945 f  buffer3/fifo/i__i_60/O
                         net (fo=1, routed)           0.390     3.334    cmpi0/buffer3_outs[11]
    SLICE_X6Y124         LUT6 (Prop_lut6_I4_O)        0.043     3.377 r  cmpi0/i__i_35/O
                         net (fo=1, routed)           0.344     3.722    cmpi0/i__i_35_n_0
    SLICE_X7Y121         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     3.906 r  cmpi0/i__i_19/CO[3]
                         net (fo=1, routed)           0.000     3.906    cmpi0/i__i_19_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.955 f  cmpi0/i__i_12/CO[3]
                         net (fo=9, routed)           0.453     4.407    buffer8/fifo/result[0]
    SLICE_X8Y124         LUT3 (Prop_lut3_I0_O)        0.043     4.450 f  buffer8/fifo/i__i_8/O
                         net (fo=6, routed)           0.175     4.626    control_merge0/tehb/control/ctrlEnd_ready_reg
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.043     4.669 r  control_merge0/tehb/control/transmitValue_i_3__16/O
                         net (fo=10, routed)          0.099     4.768    control_merge2/tehb/control/i__i_17
    SLICE_X11Y124        LUT5 (Prop_lut5_I2_O)        0.043     4.811 r  control_merge2/tehb/control/dataReg[6]_i_7/O
                         net (fo=17, routed)          0.323     5.134    fork11/control/generateBlocks[0].regblock/transmitValue_i_6__2
    SLICE_X14Y125        LUT2 (Prop_lut2_I1_O)        0.043     5.177 f  fork11/control/generateBlocks[0].regblock/i__i_17/O
                         net (fo=5, routed)           0.351     5.528    fork7/generateBlocks[0].regblock/transmitValue_reg_5
    SLICE_X12Y126        LUT6 (Prop_lut6_I4_O)        0.043     5.571 f  fork7/generateBlocks[0].regblock/i__i_9/O
                         net (fo=3, routed)           0.268     5.839    control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_reg_5
    SLICE_X9Y126         LUT5 (Prop_lut5_I3_O)        0.043     5.882 f  control_merge0/fork_valid/generateBlocks[0].regblock/i__i_2/O
                         net (fo=7, routed)           0.440     6.322    fork4/control/generateBlocks[0].regblock/fullReg_reg
    SLICE_X4Y127         LUT6 (Prop_lut6_I2_O)        0.043     6.365 f  fork4/control/generateBlocks[0].regblock/join_inputs//i_/O
                         net (fo=7, routed)           0.191     6.556    fork1/control/generateBlocks[0].regblock/buffer3_outs_ready
    SLICE_X3Y126         LUT6 (Prop_lut6_I3_O)        0.043     6.599 r  fork1/control/generateBlocks[0].regblock/dataReg[31]_i_1__5/O
                         net (fo=32, routed)          0.517     7.116    buffer0/E[0]
    SLICE_X3Y117         FDRE                                         r  buffer0/dataReg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=1521, unset)         0.483     8.183    buffer0/clk
    SLICE_X3Y117         FDRE                                         r  buffer0/dataReg_reg[11]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X3Y117         FDRE (Setup_fdre_C_CE)      -0.194     7.953    buffer0/dataReg_reg[11]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  0.837    




