Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Dec 26 17:24:54 2021
| Host         : DESKTOP-TQIBI50 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_Test_Patterns_Top_timing_summary_routed.rpt -pb VGA_Test_Patterns_Top_timing_summary_routed.pb -rpx VGA_Test_Patterns_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_Test_Patterns_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    132         
TIMING-18  Warning           Missing input or output delay  5           
TIMING-20  Warning           Non-clocked latch              5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (172)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (255)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (172)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: UART_RX_Inst/r_RX_Byte_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: UART_RX_Inst/r_RX_Byte_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: UART_RX_Inst/r_RX_Byte_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: UART_RX_Inst/r_RX_Byte_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: UART_RX_Inst/r_RX_Byte_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: UART_RX_Inst/r_RX_Byte_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: UART_RX_Inst/r_RX_Byte_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: UART_RX_Inst/r_RX_Byte_reg[7]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: clock_wrapper/divided_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (255)
--------------------------------------------------
 There are 255 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.321        0.000                      0                   84        0.104        0.000                      0                   84        4.500        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.321        0.000                      0                   84        0.104        0.000                      0                   84        4.500        0.000                       0                    54  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.828ns (19.644%)  route 3.387ns (80.356%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clock_wrapper/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.987     6.530    clock_wrapper/counter_value[28]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.654 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.356     7.010    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.134 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.082    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.206 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          1.096     9.302    clock_wrapper/divided_clk_0
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446    14.787    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[25]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    14.623    clock_wrapper/counter_value_reg[25]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.828ns (19.644%)  route 3.387ns (80.356%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clock_wrapper/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.987     6.530    clock_wrapper/counter_value[28]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.654 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.356     7.010    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.134 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.082    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.206 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          1.096     9.302    clock_wrapper/divided_clk_0
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446    14.787    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[26]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    14.623    clock_wrapper/counter_value_reg[26]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.828ns (19.644%)  route 3.387ns (80.356%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clock_wrapper/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.987     6.530    clock_wrapper/counter_value[28]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.654 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.356     7.010    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.134 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.082    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.206 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          1.096     9.302    clock_wrapper/divided_clk_0
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446    14.787    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[27]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    14.623    clock_wrapper/counter_value_reg[27]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.828ns (19.644%)  route 3.387ns (80.356%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clock_wrapper/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.987     6.530    clock_wrapper/counter_value[28]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.654 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.356     7.010    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.134 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.082    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.206 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          1.096     9.302    clock_wrapper/divided_clk_0
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446    14.787    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    14.623    clock_wrapper/counter_value_reg[28]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.311%)  route 3.249ns (79.689%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clock_wrapper/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.987     6.530    clock_wrapper/counter_value[28]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.654 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.356     7.010    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.134 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.082    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.206 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.958     9.164    clock_wrapper/divided_clk_0
    SLICE_X39Y48         FDRE                                         r  clock_wrapper/counter_value_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446    14.787    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  clock_wrapper/counter_value_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clock_wrapper/counter_value_reg[21]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.311%)  route 3.249ns (79.689%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clock_wrapper/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.987     6.530    clock_wrapper/counter_value[28]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.654 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.356     7.010    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.134 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.082    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.206 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.958     9.164    clock_wrapper/divided_clk_0
    SLICE_X39Y48         FDRE                                         r  clock_wrapper/counter_value_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446    14.787    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  clock_wrapper/counter_value_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clock_wrapper/counter_value_reg[22]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.311%)  route 3.249ns (79.689%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clock_wrapper/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.987     6.530    clock_wrapper/counter_value[28]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.654 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.356     7.010    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.134 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.082    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.206 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.958     9.164    clock_wrapper/divided_clk_0
    SLICE_X39Y48         FDRE                                         r  clock_wrapper/counter_value_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446    14.787    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  clock_wrapper/counter_value_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clock_wrapper/counter_value_reg[23]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 0.828ns (20.311%)  route 3.249ns (79.689%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clock_wrapper/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.987     6.530    clock_wrapper/counter_value[28]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.654 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.356     7.010    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.134 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.082    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.206 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.958     9.164    clock_wrapper/divided_clk_0
    SLICE_X39Y48         FDRE                                         r  clock_wrapper/counter_value_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.446    14.787    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  clock_wrapper/counter_value_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y48         FDRE (Setup_fdre_C_R)       -0.429    14.598    clock_wrapper/counter_value_reg[24]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.164    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.828ns (21.551%)  route 3.014ns (78.449%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clock_wrapper/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.987     6.530    clock_wrapper/counter_value[28]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.654 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.356     7.010    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.134 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.082    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.206 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.724     8.929    clock_wrapper/divided_clk_0
    SLICE_X39Y50         FDRE                                         r  clock_wrapper/counter_value_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.436    14.777    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  clock_wrapper/counter_value_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X39Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clock_wrapper/counter_value_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 clock_wrapper/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.828ns (21.551%)  route 3.014ns (78.449%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.566     5.087    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  clock_wrapper/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.987     6.530    clock_wrapper/counter_value[28]
    SLICE_X38Y50         LUT4 (Prop_lut4_I1_O)        0.124     6.654 f  clock_wrapper/counter_value[31]_i_8/O
                         net (fo=1, routed)           0.356     7.010    clock_wrapper/counter_value[31]_i_8_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.134 f  clock_wrapper/counter_value[31]_i_4/O
                         net (fo=2, routed)           0.948     8.082    clock_wrapper/counter_value[31]_i_4_n_0
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.124     8.206 r  clock_wrapper/counter_value[31]_i_1/O
                         net (fo=31, routed)          0.724     8.929    clock_wrapper/divided_clk_0
    SLICE_X39Y50         FDRE                                         r  clock_wrapper/counter_value_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          1.436    14.777    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  clock_wrapper/counter_value_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X39Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clock_wrapper/counter_value_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  5.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clock_wrapper/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.564     1.447    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_wrapper/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.120     1.708    clock_wrapper/counter_value[28]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clock_wrapper/counter_value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clock_wrapper/counter_value_reg[28]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clock_wrapper/counter_value_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.923    clock_wrapper/counter_value_reg[31]_i_2_n_7
    SLICE_X39Y50         FDRE                                         r  clock_wrapper/counter_value_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.958    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  clock_wrapper/counter_value_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clock_wrapper/counter_value_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clock_wrapper/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.564     1.447    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_wrapper/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.120     1.708    clock_wrapper/counter_value[28]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clock_wrapper/counter_value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clock_wrapper/counter_value_reg[28]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  clock_wrapper/counter_value_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.934    clock_wrapper/counter_value_reg[31]_i_2_n_5
    SLICE_X39Y50         FDRE                                         r  clock_wrapper/counter_value_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.958    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  clock_wrapper/counter_value_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clock_wrapper/counter_value_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clock_wrapper/counter_value_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_wrapper/counter_value_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.564     1.447    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  clock_wrapper/counter_value_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_wrapper/counter_value_reg[28]/Q
                         net (fo=2, routed)           0.120     1.708    clock_wrapper/counter_value[28]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clock_wrapper/counter_value_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clock_wrapper/counter_value_reg[28]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  clock_wrapper/counter_value_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.959    clock_wrapper/counter_value_reg[31]_i_2_n_6
    SLICE_X39Y50         FDRE                                         r  clock_wrapper/counter_value_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.830     1.958    clock_wrapper/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  clock_wrapper/counter_value_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clock_wrapper/counter_value_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sven_seg_con/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sven_seg_con/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.478    sven_seg_con/clk_IBUF_BUFG
    SLICE_X65Y43         FDCE                                         r  sven_seg_con/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  sven_seg_con/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    sven_seg_con/refresh_counter_reg_n_0_[11]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  sven_seg_con/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    sven_seg_con/refresh_counter_reg[8]_i_1_n_4
    SLICE_X65Y43         FDCE                                         r  sven_seg_con/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     1.993    sven_seg_con/clk_IBUF_BUFG
    SLICE_X65Y43         FDCE                                         r  sven_seg_con/refresh_counter_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y43         FDCE (Hold_fdce_C_D)         0.105     1.583    sven_seg_con/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sven_seg_con/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sven_seg_con/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.478    sven_seg_con/clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  sven_seg_con/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  sven_seg_con/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.727    sven_seg_con/refresh_counter_reg_n_0_[15]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  sven_seg_con/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    sven_seg_con/refresh_counter_reg[12]_i_1_n_4
    SLICE_X65Y44         FDCE                                         r  sven_seg_con/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     1.993    sven_seg_con/clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  sven_seg_con/refresh_counter_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y44         FDCE (Hold_fdce_C_D)         0.105     1.583    sven_seg_con/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sven_seg_con/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sven_seg_con/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.594     1.477    sven_seg_con/clk_IBUF_BUFG
    SLICE_X65Y41         FDCE                                         r  sven_seg_con/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  sven_seg_con/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.726    sven_seg_con/refresh_counter_reg_n_0_[3]
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  sven_seg_con/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    sven_seg_con/refresh_counter_reg[0]_i_1_n_4
    SLICE_X65Y41         FDCE                                         r  sven_seg_con/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.865     1.992    sven_seg_con/clk_IBUF_BUFG
    SLICE_X65Y41         FDCE                                         r  sven_seg_con/refresh_counter_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y41         FDCE (Hold_fdce_C_D)         0.105     1.582    sven_seg_con/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sven_seg_con/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sven_seg_con/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.594     1.477    sven_seg_con/clk_IBUF_BUFG
    SLICE_X65Y42         FDCE                                         r  sven_seg_con/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  sven_seg_con/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.726    sven_seg_con/refresh_counter_reg_n_0_[7]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  sven_seg_con/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    sven_seg_con/refresh_counter_reg[4]_i_1_n_4
    SLICE_X65Y42         FDCE                                         r  sven_seg_con/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.865     1.992    sven_seg_con/clk_IBUF_BUFG
    SLICE_X65Y42         FDCE                                         r  sven_seg_con/refresh_counter_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y42         FDCE (Hold_fdce_C_D)         0.105     1.582    sven_seg_con/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sven_seg_con/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sven_seg_con/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.478    sven_seg_con/clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  sven_seg_con/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  sven_seg_con/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.724    sven_seg_con/refresh_counter_reg_n_0_[12]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  sven_seg_con/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    sven_seg_con/refresh_counter_reg[12]_i_1_n_7
    SLICE_X65Y44         FDCE                                         r  sven_seg_con/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     1.993    sven_seg_con/clk_IBUF_BUFG
    SLICE_X65Y44         FDCE                                         r  sven_seg_con/refresh_counter_reg[12]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y44         FDCE (Hold_fdce_C_D)         0.105     1.583    sven_seg_con/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sven_seg_con/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sven_seg_con/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.478    sven_seg_con/clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  sven_seg_con/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  sven_seg_con/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.724    sven_seg_con/refresh_counter_reg_n_0_[16]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  sven_seg_con/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    sven_seg_con/refresh_counter_reg[16]_i_1_n_7
    SLICE_X65Y45         FDCE                                         r  sven_seg_con/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     1.993    sven_seg_con/clk_IBUF_BUFG
    SLICE_X65Y45         FDCE                                         r  sven_seg_con/refresh_counter_reg[16]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y45         FDCE (Hold_fdce_C_D)         0.105     1.583    sven_seg_con/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sven_seg_con/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sven_seg_con/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.595     1.478    sven_seg_con/clk_IBUF_BUFG
    SLICE_X65Y43         FDCE                                         r  sven_seg_con/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  sven_seg_con/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.724    sven_seg_con/refresh_counter_reg_n_0_[8]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  sven_seg_con/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    sven_seg_con/refresh_counter_reg[8]_i_1_n_7
    SLICE_X65Y43         FDCE                                         r  sven_seg_con/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=53, routed)          0.866     1.993    sven_seg_con/clk_IBUF_BUFG
    SLICE_X65Y43         FDCE                                         r  sven_seg_con/refresh_counter_reg[8]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y43         FDCE (Hold_fdce_C_D)         0.105     1.583    sven_seg_con/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y43   clock_wrapper/counter_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   clock_wrapper/counter_value_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   clock_wrapper/counter_value_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   clock_wrapper/counter_value_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   clock_wrapper/counter_value_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   clock_wrapper/counter_value_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   clock_wrapper/counter_value_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   clock_wrapper/counter_value_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y47   clock_wrapper/counter_value_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   clock_wrapper/counter_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   clock_wrapper/counter_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   clock_wrapper/counter_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   clock_wrapper/counter_value_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   clock_wrapper/counter_value_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   clock_wrapper/counter_value_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   clock_wrapper/counter_value_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   clock_wrapper/counter_value_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   clock_wrapper/counter_value_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   clock_wrapper/counter_value_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   clock_wrapper/counter_value_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y43   clock_wrapper/counter_value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   clock_wrapper/counter_value_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   clock_wrapper/counter_value_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   clock_wrapper/counter_value_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   clock_wrapper/counter_value_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   clock_wrapper/counter_value_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   clock_wrapper/counter_value_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   clock_wrapper/counter_value_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   clock_wrapper/counter_value_reg[13]/C



