module tempreg(
  input clk,
  input control,
  input [31:0] din,
  output reg[31:0] dout
  );
  /*
  reg[31:0] temp_reg;
  
  initial
    temp_reg = 32'b0;
  */
  always@(negedge clk)
  begin
    if(control)
      //temp_reg = din;
      dout <= din;
  end
  
  //assign dout = temp_reg;

endmodule
  
  