Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jan 08 16:26:51 2024
| Host         : LAPTOP-CVF10GMF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ALU_control_sets_placed.rpt
| Design       : ALU
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              70 |           31 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------------+-------------------------------------------+------------------+----------------+
|  Clock Signal  |                         Enable Signal                        |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------------+-------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | GENERATE_PRODUCT/BOOTH_UC/FSM_sequential_state[3]_i_1__0_n_0 |                                           |                2 |              4 |
|  CLK_IBUF_BUFG | GENERATE_DIVISION/FSM_sequential_state[3]_i_1_n_0            |                                           |                3 |              4 |
|  CLK_IBUF_BUFG | GENERATE_PRODUCT/BOOTH_UC/output_reg[0]_0                    |                                           |                2 |              7 |
|  CLK_IBUF_BUFG | GENERATE_DIVISION/Q_temp[7]_i_1_n_0                          |                                           |                2 |              7 |
|  CLK_IBUF_BUFG | GENERATE_DIVISION/A_temp[7]_i_1_n_0                          |                                           |                7 |              8 |
|  CLK_IBUF_BUFG | GENERATE_PRODUCT/BOOTH_UC/output_reg[7]_2                    |                                           |                5 |              8 |
|  CLK_IBUF_BUFG | GENERATE_PRODUCT/BOOTH_UC/E[0]                               | GENERATE_PRODUCT/BOOTH_UC/output_reg[0]_0 |                5 |              8 |
|  CLK_IBUF_BUFG | GENERATE_DIVISION/AQ[15]_i_1_n_0                             |                                           |                5 |             16 |
|  CLK_IBUF_BUFG | GENERATE_DIVISION/A[7]_i_1_n_0                               |                                           |                5 |             16 |
|  CLK_IBUF_BUFG |                                                              |                                           |                7 |             20 |
|  CLK_IBUF_BUFG | GENERATE_DIVISION/C[30]_i_2__0_n_0                           | GENERATE_DIVISION/C[30]_i_1_n_0           |                9 |             30 |
|  CLK_IBUF_BUFG | GENERATE_PRODUCT/BOOTH_UC/C                                  | GENERATE_PRODUCT/BOOTH_UC/C[30]_i_1_n_0   |                8 |             30 |
+----------------+--------------------------------------------------------------+-------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 7      |                     2 |
| 8      |                     3 |
| 16+    |                     5 |
+--------+-----------------------+


