
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100121                       # Number of seconds simulated
sim_ticks                                100120854324                       # Number of ticks simulated
final_tick                               627114751602                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127678                       # Simulator instruction rate (inst/s)
host_op_rate                                   161112                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5812567                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915492                       # Number of bytes of host memory used
host_seconds                                 17224.90                       # Real time elapsed on the host
sim_insts                                  2199240807                       # Number of instructions simulated
sim_ops                                    2775133054                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1293184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       206336                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1502976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       888960                       # Number of bytes written to this memory
system.physmem.bytes_written::total            888960                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10103                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1612                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11742                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6945                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6945                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16620                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12916230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2060869                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                15011618                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16620                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17898                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              34518                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8878870                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8878870                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8878870                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16620                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12916230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17898                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2060869                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               23890487                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               240097973                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21943522                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17775614                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014120                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8987386                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8284508                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2466007                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91263                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185692352                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121938014                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21943522                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10750515                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26714414                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6168389                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4020762                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11623307                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2014977                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220535649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.679416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.051836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193821235     87.89%     87.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2487828      1.13%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1960560      0.89%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4590071      2.08%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          995142      0.45%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1552702      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1185745      0.54%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741101      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13201265      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220535649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091394                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.507868                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183626949                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6145710                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26610089                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        86497                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4066398                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3783987                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42309                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149545502                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76388                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4066398                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184130080                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1572593                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3174602                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26163234                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1428736                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149407987                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        18089                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        275729                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       537809                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       176003                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210172858                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    697143567                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    697143567                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39477340                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        38358                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21819                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4717844                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14522694                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7222672                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       133066                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1602315                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148337217                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        38342                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139347775                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       144005                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24764485                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51456771                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         5274                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220535649                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.631861                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.302954                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160470603     72.76%     72.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25739829     11.67%     84.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12481236      5.66%     90.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8333834      3.78%     93.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7732135      3.51%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2591318      1.18%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2677601      1.21%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379508      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129585      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220535649                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400573     59.10%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137962     20.35%     79.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       139298     20.55%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117030582     83.98%     83.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2112724      1.52%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13024183      9.35%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7163752      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139347775                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.580379                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             677833                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004864                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    500053035                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173140517                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135773232                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140025608                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       348262                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3288757                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1051                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          473                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       196946                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4066398                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1042567                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        96044                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148375559                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9833                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14522694                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7222672                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21808                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         81304                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          473                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1098118                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1138806                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236924                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136808369                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12575884                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2539404                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19738300                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19394275                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7162416                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.569802                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135774031                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135773232                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80400344                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221894436                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.565491                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362336                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25567750                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2018227                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216469251                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.567329                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.371655                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164885103     76.17%     76.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24279738     11.22%     87.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10604443      4.90%     92.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6019412      2.78%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4360031      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1713586      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1322934      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       955167      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2328837      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216469251                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2328837                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362517547                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300820767                       # The number of ROB writes
system.switch_cpus0.timesIdled                3009332                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               19562324                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.400980                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.400980                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.416497                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.416497                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616233600                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189086406                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138117004                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               240097973                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21793238                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17683132                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2005486                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8852942                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8253187                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2365514                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94776                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    188813003                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             121550579                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21793238                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10618701                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26759521                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6122185                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3419957                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11667021                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2003771                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    223083294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.669229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.030020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       196323773     88.00%     88.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1862529      0.83%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3395856      1.52%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3133869      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1990531      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1636758      0.73%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          936931      0.42%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          953963      0.43%     94.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12849084      5.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    223083294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090768                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.506254                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       186894821                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5355415                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26697175                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        45291                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4090588                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3768804                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     149195294                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1286                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4090588                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       187372162                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1200149                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3061865                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26235360                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1123159                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     149070734                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        183687                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       484735                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    211444869                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    694421188                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    694421188                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174021849                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37423020                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34271                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17136                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4153089                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14075117                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7280001                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        83443                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1610175                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         148072234                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34272                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139803253                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       118671                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22385567                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     47120678                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    223083294                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.626686                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.299599                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    162785120     72.97%     72.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25531712     11.44%     84.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13732954      6.16%     90.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6958090      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8283238      3.71%     97.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2687932      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2515579      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       444075      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       144594      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    223083294                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         422277     59.65%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        145882     20.61%     80.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       139817     19.75%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117555341     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2005073      1.43%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17135      0.01%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12968823      9.28%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7256881      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139803253                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.582276                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             707976                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005064                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    503516447                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    170492286                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    136775097                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140511229                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       271883                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2730610                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        93322                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4090588                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         810803                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       115247                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    148106506                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        75472                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14075117                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7280001                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17136                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        100371                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1070236                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1116833                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2187069                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137788798                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12512109                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2014455                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19768837                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19448602                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7256728                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.573886                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             136775138                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            136775097                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78949871                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219891071                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.569664                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.359041                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101349603                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124791201                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23315620                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34272                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2030965                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    218992706                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.569842                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.369485                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    166437093     76.00%     76.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24194824     11.05%     87.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12548151      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4032971      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5540581      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1859575      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1072525      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       950075      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2356911      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    218992706                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101349603                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124791201                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18531186                       # Number of memory references committed
system.switch_cpus1.commit.loads             11344507                       # Number of loads committed
system.switch_cpus1.commit.membars              17136                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18012218                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112427404                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2573863                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2356911                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           364742616                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          300304265                       # The number of ROB writes
system.switch_cpus1.timesIdled                2921165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17014679                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101349603                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124791201                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101349603                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.369008                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.369008                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.422118                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.422118                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       619758873                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191422075                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137688627                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34272                       # number of misc regfile writes
system.l20.replacements                         10116                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          993491                       # Total number of references to valid blocks.
system.l20.sampled_refs                         75652                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.132382                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        36673.019206                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    12.814828                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5218.985065                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                  107                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         23524.180901                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.559586                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000196                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.079635                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.001633                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.358951                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        63221                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  63221                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           26495                       # number of Writeback hits
system.l20.Writeback_hits::total                26495                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        63221                       # number of demand (read+write) hits
system.l20.demand_hits::total                   63221                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        63221                       # number of overall hits
system.l20.overall_hits::total                  63221                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        10103                       # number of ReadReq misses
system.l20.ReadReq_misses::total                10116                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        10103                       # number of demand (read+write) misses
system.l20.demand_misses::total                 10116                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        10103                       # number of overall misses
system.l20.overall_misses::total                10116                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2424897                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2063202407                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2065627304                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2424897                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2063202407                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2065627304                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2424897                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2063202407                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2065627304                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        73324                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              73337                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        26495                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            26495                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        73324                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               73337                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        73324                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              73337                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.137786                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.137939                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.137786                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.137939                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.137786                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.137939                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 186530.538462                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 204216.807582                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 204194.079083                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 186530.538462                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 204216.807582                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 204194.079083                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 186530.538462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 204216.807582                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 204194.079083                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5319                       # number of writebacks
system.l20.writebacks::total                     5319                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        10103                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           10116                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        10103                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            10116                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        10103                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           10116                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1645754                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1457468732                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1459114486                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1645754                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1457468732                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1459114486                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1645754                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1457468732                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1459114486                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.137786                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.137939                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.137786                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.137939                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.137786                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.137939                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 126596.461538                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 144260.985054                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 144238.284500                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 126596.461538                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 144260.985054                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 144238.284500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 126596.461538                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 144260.985054                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 144238.284500                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1626                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          486089                       # Total number of references to valid blocks.
system.l21.sampled_refs                         67162                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.237560                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        42277.379322                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.996991                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   825.623688                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  195                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data                22224                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.645102                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000214                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.012598                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002975                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.339111                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        37698                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37698                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11845                       # number of Writeback hits
system.l21.Writeback_hits::total                11845                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        37698                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37698                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        37698                       # number of overall hits
system.l21.overall_hits::total                  37698                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1612                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1626                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1612                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1626                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1612                       # number of overall misses
system.l21.overall_misses::total                 1626                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2571748                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    328538080                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      331109828                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2571748                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    328538080                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       331109828                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2571748                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    328538080                       # number of overall miss cycles
system.l21.overall_miss_latency::total      331109828                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        39310                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              39324                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11845                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11845                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        39310                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               39324                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        39310                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              39324                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.041007                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.041349                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.041007                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.041349                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.041007                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.041349                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 183696.285714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203807.741935                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203634.580566                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 183696.285714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203807.741935                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203634.580566                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 183696.285714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203807.741935                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203634.580566                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1626                       # number of writebacks
system.l21.writebacks::total                     1626                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1612                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1626                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1612                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1626                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1612                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1626                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1727516                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    231577419                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    233304935                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1727516                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    231577419                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    233304935                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1727516                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    231577419                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    233304935                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.041007                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.041349                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.041007                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.041349                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.041007                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.041349                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       123394                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143658.448511                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143483.969865                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       123394                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143658.448511                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143483.969865                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       123394                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143658.448511                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143483.969865                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996627                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011630915                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060348.095723                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996627                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11623291                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11623291                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11623291                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11623291                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11623291                       # number of overall hits
system.cpu0.icache.overall_hits::total       11623291                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3100377                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3100377                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3100377                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3100377                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3100377                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3100377                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11623307                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11623307                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11623307                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11623307                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11623307                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11623307                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 193773.562500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 193773.562500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 193773.562500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 193773.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 193773.562500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 193773.562500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2532797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2532797                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2532797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2532797                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2532797                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2532797                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 194830.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 194830.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 194830.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 194830.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 194830.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 194830.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73324                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179485726                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73580                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2439.327616                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.004637                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.995363                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902362                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097638                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9419568                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9419568                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21565                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21565                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16412226                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16412226                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16412226                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16412226                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       180525                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       180525                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       180525                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        180525                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       180525                       # number of overall misses
system.cpu0.dcache.overall_misses::total       180525                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18229373662                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18229373662                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18229373662                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18229373662                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18229373662                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18229373662                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9600093                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9600093                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16592751                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16592751                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16592751                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16592751                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018805                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018805                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010880                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010880                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010880                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010880                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 100979.773782                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 100979.773782                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 100979.773782                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 100979.773782                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 100979.773782                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 100979.773782                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        26495                       # number of writebacks
system.cpu0.dcache.writebacks::total            26495                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107201                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107201                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107201                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107201                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107201                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107201                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73324                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73324                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73324                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73324                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73324                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73324                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6296463747                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6296463747                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6296463747                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6296463747                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6296463747                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6296463747                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007638                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004419                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004419                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004419                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004419                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85871.798415                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 85871.798415                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 85871.798415                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85871.798415                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 85871.798415                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85871.798415                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996982                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1009565855                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180487.807775                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996982                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11667005                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11667005                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11667005                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11667005                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11667005                       # number of overall hits
system.cpu1.icache.overall_hits::total       11667005                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3176647                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3176647                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3176647                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3176647                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3176647                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3176647                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11667021                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11667021                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11667021                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11667021                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11667021                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11667021                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 198540.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 198540.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 198540.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 198540.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 198540.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 198540.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2687948                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2687948                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2687948                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2687948                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2687948                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2687948                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191996.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 191996.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 191996.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 191996.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 191996.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 191996.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39310                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               167994517                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39566                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4245.931279                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.213979                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.786021                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907086                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092914                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9403596                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9403596                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7154121                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7154121                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17136                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17136                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17136                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17136                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16557717                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16557717                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16557717                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16557717                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       118389                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       118389                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       118389                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        118389                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       118389                       # number of overall misses
system.cpu1.dcache.overall_misses::total       118389                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10781141185                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10781141185                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10781141185                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10781141185                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10781141185                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10781141185                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9521985                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9521985                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7154121                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7154121                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17136                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17136                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17136                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16676106                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16676106                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16676106                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16676106                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012433                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012433                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007099                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007099                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007099                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007099                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 91065.396152                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91065.396152                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 91065.396152                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91065.396152                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 91065.396152                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91065.396152                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11845                       # number of writebacks
system.cpu1.dcache.writebacks::total            11845                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79079                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79079                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        79079                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79079                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        79079                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79079                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39310                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39310                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39310                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39310                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39310                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39310                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2800037845                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2800037845                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2800037845                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2800037845                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2800037845                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2800037845                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004128                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004128                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002357                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002357                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002357                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002357                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 71229.657721                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71229.657721                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 71229.657721                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71229.657721                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 71229.657721                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71229.657721                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
