WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2515414 heartbeat IPC: 3.975 cumulative IPC: 3.975 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5031101 heartbeat IPC: 3.975 cumulative IPC: 3.975 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6285669 cumulative IPC: 3.977 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6285669 cumulative IPC: 3.977 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 10807031 heartbeat IPC: 1.731 cumulative IPC: 1.106 (Simulation time: 00 hr 01 min 08 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_9.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 18483645 heartbeat IPC: 1.303 cumulative IPC: 1.23 (Simulation time: 00 hr 01 min 44 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 25967111 heartbeat IPC: 1.336 cumulative IPC: 1.27 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 34344620 heartbeat IPC: 1.194 cumulative IPC: 1.247 (Simulation time: 00 hr 02 min 58 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_9.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 42084853 heartbeat IPC: 1.292 cumulative IPC: 1.257 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 49523580 heartbeat IPC: 1.344 cumulative IPC: 1.272 (Simulation time: 00 hr 04 min 09 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 57890894 heartbeat IPC: 1.195 cumulative IPC: 1.26 (Simulation time: 00 hr 04 min 48 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_9.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000004 cycles: 65674324 heartbeat IPC: 1.285 cumulative IPC: 1.263 (Simulation time: 00 hr 05 min 24 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 73049999 heartbeat IPC: 1.356 cumulative IPC: 1.273 (Simulation time: 00 hr 05 min 59 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 81416782 heartbeat IPC: 1.195 cumulative IPC: 1.264 (Simulation time: 00 hr 06 min 38 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_9.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 79154968 cumulative IPC: 1.263 (Simulation time: 00 hr 06 min 56 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 79154968 cumulative IPC: 1.263 (Simulation time: 00 hr 06 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_9.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.263 instructions: 100000003 cycles: 79154968
CPU 0 Branch Prediction Accuracy: 82.92% MPKI: 32.09 Average ROB Occupancy at Mispredict: 8.703
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00132
BRANCH_INDIRECT: 17.6
BRANCH_CONDITIONAL: 14.5
BRANCH_DIRECT_CALL: 0.00202
BRANCH_INDIRECT_CALL: 0.0435
BRANCH_RETURN: 0.00167

L1D TOTAL        ACCESS:   25040153 HIT:   23884038 MISS:    1156115
L1D LOAD         ACCESS:   18111635 HIT:   17522440 MISS:     589195
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    6919949 HIT:    6360990 MISS:     558959
L1D TRANSLATION  ACCESS:       8569 HIT:        608 MISS:       7961
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 7.735 cycles
L1I TOTAL        ACCESS:    5986973 HIT:    5481569 MISS:     505404
L1I LOAD         ACCESS:    5986973 HIT:    5481569 MISS:     505404
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 7.87 cycles
L2C TOTAL        ACCESS:    1157636 HIT:     966173 MISS:     191463
L2C LOAD         ACCESS:     727203 HIT:     591674 MISS:     135529
L2C RFO          ACCESS:     190904 HIT:     145407 MISS:      45497
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     231572 HIT:     226066 MISS:       5506
L2C TRANSLATION  ACCESS:       7957 HIT:       3026 MISS:       4931
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 23.68 cycles
LLC TOTAL        ACCESS:     250190 HIT:     244179 MISS:       6011
LLC LOAD         ACCESS:     135529 HIT:     131727 MISS:       3802
LLC RFO          ACCESS:      45497 HIT:      44188 MISS:       1309
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      64233 HIT:      63436 MISS:        797
LLC TRANSLATION  ACCESS:       4931 HIT:       4828 MISS:        103
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 133.6 cycles
cpu0_DTLB TOTAL        ACCESS:   20987349 HIT:   20826449 MISS:     160900
cpu0_DTLB LOAD         ACCESS:   20987349 HIT:   20826449 MISS:     160900
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.7 cycles
cpu0_ITLB TOTAL        ACCESS:    5138857 HIT:    5135807 MISS:       3050
cpu0_ITLB LOAD         ACCESS:    5138857 HIT:    5135807 MISS:       3050
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.808 cycles
cpu0_STLB TOTAL        ACCESS:      98102 HIT:      89551 MISS:       8551
cpu0_STLB LOAD         ACCESS:      98102 HIT:      89551 MISS:       8551
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 36.84 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1115
  ROW_BUFFER_MISS:       4099
 AVG DBUS CONGESTED CYCLE: 3.89
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        107
  FULL:       1132
