
miniprojetoSE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008740  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08008900  08008900  00018900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a68  08008a68  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08008a68  08008a68  00018a68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008a70  08008a70  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a70  08008a70  00018a70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a74  08008a74  00018a74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08008a78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b54  20000010  08008a88  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001b64  08008a88  00021b64  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000210f3  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b4c  00000000  00000000  00041133  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001888  00000000  00000000  00044c80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001730  00000000  00000000  00046508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004e3d  00000000  00000000  00047c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a331  00000000  00000000  0004ca75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00114155  00000000  00000000  00066da6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0017aefb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006770  00000000  00000000  0017af50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000010 	.word	0x20000010
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080088e8 	.word	0x080088e8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000014 	.word	0x20000014
 80001fc:	080088e8 	.word	0x080088e8

08000200 <__aeabi_uldivmod>:
 8000200:	b953      	cbnz	r3, 8000218 <__aeabi_uldivmod+0x18>
 8000202:	b94a      	cbnz	r2, 8000218 <__aeabi_uldivmod+0x18>
 8000204:	2900      	cmp	r1, #0
 8000206:	bf08      	it	eq
 8000208:	2800      	cmpeq	r0, #0
 800020a:	bf1c      	itt	ne
 800020c:	f04f 31ff 	movne.w	r1, #4294967295
 8000210:	f04f 30ff 	movne.w	r0, #4294967295
 8000214:	f000 b96e 	b.w	80004f4 <__aeabi_idiv0>
 8000218:	f1ad 0c08 	sub.w	ip, sp, #8
 800021c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000220:	f000 f806 	bl	8000230 <__udivmoddi4>
 8000224:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000228:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800022c:	b004      	add	sp, #16
 800022e:	4770      	bx	lr

08000230 <__udivmoddi4>:
 8000230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000234:	9d08      	ldr	r5, [sp, #32]
 8000236:	4604      	mov	r4, r0
 8000238:	468c      	mov	ip, r1
 800023a:	2b00      	cmp	r3, #0
 800023c:	f040 8083 	bne.w	8000346 <__udivmoddi4+0x116>
 8000240:	428a      	cmp	r2, r1
 8000242:	4617      	mov	r7, r2
 8000244:	d947      	bls.n	80002d6 <__udivmoddi4+0xa6>
 8000246:	fab2 f282 	clz	r2, r2
 800024a:	b142      	cbz	r2, 800025e <__udivmoddi4+0x2e>
 800024c:	f1c2 0020 	rsb	r0, r2, #32
 8000250:	fa24 f000 	lsr.w	r0, r4, r0
 8000254:	4091      	lsls	r1, r2
 8000256:	4097      	lsls	r7, r2
 8000258:	ea40 0c01 	orr.w	ip, r0, r1
 800025c:	4094      	lsls	r4, r2
 800025e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000262:	0c23      	lsrs	r3, r4, #16
 8000264:	fbbc f6f8 	udiv	r6, ip, r8
 8000268:	fa1f fe87 	uxth.w	lr, r7
 800026c:	fb08 c116 	mls	r1, r8, r6, ip
 8000270:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000274:	fb06 f10e 	mul.w	r1, r6, lr
 8000278:	4299      	cmp	r1, r3
 800027a:	d909      	bls.n	8000290 <__udivmoddi4+0x60>
 800027c:	18fb      	adds	r3, r7, r3
 800027e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000282:	f080 8119 	bcs.w	80004b8 <__udivmoddi4+0x288>
 8000286:	4299      	cmp	r1, r3
 8000288:	f240 8116 	bls.w	80004b8 <__udivmoddi4+0x288>
 800028c:	3e02      	subs	r6, #2
 800028e:	443b      	add	r3, r7
 8000290:	1a5b      	subs	r3, r3, r1
 8000292:	b2a4      	uxth	r4, r4
 8000294:	fbb3 f0f8 	udiv	r0, r3, r8
 8000298:	fb08 3310 	mls	r3, r8, r0, r3
 800029c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a0:	fb00 fe0e 	mul.w	lr, r0, lr
 80002a4:	45a6      	cmp	lr, r4
 80002a6:	d909      	bls.n	80002bc <__udivmoddi4+0x8c>
 80002a8:	193c      	adds	r4, r7, r4
 80002aa:	f100 33ff 	add.w	r3, r0, #4294967295
 80002ae:	f080 8105 	bcs.w	80004bc <__udivmoddi4+0x28c>
 80002b2:	45a6      	cmp	lr, r4
 80002b4:	f240 8102 	bls.w	80004bc <__udivmoddi4+0x28c>
 80002b8:	3802      	subs	r0, #2
 80002ba:	443c      	add	r4, r7
 80002bc:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002c0:	eba4 040e 	sub.w	r4, r4, lr
 80002c4:	2600      	movs	r6, #0
 80002c6:	b11d      	cbz	r5, 80002d0 <__udivmoddi4+0xa0>
 80002c8:	40d4      	lsrs	r4, r2
 80002ca:	2300      	movs	r3, #0
 80002cc:	e9c5 4300 	strd	r4, r3, [r5]
 80002d0:	4631      	mov	r1, r6
 80002d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d6:	b902      	cbnz	r2, 80002da <__udivmoddi4+0xaa>
 80002d8:	deff      	udf	#255	; 0xff
 80002da:	fab2 f282 	clz	r2, r2
 80002de:	2a00      	cmp	r2, #0
 80002e0:	d150      	bne.n	8000384 <__udivmoddi4+0x154>
 80002e2:	1bcb      	subs	r3, r1, r7
 80002e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e8:	fa1f f887 	uxth.w	r8, r7
 80002ec:	2601      	movs	r6, #1
 80002ee:	fbb3 fcfe 	udiv	ip, r3, lr
 80002f2:	0c21      	lsrs	r1, r4, #16
 80002f4:	fb0e 331c 	mls	r3, lr, ip, r3
 80002f8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002fc:	fb08 f30c 	mul.w	r3, r8, ip
 8000300:	428b      	cmp	r3, r1
 8000302:	d907      	bls.n	8000314 <__udivmoddi4+0xe4>
 8000304:	1879      	adds	r1, r7, r1
 8000306:	f10c 30ff 	add.w	r0, ip, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0xe2>
 800030c:	428b      	cmp	r3, r1
 800030e:	f200 80e9 	bhi.w	80004e4 <__udivmoddi4+0x2b4>
 8000312:	4684      	mov	ip, r0
 8000314:	1ac9      	subs	r1, r1, r3
 8000316:	b2a3      	uxth	r3, r4
 8000318:	fbb1 f0fe 	udiv	r0, r1, lr
 800031c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000320:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000324:	fb08 f800 	mul.w	r8, r8, r0
 8000328:	45a0      	cmp	r8, r4
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x10c>
 800032c:	193c      	adds	r4, r7, r4
 800032e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x10a>
 8000334:	45a0      	cmp	r8, r4
 8000336:	f200 80d9 	bhi.w	80004ec <__udivmoddi4+0x2bc>
 800033a:	4618      	mov	r0, r3
 800033c:	eba4 0408 	sub.w	r4, r4, r8
 8000340:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000344:	e7bf      	b.n	80002c6 <__udivmoddi4+0x96>
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x12e>
 800034a:	2d00      	cmp	r5, #0
 800034c:	f000 80b1 	beq.w	80004b2 <__udivmoddi4+0x282>
 8000350:	2600      	movs	r6, #0
 8000352:	e9c5 0100 	strd	r0, r1, [r5]
 8000356:	4630      	mov	r0, r6
 8000358:	4631      	mov	r1, r6
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f683 	clz	r6, r3
 8000362:	2e00      	cmp	r6, #0
 8000364:	d14a      	bne.n	80003fc <__udivmoddi4+0x1cc>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0x140>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80b8 	bhi.w	80004e0 <__udivmoddi4+0x2b0>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0103 	sbc.w	r1, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	468c      	mov	ip, r1
 800037a:	2d00      	cmp	r5, #0
 800037c:	d0a8      	beq.n	80002d0 <__udivmoddi4+0xa0>
 800037e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000382:	e7a5      	b.n	80002d0 <__udivmoddi4+0xa0>
 8000384:	f1c2 0320 	rsb	r3, r2, #32
 8000388:	fa20 f603 	lsr.w	r6, r0, r3
 800038c:	4097      	lsls	r7, r2
 800038e:	fa01 f002 	lsl.w	r0, r1, r2
 8000392:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000396:	40d9      	lsrs	r1, r3
 8000398:	4330      	orrs	r0, r6
 800039a:	0c03      	lsrs	r3, r0, #16
 800039c:	fbb1 f6fe 	udiv	r6, r1, lr
 80003a0:	fa1f f887 	uxth.w	r8, r7
 80003a4:	fb0e 1116 	mls	r1, lr, r6, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb06 f108 	mul.w	r1, r6, r8
 80003b0:	4299      	cmp	r1, r3
 80003b2:	fa04 f402 	lsl.w	r4, r4, r2
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x19c>
 80003b8:	18fb      	adds	r3, r7, r3
 80003ba:	f106 3cff 	add.w	ip, r6, #4294967295
 80003be:	f080 808d 	bcs.w	80004dc <__udivmoddi4+0x2ac>
 80003c2:	4299      	cmp	r1, r3
 80003c4:	f240 808a 	bls.w	80004dc <__udivmoddi4+0x2ac>
 80003c8:	3e02      	subs	r6, #2
 80003ca:	443b      	add	r3, r7
 80003cc:	1a5b      	subs	r3, r3, r1
 80003ce:	b281      	uxth	r1, r0
 80003d0:	fbb3 f0fe 	udiv	r0, r3, lr
 80003d4:	fb0e 3310 	mls	r3, lr, r0, r3
 80003d8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003dc:	fb00 f308 	mul.w	r3, r0, r8
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x1c4>
 80003e4:	1879      	adds	r1, r7, r1
 80003e6:	f100 3cff 	add.w	ip, r0, #4294967295
 80003ea:	d273      	bcs.n	80004d4 <__udivmoddi4+0x2a4>
 80003ec:	428b      	cmp	r3, r1
 80003ee:	d971      	bls.n	80004d4 <__udivmoddi4+0x2a4>
 80003f0:	3802      	subs	r0, #2
 80003f2:	4439      	add	r1, r7
 80003f4:	1acb      	subs	r3, r1, r3
 80003f6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003fa:	e778      	b.n	80002ee <__udivmoddi4+0xbe>
 80003fc:	f1c6 0c20 	rsb	ip, r6, #32
 8000400:	fa03 f406 	lsl.w	r4, r3, r6
 8000404:	fa22 f30c 	lsr.w	r3, r2, ip
 8000408:	431c      	orrs	r4, r3
 800040a:	fa20 f70c 	lsr.w	r7, r0, ip
 800040e:	fa01 f306 	lsl.w	r3, r1, r6
 8000412:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000416:	fa21 f10c 	lsr.w	r1, r1, ip
 800041a:	431f      	orrs	r7, r3
 800041c:	0c3b      	lsrs	r3, r7, #16
 800041e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000422:	fa1f f884 	uxth.w	r8, r4
 8000426:	fb0e 1119 	mls	r1, lr, r9, r1
 800042a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800042e:	fb09 fa08 	mul.w	sl, r9, r8
 8000432:	458a      	cmp	sl, r1
 8000434:	fa02 f206 	lsl.w	r2, r2, r6
 8000438:	fa00 f306 	lsl.w	r3, r0, r6
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x220>
 800043e:	1861      	adds	r1, r4, r1
 8000440:	f109 30ff 	add.w	r0, r9, #4294967295
 8000444:	d248      	bcs.n	80004d8 <__udivmoddi4+0x2a8>
 8000446:	458a      	cmp	sl, r1
 8000448:	d946      	bls.n	80004d8 <__udivmoddi4+0x2a8>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4421      	add	r1, r4
 8000450:	eba1 010a 	sub.w	r1, r1, sl
 8000454:	b2bf      	uxth	r7, r7
 8000456:	fbb1 f0fe 	udiv	r0, r1, lr
 800045a:	fb0e 1110 	mls	r1, lr, r0, r1
 800045e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000462:	fb00 f808 	mul.w	r8, r0, r8
 8000466:	45b8      	cmp	r8, r7
 8000468:	d907      	bls.n	800047a <__udivmoddi4+0x24a>
 800046a:	19e7      	adds	r7, r4, r7
 800046c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000470:	d22e      	bcs.n	80004d0 <__udivmoddi4+0x2a0>
 8000472:	45b8      	cmp	r8, r7
 8000474:	d92c      	bls.n	80004d0 <__udivmoddi4+0x2a0>
 8000476:	3802      	subs	r0, #2
 8000478:	4427      	add	r7, r4
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	eba7 0708 	sub.w	r7, r7, r8
 8000482:	fba0 8902 	umull	r8, r9, r0, r2
 8000486:	454f      	cmp	r7, r9
 8000488:	46c6      	mov	lr, r8
 800048a:	4649      	mov	r1, r9
 800048c:	d31a      	bcc.n	80004c4 <__udivmoddi4+0x294>
 800048e:	d017      	beq.n	80004c0 <__udivmoddi4+0x290>
 8000490:	b15d      	cbz	r5, 80004aa <__udivmoddi4+0x27a>
 8000492:	ebb3 020e 	subs.w	r2, r3, lr
 8000496:	eb67 0701 	sbc.w	r7, r7, r1
 800049a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800049e:	40f2      	lsrs	r2, r6
 80004a0:	ea4c 0202 	orr.w	r2, ip, r2
 80004a4:	40f7      	lsrs	r7, r6
 80004a6:	e9c5 2700 	strd	r2, r7, [r5]
 80004aa:	2600      	movs	r6, #0
 80004ac:	4631      	mov	r1, r6
 80004ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b2:	462e      	mov	r6, r5
 80004b4:	4628      	mov	r0, r5
 80004b6:	e70b      	b.n	80002d0 <__udivmoddi4+0xa0>
 80004b8:	4606      	mov	r6, r0
 80004ba:	e6e9      	b.n	8000290 <__udivmoddi4+0x60>
 80004bc:	4618      	mov	r0, r3
 80004be:	e6fd      	b.n	80002bc <__udivmoddi4+0x8c>
 80004c0:	4543      	cmp	r3, r8
 80004c2:	d2e5      	bcs.n	8000490 <__udivmoddi4+0x260>
 80004c4:	ebb8 0e02 	subs.w	lr, r8, r2
 80004c8:	eb69 0104 	sbc.w	r1, r9, r4
 80004cc:	3801      	subs	r0, #1
 80004ce:	e7df      	b.n	8000490 <__udivmoddi4+0x260>
 80004d0:	4608      	mov	r0, r1
 80004d2:	e7d2      	b.n	800047a <__udivmoddi4+0x24a>
 80004d4:	4660      	mov	r0, ip
 80004d6:	e78d      	b.n	80003f4 <__udivmoddi4+0x1c4>
 80004d8:	4681      	mov	r9, r0
 80004da:	e7b9      	b.n	8000450 <__udivmoddi4+0x220>
 80004dc:	4666      	mov	r6, ip
 80004de:	e775      	b.n	80003cc <__udivmoddi4+0x19c>
 80004e0:	4630      	mov	r0, r6
 80004e2:	e74a      	b.n	800037a <__udivmoddi4+0x14a>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	4439      	add	r1, r7
 80004ea:	e713      	b.n	8000314 <__udivmoddi4+0xe4>
 80004ec:	3802      	subs	r0, #2
 80004ee:	443c      	add	r4, r7
 80004f0:	e724      	b.n	800033c <__udivmoddi4+0x10c>
 80004f2:	bf00      	nop

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004fc:	f000 fd59 	bl	8000fb2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000500:	f000 f862 	bl	80005c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000504:	f000 f9a2 	bl	800084c <MX_GPIO_Init>
  MX_DMA_Init();
 8000508:	f000 f976 	bl	80007f8 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 800050c:	f000 f8d6 	bl	80006bc <MX_LPUART1_UART_Init>
  MX_UART4_Init();
 8000510:	f000 f920 	bl	8000754 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_DMA (&hlpuart1, SR_BUFFER, BUFFER_LEN);
 8000514:	2201      	movs	r2, #1
 8000516:	491b      	ldr	r1, [pc, #108]	; (8000584 <main+0x8c>)
 8000518:	481b      	ldr	r0, [pc, #108]	; (8000588 <main+0x90>)
 800051a:	f003 fc1b 	bl	8003d54 <HAL_UART_Receive_DMA>
  HAL_UART_Receive_IT(&huart4, BT_BUFFER, BUFFER_LEN);
 800051e:	2201      	movs	r2, #1
 8000520:	491a      	ldr	r1, [pc, #104]	; (800058c <main+0x94>)
 8000522:	481b      	ldr	r0, [pc, #108]	; (8000590 <main+0x98>)
 8000524:	f003 fbd0 	bl	8003cc8 <HAL_UART_Receive_IT>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000528:	f005 f9f8 	bl	800591c <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of SR_Queue */
  SR_QueueHandle = osMessageQueueNew (64, 1, &SR_Queue_attributes);
 800052c:	4a19      	ldr	r2, [pc, #100]	; (8000594 <main+0x9c>)
 800052e:	2101      	movs	r1, #1
 8000530:	2040      	movs	r0, #64	; 0x40
 8000532:	f005 faea 	bl	8005b0a <osMessageQueueNew>
 8000536:	4603      	mov	r3, r0
 8000538:	4a17      	ldr	r2, [pc, #92]	; (8000598 <main+0xa0>)
 800053a:	6013      	str	r3, [r2, #0]

  /* creation of BT_Queue */
  BT_QueueHandle = osMessageQueueNew (64, 1, &BT_Queue_attributes);
 800053c:	4a17      	ldr	r2, [pc, #92]	; (800059c <main+0xa4>)
 800053e:	2101      	movs	r1, #1
 8000540:	2040      	movs	r0, #64	; 0x40
 8000542:	f005 fae2 	bl	8005b0a <osMessageQueueNew>
 8000546:	4603      	mov	r3, r0
 8000548:	4a15      	ldr	r2, [pc, #84]	; (80005a0 <main+0xa8>)
 800054a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of TransmitTask_Se */
  TransmitTask_SeHandle = osThreadNew(StartTransmitTask_Serial, NULL, &TransmitTask_Se_attributes);
 800054c:	4a15      	ldr	r2, [pc, #84]	; (80005a4 <main+0xac>)
 800054e:	2100      	movs	r1, #0
 8000550:	4815      	ldr	r0, [pc, #84]	; (80005a8 <main+0xb0>)
 8000552:	f005 fa2d 	bl	80059b0 <osThreadNew>
 8000556:	4603      	mov	r3, r0
 8000558:	4a14      	ldr	r2, [pc, #80]	; (80005ac <main+0xb4>)
 800055a:	6013      	str	r3, [r2, #0]

  /* creation of TransmitTask_BT */
  TransmitTask_BTHandle = osThreadNew(StartTransmitTask_BT, NULL, &TransmitTask_BT_attributes);
 800055c:	4a14      	ldr	r2, [pc, #80]	; (80005b0 <main+0xb8>)
 800055e:	2100      	movs	r1, #0
 8000560:	4814      	ldr	r0, [pc, #80]	; (80005b4 <main+0xbc>)
 8000562:	f005 fa25 	bl	80059b0 <osThreadNew>
 8000566:	4603      	mov	r3, r0
 8000568:	4a13      	ldr	r2, [pc, #76]	; (80005b8 <main+0xc0>)
 800056a:	6013      	str	r3, [r2, #0]

  /* creation of PingTask */
  PingTaskHandle = osThreadNew(StartPingTask, NULL, &PingTask_attributes);
 800056c:	4a13      	ldr	r2, [pc, #76]	; (80005bc <main+0xc4>)
 800056e:	2100      	movs	r1, #0
 8000570:	4813      	ldr	r0, [pc, #76]	; (80005c0 <main+0xc8>)
 8000572:	f005 fa1d 	bl	80059b0 <osThreadNew>
 8000576:	4603      	mov	r3, r0
 8000578:	4a12      	ldr	r2, [pc, #72]	; (80005c4 <main+0xcc>)
 800057a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800057c:	f005 f9f2 	bl	8005964 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8000580:	e7fe      	b.n	8000580 <main+0x88>
 8000582:	bf00      	nop
 8000584:	2000002c 	.word	0x2000002c
 8000588:	20001904 	.word	0x20001904
 800058c:	20001994 	.word	0x20001994
 8000590:	20001a00 	.word	0x20001a00
 8000594:	080089c8 	.word	0x080089c8
 8000598:	200019fc 	.word	0x200019fc
 800059c:	080089e0 	.word	0x080089e0
 80005a0:	200019f8 	.word	0x200019f8
 80005a4:	0800895c 	.word	0x0800895c
 80005a8:	08000931 	.word	0x08000931
 80005ac:	200018fc 	.word	0x200018fc
 80005b0:	08008980 	.word	0x08008980
 80005b4:	080009cd 	.word	0x080009cd
 80005b8:	200018f8 	.word	0x200018f8
 80005bc:	080089a4 	.word	0x080089a4
 80005c0:	08000a69 	.word	0x08000a69
 80005c4:	20001900 	.word	0x20001900

080005c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b0bc      	sub	sp, #240	; 0xf0
 80005cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ce:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80005d2:	2244      	movs	r2, #68	; 0x44
 80005d4:	2100      	movs	r1, #0
 80005d6:	4618      	mov	r0, r3
 80005d8:	f008 f96a 	bl	80088b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005dc:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80005e0:	2200      	movs	r2, #0
 80005e2:	601a      	str	r2, [r3, #0]
 80005e4:	605a      	str	r2, [r3, #4]
 80005e6:	609a      	str	r2, [r3, #8]
 80005e8:	60da      	str	r2, [r3, #12]
 80005ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	2294      	movs	r2, #148	; 0x94
 80005f0:	2100      	movs	r1, #0
 80005f2:	4618      	mov	r0, r3
 80005f4:	f008 f95c 	bl	80088b0 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005f8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80005fc:	f001 fad4 	bl	8001ba8 <HAL_PWREx_ControlVoltageScaling>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d001      	beq.n	800060a <SystemClock_Config+0x42>
  {
    Error_Handler();
 8000606:	f000 fa4b 	bl	8000aa0 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800060a:	2310      	movs	r3, #16
 800060c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000610:	2301      	movs	r3, #1
 8000612:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000616:	2300      	movs	r3, #0
 8000618:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800061c:	2360      	movs	r3, #96	; 0x60
 800061e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000622:	2302      	movs	r3, #2
 8000624:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000628:	2301      	movs	r3, #1
 800062a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLM = 1;
 800062e:	2301      	movs	r3, #1
 8000630:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_OscInitStruct.PLL.PLLN = 32;
 8000634:	2320      	movs	r3, #32
 8000636:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800063a:	2302      	movs	r3, #2
 800063c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000640:	2302      	movs	r3, #2
 8000642:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000646:	2302      	movs	r3, #2
 8000648:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800064c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000650:	4618      	mov	r0, r3
 8000652:	f001 fb5d 	bl	8001d10 <HAL_RCC_OscConfig>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d001      	beq.n	8000660 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800065c:	f000 fa20 	bl	8000aa0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000660:	230f      	movs	r3, #15
 8000662:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000666:	2303      	movs	r3, #3
 8000668:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800066c:	2300      	movs	r3, #0
 800066e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000672:	2300      	movs	r3, #0
 8000674:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000678:	2300      	movs	r3, #0
 800067a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800067e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000682:	2103      	movs	r1, #3
 8000684:	4618      	mov	r0, r3
 8000686:	f001 ff69 	bl	800255c <HAL_RCC_ClockConfig>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000690:	f000 fa06 	bl	8000aa0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_LPUART1;
 8000694:	2328      	movs	r3, #40	; 0x28
 8000696:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8000698:	2300      	movs	r3, #0
 800069a:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800069c:	2300      	movs	r3, #0
 800069e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006a0:	1d3b      	adds	r3, r7, #4
 80006a2:	4618      	mov	r0, r3
 80006a4:	f002 fa3e 	bl	8002b24 <HAL_RCCEx_PeriphCLKConfig>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0xea>
  {
    Error_Handler();
 80006ae:	f000 f9f7 	bl	8000aa0 <Error_Handler>
  }
}
 80006b2:	bf00      	nop
 80006b4:	37f0      	adds	r7, #240	; 0xf0
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
	...

080006bc <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80006c0:	4b22      	ldr	r3, [pc, #136]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006c2:	4a23      	ldr	r2, [pc, #140]	; (8000750 <MX_LPUART1_UART_Init+0x94>)
 80006c4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80006c6:	4b21      	ldr	r3, [pc, #132]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006cc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006ce:	4b1f      	ldr	r3, [pc, #124]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80006d4:	4b1d      	ldr	r3, [pc, #116]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80006da:	4b1c      	ldr	r3, [pc, #112]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006dc:	2200      	movs	r2, #0
 80006de:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80006e0:	4b1a      	ldr	r3, [pc, #104]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006e2:	220c      	movs	r2, #12
 80006e4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006e6:	4b19      	ldr	r3, [pc, #100]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006ec:	4b17      	ldr	r3, [pc, #92]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80006f2:	4b16      	ldr	r3, [pc, #88]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006f8:	4b14      	ldr	r3, [pc, #80]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80006fe:	4b13      	ldr	r3, [pc, #76]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 8000700:	2200      	movs	r2, #0
 8000702:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000704:	4811      	ldr	r0, [pc, #68]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 8000706:	f003 f9f7 	bl	8003af8 <HAL_UART_Init>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8000710:	f000 f9c6 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000714:	2100      	movs	r1, #0
 8000716:	480d      	ldr	r0, [pc, #52]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 8000718:	f004 fff2 	bl	8005700 <HAL_UARTEx_SetTxFifoThreshold>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000722:	f000 f9bd 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000726:	2100      	movs	r1, #0
 8000728:	4808      	ldr	r0, [pc, #32]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 800072a:	f005 f827 	bl	800577c <HAL_UARTEx_SetRxFifoThreshold>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000734:	f000 f9b4 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000738:	4804      	ldr	r0, [pc, #16]	; (800074c <MX_LPUART1_UART_Init+0x90>)
 800073a:	f004 ffa8 	bl	800568e <HAL_UARTEx_DisableFifoMode>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000744:	f000 f9ac 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000748:	bf00      	nop
 800074a:	bd80      	pop	{r7, pc}
 800074c:	20001904 	.word	0x20001904
 8000750:	40008000 	.word	0x40008000

08000754 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000758:	4b25      	ldr	r3, [pc, #148]	; (80007f0 <MX_UART4_Init+0x9c>)
 800075a:	4a26      	ldr	r2, [pc, #152]	; (80007f4 <MX_UART4_Init+0xa0>)
 800075c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 38400;
 800075e:	4b24      	ldr	r3, [pc, #144]	; (80007f0 <MX_UART4_Init+0x9c>)
 8000760:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000764:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000766:	4b22      	ldr	r3, [pc, #136]	; (80007f0 <MX_UART4_Init+0x9c>)
 8000768:	2200      	movs	r2, #0
 800076a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800076c:	4b20      	ldr	r3, [pc, #128]	; (80007f0 <MX_UART4_Init+0x9c>)
 800076e:	2200      	movs	r2, #0
 8000770:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000772:	4b1f      	ldr	r3, [pc, #124]	; (80007f0 <MX_UART4_Init+0x9c>)
 8000774:	2200      	movs	r2, #0
 8000776:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000778:	4b1d      	ldr	r3, [pc, #116]	; (80007f0 <MX_UART4_Init+0x9c>)
 800077a:	220c      	movs	r2, #12
 800077c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800077e:	4b1c      	ldr	r3, [pc, #112]	; (80007f0 <MX_UART4_Init+0x9c>)
 8000780:	2200      	movs	r2, #0
 8000782:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000784:	4b1a      	ldr	r3, [pc, #104]	; (80007f0 <MX_UART4_Init+0x9c>)
 8000786:	2200      	movs	r2, #0
 8000788:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800078a:	4b19      	ldr	r3, [pc, #100]	; (80007f0 <MX_UART4_Init+0x9c>)
 800078c:	2200      	movs	r2, #0
 800078e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000790:	4b17      	ldr	r3, [pc, #92]	; (80007f0 <MX_UART4_Init+0x9c>)
 8000792:	2200      	movs	r2, #0
 8000794:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000796:	4b16      	ldr	r3, [pc, #88]	; (80007f0 <MX_UART4_Init+0x9c>)
 8000798:	2200      	movs	r2, #0
 800079a:	629a      	str	r2, [r3, #40]	; 0x28
  huart4.FifoMode = UART_FIFOMODE_DISABLE;
 800079c:	4b14      	ldr	r3, [pc, #80]	; (80007f0 <MX_UART4_Init+0x9c>)
 800079e:	2200      	movs	r2, #0
 80007a0:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_RS485Ex_Init(&huart4, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 80007a2:	2300      	movs	r3, #0
 80007a4:	2200      	movs	r2, #0
 80007a6:	2100      	movs	r1, #0
 80007a8:	4811      	ldr	r0, [pc, #68]	; (80007f0 <MX_UART4_Init+0x9c>)
 80007aa:	f004 fee9 	bl	8005580 <HAL_RS485Ex_Init>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MX_UART4_Init+0x64>
  {
    Error_Handler();
 80007b4:	f000 f974 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007b8:	2100      	movs	r1, #0
 80007ba:	480d      	ldr	r0, [pc, #52]	; (80007f0 <MX_UART4_Init+0x9c>)
 80007bc:	f004 ffa0 	bl	8005700 <HAL_UARTEx_SetTxFifoThreshold>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_UART4_Init+0x76>
  {
    Error_Handler();
 80007c6:	f000 f96b 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007ca:	2100      	movs	r1, #0
 80007cc:	4808      	ldr	r0, [pc, #32]	; (80007f0 <MX_UART4_Init+0x9c>)
 80007ce:	f004 ffd5 	bl	800577c <HAL_UARTEx_SetRxFifoThreshold>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <MX_UART4_Init+0x88>
  {
    Error_Handler();
 80007d8:	f000 f962 	bl	8000aa0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80007dc:	4804      	ldr	r0, [pc, #16]	; (80007f0 <MX_UART4_Init+0x9c>)
 80007de:	f004 ff56 	bl	800568e <HAL_UARTEx_DisableFifoMode>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <MX_UART4_Init+0x98>
  {
    Error_Handler();
 80007e8:	f000 f95a 	bl	8000aa0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80007ec:	bf00      	nop
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	20001a00 	.word	0x20001a00
 80007f4:	40004c00 	.word	0x40004c00

080007f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80007fe:	4b12      	ldr	r3, [pc, #72]	; (8000848 <MX_DMA_Init+0x50>)
 8000800:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000802:	4a11      	ldr	r2, [pc, #68]	; (8000848 <MX_DMA_Init+0x50>)
 8000804:	f043 0304 	orr.w	r3, r3, #4
 8000808:	6493      	str	r3, [r2, #72]	; 0x48
 800080a:	4b0f      	ldr	r3, [pc, #60]	; (8000848 <MX_DMA_Init+0x50>)
 800080c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800080e:	f003 0304 	and.w	r3, r3, #4
 8000812:	607b      	str	r3, [r7, #4]
 8000814:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000816:	4b0c      	ldr	r3, [pc, #48]	; (8000848 <MX_DMA_Init+0x50>)
 8000818:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800081a:	4a0b      	ldr	r2, [pc, #44]	; (8000848 <MX_DMA_Init+0x50>)
 800081c:	f043 0301 	orr.w	r3, r3, #1
 8000820:	6493      	str	r3, [r2, #72]	; 0x48
 8000822:	4b09      	ldr	r3, [pc, #36]	; (8000848 <MX_DMA_Init+0x50>)
 8000824:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000826:	f003 0301 	and.w	r3, r3, #1
 800082a:	603b      	str	r3, [r7, #0]
 800082c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 800082e:	2200      	movs	r2, #0
 8000830:	2105      	movs	r1, #5
 8000832:	200f      	movs	r0, #15
 8000834:	f000 fcae 	bl	8001194 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000838:	200f      	movs	r0, #15
 800083a:	f000 fcc7 	bl	80011cc <HAL_NVIC_EnableIRQ>

}
 800083e:	bf00      	nop
 8000840:	3708      	adds	r7, #8
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	40021000 	.word	0x40021000

0800084c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b084      	sub	sp, #16
 8000850:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000852:	4b1b      	ldr	r3, [pc, #108]	; (80008c0 <MX_GPIO_Init+0x74>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000856:	4a1a      	ldr	r2, [pc, #104]	; (80008c0 <MX_GPIO_Init+0x74>)
 8000858:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800085c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800085e:	4b18      	ldr	r3, [pc, #96]	; (80008c0 <MX_GPIO_Init+0x74>)
 8000860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000862:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 800086a:	f001 fa41 	bl	8001cf0 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800086e:	4b14      	ldr	r3, [pc, #80]	; (80008c0 <MX_GPIO_Init+0x74>)
 8000870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000872:	4a13      	ldr	r2, [pc, #76]	; (80008c0 <MX_GPIO_Init+0x74>)
 8000874:	f043 0301 	orr.w	r3, r3, #1
 8000878:	64d3      	str	r3, [r2, #76]	; 0x4c
 800087a:	4b11      	ldr	r3, [pc, #68]	; (80008c0 <MX_GPIO_Init+0x74>)
 800087c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800087e:	f003 0301 	and.w	r3, r3, #1
 8000882:	60bb      	str	r3, [r7, #8]
 8000884:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000886:	4b0e      	ldr	r3, [pc, #56]	; (80008c0 <MX_GPIO_Init+0x74>)
 8000888:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800088a:	4a0d      	ldr	r2, [pc, #52]	; (80008c0 <MX_GPIO_Init+0x74>)
 800088c:	f043 0304 	orr.w	r3, r3, #4
 8000890:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000892:	4b0b      	ldr	r3, [pc, #44]	; (80008c0 <MX_GPIO_Init+0x74>)
 8000894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000896:	f003 0304 	and.w	r3, r3, #4
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800089e:	4b08      	ldr	r3, [pc, #32]	; (80008c0 <MX_GPIO_Init+0x74>)
 80008a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008a2:	4a07      	ldr	r2, [pc, #28]	; (80008c0 <MX_GPIO_Init+0x74>)
 80008a4:	f043 0302 	orr.w	r3, r3, #2
 80008a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008aa:	4b05      	ldr	r3, [pc, #20]	; (80008c0 <MX_GPIO_Init+0x74>)
 80008ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ae:	f003 0302 	and.w	r3, r3, #2
 80008b2:	603b      	str	r3, [r7, #0]
 80008b4:	683b      	ldr	r3, [r7, #0]

}
 80008b6:	bf00      	nop
 80008b8:	3710      	adds	r7, #16
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	40021000 	.word	0x40021000

080008c4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b082      	sub	sp, #8
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
	if(huart == &hlpuart1){
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	4a12      	ldr	r2, [pc, #72]	; (8000918 <HAL_UART_RxCpltCallback+0x54>)
 80008d0:	4293      	cmp	r3, r2
 80008d2:	d10b      	bne.n	80008ec <HAL_UART_RxCpltCallback+0x28>
		osMessageQueuePut(SR_QueueHandle, SR_BUFFER, 0, 0);
 80008d4:	4b11      	ldr	r3, [pc, #68]	; (800091c <HAL_UART_RxCpltCallback+0x58>)
 80008d6:	6818      	ldr	r0, [r3, #0]
 80008d8:	2300      	movs	r3, #0
 80008da:	2200      	movs	r2, #0
 80008dc:	4910      	ldr	r1, [pc, #64]	; (8000920 <HAL_UART_RxCpltCallback+0x5c>)
 80008de:	f005 f987 	bl	8005bf0 <osMessageQueuePut>
		HAL_UART_Receive_DMA(&hlpuart1, SR_BUFFER, BUFFER_LEN);
 80008e2:	2201      	movs	r2, #1
 80008e4:	490e      	ldr	r1, [pc, #56]	; (8000920 <HAL_UART_RxCpltCallback+0x5c>)
 80008e6:	480c      	ldr	r0, [pc, #48]	; (8000918 <HAL_UART_RxCpltCallback+0x54>)
 80008e8:	f003 fa34 	bl	8003d54 <HAL_UART_Receive_DMA>
	}
	if(huart->Instance == huart4.Instance){
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	681a      	ldr	r2, [r3, #0]
 80008f0:	4b0c      	ldr	r3, [pc, #48]	; (8000924 <HAL_UART_RxCpltCallback+0x60>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	429a      	cmp	r2, r3
 80008f6:	d10b      	bne.n	8000910 <HAL_UART_RxCpltCallback+0x4c>
		osMessageQueuePut(BT_QueueHandle, BT_BUFFER, 0, 0);
 80008f8:	4b0b      	ldr	r3, [pc, #44]	; (8000928 <HAL_UART_RxCpltCallback+0x64>)
 80008fa:	6818      	ldr	r0, [r3, #0]
 80008fc:	2300      	movs	r3, #0
 80008fe:	2200      	movs	r2, #0
 8000900:	490a      	ldr	r1, [pc, #40]	; (800092c <HAL_UART_RxCpltCallback+0x68>)
 8000902:	f005 f975 	bl	8005bf0 <osMessageQueuePut>
		HAL_UART_Receive_IT(&huart4, BT_BUFFER, BUFFER_LEN);
 8000906:	2201      	movs	r2, #1
 8000908:	4908      	ldr	r1, [pc, #32]	; (800092c <HAL_UART_RxCpltCallback+0x68>)
 800090a:	4806      	ldr	r0, [pc, #24]	; (8000924 <HAL_UART_RxCpltCallback+0x60>)
 800090c:	f003 f9dc 	bl	8003cc8 <HAL_UART_Receive_IT>
	}
}
 8000910:	bf00      	nop
 8000912:	3708      	adds	r7, #8
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	20001904 	.word	0x20001904
 800091c:	200019fc 	.word	0x200019fc
 8000920:	2000002c 	.word	0x2000002c
 8000924:	20001a00 	.word	0x20001a00
 8000928:	200019f8 	.word	0x200019f8
 800092c:	20001994 	.word	0x20001994

08000930 <StartTransmitTask_Serial>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTransmitTask_Serial */
void StartTransmitTask_Serial(void *argument)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b096      	sub	sp, #88	; 0x58
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	char msg_sr[64];
	uint16_t count_sr = 0;
 8000938:	2300      	movs	r3, #0
 800093a:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	char c[1];

  /* Infinite loop */
	for(;;)
	{
		memset(msg_sr,0,64);
 800093e:	f107 0310 	add.w	r3, r7, #16
 8000942:	2240      	movs	r2, #64	; 0x40
 8000944:	2100      	movs	r1, #0
 8000946:	4618      	mov	r0, r3
 8000948:	f007 ffb2 	bl	80088b0 <memset>
		count_sr = osMessageQueueGetCount(SR_QueueHandle);
 800094c:	4b1c      	ldr	r3, [pc, #112]	; (80009c0 <StartTransmitTask_Serial+0x90>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4618      	mov	r0, r3
 8000952:	f005 fa0b 	bl	8005d6c <osMessageQueueGetCount>
 8000956:	4603      	mov	r3, r0
 8000958:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
		if(count_sr > 0){
 800095c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8000960:	2b00      	cmp	r3, #0
 8000962:	d028      	beq.n	80009b6 <StartTransmitTask_Serial+0x86>
			for (int i = 0; i < count_sr; i++) {
 8000964:	2300      	movs	r3, #0
 8000966:	657b      	str	r3, [r7, #84]	; 0x54
 8000968:	e012      	b.n	8000990 <StartTransmitTask_Serial+0x60>
				osMessageQueueGet(SR_QueueHandle, c, 0, 100);
 800096a:	4b15      	ldr	r3, [pc, #84]	; (80009c0 <StartTransmitTask_Serial+0x90>)
 800096c:	6818      	ldr	r0, [r3, #0]
 800096e:	f107 010c 	add.w	r1, r7, #12
 8000972:	2364      	movs	r3, #100	; 0x64
 8000974:	2200      	movs	r2, #0
 8000976:	f005 f99b 	bl	8005cb0 <osMessageQueueGet>
				strncat(msg_sr, c, 1);
 800097a:	f107 010c 	add.w	r1, r7, #12
 800097e:	f107 0310 	add.w	r3, r7, #16
 8000982:	2201      	movs	r2, #1
 8000984:	4618      	mov	r0, r3
 8000986:	f007 ff9b 	bl	80088c0 <strncat>
			for (int i = 0; i < count_sr; i++) {
 800098a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800098c:	3301      	adds	r3, #1
 800098e:	657b      	str	r3, [r7, #84]	; 0x54
 8000990:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8000994:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000996:	429a      	cmp	r2, r3
 8000998:	dbe7      	blt.n	800096a <StartTransmitTask_Serial+0x3a>
			}
			HAL_UART_Transmit(&huart4, (uint8_t *)msg_sr, sizeof(msg_sr), 100);
 800099a:	f107 0110 	add.w	r1, r7, #16
 800099e:	2364      	movs	r3, #100	; 0x64
 80009a0:	2240      	movs	r2, #64	; 0x40
 80009a2:	4808      	ldr	r0, [pc, #32]	; (80009c4 <StartTransmitTask_Serial+0x94>)
 80009a4:	f003 f8f8 	bl	8003b98 <HAL_UART_Transmit>
			HAL_UART_Transmit(&hlpuart1, (uint8_t *)msg_sr, sizeof(msg_sr), 100);
 80009a8:	f107 0110 	add.w	r1, r7, #16
 80009ac:	2364      	movs	r3, #100	; 0x64
 80009ae:	2240      	movs	r2, #64	; 0x40
 80009b0:	4805      	ldr	r0, [pc, #20]	; (80009c8 <StartTransmitTask_Serial+0x98>)
 80009b2:	f003 f8f1 	bl	8003b98 <HAL_UART_Transmit>
		}
		osDelay(100);
 80009b6:	2064      	movs	r0, #100	; 0x64
 80009b8:	f005 f88c 	bl	8005ad4 <osDelay>
		memset(msg_sr,0,64);
 80009bc:	e7bf      	b.n	800093e <StartTransmitTask_Serial+0xe>
 80009be:	bf00      	nop
 80009c0:	200019fc 	.word	0x200019fc
 80009c4:	20001a00 	.word	0x20001a00
 80009c8:	20001904 	.word	0x20001904

080009cc <StartTransmitTask_BT>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTransmitTask_BT */
void StartTransmitTask_BT(void *argument)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b096      	sub	sp, #88	; 0x58
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTransmitTask_BT */

	char msg_bt[64];
	uint16_t count_bt = 0;
 80009d4:	2300      	movs	r3, #0
 80009d6:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	char b[1];
  /* Infinite loop */
	for(;;)
	{
		memset(msg_bt,0,64);
 80009da:	f107 0310 	add.w	r3, r7, #16
 80009de:	2240      	movs	r2, #64	; 0x40
 80009e0:	2100      	movs	r1, #0
 80009e2:	4618      	mov	r0, r3
 80009e4:	f007 ff64 	bl	80088b0 <memset>
		count_bt = osMessageQueueGetCount(BT_QueueHandle);
 80009e8:	4b1c      	ldr	r3, [pc, #112]	; (8000a5c <StartTransmitTask_BT+0x90>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	4618      	mov	r0, r3
 80009ee:	f005 f9bd 	bl	8005d6c <osMessageQueueGetCount>
 80009f2:	4603      	mov	r3, r0
 80009f4:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
		if(count_bt > 0){
 80009f8:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d028      	beq.n	8000a52 <StartTransmitTask_BT+0x86>
			for (int j = 0; j < count_bt; j++) {
 8000a00:	2300      	movs	r3, #0
 8000a02:	657b      	str	r3, [r7, #84]	; 0x54
 8000a04:	e012      	b.n	8000a2c <StartTransmitTask_BT+0x60>
				osMessageQueueGet(BT_QueueHandle, b, 0, 100);
 8000a06:	4b15      	ldr	r3, [pc, #84]	; (8000a5c <StartTransmitTask_BT+0x90>)
 8000a08:	6818      	ldr	r0, [r3, #0]
 8000a0a:	f107 010c 	add.w	r1, r7, #12
 8000a0e:	2364      	movs	r3, #100	; 0x64
 8000a10:	2200      	movs	r2, #0
 8000a12:	f005 f94d 	bl	8005cb0 <osMessageQueueGet>
				strncat(msg_bt,b,1);
 8000a16:	f107 010c 	add.w	r1, r7, #12
 8000a1a:	f107 0310 	add.w	r3, r7, #16
 8000a1e:	2201      	movs	r2, #1
 8000a20:	4618      	mov	r0, r3
 8000a22:	f007 ff4d 	bl	80088c0 <strncat>
			for (int j = 0; j < count_bt; j++) {
 8000a26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000a28:	3301      	adds	r3, #1
 8000a2a:	657b      	str	r3, [r7, #84]	; 0x54
 8000a2c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8000a30:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8000a32:	429a      	cmp	r2, r3
 8000a34:	dbe7      	blt.n	8000a06 <StartTransmitTask_BT+0x3a>
			}
			HAL_UART_Transmit(&huart4, (uint8_t *)msg_bt, sizeof(msg_bt), 100);
 8000a36:	f107 0110 	add.w	r1, r7, #16
 8000a3a:	2364      	movs	r3, #100	; 0x64
 8000a3c:	2240      	movs	r2, #64	; 0x40
 8000a3e:	4808      	ldr	r0, [pc, #32]	; (8000a60 <StartTransmitTask_BT+0x94>)
 8000a40:	f003 f8aa 	bl	8003b98 <HAL_UART_Transmit>
			HAL_UART_Transmit(&hlpuart1, (uint8_t *)msg_bt, sizeof(msg_bt), 100);
 8000a44:	f107 0110 	add.w	r1, r7, #16
 8000a48:	2364      	movs	r3, #100	; 0x64
 8000a4a:	2240      	movs	r2, #64	; 0x40
 8000a4c:	4805      	ldr	r0, [pc, #20]	; (8000a64 <StartTransmitTask_BT+0x98>)
 8000a4e:	f003 f8a3 	bl	8003b98 <HAL_UART_Transmit>
		}
		osDelay(100);
 8000a52:	2064      	movs	r0, #100	; 0x64
 8000a54:	f005 f83e 	bl	8005ad4 <osDelay>
		memset(msg_bt,0,64);
 8000a58:	e7bf      	b.n	80009da <StartTransmitTask_BT+0xe>
 8000a5a:	bf00      	nop
 8000a5c:	200019f8 	.word	0x200019f8
 8000a60:	20001a00 	.word	0x20001a00
 8000a64:	20001904 	.word	0x20001904

08000a68 <StartPingTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPingTask */
void StartPingTask(void *argument)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
		  default:
			  i = 0;
			  //j = 0;
	  }
	  HAL_UART_Transmit(&huart4, (uint8_t *)msg, 7, 100);*/
	  sendPose();
 8000a70:	f000 f8a2 	bl	8000bb8 <sendPose>
	  osDelay(150);
 8000a74:	2096      	movs	r0, #150	; 0x96
 8000a76:	f005 f82d 	bl	8005ad4 <osDelay>
	  sendPose();
 8000a7a:	e7f9      	b.n	8000a70 <StartPingTask+0x8>

08000a7c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	4a04      	ldr	r2, [pc, #16]	; (8000a9c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a8a:	4293      	cmp	r3, r2
 8000a8c:	d101      	bne.n	8000a92 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a8e:	f000 faa9 	bl	8000fe4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a92:	bf00      	nop
 8000a94:	3708      	adds	r7, #8
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	40001000 	.word	0x40001000

08000aa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000aa4:	b672      	cpsid	i
}
 8000aa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000aa8:	e7fe      	b.n	8000aa8 <Error_Handler+0x8>
	...

08000aac <reset>:
uint8_t   msgStr[64];

extern UART_HandleTypeDef hlpuart1;
extern UART_HandleTypeDef huart4;

void reset(){
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
	//msgStr[0] = 0x06;
	msgStr[0] = 0x7B;
 8000ab0:	4b05      	ldr	r3, [pc, #20]	; (8000ac8 <reset+0x1c>)
 8000ab2:	227b      	movs	r2, #123	; 0x7b
 8000ab4:	701a      	strb	r2, [r3, #0]
	pointer = &msgStr[1];
 8000ab6:	4b05      	ldr	r3, [pc, #20]	; (8000acc <reset+0x20>)
 8000ab8:	4a05      	ldr	r2, [pc, #20]	; (8000ad0 <reset+0x24>)
 8000aba:	601a      	str	r2, [r3, #0]
}
 8000abc:	bf00      	nop
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	20001a90 	.word	0x20001a90
 8000acc:	20001ad0 	.word	0x20001ad0
 8000ad0:	20001a91 	.word	0x20001a91

08000ad4 <addChar>:

void addChar(char data){
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	4603      	mov	r3, r0
 8000adc:	71fb      	strb	r3, [r7, #7]
	if(available()){
 8000ade:	f000 f859 	bl	8000b94 <available>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d008      	beq.n	8000afa <addChar+0x26>
		memcpy(pointer, &data, sizeof(data));
 8000ae8:	4b06      	ldr	r3, [pc, #24]	; (8000b04 <addChar+0x30>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	79fa      	ldrb	r2, [r7, #7]
 8000aee:	701a      	strb	r2, [r3, #0]
		pointer += sizeof(data);
 8000af0:	4b04      	ldr	r3, [pc, #16]	; (8000b04 <addChar+0x30>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	3301      	adds	r3, #1
 8000af6:	4a03      	ldr	r2, [pc, #12]	; (8000b04 <addChar+0x30>)
 8000af8:	6013      	str	r3, [r2, #0]
	}
}
 8000afa:	bf00      	nop
 8000afc:	3708      	adds	r7, #8
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	20001ad0 	.word	0x20001ad0

08000b08 <addInt>:

void addInt(int16_t data){
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	4603      	mov	r3, r0
 8000b10:	80fb      	strh	r3, [r7, #6]
	if(available()){
 8000b12:	f000 f83f 	bl	8000b94 <available>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d008      	beq.n	8000b2e <addInt+0x26>
		memcpy(pointer, &data, sizeof(data));
 8000b1c:	4b06      	ldr	r3, [pc, #24]	; (8000b38 <addInt+0x30>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	88fa      	ldrh	r2, [r7, #6]
 8000b22:	801a      	strh	r2, [r3, #0]
		pointer += sizeof(data);
 8000b24:	4b04      	ldr	r3, [pc, #16]	; (8000b38 <addInt+0x30>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	3302      	adds	r3, #2
 8000b2a:	4a03      	ldr	r2, [pc, #12]	; (8000b38 <addInt+0x30>)
 8000b2c:	6013      	str	r3, [r2, #0]
	}
}
 8000b2e:	bf00      	nop
 8000b30:	3708      	adds	r7, #8
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	20001ad0 	.word	0x20001ad0

08000b3c <length>:
		memcpy(pointer, data, len+1);
		pointer += len+1;
	}
}

uint8_t length(){
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
	return pointer - &msgStr[0];
 8000b40:	4b04      	ldr	r3, [pc, #16]	; (8000b54 <length+0x18>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a04      	ldr	r2, [pc, #16]	; (8000b58 <length+0x1c>)
 8000b46:	1a9b      	subs	r3, r3, r2
 8000b48:	b2db      	uxtb	r3, r3
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b52:	4770      	bx	lr
 8000b54:	20001ad0 	.word	0x20001ad0
 8000b58:	20001a90 	.word	0x20001a90

08000b5c <writeBytes>:

void writeBytes(){
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&hlpuart1, msgStr, length(), 100);
 8000b60:	f7ff ffec 	bl	8000b3c <length>
 8000b64:	4603      	mov	r3, r0
 8000b66:	b29a      	uxth	r2, r3
 8000b68:	2364      	movs	r3, #100	; 0x64
 8000b6a:	4907      	ldr	r1, [pc, #28]	; (8000b88 <writeBytes+0x2c>)
 8000b6c:	4807      	ldr	r0, [pc, #28]	; (8000b8c <writeBytes+0x30>)
 8000b6e:	f003 f813 	bl	8003b98 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart4, msgStr, length(), 100);
 8000b72:	f7ff ffe3 	bl	8000b3c <length>
 8000b76:	4603      	mov	r3, r0
 8000b78:	b29a      	uxth	r2, r3
 8000b7a:	2364      	movs	r3, #100	; 0x64
 8000b7c:	4902      	ldr	r1, [pc, #8]	; (8000b88 <writeBytes+0x2c>)
 8000b7e:	4804      	ldr	r0, [pc, #16]	; (8000b90 <writeBytes+0x34>)
 8000b80:	f003 f80a 	bl	8003b98 <HAL_UART_Transmit>
}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	20001a90 	.word	0x20001a90
 8000b8c:	20001904 	.word	0x20001904
 8000b90:	20001a00 	.word	0x20001a00

08000b94 <available>:

uint8_t available(){
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
	return &msgStr[64 - 1] - pointer + 1;
 8000b98:	4b05      	ldr	r3, [pc, #20]	; (8000bb0 <available+0x1c>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a05      	ldr	r2, [pc, #20]	; (8000bb4 <available+0x20>)
 8000b9e:	1ad3      	subs	r3, r2, r3
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	b2db      	uxtb	r3, r3
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr
 8000bb0:	20001ad0 	.word	0x20001ad0
 8000bb4:	20001acf 	.word	0x20001acf

08000bb8 <sendPose>:

void sendPose(){
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
	reset();
 8000bbc:	f7ff ff76 	bl	8000aac <reset>
	addChar('P');
 8000bc0:	2050      	movs	r0, #80	; 0x50
 8000bc2:	f7ff ff87 	bl	8000ad4 <addChar>
	addInt(0x4D);
 8000bc6:	204d      	movs	r0, #77	; 0x4d
 8000bc8:	f7ff ff9e 	bl	8000b08 <addInt>
	addInt(0x4E);
 8000bcc:	204e      	movs	r0, #78	; 0x4e
 8000bce:	f7ff ff9b 	bl	8000b08 <addInt>
	addInt(0x4F);
 8000bd2:	204f      	movs	r0, #79	; 0x4f
 8000bd4:	f7ff ff98 	bl	8000b08 <addInt>
	addInt(0x50);
 8000bd8:	2050      	movs	r0, #80	; 0x50
 8000bda:	f7ff ff95 	bl	8000b08 <addInt>
	addInt(0x51);
 8000bde:	2051      	movs	r0, #81	; 0x51
 8000be0:	f7ff ff92 	bl	8000b08 <addInt>
	addInt(0x52);
 8000be4:	2052      	movs	r0, #82	; 0x52
 8000be6:	f7ff ff8f 	bl	8000b08 <addInt>
	addChar('}');
 8000bea:	207d      	movs	r0, #125	; 0x7d
 8000bec:	f7ff ff72 	bl	8000ad4 <addChar>
	addChar('\n');
 8000bf0:	200a      	movs	r0, #10
 8000bf2:	f7ff ff6f 	bl	8000ad4 <addChar>
	writeBytes();
 8000bf6:	f7ff ffb1 	bl	8000b5c <writeBytes>
}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
	...

08000c00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c06:	4b11      	ldr	r3, [pc, #68]	; (8000c4c <HAL_MspInit+0x4c>)
 8000c08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c0a:	4a10      	ldr	r2, [pc, #64]	; (8000c4c <HAL_MspInit+0x4c>)
 8000c0c:	f043 0301 	orr.w	r3, r3, #1
 8000c10:	6613      	str	r3, [r2, #96]	; 0x60
 8000c12:	4b0e      	ldr	r3, [pc, #56]	; (8000c4c <HAL_MspInit+0x4c>)
 8000c14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c16:	f003 0301 	and.w	r3, r3, #1
 8000c1a:	607b      	str	r3, [r7, #4]
 8000c1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c1e:	4b0b      	ldr	r3, [pc, #44]	; (8000c4c <HAL_MspInit+0x4c>)
 8000c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c22:	4a0a      	ldr	r2, [pc, #40]	; (8000c4c <HAL_MspInit+0x4c>)
 8000c24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c28:	6593      	str	r3, [r2, #88]	; 0x58
 8000c2a:	4b08      	ldr	r3, [pc, #32]	; (8000c4c <HAL_MspInit+0x4c>)
 8000c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c32:	603b      	str	r3, [r7, #0]
 8000c34:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c36:	2200      	movs	r2, #0
 8000c38:	210f      	movs	r1, #15
 8000c3a:	f06f 0001 	mvn.w	r0, #1
 8000c3e:	f000 faa9 	bl	8001194 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c42:	bf00      	nop
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	40021000 	.word	0x40021000

08000c50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b08c      	sub	sp, #48	; 0x30
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 031c 	add.w	r3, r7, #28
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==LPUART1)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a57      	ldr	r2, [pc, #348]	; (8000dcc <HAL_UART_MspInit+0x17c>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d154      	bne.n	8000d1c <HAL_UART_MspInit+0xcc>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000c72:	4b57      	ldr	r3, [pc, #348]	; (8000dd0 <HAL_UART_MspInit+0x180>)
 8000c74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c76:	4a56      	ldr	r2, [pc, #344]	; (8000dd0 <HAL_UART_MspInit+0x180>)
 8000c78:	f043 0301 	orr.w	r3, r3, #1
 8000c7c:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000c7e:	4b54      	ldr	r3, [pc, #336]	; (8000dd0 <HAL_UART_MspInit+0x180>)
 8000c80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c82:	f003 0301 	and.w	r3, r3, #1
 8000c86:	61bb      	str	r3, [r7, #24]
 8000c88:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c8a:	4b51      	ldr	r3, [pc, #324]	; (8000dd0 <HAL_UART_MspInit+0x180>)
 8000c8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c8e:	4a50      	ldr	r2, [pc, #320]	; (8000dd0 <HAL_UART_MspInit+0x180>)
 8000c90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c96:	4b4e      	ldr	r3, [pc, #312]	; (8000dd0 <HAL_UART_MspInit+0x180>)
 8000c98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c9e:	617b      	str	r3, [r7, #20]
 8000ca0:	697b      	ldr	r3, [r7, #20]
    HAL_PWREx_EnableVddIO2();
 8000ca2:	f001 f825 	bl	8001cf0 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000ca6:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000caa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cac:	2302      	movs	r3, #2
 8000cae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb4:	2303      	movs	r3, #3
 8000cb6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000cb8:	2308      	movs	r3, #8
 8000cba:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000cbc:	f107 031c 	add.w	r3, r7, #28
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	4844      	ldr	r0, [pc, #272]	; (8000dd4 <HAL_UART_MspInit+0x184>)
 8000cc4:	f000 fdbe 	bl	8001844 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel5;
 8000cc8:	4b43      	ldr	r3, [pc, #268]	; (8000dd8 <HAL_UART_MspInit+0x188>)
 8000cca:	4a44      	ldr	r2, [pc, #272]	; (8000ddc <HAL_UART_MspInit+0x18c>)
 8000ccc:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8000cce:	4b42      	ldr	r3, [pc, #264]	; (8000dd8 <HAL_UART_MspInit+0x188>)
 8000cd0:	2222      	movs	r2, #34	; 0x22
 8000cd2:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cd4:	4b40      	ldr	r3, [pc, #256]	; (8000dd8 <HAL_UART_MspInit+0x188>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cda:	4b3f      	ldr	r3, [pc, #252]	; (8000dd8 <HAL_UART_MspInit+0x188>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ce0:	4b3d      	ldr	r3, [pc, #244]	; (8000dd8 <HAL_UART_MspInit+0x188>)
 8000ce2:	2280      	movs	r2, #128	; 0x80
 8000ce4:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ce6:	4b3c      	ldr	r3, [pc, #240]	; (8000dd8 <HAL_UART_MspInit+0x188>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000cec:	4b3a      	ldr	r3, [pc, #232]	; (8000dd8 <HAL_UART_MspInit+0x188>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8000cf2:	4b39      	ldr	r3, [pc, #228]	; (8000dd8 <HAL_UART_MspInit+0x188>)
 8000cf4:	2220      	movs	r2, #32
 8000cf6:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000cf8:	4b37      	ldr	r3, [pc, #220]	; (8000dd8 <HAL_UART_MspInit+0x188>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8000cfe:	4836      	ldr	r0, [pc, #216]	; (8000dd8 <HAL_UART_MspInit+0x188>)
 8000d00:	f000 fa72 	bl	80011e8 <HAL_DMA_Init>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d001      	beq.n	8000d0e <HAL_UART_MspInit+0xbe>
    {
      Error_Handler();
 8000d0a:	f7ff fec9 	bl	8000aa0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	4a31      	ldr	r2, [pc, #196]	; (8000dd8 <HAL_UART_MspInit+0x188>)
 8000d12:	67da      	str	r2, [r3, #124]	; 0x7c
 8000d14:	4a30      	ldr	r2, [pc, #192]	; (8000dd8 <HAL_UART_MspInit+0x188>)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8000d1a:	e053      	b.n	8000dc4 <HAL_UART_MspInit+0x174>
  else if(huart->Instance==UART4)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a2f      	ldr	r2, [pc, #188]	; (8000de0 <HAL_UART_MspInit+0x190>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d14e      	bne.n	8000dc4 <HAL_UART_MspInit+0x174>
    __HAL_RCC_UART4_CLK_ENABLE();
 8000d26:	4b2a      	ldr	r3, [pc, #168]	; (8000dd0 <HAL_UART_MspInit+0x180>)
 8000d28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d2a:	4a29      	ldr	r2, [pc, #164]	; (8000dd0 <HAL_UART_MspInit+0x180>)
 8000d2c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000d30:	6593      	str	r3, [r2, #88]	; 0x58
 8000d32:	4b27      	ldr	r3, [pc, #156]	; (8000dd0 <HAL_UART_MspInit+0x180>)
 8000d34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000d3a:	613b      	str	r3, [r7, #16]
 8000d3c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3e:	4b24      	ldr	r3, [pc, #144]	; (8000dd0 <HAL_UART_MspInit+0x180>)
 8000d40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d42:	4a23      	ldr	r2, [pc, #140]	; (8000dd0 <HAL_UART_MspInit+0x180>)
 8000d44:	f043 0301 	orr.w	r3, r3, #1
 8000d48:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d4a:	4b21      	ldr	r3, [pc, #132]	; (8000dd0 <HAL_UART_MspInit+0x180>)
 8000d4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d4e:	f003 0301 	and.w	r3, r3, #1
 8000d52:	60fb      	str	r3, [r7, #12]
 8000d54:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d56:	4b1e      	ldr	r3, [pc, #120]	; (8000dd0 <HAL_UART_MspInit+0x180>)
 8000d58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d5a:	4a1d      	ldr	r2, [pc, #116]	; (8000dd0 <HAL_UART_MspInit+0x180>)
 8000d5c:	f043 0304 	orr.w	r3, r3, #4
 8000d60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d62:	4b1b      	ldr	r3, [pc, #108]	; (8000dd0 <HAL_UART_MspInit+0x180>)
 8000d64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d66:	f003 0304 	and.w	r3, r3, #4
 8000d6a:	60bb      	str	r3, [r7, #8]
 8000d6c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000d6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d74:	2302      	movs	r3, #2
 8000d76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d7c:	2303      	movs	r3, #3
 8000d7e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000d80:	2308      	movs	r3, #8
 8000d82:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d84:	f107 031c 	add.w	r3, r7, #28
 8000d88:	4619      	mov	r1, r3
 8000d8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d8e:	f000 fd59 	bl	8001844 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000d92:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000d96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da0:	2303      	movs	r3, #3
 8000da2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000da4:	2308      	movs	r3, #8
 8000da6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000da8:	f107 031c 	add.w	r3, r7, #28
 8000dac:	4619      	mov	r1, r3
 8000dae:	480d      	ldr	r0, [pc, #52]	; (8000de4 <HAL_UART_MspInit+0x194>)
 8000db0:	f000 fd48 	bl	8001844 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8000db4:	2200      	movs	r2, #0
 8000db6:	2105      	movs	r1, #5
 8000db8:	2034      	movs	r0, #52	; 0x34
 8000dba:	f000 f9eb 	bl	8001194 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000dbe:	2034      	movs	r0, #52	; 0x34
 8000dc0:	f000 fa04 	bl	80011cc <HAL_NVIC_EnableIRQ>
}
 8000dc4:	bf00      	nop
 8000dc6:	3730      	adds	r7, #48	; 0x30
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	40008000 	.word	0x40008000
 8000dd0:	40021000 	.word	0x40021000
 8000dd4:	48001800 	.word	0x48001800
 8000dd8:	20001998 	.word	0x20001998
 8000ddc:	40020058 	.word	0x40020058
 8000de0:	40004c00 	.word	0x40004c00
 8000de4:	48000800 	.word	0x48000800

08000de8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b08c      	sub	sp, #48	; 0x30
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000df0:	2300      	movs	r3, #0
 8000df2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000df4:	2300      	movs	r3, #0
 8000df6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8000df8:	2200      	movs	r2, #0
 8000dfa:	6879      	ldr	r1, [r7, #4]
 8000dfc:	2036      	movs	r0, #54	; 0x36
 8000dfe:	f000 f9c9 	bl	8001194 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000e02:	2036      	movs	r0, #54	; 0x36
 8000e04:	f000 f9e2 	bl	80011cc <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000e08:	4b1e      	ldr	r3, [pc, #120]	; (8000e84 <HAL_InitTick+0x9c>)
 8000e0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e0c:	4a1d      	ldr	r2, [pc, #116]	; (8000e84 <HAL_InitTick+0x9c>)
 8000e0e:	f043 0310 	orr.w	r3, r3, #16
 8000e12:	6593      	str	r3, [r2, #88]	; 0x58
 8000e14:	4b1b      	ldr	r3, [pc, #108]	; (8000e84 <HAL_InitTick+0x9c>)
 8000e16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e18:	f003 0310 	and.w	r3, r3, #16
 8000e1c:	60fb      	str	r3, [r7, #12]
 8000e1e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e20:	f107 0210 	add.w	r2, r7, #16
 8000e24:	f107 0314 	add.w	r3, r7, #20
 8000e28:	4611      	mov	r1, r2
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f001 fd86 	bl	800293c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000e30:	f001 fd58 	bl	80028e4 <HAL_RCC_GetPCLK1Freq>
 8000e34:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e38:	4a13      	ldr	r2, [pc, #76]	; (8000e88 <HAL_InitTick+0xa0>)
 8000e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e3e:	0c9b      	lsrs	r3, r3, #18
 8000e40:	3b01      	subs	r3, #1
 8000e42:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000e44:	4b11      	ldr	r3, [pc, #68]	; (8000e8c <HAL_InitTick+0xa4>)
 8000e46:	4a12      	ldr	r2, [pc, #72]	; (8000e90 <HAL_InitTick+0xa8>)
 8000e48:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000e4a:	4b10      	ldr	r3, [pc, #64]	; (8000e8c <HAL_InitTick+0xa4>)
 8000e4c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e50:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000e52:	4a0e      	ldr	r2, [pc, #56]	; (8000e8c <HAL_InitTick+0xa4>)
 8000e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e56:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000e58:	4b0c      	ldr	r3, [pc, #48]	; (8000e8c <HAL_InitTick+0xa4>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e5e:	4b0b      	ldr	r3, [pc, #44]	; (8000e8c <HAL_InitTick+0xa4>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000e64:	4809      	ldr	r0, [pc, #36]	; (8000e8c <HAL_InitTick+0xa4>)
 8000e66:	f002 fb75 	bl	8003554 <HAL_TIM_Base_Init>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d104      	bne.n	8000e7a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000e70:	4806      	ldr	r0, [pc, #24]	; (8000e8c <HAL_InitTick+0xa4>)
 8000e72:	f002 fbd1 	bl	8003618 <HAL_TIM_Base_Start_IT>
 8000e76:	4603      	mov	r3, r0
 8000e78:	e000      	b.n	8000e7c <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
}
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	3730      	adds	r7, #48	; 0x30
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	40021000 	.word	0x40021000
 8000e88:	431bde83 	.word	0x431bde83
 8000e8c:	20001ad4 	.word	0x20001ad4
 8000e90:	40001000 	.word	0x40001000

08000e94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e98:	e7fe      	b.n	8000e98 <NMI_Handler+0x4>

08000e9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e9a:	b480      	push	{r7}
 8000e9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e9e:	e7fe      	b.n	8000e9e <HardFault_Handler+0x4>

08000ea0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ea4:	e7fe      	b.n	8000ea4 <MemManage_Handler+0x4>

08000ea6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ea6:	b480      	push	{r7}
 8000ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000eaa:	e7fe      	b.n	8000eaa <BusFault_Handler+0x4>

08000eac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000eb0:	e7fe      	b.n	8000eb0 <UsageFault_Handler+0x4>

08000eb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000eb2:	b480      	push	{r7}
 8000eb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eb6:	bf00      	nop
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr

08000ec0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8000ec4:	4802      	ldr	r0, [pc, #8]	; (8000ed0 <DMA1_Channel5_IRQHandler+0x10>)
 8000ec6:	f000 fb6d 	bl	80015a4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000eca:	bf00      	nop
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	20001998 	.word	0x20001998

08000ed4 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8000ed8:	4802      	ldr	r0, [pc, #8]	; (8000ee4 <UART4_IRQHandler+0x10>)
 8000eda:	f002 ff81 	bl	8003de0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8000ede:	bf00      	nop
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	20001a00 	.word	0x20001a00

08000ee8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000eec:	4802      	ldr	r0, [pc, #8]	; (8000ef8 <TIM6_DAC_IRQHandler+0x10>)
 8000eee:	f002 fc03 	bl	80036f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	20001ad4 	.word	0x20001ad4

08000efc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f00:	4b15      	ldr	r3, [pc, #84]	; (8000f58 <SystemInit+0x5c>)
 8000f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f06:	4a14      	ldr	r2, [pc, #80]	; (8000f58 <SystemInit+0x5c>)
 8000f08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8000f10:	4b12      	ldr	r3, [pc, #72]	; (8000f5c <SystemInit+0x60>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a11      	ldr	r2, [pc, #68]	; (8000f5c <SystemInit+0x60>)
 8000f16:	f043 0301 	orr.w	r3, r3, #1
 8000f1a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8000f1c:	4b0f      	ldr	r3, [pc, #60]	; (8000f5c <SystemInit+0x60>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8000f22:	4b0e      	ldr	r3, [pc, #56]	; (8000f5c <SystemInit+0x60>)
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a0d      	ldr	r2, [pc, #52]	; (8000f5c <SystemInit+0x60>)
 8000f28:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8000f2c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8000f30:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8000f32:	4b0a      	ldr	r3, [pc, #40]	; (8000f5c <SystemInit+0x60>)
 8000f34:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000f38:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000f3a:	4b08      	ldr	r3, [pc, #32]	; (8000f5c <SystemInit+0x60>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4a07      	ldr	r2, [pc, #28]	; (8000f5c <SystemInit+0x60>)
 8000f40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f44:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8000f46:	4b05      	ldr	r3, [pc, #20]	; (8000f5c <SystemInit+0x60>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	619a      	str	r2, [r3, #24]
}
 8000f4c:	bf00      	nop
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	e000ed00 	.word	0xe000ed00
 8000f5c:	40021000 	.word	0x40021000

08000f60 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000f60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f98 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f64:	f7ff ffca 	bl	8000efc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000f68:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000f6a:	e003      	b.n	8000f74 <LoopCopyDataInit>

08000f6c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000f6c:	4b0b      	ldr	r3, [pc, #44]	; (8000f9c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000f6e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000f70:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000f72:	3104      	adds	r1, #4

08000f74 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000f74:	480a      	ldr	r0, [pc, #40]	; (8000fa0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000f76:	4b0b      	ldr	r3, [pc, #44]	; (8000fa4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000f78:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000f7a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000f7c:	d3f6      	bcc.n	8000f6c <CopyDataInit>
	ldr	r2, =_sbss
 8000f7e:	4a0a      	ldr	r2, [pc, #40]	; (8000fa8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000f80:	e002      	b.n	8000f88 <LoopFillZerobss>

08000f82 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000f82:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000f84:	f842 3b04 	str.w	r3, [r2], #4

08000f88 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000f88:	4b08      	ldr	r3, [pc, #32]	; (8000fac <LoopForever+0x16>)
	cmp	r2, r3
 8000f8a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000f8c:	d3f9      	bcc.n	8000f82 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f8e:	f007 fc5d 	bl	800884c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f92:	f7ff fab1 	bl	80004f8 <main>

08000f96 <LoopForever>:

LoopForever:
    b LoopForever
 8000f96:	e7fe      	b.n	8000f96 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000f98:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8000f9c:	08008a78 	.word	0x08008a78
	ldr	r0, =_sdata
 8000fa0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000fa4:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 8000fa8:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 8000fac:	20001b64 	.word	0x20001b64

08000fb0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fb0:	e7fe      	b.n	8000fb0 <ADC1_IRQHandler>

08000fb2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fb2:	b580      	push	{r7, lr}
 8000fb4:	b082      	sub	sp, #8
 8000fb6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fbc:	2003      	movs	r0, #3
 8000fbe:	f000 f8de 	bl	800117e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fc2:	2000      	movs	r0, #0
 8000fc4:	f7ff ff10 	bl	8000de8 <HAL_InitTick>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d002      	beq.n	8000fd4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	71fb      	strb	r3, [r7, #7]
 8000fd2:	e001      	b.n	8000fd8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fd4:	f7ff fe14 	bl	8000c00 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3708      	adds	r7, #8
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
	...

08000fe4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000fe8:	4b06      	ldr	r3, [pc, #24]	; (8001004 <HAL_IncTick+0x20>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	461a      	mov	r2, r3
 8000fee:	4b06      	ldr	r3, [pc, #24]	; (8001008 <HAL_IncTick+0x24>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4413      	add	r3, r2
 8000ff4:	4a04      	ldr	r2, [pc, #16]	; (8001008 <HAL_IncTick+0x24>)
 8000ff6:	6013      	str	r3, [r2, #0]
}
 8000ff8:	bf00      	nop
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	20000008 	.word	0x20000008
 8001008:	20001b20 	.word	0x20001b20

0800100c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  return uwTick;
 8001010:	4b03      	ldr	r3, [pc, #12]	; (8001020 <HAL_GetTick+0x14>)
 8001012:	681b      	ldr	r3, [r3, #0]
}
 8001014:	4618      	mov	r0, r3
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	20001b20 	.word	0x20001b20

08001024 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001024:	b480      	push	{r7}
 8001026:	b085      	sub	sp, #20
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	f003 0307 	and.w	r3, r3, #7
 8001032:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001034:	4b0c      	ldr	r3, [pc, #48]	; (8001068 <__NVIC_SetPriorityGrouping+0x44>)
 8001036:	68db      	ldr	r3, [r3, #12]
 8001038:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800103a:	68ba      	ldr	r2, [r7, #8]
 800103c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001040:	4013      	ands	r3, r2
 8001042:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001048:	68bb      	ldr	r3, [r7, #8]
 800104a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800104c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001050:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001054:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001056:	4a04      	ldr	r2, [pc, #16]	; (8001068 <__NVIC_SetPriorityGrouping+0x44>)
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	60d3      	str	r3, [r2, #12]
}
 800105c:	bf00      	nop
 800105e:	3714      	adds	r7, #20
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr
 8001068:	e000ed00 	.word	0xe000ed00

0800106c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001070:	4b04      	ldr	r3, [pc, #16]	; (8001084 <__NVIC_GetPriorityGrouping+0x18>)
 8001072:	68db      	ldr	r3, [r3, #12]
 8001074:	0a1b      	lsrs	r3, r3, #8
 8001076:	f003 0307 	and.w	r3, r3, #7
}
 800107a:	4618      	mov	r0, r3
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr
 8001084:	e000ed00 	.word	0xe000ed00

08001088 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001088:	b480      	push	{r7}
 800108a:	b083      	sub	sp, #12
 800108c:	af00      	add	r7, sp, #0
 800108e:	4603      	mov	r3, r0
 8001090:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001096:	2b00      	cmp	r3, #0
 8001098:	db0b      	blt.n	80010b2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800109a:	79fb      	ldrb	r3, [r7, #7]
 800109c:	f003 021f 	and.w	r2, r3, #31
 80010a0:	4907      	ldr	r1, [pc, #28]	; (80010c0 <__NVIC_EnableIRQ+0x38>)
 80010a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a6:	095b      	lsrs	r3, r3, #5
 80010a8:	2001      	movs	r0, #1
 80010aa:	fa00 f202 	lsl.w	r2, r0, r2
 80010ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80010b2:	bf00      	nop
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	e000e100 	.word	0xe000e100

080010c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4603      	mov	r3, r0
 80010cc:	6039      	str	r1, [r7, #0]
 80010ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	db0a      	blt.n	80010ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	b2da      	uxtb	r2, r3
 80010dc:	490c      	ldr	r1, [pc, #48]	; (8001110 <__NVIC_SetPriority+0x4c>)
 80010de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e2:	0112      	lsls	r2, r2, #4
 80010e4:	b2d2      	uxtb	r2, r2
 80010e6:	440b      	add	r3, r1
 80010e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010ec:	e00a      	b.n	8001104 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	b2da      	uxtb	r2, r3
 80010f2:	4908      	ldr	r1, [pc, #32]	; (8001114 <__NVIC_SetPriority+0x50>)
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	f003 030f 	and.w	r3, r3, #15
 80010fa:	3b04      	subs	r3, #4
 80010fc:	0112      	lsls	r2, r2, #4
 80010fe:	b2d2      	uxtb	r2, r2
 8001100:	440b      	add	r3, r1
 8001102:	761a      	strb	r2, [r3, #24]
}
 8001104:	bf00      	nop
 8001106:	370c      	adds	r7, #12
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr
 8001110:	e000e100 	.word	0xe000e100
 8001114:	e000ed00 	.word	0xe000ed00

08001118 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001118:	b480      	push	{r7}
 800111a:	b089      	sub	sp, #36	; 0x24
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	f003 0307 	and.w	r3, r3, #7
 800112a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800112c:	69fb      	ldr	r3, [r7, #28]
 800112e:	f1c3 0307 	rsb	r3, r3, #7
 8001132:	2b04      	cmp	r3, #4
 8001134:	bf28      	it	cs
 8001136:	2304      	movcs	r3, #4
 8001138:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	3304      	adds	r3, #4
 800113e:	2b06      	cmp	r3, #6
 8001140:	d902      	bls.n	8001148 <NVIC_EncodePriority+0x30>
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	3b03      	subs	r3, #3
 8001146:	e000      	b.n	800114a <NVIC_EncodePriority+0x32>
 8001148:	2300      	movs	r3, #0
 800114a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800114c:	f04f 32ff 	mov.w	r2, #4294967295
 8001150:	69bb      	ldr	r3, [r7, #24]
 8001152:	fa02 f303 	lsl.w	r3, r2, r3
 8001156:	43da      	mvns	r2, r3
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	401a      	ands	r2, r3
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001160:	f04f 31ff 	mov.w	r1, #4294967295
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	fa01 f303 	lsl.w	r3, r1, r3
 800116a:	43d9      	mvns	r1, r3
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001170:	4313      	orrs	r3, r2
         );
}
 8001172:	4618      	mov	r0, r3
 8001174:	3724      	adds	r7, #36	; 0x24
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr

0800117e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800117e:	b580      	push	{r7, lr}
 8001180:	b082      	sub	sp, #8
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	f7ff ff4c 	bl	8001024 <__NVIC_SetPriorityGrouping>
}
 800118c:	bf00      	nop
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b086      	sub	sp, #24
 8001198:	af00      	add	r7, sp, #0
 800119a:	4603      	mov	r3, r0
 800119c:	60b9      	str	r1, [r7, #8]
 800119e:	607a      	str	r2, [r7, #4]
 80011a0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80011a2:	2300      	movs	r3, #0
 80011a4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011a6:	f7ff ff61 	bl	800106c <__NVIC_GetPriorityGrouping>
 80011aa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011ac:	687a      	ldr	r2, [r7, #4]
 80011ae:	68b9      	ldr	r1, [r7, #8]
 80011b0:	6978      	ldr	r0, [r7, #20]
 80011b2:	f7ff ffb1 	bl	8001118 <NVIC_EncodePriority>
 80011b6:	4602      	mov	r2, r0
 80011b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011bc:	4611      	mov	r1, r2
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff ff80 	bl	80010c4 <__NVIC_SetPriority>
}
 80011c4:	bf00      	nop
 80011c6:	3718      	adds	r7, #24
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff ff54 	bl	8001088 <__NVIC_EnableIRQ>
}
 80011e0:	bf00      	nop
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d101      	bne.n	80011fa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e08d      	b.n	8001316 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	461a      	mov	r2, r3
 8001200:	4b47      	ldr	r3, [pc, #284]	; (8001320 <HAL_DMA_Init+0x138>)
 8001202:	429a      	cmp	r2, r3
 8001204:	d80f      	bhi.n	8001226 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	461a      	mov	r2, r3
 800120c:	4b45      	ldr	r3, [pc, #276]	; (8001324 <HAL_DMA_Init+0x13c>)
 800120e:	4413      	add	r3, r2
 8001210:	4a45      	ldr	r2, [pc, #276]	; (8001328 <HAL_DMA_Init+0x140>)
 8001212:	fba2 2303 	umull	r2, r3, r2, r3
 8001216:	091b      	lsrs	r3, r3, #4
 8001218:	009a      	lsls	r2, r3, #2
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4a42      	ldr	r2, [pc, #264]	; (800132c <HAL_DMA_Init+0x144>)
 8001222:	641a      	str	r2, [r3, #64]	; 0x40
 8001224:	e00e      	b.n	8001244 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	461a      	mov	r2, r3
 800122c:	4b40      	ldr	r3, [pc, #256]	; (8001330 <HAL_DMA_Init+0x148>)
 800122e:	4413      	add	r3, r2
 8001230:	4a3d      	ldr	r2, [pc, #244]	; (8001328 <HAL_DMA_Init+0x140>)
 8001232:	fba2 2303 	umull	r2, r3, r2, r3
 8001236:	091b      	lsrs	r3, r3, #4
 8001238:	009a      	lsls	r2, r3, #2
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4a3c      	ldr	r2, [pc, #240]	; (8001334 <HAL_DMA_Init+0x14c>)
 8001242:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2202      	movs	r2, #2
 8001248:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800125a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800125e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001268:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	691b      	ldr	r3, [r3, #16]
 800126e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001274:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	699b      	ldr	r3, [r3, #24]
 800127a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001280:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6a1b      	ldr	r3, [r3, #32]
 8001286:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001288:	68fa      	ldr	r2, [r7, #12]
 800128a:	4313      	orrs	r3, r2
 800128c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	68fa      	ldr	r2, [r7, #12]
 8001294:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f000 fa72 	bl	8001780 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	689b      	ldr	r3, [r3, #8]
 80012a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80012a4:	d102      	bne.n	80012ac <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2200      	movs	r2, #0
 80012aa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	685a      	ldr	r2, [r3, #4]
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012b4:	b2d2      	uxtb	r2, r2
 80012b6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80012c0:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d010      	beq.n	80012ec <HAL_DMA_Init+0x104>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	2b04      	cmp	r3, #4
 80012d0:	d80c      	bhi.n	80012ec <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80012d2:	6878      	ldr	r0, [r7, #4]
 80012d4:	f000 fa92 	bl	80017fc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012dc:	2200      	movs	r2, #0
 80012de:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012e4:	687a      	ldr	r2, [r7, #4]
 80012e6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80012e8:	605a      	str	r2, [r3, #4]
 80012ea:	e008      	b.n	80012fe <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2200      	movs	r2, #0
 80012f0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2200      	movs	r2, #0
 80012f6:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2200      	movs	r2, #0
 80012fc:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2200      	movs	r2, #0
 8001302:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2201      	movs	r2, #1
 8001308:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2200      	movs	r2, #0
 8001310:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8001314:	2300      	movs	r3, #0
}
 8001316:	4618      	mov	r0, r3
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40020407 	.word	0x40020407
 8001324:	bffdfff8 	.word	0xbffdfff8
 8001328:	cccccccd 	.word	0xcccccccd
 800132c:	40020000 	.word	0x40020000
 8001330:	bffdfbf8 	.word	0xbffdfbf8
 8001334:	40020400 	.word	0x40020400

08001338 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	60b9      	str	r1, [r7, #8]
 8001342:	607a      	str	r2, [r7, #4]
 8001344:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001346:	2300      	movs	r3, #0
 8001348:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001350:	2b01      	cmp	r3, #1
 8001352:	d101      	bne.n	8001358 <HAL_DMA_Start_IT+0x20>
 8001354:	2302      	movs	r3, #2
 8001356:	e066      	b.n	8001426 <HAL_DMA_Start_IT+0xee>
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	2201      	movs	r2, #1
 800135c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001366:	b2db      	uxtb	r3, r3
 8001368:	2b01      	cmp	r3, #1
 800136a:	d155      	bne.n	8001418 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	2202      	movs	r2, #2
 8001370:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	2200      	movs	r2, #0
 8001378:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	681a      	ldr	r2, [r3, #0]
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f022 0201 	bic.w	r2, r2, #1
 8001388:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	68b9      	ldr	r1, [r7, #8]
 8001390:	68f8      	ldr	r0, [r7, #12]
 8001392:	f000 f9b6 	bl	8001702 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139a:	2b00      	cmp	r3, #0
 800139c:	d008      	beq.n	80013b0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f042 020e 	orr.w	r2, r2, #14
 80013ac:	601a      	str	r2, [r3, #0]
 80013ae:	e00f      	b.n	80013d0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f022 0204 	bic.w	r2, r2, #4
 80013be:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	681a      	ldr	r2, [r3, #0]
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f042 020a 	orr.w	r2, r2, #10
 80013ce:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d007      	beq.n	80013ee <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013e2:	681a      	ldr	r2, [r3, #0]
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80013ec:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d007      	beq.n	8001406 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001400:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001404:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f042 0201 	orr.w	r2, r2, #1
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	e005      	b.n	8001424 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	2200      	movs	r2, #0
 800141c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8001420:	2302      	movs	r3, #2
 8001422:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8001424:	7dfb      	ldrb	r3, [r7, #23]
}
 8001426:	4618      	mov	r0, r3
 8001428:	3718      	adds	r7, #24
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}

0800142e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800142e:	b480      	push	{r7}
 8001430:	b085      	sub	sp, #20
 8001432:	af00      	add	r7, sp, #0
 8001434:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001436:	2300      	movs	r3, #0
 8001438:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001440:	b2db      	uxtb	r3, r3
 8001442:	2b02      	cmp	r3, #2
 8001444:	d008      	beq.n	8001458 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2204      	movs	r2, #4
 800144a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2200      	movs	r2, #0
 8001450:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001454:	2301      	movs	r3, #1
 8001456:	e040      	b.n	80014da <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f022 020e 	bic.w	r2, r2, #14
 8001466:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001472:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001476:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f022 0201 	bic.w	r2, r2, #1
 8001486:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800148c:	f003 021c 	and.w	r2, r3, #28
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001494:	2101      	movs	r1, #1
 8001496:	fa01 f202 	lsl.w	r2, r1, r2
 800149a:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014a0:	687a      	ldr	r2, [r7, #4]
 80014a2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80014a4:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d00c      	beq.n	80014c8 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80014bc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014c2:	687a      	ldr	r2, [r7, #4]
 80014c4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80014c6:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2201      	movs	r2, #1
 80014cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2200      	movs	r2, #0
 80014d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3714      	adds	r7, #20
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80014e6:	b580      	push	{r7, lr}
 80014e8:	b084      	sub	sp, #16
 80014ea:	af00      	add	r7, sp, #0
 80014ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014ee:	2300      	movs	r3, #0
 80014f0:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80014f8:	b2db      	uxtb	r3, r3
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d005      	beq.n	800150a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2204      	movs	r2, #4
 8001502:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001504:	2301      	movs	r3, #1
 8001506:	73fb      	strb	r3, [r7, #15]
 8001508:	e047      	b.n	800159a <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f022 020e 	bic.w	r2, r2, #14
 8001518:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f022 0201 	bic.w	r2, r2, #1
 8001528:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001534:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001538:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800153e:	f003 021c 	and.w	r2, r3, #28
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001546:	2101      	movs	r1, #1
 8001548:	fa01 f202 	lsl.w	r2, r1, r2
 800154c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001556:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800155c:	2b00      	cmp	r3, #0
 800155e:	d00c      	beq.n	800157a <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800156a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800156e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001574:	687a      	ldr	r2, [r7, #4]
 8001576:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8001578:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2201      	movs	r2, #1
 800157e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2200      	movs	r2, #0
 8001586:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800158e:	2b00      	cmp	r3, #0
 8001590:	d003      	beq.n	800159a <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	4798      	blx	r3
    }
  }
  return status;
 800159a:	7bfb      	ldrb	r3, [r7, #15]
}
 800159c:	4618      	mov	r0, r3
 800159e:	3710      	adds	r7, #16
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015c0:	f003 031c 	and.w	r3, r3, #28
 80015c4:	2204      	movs	r2, #4
 80015c6:	409a      	lsls	r2, r3
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	4013      	ands	r3, r2
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d026      	beq.n	800161e <HAL_DMA_IRQHandler+0x7a>
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	f003 0304 	and.w	r3, r3, #4
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d021      	beq.n	800161e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f003 0320 	and.w	r3, r3, #32
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d107      	bne.n	80015f8 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f022 0204 	bic.w	r2, r2, #4
 80015f6:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015fc:	f003 021c 	and.w	r2, r3, #28
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001604:	2104      	movs	r1, #4
 8001606:	fa01 f202 	lsl.w	r2, r1, r2
 800160a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001610:	2b00      	cmp	r3, #0
 8001612:	d071      	beq.n	80016f8 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800161c:	e06c      	b.n	80016f8 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001622:	f003 031c 	and.w	r3, r3, #28
 8001626:	2202      	movs	r2, #2
 8001628:	409a      	lsls	r2, r3
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	4013      	ands	r3, r2
 800162e:	2b00      	cmp	r3, #0
 8001630:	d02e      	beq.n	8001690 <HAL_DMA_IRQHandler+0xec>
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	f003 0302 	and.w	r3, r3, #2
 8001638:	2b00      	cmp	r3, #0
 800163a:	d029      	beq.n	8001690 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0320 	and.w	r3, r3, #32
 8001646:	2b00      	cmp	r3, #0
 8001648:	d10b      	bne.n	8001662 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f022 020a 	bic.w	r2, r2, #10
 8001658:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2201      	movs	r2, #1
 800165e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001666:	f003 021c 	and.w	r2, r3, #28
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800166e:	2102      	movs	r1, #2
 8001670:	fa01 f202 	lsl.w	r2, r1, r2
 8001674:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2200      	movs	r2, #0
 800167a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001682:	2b00      	cmp	r3, #0
 8001684:	d038      	beq.n	80016f8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800168e:	e033      	b.n	80016f8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001694:	f003 031c 	and.w	r3, r3, #28
 8001698:	2208      	movs	r2, #8
 800169a:	409a      	lsls	r2, r3
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	4013      	ands	r3, r2
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d02a      	beq.n	80016fa <HAL_DMA_IRQHandler+0x156>
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	f003 0308 	and.w	r3, r3, #8
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d025      	beq.n	80016fa <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f022 020e 	bic.w	r2, r2, #14
 80016bc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016c2:	f003 021c 	and.w	r2, r3, #28
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016ca:	2101      	movs	r1, #1
 80016cc:	fa01 f202 	lsl.w	r2, r1, r2
 80016d0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2201      	movs	r2, #1
 80016d6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2201      	movs	r2, #1
 80016dc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2200      	movs	r2, #0
 80016e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d004      	beq.n	80016fa <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016f4:	6878      	ldr	r0, [r7, #4]
 80016f6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80016f8:	bf00      	nop
 80016fa:	bf00      	nop
}
 80016fc:	3710      	adds	r7, #16
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}

08001702 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001702:	b480      	push	{r7}
 8001704:	b085      	sub	sp, #20
 8001706:	af00      	add	r7, sp, #0
 8001708:	60f8      	str	r0, [r7, #12]
 800170a:	60b9      	str	r1, [r7, #8]
 800170c:	607a      	str	r2, [r7, #4]
 800170e:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001714:	68fa      	ldr	r2, [r7, #12]
 8001716:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001718:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800171e:	2b00      	cmp	r3, #0
 8001720:	d004      	beq.n	800172c <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001726:	68fa      	ldr	r2, [r7, #12]
 8001728:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800172a:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001730:	f003 021c 	and.w	r2, r3, #28
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001738:	2101      	movs	r1, #1
 800173a:	fa01 f202 	lsl.w	r2, r1, r2
 800173e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	683a      	ldr	r2, [r7, #0]
 8001746:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	2b10      	cmp	r3, #16
 800174e:	d108      	bne.n	8001762 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	68ba      	ldr	r2, [r7, #8]
 800175e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001760:	e007      	b.n	8001772 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	68ba      	ldr	r2, [r7, #8]
 8001768:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	687a      	ldr	r2, [r7, #4]
 8001770:	60da      	str	r2, [r3, #12]
}
 8001772:	bf00      	nop
 8001774:	3714      	adds	r7, #20
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr
	...

08001780 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001780:	b480      	push	{r7}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	461a      	mov	r2, r3
 800178e:	4b17      	ldr	r3, [pc, #92]	; (80017ec <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8001790:	429a      	cmp	r2, r3
 8001792:	d80a      	bhi.n	80017aa <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001798:	089b      	lsrs	r3, r3, #2
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80017a0:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80017a4:	687a      	ldr	r2, [r7, #4]
 80017a6:	6493      	str	r3, [r2, #72]	; 0x48
 80017a8:	e007      	b.n	80017ba <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ae:	089b      	lsrs	r3, r3, #2
 80017b0:	009a      	lsls	r2, r3, #2
 80017b2:	4b0f      	ldr	r3, [pc, #60]	; (80017f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80017b4:	4413      	add	r3, r2
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	b2db      	uxtb	r3, r3
 80017c0:	3b08      	subs	r3, #8
 80017c2:	4a0c      	ldr	r2, [pc, #48]	; (80017f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80017c4:	fba2 2303 	umull	r2, r3, r2, r3
 80017c8:	091b      	lsrs	r3, r3, #4
 80017ca:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	4a0a      	ldr	r2, [pc, #40]	; (80017f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80017d0:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	f003 031f 	and.w	r3, r3, #31
 80017d8:	2201      	movs	r2, #1
 80017da:	409a      	lsls	r2, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	651a      	str	r2, [r3, #80]	; 0x50
}
 80017e0:	bf00      	nop
 80017e2:	3714      	adds	r7, #20
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr
 80017ec:	40020407 	.word	0x40020407
 80017f0:	4002081c 	.word	0x4002081c
 80017f4:	cccccccd 	.word	0xcccccccd
 80017f8:	40020880 	.word	0x40020880

080017fc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b085      	sub	sp, #20
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	b2db      	uxtb	r3, r3
 800180a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800180c:	68fa      	ldr	r2, [r7, #12]
 800180e:	4b0b      	ldr	r3, [pc, #44]	; (800183c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001810:	4413      	add	r3, r2
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	461a      	mov	r2, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4a08      	ldr	r2, [pc, #32]	; (8001840 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800181e:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	3b01      	subs	r3, #1
 8001824:	f003 0303 	and.w	r3, r3, #3
 8001828:	2201      	movs	r2, #1
 800182a:	409a      	lsls	r2, r3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8001830:	bf00      	nop
 8001832:	3714      	adds	r7, #20
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr
 800183c:	1000823f 	.word	0x1000823f
 8001840:	40020940 	.word	0x40020940

08001844 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001844:	b480      	push	{r7}
 8001846:	b087      	sub	sp, #28
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800184e:	2300      	movs	r3, #0
 8001850:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001852:	e166      	b.n	8001b22 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	2101      	movs	r1, #1
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	fa01 f303 	lsl.w	r3, r1, r3
 8001860:	4013      	ands	r3, r2
 8001862:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	2b00      	cmp	r3, #0
 8001868:	f000 8158 	beq.w	8001b1c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	2b01      	cmp	r3, #1
 8001872:	d00b      	beq.n	800188c <HAL_GPIO_Init+0x48>
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	2b02      	cmp	r3, #2
 800187a:	d007      	beq.n	800188c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001880:	2b11      	cmp	r3, #17
 8001882:	d003      	beq.n	800188c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	2b12      	cmp	r3, #18
 800188a:	d130      	bne.n	80018ee <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	689b      	ldr	r3, [r3, #8]
 8001890:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	2203      	movs	r2, #3
 8001898:	fa02 f303 	lsl.w	r3, r2, r3
 800189c:	43db      	mvns	r3, r3
 800189e:	693a      	ldr	r2, [r7, #16]
 80018a0:	4013      	ands	r3, r2
 80018a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	68da      	ldr	r2, [r3, #12]
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	005b      	lsls	r3, r3, #1
 80018ac:	fa02 f303 	lsl.w	r3, r2, r3
 80018b0:	693a      	ldr	r2, [r7, #16]
 80018b2:	4313      	orrs	r3, r2
 80018b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	693a      	ldr	r2, [r7, #16]
 80018ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80018c2:	2201      	movs	r2, #1
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ca:	43db      	mvns	r3, r3
 80018cc:	693a      	ldr	r2, [r7, #16]
 80018ce:	4013      	ands	r3, r2
 80018d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	091b      	lsrs	r3, r3, #4
 80018d8:	f003 0201 	and.w	r2, r3, #1
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	fa02 f303 	lsl.w	r3, r2, r3
 80018e2:	693a      	ldr	r2, [r7, #16]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	693a      	ldr	r2, [r7, #16]
 80018ec:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	68db      	ldr	r3, [r3, #12]
 80018f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	005b      	lsls	r3, r3, #1
 80018f8:	2203      	movs	r2, #3
 80018fa:	fa02 f303 	lsl.w	r3, r2, r3
 80018fe:	43db      	mvns	r3, r3
 8001900:	693a      	ldr	r2, [r7, #16]
 8001902:	4013      	ands	r3, r2
 8001904:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	689a      	ldr	r2, [r3, #8]
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	fa02 f303 	lsl.w	r3, r2, r3
 8001912:	693a      	ldr	r2, [r7, #16]
 8001914:	4313      	orrs	r3, r2
 8001916:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	693a      	ldr	r2, [r7, #16]
 800191c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	2b02      	cmp	r3, #2
 8001924:	d003      	beq.n	800192e <HAL_GPIO_Init+0xea>
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	2b12      	cmp	r3, #18
 800192c:	d123      	bne.n	8001976 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	08da      	lsrs	r2, r3, #3
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	3208      	adds	r2, #8
 8001936:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800193a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	f003 0307 	and.w	r3, r3, #7
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	220f      	movs	r2, #15
 8001946:	fa02 f303 	lsl.w	r3, r2, r3
 800194a:	43db      	mvns	r3, r3
 800194c:	693a      	ldr	r2, [r7, #16]
 800194e:	4013      	ands	r3, r2
 8001950:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	691a      	ldr	r2, [r3, #16]
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	f003 0307 	and.w	r3, r3, #7
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	fa02 f303 	lsl.w	r3, r2, r3
 8001962:	693a      	ldr	r2, [r7, #16]
 8001964:	4313      	orrs	r3, r2
 8001966:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	08da      	lsrs	r2, r3, #3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	3208      	adds	r2, #8
 8001970:	6939      	ldr	r1, [r7, #16]
 8001972:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	005b      	lsls	r3, r3, #1
 8001980:	2203      	movs	r2, #3
 8001982:	fa02 f303 	lsl.w	r3, r2, r3
 8001986:	43db      	mvns	r3, r3
 8001988:	693a      	ldr	r2, [r7, #16]
 800198a:	4013      	ands	r3, r2
 800198c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f003 0203 	and.w	r2, r3, #3
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	fa02 f303 	lsl.w	r3, r2, r3
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	4313      	orrs	r3, r2
 80019a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	693a      	ldr	r2, [r7, #16]
 80019a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	f000 80b2 	beq.w	8001b1c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019b8:	4b61      	ldr	r3, [pc, #388]	; (8001b40 <HAL_GPIO_Init+0x2fc>)
 80019ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019bc:	4a60      	ldr	r2, [pc, #384]	; (8001b40 <HAL_GPIO_Init+0x2fc>)
 80019be:	f043 0301 	orr.w	r3, r3, #1
 80019c2:	6613      	str	r3, [r2, #96]	; 0x60
 80019c4:	4b5e      	ldr	r3, [pc, #376]	; (8001b40 <HAL_GPIO_Init+0x2fc>)
 80019c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019c8:	f003 0301 	and.w	r3, r3, #1
 80019cc:	60bb      	str	r3, [r7, #8]
 80019ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80019d0:	4a5c      	ldr	r2, [pc, #368]	; (8001b44 <HAL_GPIO_Init+0x300>)
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	089b      	lsrs	r3, r3, #2
 80019d6:	3302      	adds	r3, #2
 80019d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80019de:	697b      	ldr	r3, [r7, #20]
 80019e0:	f003 0303 	and.w	r3, r3, #3
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	220f      	movs	r2, #15
 80019e8:	fa02 f303 	lsl.w	r3, r2, r3
 80019ec:	43db      	mvns	r3, r3
 80019ee:	693a      	ldr	r2, [r7, #16]
 80019f0:	4013      	ands	r3, r2
 80019f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80019fa:	d02b      	beq.n	8001a54 <HAL_GPIO_Init+0x210>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	4a52      	ldr	r2, [pc, #328]	; (8001b48 <HAL_GPIO_Init+0x304>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d025      	beq.n	8001a50 <HAL_GPIO_Init+0x20c>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	4a51      	ldr	r2, [pc, #324]	; (8001b4c <HAL_GPIO_Init+0x308>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d01f      	beq.n	8001a4c <HAL_GPIO_Init+0x208>
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	4a50      	ldr	r2, [pc, #320]	; (8001b50 <HAL_GPIO_Init+0x30c>)
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d019      	beq.n	8001a48 <HAL_GPIO_Init+0x204>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	4a4f      	ldr	r2, [pc, #316]	; (8001b54 <HAL_GPIO_Init+0x310>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d013      	beq.n	8001a44 <HAL_GPIO_Init+0x200>
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	4a4e      	ldr	r2, [pc, #312]	; (8001b58 <HAL_GPIO_Init+0x314>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	d00d      	beq.n	8001a40 <HAL_GPIO_Init+0x1fc>
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	4a4d      	ldr	r2, [pc, #308]	; (8001b5c <HAL_GPIO_Init+0x318>)
 8001a28:	4293      	cmp	r3, r2
 8001a2a:	d007      	beq.n	8001a3c <HAL_GPIO_Init+0x1f8>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	4a4c      	ldr	r2, [pc, #304]	; (8001b60 <HAL_GPIO_Init+0x31c>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d101      	bne.n	8001a38 <HAL_GPIO_Init+0x1f4>
 8001a34:	2307      	movs	r3, #7
 8001a36:	e00e      	b.n	8001a56 <HAL_GPIO_Init+0x212>
 8001a38:	2308      	movs	r3, #8
 8001a3a:	e00c      	b.n	8001a56 <HAL_GPIO_Init+0x212>
 8001a3c:	2306      	movs	r3, #6
 8001a3e:	e00a      	b.n	8001a56 <HAL_GPIO_Init+0x212>
 8001a40:	2305      	movs	r3, #5
 8001a42:	e008      	b.n	8001a56 <HAL_GPIO_Init+0x212>
 8001a44:	2304      	movs	r3, #4
 8001a46:	e006      	b.n	8001a56 <HAL_GPIO_Init+0x212>
 8001a48:	2303      	movs	r3, #3
 8001a4a:	e004      	b.n	8001a56 <HAL_GPIO_Init+0x212>
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	e002      	b.n	8001a56 <HAL_GPIO_Init+0x212>
 8001a50:	2301      	movs	r3, #1
 8001a52:	e000      	b.n	8001a56 <HAL_GPIO_Init+0x212>
 8001a54:	2300      	movs	r3, #0
 8001a56:	697a      	ldr	r2, [r7, #20]
 8001a58:	f002 0203 	and.w	r2, r2, #3
 8001a5c:	0092      	lsls	r2, r2, #2
 8001a5e:	4093      	lsls	r3, r2
 8001a60:	693a      	ldr	r2, [r7, #16]
 8001a62:	4313      	orrs	r3, r2
 8001a64:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001a66:	4937      	ldr	r1, [pc, #220]	; (8001b44 <HAL_GPIO_Init+0x300>)
 8001a68:	697b      	ldr	r3, [r7, #20]
 8001a6a:	089b      	lsrs	r3, r3, #2
 8001a6c:	3302      	adds	r3, #2
 8001a6e:	693a      	ldr	r2, [r7, #16]
 8001a70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001a74:	4b3b      	ldr	r3, [pc, #236]	; (8001b64 <HAL_GPIO_Init+0x320>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	43db      	mvns	r3, r3
 8001a7e:	693a      	ldr	r2, [r7, #16]
 8001a80:	4013      	ands	r3, r2
 8001a82:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d003      	beq.n	8001a98 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001a90:	693a      	ldr	r2, [r7, #16]
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	4313      	orrs	r3, r2
 8001a96:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001a98:	4a32      	ldr	r2, [pc, #200]	; (8001b64 <HAL_GPIO_Init+0x320>)
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001a9e:	4b31      	ldr	r3, [pc, #196]	; (8001b64 <HAL_GPIO_Init+0x320>)
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	43db      	mvns	r3, r3
 8001aa8:	693a      	ldr	r2, [r7, #16]
 8001aaa:	4013      	ands	r3, r2
 8001aac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d003      	beq.n	8001ac2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001aba:	693a      	ldr	r2, [r7, #16]
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001ac2:	4a28      	ldr	r2, [pc, #160]	; (8001b64 <HAL_GPIO_Init+0x320>)
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ac8:	4b26      	ldr	r3, [pc, #152]	; (8001b64 <HAL_GPIO_Init+0x320>)
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	43db      	mvns	r3, r3
 8001ad2:	693a      	ldr	r2, [r7, #16]
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d003      	beq.n	8001aec <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001ae4:	693a      	ldr	r2, [r7, #16]
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	4313      	orrs	r3, r2
 8001aea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001aec:	4a1d      	ldr	r2, [pc, #116]	; (8001b64 <HAL_GPIO_Init+0x320>)
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001af2:	4b1c      	ldr	r3, [pc, #112]	; (8001b64 <HAL_GPIO_Init+0x320>)
 8001af4:	68db      	ldr	r3, [r3, #12]
 8001af6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	43db      	mvns	r3, r3
 8001afc:	693a      	ldr	r2, [r7, #16]
 8001afe:	4013      	ands	r3, r2
 8001b00:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d003      	beq.n	8001b16 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001b0e:	693a      	ldr	r2, [r7, #16]
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	4313      	orrs	r3, r2
 8001b14:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b16:	4a13      	ldr	r2, [pc, #76]	; (8001b64 <HAL_GPIO_Init+0x320>)
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001b1c:	697b      	ldr	r3, [r7, #20]
 8001b1e:	3301      	adds	r3, #1
 8001b20:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	fa22 f303 	lsr.w	r3, r2, r3
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	f47f ae91 	bne.w	8001854 <HAL_GPIO_Init+0x10>
  }
}
 8001b32:	bf00      	nop
 8001b34:	bf00      	nop
 8001b36:	371c      	adds	r7, #28
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr
 8001b40:	40021000 	.word	0x40021000
 8001b44:	40010000 	.word	0x40010000
 8001b48:	48000400 	.word	0x48000400
 8001b4c:	48000800 	.word	0x48000800
 8001b50:	48000c00 	.word	0x48000c00
 8001b54:	48001000 	.word	0x48001000
 8001b58:	48001400 	.word	0x48001400
 8001b5c:	48001800 	.word	0x48001800
 8001b60:	48001c00 	.word	0x48001c00
 8001b64:	40010400 	.word	0x40010400

08001b68 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001b6c:	4b0d      	ldr	r3, [pc, #52]	; (8001ba4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001b74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b78:	d102      	bne.n	8001b80 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001b7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b7e:	e00b      	b.n	8001b98 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8001b80:	4b08      	ldr	r3, [pc, #32]	; (8001ba4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001b82:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001b86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b8e:	d102      	bne.n	8001b96 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8001b90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b94:	e000      	b.n	8001b98 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8001b96:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	40007000 	.word	0x40007000

08001ba8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b085      	sub	sp, #20
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d141      	bne.n	8001c3a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001bb6:	4b4b      	ldr	r3, [pc, #300]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001bbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001bc2:	d131      	bne.n	8001c28 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001bc4:	4b47      	ldr	r3, [pc, #284]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001bca:	4a46      	ldr	r2, [pc, #280]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bcc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001bd0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bd4:	4b43      	ldr	r3, [pc, #268]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001bdc:	4a41      	ldr	r2, [pc, #260]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001bde:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001be2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001be4:	4b40      	ldr	r3, [pc, #256]	; (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2232      	movs	r2, #50	; 0x32
 8001bea:	fb02 f303 	mul.w	r3, r2, r3
 8001bee:	4a3f      	ldr	r2, [pc, #252]	; (8001cec <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8001bf4:	0c9b      	lsrs	r3, r3, #18
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001bfa:	e002      	b.n	8001c02 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	3b01      	subs	r3, #1
 8001c00:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c02:	4b38      	ldr	r3, [pc, #224]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c04:	695b      	ldr	r3, [r3, #20]
 8001c06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c0e:	d102      	bne.n	8001c16 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d1f2      	bne.n	8001bfc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001c16:	4b33      	ldr	r3, [pc, #204]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c18:	695b      	ldr	r3, [r3, #20]
 8001c1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c22:	d158      	bne.n	8001cd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001c24:	2303      	movs	r3, #3
 8001c26:	e057      	b.n	8001cd8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c28:	4b2e      	ldr	r3, [pc, #184]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001c2e:	4a2d      	ldr	r2, [pc, #180]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c34:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001c38:	e04d      	b.n	8001cd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001c40:	d141      	bne.n	8001cc6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001c42:	4b28      	ldr	r3, [pc, #160]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001c4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c4e:	d131      	bne.n	8001cb4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001c50:	4b24      	ldr	r3, [pc, #144]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c52:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001c56:	4a23      	ldr	r2, [pc, #140]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c5c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c60:	4b20      	ldr	r3, [pc, #128]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001c68:	4a1e      	ldr	r2, [pc, #120]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c6e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001c70:	4b1d      	ldr	r3, [pc, #116]	; (8001ce8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2232      	movs	r2, #50	; 0x32
 8001c76:	fb02 f303 	mul.w	r3, r2, r3
 8001c7a:	4a1c      	ldr	r2, [pc, #112]	; (8001cec <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001c7c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c80:	0c9b      	lsrs	r3, r3, #18
 8001c82:	3301      	adds	r3, #1
 8001c84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c86:	e002      	b.n	8001c8e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	3b01      	subs	r3, #1
 8001c8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001c8e:	4b15      	ldr	r3, [pc, #84]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001c90:	695b      	ldr	r3, [r3, #20]
 8001c92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c9a:	d102      	bne.n	8001ca2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d1f2      	bne.n	8001c88 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001ca2:	4b10      	ldr	r3, [pc, #64]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001ca4:	695b      	ldr	r3, [r3, #20]
 8001ca6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001caa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cae:	d112      	bne.n	8001cd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001cb0:	2303      	movs	r3, #3
 8001cb2:	e011      	b.n	8001cd8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001cb4:	4b0b      	ldr	r3, [pc, #44]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001cba:	4a0a      	ldr	r2, [pc, #40]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cc0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001cc4:	e007      	b.n	8001cd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001cc6:	4b07      	ldr	r3, [pc, #28]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001cce:	4a05      	ldr	r2, [pc, #20]	; (8001ce4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001cd0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001cd4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001cd6:	2300      	movs	r3, #0
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3714      	adds	r7, #20
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce2:	4770      	bx	lr
 8001ce4:	40007000 	.word	0x40007000
 8001ce8:	20000000 	.word	0x20000000
 8001cec:	431bde83 	.word	0x431bde83

08001cf0 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8001cf4:	4b05      	ldr	r3, [pc, #20]	; (8001d0c <HAL_PWREx_EnableVddIO2+0x1c>)
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	4a04      	ldr	r2, [pc, #16]	; (8001d0c <HAL_PWREx_EnableVddIO2+0x1c>)
 8001cfa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001cfe:	6053      	str	r3, [r2, #4]
}
 8001d00:	bf00      	nop
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
 8001d0a:	bf00      	nop
 8001d0c:	40007000 	.word	0x40007000

08001d10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b088      	sub	sp, #32
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d102      	bne.n	8001d24 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	f000 bc16 	b.w	8002550 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d24:	4ba0      	ldr	r3, [pc, #640]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	f003 030c 	and.w	r3, r3, #12
 8001d2c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d2e:	4b9e      	ldr	r3, [pc, #632]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	f003 0303 	and.w	r3, r3, #3
 8001d36:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0310 	and.w	r3, r3, #16
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	f000 80e4 	beq.w	8001f0e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d007      	beq.n	8001d5c <HAL_RCC_OscConfig+0x4c>
 8001d4c:	69bb      	ldr	r3, [r7, #24]
 8001d4e:	2b0c      	cmp	r3, #12
 8001d50:	f040 808b 	bne.w	8001e6a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	f040 8087 	bne.w	8001e6a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001d5c:	4b92      	ldr	r3, [pc, #584]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 0302 	and.w	r3, r3, #2
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d005      	beq.n	8001d74 <HAL_RCC_OscConfig+0x64>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	699b      	ldr	r3, [r3, #24]
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d101      	bne.n	8001d74 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001d70:	2301      	movs	r3, #1
 8001d72:	e3ed      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6a1a      	ldr	r2, [r3, #32]
 8001d78:	4b8b      	ldr	r3, [pc, #556]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 0308 	and.w	r3, r3, #8
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d004      	beq.n	8001d8e <HAL_RCC_OscConfig+0x7e>
 8001d84:	4b88      	ldr	r3, [pc, #544]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d8c:	e005      	b.n	8001d9a <HAL_RCC_OscConfig+0x8a>
 8001d8e:	4b86      	ldr	r3, [pc, #536]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001d90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d94:	091b      	lsrs	r3, r3, #4
 8001d96:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d223      	bcs.n	8001de6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6a1b      	ldr	r3, [r3, #32]
 8001da2:	4618      	mov	r0, r3
 8001da4:	f000 fdfc 	bl	80029a0 <RCC_SetFlashLatencyFromMSIRange>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e3ce      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001db2:	4b7d      	ldr	r3, [pc, #500]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a7c      	ldr	r2, [pc, #496]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001db8:	f043 0308 	orr.w	r3, r3, #8
 8001dbc:	6013      	str	r3, [r2, #0]
 8001dbe:	4b7a      	ldr	r3, [pc, #488]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6a1b      	ldr	r3, [r3, #32]
 8001dca:	4977      	ldr	r1, [pc, #476]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001dd0:	4b75      	ldr	r3, [pc, #468]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	69db      	ldr	r3, [r3, #28]
 8001ddc:	021b      	lsls	r3, r3, #8
 8001dde:	4972      	ldr	r1, [pc, #456]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001de0:	4313      	orrs	r3, r2
 8001de2:	604b      	str	r3, [r1, #4]
 8001de4:	e025      	b.n	8001e32 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001de6:	4b70      	ldr	r3, [pc, #448]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a6f      	ldr	r2, [pc, #444]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001dec:	f043 0308 	orr.w	r3, r3, #8
 8001df0:	6013      	str	r3, [r2, #0]
 8001df2:	4b6d      	ldr	r3, [pc, #436]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6a1b      	ldr	r3, [r3, #32]
 8001dfe:	496a      	ldr	r1, [pc, #424]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001e00:	4313      	orrs	r3, r2
 8001e02:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001e04:	4b68      	ldr	r3, [pc, #416]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	69db      	ldr	r3, [r3, #28]
 8001e10:	021b      	lsls	r3, r3, #8
 8001e12:	4965      	ldr	r1, [pc, #404]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001e14:	4313      	orrs	r3, r2
 8001e16:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d109      	bne.n	8001e32 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6a1b      	ldr	r3, [r3, #32]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f000 fdbc 	bl	80029a0 <RCC_SetFlashLatencyFromMSIRange>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e38e      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e32:	f000 fcbf 	bl	80027b4 <HAL_RCC_GetSysClockFreq>
 8001e36:	4602      	mov	r2, r0
 8001e38:	4b5b      	ldr	r3, [pc, #364]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001e3a:	689b      	ldr	r3, [r3, #8]
 8001e3c:	091b      	lsrs	r3, r3, #4
 8001e3e:	f003 030f 	and.w	r3, r3, #15
 8001e42:	495a      	ldr	r1, [pc, #360]	; (8001fac <HAL_RCC_OscConfig+0x29c>)
 8001e44:	5ccb      	ldrb	r3, [r1, r3]
 8001e46:	f003 031f 	and.w	r3, r3, #31
 8001e4a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e4e:	4a58      	ldr	r2, [pc, #352]	; (8001fb0 <HAL_RCC_OscConfig+0x2a0>)
 8001e50:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001e52:	4b58      	ldr	r3, [pc, #352]	; (8001fb4 <HAL_RCC_OscConfig+0x2a4>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4618      	mov	r0, r3
 8001e58:	f7fe ffc6 	bl	8000de8 <HAL_InitTick>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001e60:	7bfb      	ldrb	r3, [r7, #15]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d052      	beq.n	8001f0c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001e66:	7bfb      	ldrb	r3, [r7, #15]
 8001e68:	e372      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	699b      	ldr	r3, [r3, #24]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d032      	beq.n	8001ed8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001e72:	4b4d      	ldr	r3, [pc, #308]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a4c      	ldr	r2, [pc, #304]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001e78:	f043 0301 	orr.w	r3, r3, #1
 8001e7c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001e7e:	f7ff f8c5 	bl	800100c <HAL_GetTick>
 8001e82:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e84:	e008      	b.n	8001e98 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001e86:	f7ff f8c1 	bl	800100c <HAL_GetTick>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	2b02      	cmp	r3, #2
 8001e92:	d901      	bls.n	8001e98 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001e94:	2303      	movs	r3, #3
 8001e96:	e35b      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001e98:	4b43      	ldr	r3, [pc, #268]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0302 	and.w	r3, r3, #2
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d0f0      	beq.n	8001e86 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ea4:	4b40      	ldr	r3, [pc, #256]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a3f      	ldr	r2, [pc, #252]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001eaa:	f043 0308 	orr.w	r3, r3, #8
 8001eae:	6013      	str	r3, [r2, #0]
 8001eb0:	4b3d      	ldr	r3, [pc, #244]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6a1b      	ldr	r3, [r3, #32]
 8001ebc:	493a      	ldr	r1, [pc, #232]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ec2:	4b39      	ldr	r3, [pc, #228]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	69db      	ldr	r3, [r3, #28]
 8001ece:	021b      	lsls	r3, r3, #8
 8001ed0:	4935      	ldr	r1, [pc, #212]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	604b      	str	r3, [r1, #4]
 8001ed6:	e01a      	b.n	8001f0e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001ed8:	4b33      	ldr	r3, [pc, #204]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a32      	ldr	r2, [pc, #200]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001ede:	f023 0301 	bic.w	r3, r3, #1
 8001ee2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001ee4:	f7ff f892 	bl	800100c <HAL_GetTick>
 8001ee8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001eea:	e008      	b.n	8001efe <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001eec:	f7ff f88e 	bl	800100c <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	693b      	ldr	r3, [r7, #16]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d901      	bls.n	8001efe <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8001efa:	2303      	movs	r3, #3
 8001efc:	e328      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001efe:	4b2a      	ldr	r3, [pc, #168]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f003 0302 	and.w	r3, r3, #2
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d1f0      	bne.n	8001eec <HAL_RCC_OscConfig+0x1dc>
 8001f0a:	e000      	b.n	8001f0e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f0c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 0301 	and.w	r3, r3, #1
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d073      	beq.n	8002002 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	2b08      	cmp	r3, #8
 8001f1e:	d005      	beq.n	8001f2c <HAL_RCC_OscConfig+0x21c>
 8001f20:	69bb      	ldr	r3, [r7, #24]
 8001f22:	2b0c      	cmp	r3, #12
 8001f24:	d10e      	bne.n	8001f44 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	2b03      	cmp	r3, #3
 8001f2a:	d10b      	bne.n	8001f44 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f2c:	4b1e      	ldr	r3, [pc, #120]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d063      	beq.n	8002000 <HAL_RCC_OscConfig+0x2f0>
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d15f      	bne.n	8002000 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e305      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f4c:	d106      	bne.n	8001f5c <HAL_RCC_OscConfig+0x24c>
 8001f4e:	4b16      	ldr	r3, [pc, #88]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a15      	ldr	r2, [pc, #84]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001f54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f58:	6013      	str	r3, [r2, #0]
 8001f5a:	e01d      	b.n	8001f98 <HAL_RCC_OscConfig+0x288>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f64:	d10c      	bne.n	8001f80 <HAL_RCC_OscConfig+0x270>
 8001f66:	4b10      	ldr	r3, [pc, #64]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a0f      	ldr	r2, [pc, #60]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001f6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f70:	6013      	str	r3, [r2, #0]
 8001f72:	4b0d      	ldr	r3, [pc, #52]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a0c      	ldr	r2, [pc, #48]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001f78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f7c:	6013      	str	r3, [r2, #0]
 8001f7e:	e00b      	b.n	8001f98 <HAL_RCC_OscConfig+0x288>
 8001f80:	4b09      	ldr	r3, [pc, #36]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a08      	ldr	r2, [pc, #32]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001f86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f8a:	6013      	str	r3, [r2, #0]
 8001f8c:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a05      	ldr	r2, [pc, #20]	; (8001fa8 <HAL_RCC_OscConfig+0x298>)
 8001f92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d01b      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fa0:	f7ff f834 	bl	800100c <HAL_GetTick>
 8001fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fa6:	e010      	b.n	8001fca <HAL_RCC_OscConfig+0x2ba>
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	080089f8 	.word	0x080089f8
 8001fb0:	20000000 	.word	0x20000000
 8001fb4:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fb8:	f7ff f828 	bl	800100c <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2b64      	cmp	r3, #100	; 0x64
 8001fc4:	d901      	bls.n	8001fca <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e2c2      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001fca:	4baf      	ldr	r3, [pc, #700]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d0f0      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x2a8>
 8001fd6:	e014      	b.n	8002002 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fd8:	f7ff f818 	bl	800100c <HAL_GetTick>
 8001fdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001fde:	e008      	b.n	8001ff2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fe0:	f7ff f814 	bl	800100c <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	2b64      	cmp	r3, #100	; 0x64
 8001fec:	d901      	bls.n	8001ff2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e2ae      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001ff2:	4ba5      	ldr	r3, [pc, #660]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d1f0      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x2d0>
 8001ffe:	e000      	b.n	8002002 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002000:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f003 0302 	and.w	r3, r3, #2
 800200a:	2b00      	cmp	r3, #0
 800200c:	d060      	beq.n	80020d0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800200e:	69bb      	ldr	r3, [r7, #24]
 8002010:	2b04      	cmp	r3, #4
 8002012:	d005      	beq.n	8002020 <HAL_RCC_OscConfig+0x310>
 8002014:	69bb      	ldr	r3, [r7, #24]
 8002016:	2b0c      	cmp	r3, #12
 8002018:	d119      	bne.n	800204e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	2b02      	cmp	r3, #2
 800201e:	d116      	bne.n	800204e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002020:	4b99      	ldr	r3, [pc, #612]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002028:	2b00      	cmp	r3, #0
 800202a:	d005      	beq.n	8002038 <HAL_RCC_OscConfig+0x328>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d101      	bne.n	8002038 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002034:	2301      	movs	r3, #1
 8002036:	e28b      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002038:	4b93      	ldr	r3, [pc, #588]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	691b      	ldr	r3, [r3, #16]
 8002044:	061b      	lsls	r3, r3, #24
 8002046:	4990      	ldr	r1, [pc, #576]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 8002048:	4313      	orrs	r3, r2
 800204a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800204c:	e040      	b.n	80020d0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	68db      	ldr	r3, [r3, #12]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d023      	beq.n	800209e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002056:	4b8c      	ldr	r3, [pc, #560]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a8b      	ldr	r2, [pc, #556]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 800205c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002060:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002062:	f7fe ffd3 	bl	800100c <HAL_GetTick>
 8002066:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002068:	e008      	b.n	800207c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800206a:	f7fe ffcf 	bl	800100c <HAL_GetTick>
 800206e:	4602      	mov	r2, r0
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	1ad3      	subs	r3, r2, r3
 8002074:	2b02      	cmp	r3, #2
 8002076:	d901      	bls.n	800207c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002078:	2303      	movs	r3, #3
 800207a:	e269      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800207c:	4b82      	ldr	r3, [pc, #520]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002084:	2b00      	cmp	r3, #0
 8002086:	d0f0      	beq.n	800206a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002088:	4b7f      	ldr	r3, [pc, #508]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	691b      	ldr	r3, [r3, #16]
 8002094:	061b      	lsls	r3, r3, #24
 8002096:	497c      	ldr	r1, [pc, #496]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 8002098:	4313      	orrs	r3, r2
 800209a:	604b      	str	r3, [r1, #4]
 800209c:	e018      	b.n	80020d0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800209e:	4b7a      	ldr	r3, [pc, #488]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a79      	ldr	r2, [pc, #484]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 80020a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80020a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020aa:	f7fe ffaf 	bl	800100c <HAL_GetTick>
 80020ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020b0:	e008      	b.n	80020c4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80020b2:	f7fe ffab 	bl	800100c <HAL_GetTick>
 80020b6:	4602      	mov	r2, r0
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	1ad3      	subs	r3, r2, r3
 80020bc:	2b02      	cmp	r3, #2
 80020be:	d901      	bls.n	80020c4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80020c0:	2303      	movs	r3, #3
 80020c2:	e245      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80020c4:	4b70      	ldr	r3, [pc, #448]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d1f0      	bne.n	80020b2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0308 	and.w	r3, r3, #8
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d03c      	beq.n	8002156 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	695b      	ldr	r3, [r3, #20]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d01c      	beq.n	800211e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020e4:	4b68      	ldr	r3, [pc, #416]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 80020e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020ea:	4a67      	ldr	r2, [pc, #412]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 80020ec:	f043 0301 	orr.w	r3, r3, #1
 80020f0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020f4:	f7fe ff8a 	bl	800100c <HAL_GetTick>
 80020f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020fa:	e008      	b.n	800210e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020fc:	f7fe ff86 	bl	800100c <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	2b02      	cmp	r3, #2
 8002108:	d901      	bls.n	800210e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800210a:	2303      	movs	r3, #3
 800210c:	e220      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800210e:	4b5e      	ldr	r3, [pc, #376]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 8002110:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002114:	f003 0302 	and.w	r3, r3, #2
 8002118:	2b00      	cmp	r3, #0
 800211a:	d0ef      	beq.n	80020fc <HAL_RCC_OscConfig+0x3ec>
 800211c:	e01b      	b.n	8002156 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800211e:	4b5a      	ldr	r3, [pc, #360]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 8002120:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002124:	4a58      	ldr	r2, [pc, #352]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 8002126:	f023 0301 	bic.w	r3, r3, #1
 800212a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800212e:	f7fe ff6d 	bl	800100c <HAL_GetTick>
 8002132:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002134:	e008      	b.n	8002148 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002136:	f7fe ff69 	bl	800100c <HAL_GetTick>
 800213a:	4602      	mov	r2, r0
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	2b02      	cmp	r3, #2
 8002142:	d901      	bls.n	8002148 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002144:	2303      	movs	r3, #3
 8002146:	e203      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002148:	4b4f      	ldr	r3, [pc, #316]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 800214a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d1ef      	bne.n	8002136 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 0304 	and.w	r3, r3, #4
 800215e:	2b00      	cmp	r3, #0
 8002160:	f000 80a6 	beq.w	80022b0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002164:	2300      	movs	r3, #0
 8002166:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002168:	4b47      	ldr	r3, [pc, #284]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 800216a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800216c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002170:	2b00      	cmp	r3, #0
 8002172:	d10d      	bne.n	8002190 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002174:	4b44      	ldr	r3, [pc, #272]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 8002176:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002178:	4a43      	ldr	r2, [pc, #268]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 800217a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800217e:	6593      	str	r3, [r2, #88]	; 0x58
 8002180:	4b41      	ldr	r3, [pc, #260]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 8002182:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002184:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002188:	60bb      	str	r3, [r7, #8]
 800218a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800218c:	2301      	movs	r3, #1
 800218e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002190:	4b3e      	ldr	r3, [pc, #248]	; (800228c <HAL_RCC_OscConfig+0x57c>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002198:	2b00      	cmp	r3, #0
 800219a:	d118      	bne.n	80021ce <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800219c:	4b3b      	ldr	r3, [pc, #236]	; (800228c <HAL_RCC_OscConfig+0x57c>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a3a      	ldr	r2, [pc, #232]	; (800228c <HAL_RCC_OscConfig+0x57c>)
 80021a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021a8:	f7fe ff30 	bl	800100c <HAL_GetTick>
 80021ac:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021ae:	e008      	b.n	80021c2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021b0:	f7fe ff2c 	bl	800100c <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e1c6      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021c2:	4b32      	ldr	r3, [pc, #200]	; (800228c <HAL_RCC_OscConfig+0x57c>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d0f0      	beq.n	80021b0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	2b01      	cmp	r3, #1
 80021d4:	d108      	bne.n	80021e8 <HAL_RCC_OscConfig+0x4d8>
 80021d6:	4b2c      	ldr	r3, [pc, #176]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 80021d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021dc:	4a2a      	ldr	r2, [pc, #168]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 80021de:	f043 0301 	orr.w	r3, r3, #1
 80021e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80021e6:	e024      	b.n	8002232 <HAL_RCC_OscConfig+0x522>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	2b05      	cmp	r3, #5
 80021ee:	d110      	bne.n	8002212 <HAL_RCC_OscConfig+0x502>
 80021f0:	4b25      	ldr	r3, [pc, #148]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 80021f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021f6:	4a24      	ldr	r2, [pc, #144]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 80021f8:	f043 0304 	orr.w	r3, r3, #4
 80021fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002200:	4b21      	ldr	r3, [pc, #132]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 8002202:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002206:	4a20      	ldr	r2, [pc, #128]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 8002208:	f043 0301 	orr.w	r3, r3, #1
 800220c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002210:	e00f      	b.n	8002232 <HAL_RCC_OscConfig+0x522>
 8002212:	4b1d      	ldr	r3, [pc, #116]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 8002214:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002218:	4a1b      	ldr	r2, [pc, #108]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 800221a:	f023 0301 	bic.w	r3, r3, #1
 800221e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002222:	4b19      	ldr	r3, [pc, #100]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 8002224:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002228:	4a17      	ldr	r2, [pc, #92]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 800222a:	f023 0304 	bic.w	r3, r3, #4
 800222e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d016      	beq.n	8002268 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800223a:	f7fe fee7 	bl	800100c <HAL_GetTick>
 800223e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002240:	e00a      	b.n	8002258 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002242:	f7fe fee3 	bl	800100c <HAL_GetTick>
 8002246:	4602      	mov	r2, r0
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002250:	4293      	cmp	r3, r2
 8002252:	d901      	bls.n	8002258 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002254:	2303      	movs	r3, #3
 8002256:	e17b      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002258:	4b0b      	ldr	r3, [pc, #44]	; (8002288 <HAL_RCC_OscConfig+0x578>)
 800225a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800225e:	f003 0302 	and.w	r3, r3, #2
 8002262:	2b00      	cmp	r3, #0
 8002264:	d0ed      	beq.n	8002242 <HAL_RCC_OscConfig+0x532>
 8002266:	e01a      	b.n	800229e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002268:	f7fe fed0 	bl	800100c <HAL_GetTick>
 800226c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800226e:	e00f      	b.n	8002290 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002270:	f7fe fecc 	bl	800100c <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	693b      	ldr	r3, [r7, #16]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	f241 3288 	movw	r2, #5000	; 0x1388
 800227e:	4293      	cmp	r3, r2
 8002280:	d906      	bls.n	8002290 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002282:	2303      	movs	r3, #3
 8002284:	e164      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
 8002286:	bf00      	nop
 8002288:	40021000 	.word	0x40021000
 800228c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002290:	4ba8      	ldr	r3, [pc, #672]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 8002292:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002296:	f003 0302 	and.w	r3, r3, #2
 800229a:	2b00      	cmp	r3, #0
 800229c:	d1e8      	bne.n	8002270 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800229e:	7ffb      	ldrb	r3, [r7, #31]
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d105      	bne.n	80022b0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022a4:	4ba3      	ldr	r3, [pc, #652]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 80022a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022a8:	4aa2      	ldr	r2, [pc, #648]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 80022aa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022ae:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0320 	and.w	r3, r3, #32
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d03c      	beq.n	8002336 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d01c      	beq.n	80022fe <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80022c4:	4b9b      	ldr	r3, [pc, #620]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 80022c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80022ca:	4a9a      	ldr	r2, [pc, #616]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 80022cc:	f043 0301 	orr.w	r3, r3, #1
 80022d0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022d4:	f7fe fe9a 	bl	800100c <HAL_GetTick>
 80022d8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80022da:	e008      	b.n	80022ee <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022dc:	f7fe fe96 	bl	800100c <HAL_GetTick>
 80022e0:	4602      	mov	r2, r0
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	1ad3      	subs	r3, r2, r3
 80022e6:	2b02      	cmp	r3, #2
 80022e8:	d901      	bls.n	80022ee <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e130      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80022ee:	4b91      	ldr	r3, [pc, #580]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 80022f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80022f4:	f003 0302 	and.w	r3, r3, #2
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d0ef      	beq.n	80022dc <HAL_RCC_OscConfig+0x5cc>
 80022fc:	e01b      	b.n	8002336 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80022fe:	4b8d      	ldr	r3, [pc, #564]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 8002300:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002304:	4a8b      	ldr	r2, [pc, #556]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 8002306:	f023 0301 	bic.w	r3, r3, #1
 800230a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800230e:	f7fe fe7d 	bl	800100c <HAL_GetTick>
 8002312:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002314:	e008      	b.n	8002328 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002316:	f7fe fe79 	bl	800100c <HAL_GetTick>
 800231a:	4602      	mov	r2, r0
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	2b02      	cmp	r3, #2
 8002322:	d901      	bls.n	8002328 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	e113      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002328:	4b82      	ldr	r3, [pc, #520]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 800232a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800232e:	f003 0302 	and.w	r3, r3, #2
 8002332:	2b00      	cmp	r3, #0
 8002334:	d1ef      	bne.n	8002316 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800233a:	2b00      	cmp	r3, #0
 800233c:	f000 8107 	beq.w	800254e <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002344:	2b02      	cmp	r3, #2
 8002346:	f040 80cb 	bne.w	80024e0 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800234a:	4b7a      	ldr	r3, [pc, #488]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	f003 0203 	and.w	r2, r3, #3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800235a:	429a      	cmp	r2, r3
 800235c:	d12c      	bne.n	80023b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002368:	3b01      	subs	r3, #1
 800236a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800236c:	429a      	cmp	r2, r3
 800236e:	d123      	bne.n	80023b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800237a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800237c:	429a      	cmp	r2, r3
 800237e:	d11b      	bne.n	80023b8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800238a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800238c:	429a      	cmp	r2, r3
 800238e:	d113      	bne.n	80023b8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800239a:	085b      	lsrs	r3, r3, #1
 800239c:	3b01      	subs	r3, #1
 800239e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d109      	bne.n	80023b8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ae:	085b      	lsrs	r3, r3, #1
 80023b0:	3b01      	subs	r3, #1
 80023b2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d06d      	beq.n	8002494 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80023b8:	69bb      	ldr	r3, [r7, #24]
 80023ba:	2b0c      	cmp	r3, #12
 80023bc:	d068      	beq.n	8002490 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80023be:	4b5d      	ldr	r3, [pc, #372]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d105      	bne.n	80023d6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80023ca:	4b5a      	ldr	r3, [pc, #360]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e0ba      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80023da:	4b56      	ldr	r3, [pc, #344]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a55      	ldr	r2, [pc, #340]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 80023e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80023e4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80023e6:	f7fe fe11 	bl	800100c <HAL_GetTick>
 80023ea:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023ec:	e008      	b.n	8002400 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ee:	f7fe fe0d 	bl	800100c <HAL_GetTick>
 80023f2:	4602      	mov	r2, r0
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	1ad3      	subs	r3, r2, r3
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	d901      	bls.n	8002400 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80023fc:	2303      	movs	r3, #3
 80023fe:	e0a7      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002400:	4b4c      	ldr	r3, [pc, #304]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002408:	2b00      	cmp	r3, #0
 800240a:	d1f0      	bne.n	80023ee <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800240c:	4b49      	ldr	r3, [pc, #292]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 800240e:	68da      	ldr	r2, [r3, #12]
 8002410:	4b49      	ldr	r3, [pc, #292]	; (8002538 <HAL_RCC_OscConfig+0x828>)
 8002412:	4013      	ands	r3, r2
 8002414:	687a      	ldr	r2, [r7, #4]
 8002416:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8002418:	687a      	ldr	r2, [r7, #4]
 800241a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800241c:	3a01      	subs	r2, #1
 800241e:	0112      	lsls	r2, r2, #4
 8002420:	4311      	orrs	r1, r2
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002426:	0212      	lsls	r2, r2, #8
 8002428:	4311      	orrs	r1, r2
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800242e:	0852      	lsrs	r2, r2, #1
 8002430:	3a01      	subs	r2, #1
 8002432:	0552      	lsls	r2, r2, #21
 8002434:	4311      	orrs	r1, r2
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800243a:	0852      	lsrs	r2, r2, #1
 800243c:	3a01      	subs	r2, #1
 800243e:	0652      	lsls	r2, r2, #25
 8002440:	4311      	orrs	r1, r2
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002446:	06d2      	lsls	r2, r2, #27
 8002448:	430a      	orrs	r2, r1
 800244a:	493a      	ldr	r1, [pc, #232]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 800244c:	4313      	orrs	r3, r2
 800244e:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002450:	4b38      	ldr	r3, [pc, #224]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a37      	ldr	r2, [pc, #220]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 8002456:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800245a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800245c:	4b35      	ldr	r3, [pc, #212]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	4a34      	ldr	r2, [pc, #208]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 8002462:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002466:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002468:	f7fe fdd0 	bl	800100c <HAL_GetTick>
 800246c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800246e:	e008      	b.n	8002482 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002470:	f7fe fdcc 	bl	800100c <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	693b      	ldr	r3, [r7, #16]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	2b02      	cmp	r3, #2
 800247c:	d901      	bls.n	8002482 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800247e:	2303      	movs	r3, #3
 8002480:	e066      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002482:	4b2c      	ldr	r3, [pc, #176]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d0f0      	beq.n	8002470 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800248e:	e05e      	b.n	800254e <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e05d      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002494:	4b27      	ldr	r3, [pc, #156]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800249c:	2b00      	cmp	r3, #0
 800249e:	d156      	bne.n	800254e <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80024a0:	4b24      	ldr	r3, [pc, #144]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a23      	ldr	r2, [pc, #140]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 80024a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80024aa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80024ac:	4b21      	ldr	r3, [pc, #132]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	4a20      	ldr	r2, [pc, #128]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 80024b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80024b6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80024b8:	f7fe fda8 	bl	800100c <HAL_GetTick>
 80024bc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024be:	e008      	b.n	80024d2 <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024c0:	f7fe fda4 	bl	800100c <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e03e      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80024d2:	4b18      	ldr	r3, [pc, #96]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d0f0      	beq.n	80024c0 <HAL_RCC_OscConfig+0x7b0>
 80024de:	e036      	b.n	800254e <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80024e0:	69bb      	ldr	r3, [r7, #24]
 80024e2:	2b0c      	cmp	r3, #12
 80024e4:	d031      	beq.n	800254a <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024e6:	4b13      	ldr	r3, [pc, #76]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a12      	ldr	r2, [pc, #72]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 80024ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80024f0:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80024f2:	4b10      	ldr	r3, [pc, #64]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d105      	bne.n	800250a <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80024fe:	4b0d      	ldr	r3, [pc, #52]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	4a0c      	ldr	r2, [pc, #48]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 8002504:	f023 0303 	bic.w	r3, r3, #3
 8002508:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800250a:	4b0a      	ldr	r3, [pc, #40]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 800250c:	68db      	ldr	r3, [r3, #12]
 800250e:	4a09      	ldr	r2, [pc, #36]	; (8002534 <HAL_RCC_OscConfig+0x824>)
 8002510:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002514:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002518:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800251a:	f7fe fd77 	bl	800100c <HAL_GetTick>
 800251e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002520:	e00c      	b.n	800253c <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002522:	f7fe fd73 	bl	800100c <HAL_GetTick>
 8002526:	4602      	mov	r2, r0
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	1ad3      	subs	r3, r2, r3
 800252c:	2b02      	cmp	r3, #2
 800252e:	d905      	bls.n	800253c <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 8002530:	2303      	movs	r3, #3
 8002532:	e00d      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
 8002534:	40021000 	.word	0x40021000
 8002538:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800253c:	4b06      	ldr	r3, [pc, #24]	; (8002558 <HAL_RCC_OscConfig+0x848>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002544:	2b00      	cmp	r3, #0
 8002546:	d1ec      	bne.n	8002522 <HAL_RCC_OscConfig+0x812>
 8002548:	e001      	b.n	800254e <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e000      	b.n	8002550 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 800254e:	2300      	movs	r3, #0
}
 8002550:	4618      	mov	r0, r3
 8002552:	3720      	adds	r7, #32
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	40021000 	.word	0x40021000

0800255c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b086      	sub	sp, #24
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002566:	2300      	movs	r3, #0
 8002568:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d101      	bne.n	8002574 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e10f      	b.n	8002794 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002574:	4b89      	ldr	r3, [pc, #548]	; (800279c <HAL_RCC_ClockConfig+0x240>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 030f 	and.w	r3, r3, #15
 800257c:	683a      	ldr	r2, [r7, #0]
 800257e:	429a      	cmp	r2, r3
 8002580:	d910      	bls.n	80025a4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002582:	4b86      	ldr	r3, [pc, #536]	; (800279c <HAL_RCC_ClockConfig+0x240>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f023 020f 	bic.w	r2, r3, #15
 800258a:	4984      	ldr	r1, [pc, #528]	; (800279c <HAL_RCC_ClockConfig+0x240>)
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	4313      	orrs	r3, r2
 8002590:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002592:	4b82      	ldr	r3, [pc, #520]	; (800279c <HAL_RCC_ClockConfig+0x240>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 030f 	and.w	r3, r3, #15
 800259a:	683a      	ldr	r2, [r7, #0]
 800259c:	429a      	cmp	r2, r3
 800259e:	d001      	beq.n	80025a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e0f7      	b.n	8002794 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 0301 	and.w	r3, r3, #1
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	f000 8089 	beq.w	80026c4 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	2b03      	cmp	r3, #3
 80025b8:	d133      	bne.n	8002622 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025ba:	4b79      	ldr	r3, [pc, #484]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d101      	bne.n	80025ca <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e0e4      	b.n	8002794 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80025ca:	f000 fa43 	bl	8002a54 <RCC_GetSysClockFreqFromPLLSource>
 80025ce:	4603      	mov	r3, r0
 80025d0:	4a74      	ldr	r2, [pc, #464]	; (80027a4 <HAL_RCC_ClockConfig+0x248>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d955      	bls.n	8002682 <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80025d6:	4b72      	ldr	r3, [pc, #456]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d10a      	bne.n	80025f8 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80025e2:	4b6f      	ldr	r3, [pc, #444]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80025ea:	4a6d      	ldr	r2, [pc, #436]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 80025ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025f0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80025f2:	2380      	movs	r3, #128	; 0x80
 80025f4:	617b      	str	r3, [r7, #20]
 80025f6:	e044      	b.n	8002682 <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0302 	and.w	r3, r3, #2
 8002600:	2b00      	cmp	r3, #0
 8002602:	d03e      	beq.n	8002682 <HAL_RCC_ClockConfig+0x126>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d13a      	bne.n	8002682 <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800260c:	4b64      	ldr	r3, [pc, #400]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002614:	4a62      	ldr	r2, [pc, #392]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 8002616:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800261a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800261c:	2380      	movs	r3, #128	; 0x80
 800261e:	617b      	str	r3, [r7, #20]
 8002620:	e02f      	b.n	8002682 <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	2b02      	cmp	r3, #2
 8002628:	d107      	bne.n	800263a <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800262a:	4b5d      	ldr	r3, [pc, #372]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d115      	bne.n	8002662 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e0ac      	b.n	8002794 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d107      	bne.n	8002652 <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002642:	4b57      	ldr	r3, [pc, #348]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d109      	bne.n	8002662 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	e0a0      	b.n	8002794 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002652:	4b53      	ldr	r3, [pc, #332]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800265a:	2b00      	cmp	r3, #0
 800265c:	d101      	bne.n	8002662 <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e098      	b.n	8002794 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8002662:	f000 f8a7 	bl	80027b4 <HAL_RCC_GetSysClockFreq>
 8002666:	4603      	mov	r3, r0
 8002668:	4a4e      	ldr	r2, [pc, #312]	; (80027a4 <HAL_RCC_ClockConfig+0x248>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d909      	bls.n	8002682 <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800266e:	4b4c      	ldr	r3, [pc, #304]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002676:	4a4a      	ldr	r2, [pc, #296]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 8002678:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800267c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800267e:	2380      	movs	r3, #128	; 0x80
 8002680:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002682:	4b47      	ldr	r3, [pc, #284]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f023 0203 	bic.w	r2, r3, #3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	4944      	ldr	r1, [pc, #272]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 8002690:	4313      	orrs	r3, r2
 8002692:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002694:	f7fe fcba 	bl	800100c <HAL_GetTick>
 8002698:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800269a:	e00a      	b.n	80026b2 <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800269c:	f7fe fcb6 	bl	800100c <HAL_GetTick>
 80026a0:	4602      	mov	r2, r0
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	1ad3      	subs	r3, r2, r3
 80026a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d901      	bls.n	80026b2 <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e070      	b.n	8002794 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026b2:	4b3b      	ldr	r3, [pc, #236]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	f003 020c 	and.w	r2, r3, #12
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d1eb      	bne.n	800269c <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 0302 	and.w	r3, r3, #2
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d009      	beq.n	80026e4 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026d0:	4b33      	ldr	r3, [pc, #204]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	4930      	ldr	r1, [pc, #192]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 80026de:	4313      	orrs	r3, r2
 80026e0:	608b      	str	r3, [r1, #8]
 80026e2:	e008      	b.n	80026f6 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	2b80      	cmp	r3, #128	; 0x80
 80026e8:	d105      	bne.n	80026f6 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80026ea:	4b2d      	ldr	r3, [pc, #180]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	4a2c      	ldr	r2, [pc, #176]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 80026f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80026f4:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80026f6:	4b29      	ldr	r3, [pc, #164]	; (800279c <HAL_RCC_ClockConfig+0x240>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 030f 	and.w	r3, r3, #15
 80026fe:	683a      	ldr	r2, [r7, #0]
 8002700:	429a      	cmp	r2, r3
 8002702:	d210      	bcs.n	8002726 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002704:	4b25      	ldr	r3, [pc, #148]	; (800279c <HAL_RCC_ClockConfig+0x240>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f023 020f 	bic.w	r2, r3, #15
 800270c:	4923      	ldr	r1, [pc, #140]	; (800279c <HAL_RCC_ClockConfig+0x240>)
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	4313      	orrs	r3, r2
 8002712:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002714:	4b21      	ldr	r3, [pc, #132]	; (800279c <HAL_RCC_ClockConfig+0x240>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f003 030f 	and.w	r3, r3, #15
 800271c:	683a      	ldr	r2, [r7, #0]
 800271e:	429a      	cmp	r2, r3
 8002720:	d001      	beq.n	8002726 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e036      	b.n	8002794 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 0304 	and.w	r3, r3, #4
 800272e:	2b00      	cmp	r3, #0
 8002730:	d008      	beq.n	8002744 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002732:	4b1b      	ldr	r3, [pc, #108]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	4918      	ldr	r1, [pc, #96]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 8002740:	4313      	orrs	r3, r2
 8002742:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0308 	and.w	r3, r3, #8
 800274c:	2b00      	cmp	r3, #0
 800274e:	d009      	beq.n	8002764 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002750:	4b13      	ldr	r3, [pc, #76]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	691b      	ldr	r3, [r3, #16]
 800275c:	00db      	lsls	r3, r3, #3
 800275e:	4910      	ldr	r1, [pc, #64]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 8002760:	4313      	orrs	r3, r2
 8002762:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002764:	f000 f826 	bl	80027b4 <HAL_RCC_GetSysClockFreq>
 8002768:	4602      	mov	r2, r0
 800276a:	4b0d      	ldr	r3, [pc, #52]	; (80027a0 <HAL_RCC_ClockConfig+0x244>)
 800276c:	689b      	ldr	r3, [r3, #8]
 800276e:	091b      	lsrs	r3, r3, #4
 8002770:	f003 030f 	and.w	r3, r3, #15
 8002774:	490c      	ldr	r1, [pc, #48]	; (80027a8 <HAL_RCC_ClockConfig+0x24c>)
 8002776:	5ccb      	ldrb	r3, [r1, r3]
 8002778:	f003 031f 	and.w	r3, r3, #31
 800277c:	fa22 f303 	lsr.w	r3, r2, r3
 8002780:	4a0a      	ldr	r2, [pc, #40]	; (80027ac <HAL_RCC_ClockConfig+0x250>)
 8002782:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002784:	4b0a      	ldr	r3, [pc, #40]	; (80027b0 <HAL_RCC_ClockConfig+0x254>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4618      	mov	r0, r3
 800278a:	f7fe fb2d 	bl	8000de8 <HAL_InitTick>
 800278e:	4603      	mov	r3, r0
 8002790:	73fb      	strb	r3, [r7, #15]

  return status;
 8002792:	7bfb      	ldrb	r3, [r7, #15]
}
 8002794:	4618      	mov	r0, r3
 8002796:	3718      	adds	r7, #24
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	40022000 	.word	0x40022000
 80027a0:	40021000 	.word	0x40021000
 80027a4:	04c4b400 	.word	0x04c4b400
 80027a8:	080089f8 	.word	0x080089f8
 80027ac:	20000000 	.word	0x20000000
 80027b0:	20000004 	.word	0x20000004

080027b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b089      	sub	sp, #36	; 0x24
 80027b8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80027ba:	2300      	movs	r3, #0
 80027bc:	61fb      	str	r3, [r7, #28]
 80027be:	2300      	movs	r3, #0
 80027c0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027c2:	4b3e      	ldr	r3, [pc, #248]	; (80028bc <HAL_RCC_GetSysClockFreq+0x108>)
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	f003 030c 	and.w	r3, r3, #12
 80027ca:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027cc:	4b3b      	ldr	r3, [pc, #236]	; (80028bc <HAL_RCC_GetSysClockFreq+0x108>)
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	f003 0303 	and.w	r3, r3, #3
 80027d4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d005      	beq.n	80027e8 <HAL_RCC_GetSysClockFreq+0x34>
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	2b0c      	cmp	r3, #12
 80027e0:	d121      	bne.n	8002826 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2b01      	cmp	r3, #1
 80027e6:	d11e      	bne.n	8002826 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80027e8:	4b34      	ldr	r3, [pc, #208]	; (80028bc <HAL_RCC_GetSysClockFreq+0x108>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f003 0308 	and.w	r3, r3, #8
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d107      	bne.n	8002804 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80027f4:	4b31      	ldr	r3, [pc, #196]	; (80028bc <HAL_RCC_GetSysClockFreq+0x108>)
 80027f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80027fa:	0a1b      	lsrs	r3, r3, #8
 80027fc:	f003 030f 	and.w	r3, r3, #15
 8002800:	61fb      	str	r3, [r7, #28]
 8002802:	e005      	b.n	8002810 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002804:	4b2d      	ldr	r3, [pc, #180]	; (80028bc <HAL_RCC_GetSysClockFreq+0x108>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	091b      	lsrs	r3, r3, #4
 800280a:	f003 030f 	and.w	r3, r3, #15
 800280e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002810:	4a2b      	ldr	r2, [pc, #172]	; (80028c0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002818:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d10d      	bne.n	800283c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002824:	e00a      	b.n	800283c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	2b04      	cmp	r3, #4
 800282a:	d102      	bne.n	8002832 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800282c:	4b25      	ldr	r3, [pc, #148]	; (80028c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800282e:	61bb      	str	r3, [r7, #24]
 8002830:	e004      	b.n	800283c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	2b08      	cmp	r3, #8
 8002836:	d101      	bne.n	800283c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002838:	4b23      	ldr	r3, [pc, #140]	; (80028c8 <HAL_RCC_GetSysClockFreq+0x114>)
 800283a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	2b0c      	cmp	r3, #12
 8002840:	d134      	bne.n	80028ac <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002842:	4b1e      	ldr	r3, [pc, #120]	; (80028bc <HAL_RCC_GetSysClockFreq+0x108>)
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	f003 0303 	and.w	r3, r3, #3
 800284a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	2b02      	cmp	r3, #2
 8002850:	d003      	beq.n	800285a <HAL_RCC_GetSysClockFreq+0xa6>
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	2b03      	cmp	r3, #3
 8002856:	d003      	beq.n	8002860 <HAL_RCC_GetSysClockFreq+0xac>
 8002858:	e005      	b.n	8002866 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800285a:	4b1a      	ldr	r3, [pc, #104]	; (80028c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800285c:	617b      	str	r3, [r7, #20]
      break;
 800285e:	e005      	b.n	800286c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002860:	4b19      	ldr	r3, [pc, #100]	; (80028c8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002862:	617b      	str	r3, [r7, #20]
      break;
 8002864:	e002      	b.n	800286c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	617b      	str	r3, [r7, #20]
      break;
 800286a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800286c:	4b13      	ldr	r3, [pc, #76]	; (80028bc <HAL_RCC_GetSysClockFreq+0x108>)
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	091b      	lsrs	r3, r3, #4
 8002872:	f003 030f 	and.w	r3, r3, #15
 8002876:	3301      	adds	r3, #1
 8002878:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800287a:	4b10      	ldr	r3, [pc, #64]	; (80028bc <HAL_RCC_GetSysClockFreq+0x108>)
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	0a1b      	lsrs	r3, r3, #8
 8002880:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002884:	697a      	ldr	r2, [r7, #20]
 8002886:	fb02 f203 	mul.w	r2, r2, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002890:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002892:	4b0a      	ldr	r3, [pc, #40]	; (80028bc <HAL_RCC_GetSysClockFreq+0x108>)
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	0e5b      	lsrs	r3, r3, #25
 8002898:	f003 0303 	and.w	r3, r3, #3
 800289c:	3301      	adds	r3, #1
 800289e:	005b      	lsls	r3, r3, #1
 80028a0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80028a2:	697a      	ldr	r2, [r7, #20]
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028aa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80028ac:	69bb      	ldr	r3, [r7, #24]
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3724      	adds	r7, #36	; 0x24
 80028b2:	46bd      	mov	sp, r7
 80028b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	40021000 	.word	0x40021000
 80028c0:	08008a10 	.word	0x08008a10
 80028c4:	00f42400 	.word	0x00f42400
 80028c8:	007a1200 	.word	0x007a1200

080028cc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028d0:	4b03      	ldr	r3, [pc, #12]	; (80028e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80028d2:	681b      	ldr	r3, [r3, #0]
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	20000000 	.word	0x20000000

080028e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80028e8:	f7ff fff0 	bl	80028cc <HAL_RCC_GetHCLKFreq>
 80028ec:	4602      	mov	r2, r0
 80028ee:	4b06      	ldr	r3, [pc, #24]	; (8002908 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	0a1b      	lsrs	r3, r3, #8
 80028f4:	f003 0307 	and.w	r3, r3, #7
 80028f8:	4904      	ldr	r1, [pc, #16]	; (800290c <HAL_RCC_GetPCLK1Freq+0x28>)
 80028fa:	5ccb      	ldrb	r3, [r1, r3]
 80028fc:	f003 031f 	and.w	r3, r3, #31
 8002900:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002904:	4618      	mov	r0, r3
 8002906:	bd80      	pop	{r7, pc}
 8002908:	40021000 	.word	0x40021000
 800290c:	08008a08 	.word	0x08008a08

08002910 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002914:	f7ff ffda 	bl	80028cc <HAL_RCC_GetHCLKFreq>
 8002918:	4602      	mov	r2, r0
 800291a:	4b06      	ldr	r3, [pc, #24]	; (8002934 <HAL_RCC_GetPCLK2Freq+0x24>)
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	0adb      	lsrs	r3, r3, #11
 8002920:	f003 0307 	and.w	r3, r3, #7
 8002924:	4904      	ldr	r1, [pc, #16]	; (8002938 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002926:	5ccb      	ldrb	r3, [r1, r3]
 8002928:	f003 031f 	and.w	r3, r3, #31
 800292c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002930:	4618      	mov	r0, r3
 8002932:	bd80      	pop	{r7, pc}
 8002934:	40021000 	.word	0x40021000
 8002938:	08008a08 	.word	0x08008a08

0800293c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
 8002944:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	220f      	movs	r2, #15
 800294a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800294c:	4b12      	ldr	r3, [pc, #72]	; (8002998 <HAL_RCC_GetClockConfig+0x5c>)
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f003 0203 	and.w	r2, r3, #3
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002958:	4b0f      	ldr	r3, [pc, #60]	; (8002998 <HAL_RCC_GetClockConfig+0x5c>)
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002964:	4b0c      	ldr	r3, [pc, #48]	; (8002998 <HAL_RCC_GetClockConfig+0x5c>)
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002970:	4b09      	ldr	r3, [pc, #36]	; (8002998 <HAL_RCC_GetClockConfig+0x5c>)
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	08db      	lsrs	r3, r3, #3
 8002976:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800297e:	4b07      	ldr	r3, [pc, #28]	; (800299c <HAL_RCC_GetClockConfig+0x60>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 020f 	and.w	r2, r3, #15
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	601a      	str	r2, [r3, #0]
}
 800298a:	bf00      	nop
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	40021000 	.word	0x40021000
 800299c:	40022000 	.word	0x40022000

080029a0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b086      	sub	sp, #24
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80029a8:	2300      	movs	r3, #0
 80029aa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80029ac:	4b27      	ldr	r3, [pc, #156]	; (8002a4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80029ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d003      	beq.n	80029c0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80029b8:	f7ff f8d6 	bl	8001b68 <HAL_PWREx_GetVoltageRange>
 80029bc:	6178      	str	r0, [r7, #20]
 80029be:	e014      	b.n	80029ea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80029c0:	4b22      	ldr	r3, [pc, #136]	; (8002a4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80029c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029c4:	4a21      	ldr	r2, [pc, #132]	; (8002a4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80029c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029ca:	6593      	str	r3, [r2, #88]	; 0x58
 80029cc:	4b1f      	ldr	r3, [pc, #124]	; (8002a4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80029ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029d4:	60fb      	str	r3, [r7, #12]
 80029d6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80029d8:	f7ff f8c6 	bl	8001b68 <HAL_PWREx_GetVoltageRange>
 80029dc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80029de:	4b1b      	ldr	r3, [pc, #108]	; (8002a4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80029e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029e2:	4a1a      	ldr	r2, [pc, #104]	; (8002a4c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80029e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029e8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80029f0:	d10b      	bne.n	8002a0a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2b80      	cmp	r3, #128	; 0x80
 80029f6:	d913      	bls.n	8002a20 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2ba0      	cmp	r3, #160	; 0xa0
 80029fc:	d902      	bls.n	8002a04 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80029fe:	2302      	movs	r3, #2
 8002a00:	613b      	str	r3, [r7, #16]
 8002a02:	e00d      	b.n	8002a20 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a04:	2301      	movs	r3, #1
 8002a06:	613b      	str	r3, [r7, #16]
 8002a08:	e00a      	b.n	8002a20 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2b7f      	cmp	r3, #127	; 0x7f
 8002a0e:	d902      	bls.n	8002a16 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8002a10:	2302      	movs	r3, #2
 8002a12:	613b      	str	r3, [r7, #16]
 8002a14:	e004      	b.n	8002a20 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2b70      	cmp	r3, #112	; 0x70
 8002a1a:	d101      	bne.n	8002a20 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a1c:	2301      	movs	r3, #1
 8002a1e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002a20:	4b0b      	ldr	r3, [pc, #44]	; (8002a50 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f023 020f 	bic.w	r2, r3, #15
 8002a28:	4909      	ldr	r1, [pc, #36]	; (8002a50 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002a30:	4b07      	ldr	r3, [pc, #28]	; (8002a50 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f003 030f 	and.w	r3, r3, #15
 8002a38:	693a      	ldr	r2, [r7, #16]
 8002a3a:	429a      	cmp	r2, r3
 8002a3c:	d001      	beq.n	8002a42 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e000      	b.n	8002a44 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8002a42:	2300      	movs	r3, #0
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3718      	adds	r7, #24
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	40021000 	.word	0x40021000
 8002a50:	40022000 	.word	0x40022000

08002a54 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b087      	sub	sp, #28
 8002a58:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8002a5e:	4b2d      	ldr	r3, [pc, #180]	; (8002b14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	f003 0303 	and.w	r3, r3, #3
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d118      	bne.n	8002a9c <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002a6a:	4b2a      	ldr	r3, [pc, #168]	; (8002b14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0308 	and.w	r3, r3, #8
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d107      	bne.n	8002a86 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002a76:	4b27      	ldr	r3, [pc, #156]	; (8002b14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002a78:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a7c:	0a1b      	lsrs	r3, r3, #8
 8002a7e:	f003 030f 	and.w	r3, r3, #15
 8002a82:	617b      	str	r3, [r7, #20]
 8002a84:	e005      	b.n	8002a92 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002a86:	4b23      	ldr	r3, [pc, #140]	; (8002b14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	091b      	lsrs	r3, r3, #4
 8002a8c:	f003 030f 	and.w	r3, r3, #15
 8002a90:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002a92:	4a21      	ldr	r2, [pc, #132]	; (8002b18 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a9a:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002a9c:	4b1d      	ldr	r3, [pc, #116]	; (8002b14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	f003 0303 	and.w	r3, r3, #3
 8002aa4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	d003      	beq.n	8002ab4 <RCC_GetSysClockFreqFromPLLSource+0x60>
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	2b03      	cmp	r3, #3
 8002ab0:	d003      	beq.n	8002aba <RCC_GetSysClockFreqFromPLLSource+0x66>
 8002ab2:	e005      	b.n	8002ac0 <RCC_GetSysClockFreqFromPLLSource+0x6c>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002ab4:	4b19      	ldr	r3, [pc, #100]	; (8002b1c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8002ab6:	613b      	str	r3, [r7, #16]
    break;
 8002ab8:	e005      	b.n	8002ac6 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8002aba:	4b19      	ldr	r3, [pc, #100]	; (8002b20 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002abc:	613b      	str	r3, [r7, #16]
    break;
 8002abe:	e002      	b.n	8002ac6 <RCC_GetSysClockFreqFromPLLSource+0x72>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	613b      	str	r3, [r7, #16]
    break;
 8002ac4:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ac6:	4b13      	ldr	r3, [pc, #76]	; (8002b14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002ac8:	68db      	ldr	r3, [r3, #12]
 8002aca:	091b      	lsrs	r3, r3, #4
 8002acc:	f003 030f 	and.w	r3, r3, #15
 8002ad0:	3301      	adds	r3, #1
 8002ad2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002ad4:	4b0f      	ldr	r3, [pc, #60]	; (8002b14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002ad6:	68db      	ldr	r3, [r3, #12]
 8002ad8:	0a1b      	lsrs	r3, r3, #8
 8002ada:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002ade:	693a      	ldr	r2, [r7, #16]
 8002ae0:	fb02 f203 	mul.w	r2, r2, r3
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aea:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002aec:	4b09      	ldr	r3, [pc, #36]	; (8002b14 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	0e5b      	lsrs	r3, r3, #25
 8002af2:	f003 0303 	and.w	r3, r3, #3
 8002af6:	3301      	adds	r3, #1
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002afc:	693a      	ldr	r2, [r7, #16]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b04:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8002b06:	683b      	ldr	r3, [r7, #0]
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	371c      	adds	r7, #28
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr
 8002b14:	40021000 	.word	0x40021000
 8002b18:	08008a10 	.word	0x08008a10
 8002b1c:	00f42400 	.word	0x00f42400
 8002b20:	007a1200 	.word	0x007a1200

08002b24 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002b30:	2300      	movs	r3, #0
 8002b32:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d040      	beq.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002b44:	2b80      	cmp	r3, #128	; 0x80
 8002b46:	d02a      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002b48:	2b80      	cmp	r3, #128	; 0x80
 8002b4a:	d825      	bhi.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002b4c:	2b60      	cmp	r3, #96	; 0x60
 8002b4e:	d026      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002b50:	2b60      	cmp	r3, #96	; 0x60
 8002b52:	d821      	bhi.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002b54:	2b40      	cmp	r3, #64	; 0x40
 8002b56:	d006      	beq.n	8002b66 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8002b58:	2b40      	cmp	r3, #64	; 0x40
 8002b5a:	d81d      	bhi.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d009      	beq.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8002b60:	2b20      	cmp	r3, #32
 8002b62:	d010      	beq.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002b64:	e018      	b.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002b66:	4b89      	ldr	r3, [pc, #548]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002b68:	68db      	ldr	r3, [r3, #12]
 8002b6a:	4a88      	ldr	r2, [pc, #544]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002b6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b70:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b72:	e015      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	3304      	adds	r3, #4
 8002b78:	2100      	movs	r1, #0
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f000 fb02 	bl	8003184 <RCCEx_PLLSAI1_Config>
 8002b80:	4603      	mov	r3, r0
 8002b82:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b84:	e00c      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	3320      	adds	r3, #32
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f000 fbed 	bl	800336c <RCCEx_PLLSAI2_Config>
 8002b92:	4603      	mov	r3, r0
 8002b94:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002b96:	e003      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	74fb      	strb	r3, [r7, #19]
      break;
 8002b9c:	e000      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8002b9e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002ba0:	7cfb      	ldrb	r3, [r7, #19]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d10b      	bne.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002ba6:	4b79      	ldr	r3, [pc, #484]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002ba8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002bac:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bb4:	4975      	ldr	r1, [pc, #468]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8002bbc:	e001      	b.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bbe:	7cfb      	ldrb	r3, [r7, #19]
 8002bc0:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d047      	beq.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bd6:	d030      	beq.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002bd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bdc:	d82a      	bhi.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002bde:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002be2:	d02a      	beq.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002be4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002be8:	d824      	bhi.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002bea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bee:	d008      	beq.n	8002c02 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8002bf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002bf4:	d81e      	bhi.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d00a      	beq.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002bfa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bfe:	d010      	beq.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002c00:	e018      	b.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002c02:	4b62      	ldr	r3, [pc, #392]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	4a61      	ldr	r2, [pc, #388]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c0c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c0e:	e015      	b.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	3304      	adds	r3, #4
 8002c14:	2100      	movs	r1, #0
 8002c16:	4618      	mov	r0, r3
 8002c18:	f000 fab4 	bl	8003184 <RCCEx_PLLSAI1_Config>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c20:	e00c      	b.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	3320      	adds	r3, #32
 8002c26:	2100      	movs	r1, #0
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f000 fb9f 	bl	800336c <RCCEx_PLLSAI2_Config>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002c32:	e003      	b.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c34:	2301      	movs	r3, #1
 8002c36:	74fb      	strb	r3, [r7, #19]
      break;
 8002c38:	e000      	b.n	8002c3c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8002c3a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c3c:	7cfb      	ldrb	r3, [r7, #19]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d10b      	bne.n	8002c5a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002c42:	4b52      	ldr	r3, [pc, #328]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c44:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002c48:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c50:	494e      	ldr	r1, [pc, #312]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c52:	4313      	orrs	r3, r2
 8002c54:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8002c58:	e001      	b.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c5a:	7cfb      	ldrb	r3, [r7, #19]
 8002c5c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	f000 809f 	beq.w	8002daa <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c70:	4b46      	ldr	r3, [pc, #280]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d101      	bne.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e000      	b.n	8002c82 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8002c80:	2300      	movs	r3, #0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d00d      	beq.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c86:	4b41      	ldr	r3, [pc, #260]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c8a:	4a40      	ldr	r2, [pc, #256]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c90:	6593      	str	r3, [r2, #88]	; 0x58
 8002c92:	4b3e      	ldr	r3, [pc, #248]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c9a:	60bb      	str	r3, [r7, #8]
 8002c9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ca2:	4b3b      	ldr	r3, [pc, #236]	; (8002d90 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a3a      	ldr	r2, [pc, #232]	; (8002d90 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002ca8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002cae:	f7fe f9ad 	bl	800100c <HAL_GetTick>
 8002cb2:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002cb4:	e009      	b.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cb6:	f7fe f9a9 	bl	800100c <HAL_GetTick>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	1ad3      	subs	r3, r2, r3
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d902      	bls.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	74fb      	strb	r3, [r7, #19]
        break;
 8002cc8:	e005      	b.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002cca:	4b31      	ldr	r3, [pc, #196]	; (8002d90 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d0ef      	beq.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8002cd6:	7cfb      	ldrb	r3, [r7, #19]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d15b      	bne.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002cdc:	4b2b      	ldr	r3, [pc, #172]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ce2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ce6:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d01f      	beq.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cf4:	697a      	ldr	r2, [r7, #20]
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d019      	beq.n	8002d2e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002cfa:	4b24      	ldr	r3, [pc, #144]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d04:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002d06:	4b21      	ldr	r3, [pc, #132]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d0c:	4a1f      	ldr	r2, [pc, #124]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d12:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002d16:	4b1d      	ldr	r3, [pc, #116]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d1c:	4a1b      	ldr	r2, [pc, #108]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d22:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002d26:	4a19      	ldr	r2, [pc, #100]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	f003 0301 	and.w	r3, r3, #1
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d016      	beq.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d38:	f7fe f968 	bl	800100c <HAL_GetTick>
 8002d3c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d3e:	e00b      	b.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d40:	f7fe f964 	bl	800100c <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d902      	bls.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	74fb      	strb	r3, [r7, #19]
            break;
 8002d56:	e006      	b.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d58:	4b0c      	ldr	r3, [pc, #48]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d5e:	f003 0302 	and.w	r3, r3, #2
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d0ec      	beq.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8002d66:	7cfb      	ldrb	r3, [r7, #19]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d10c      	bne.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002d6c:	4b07      	ldr	r3, [pc, #28]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d72:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d7c:	4903      	ldr	r1, [pc, #12]	; (8002d8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002d84:	e008      	b.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002d86:	7cfb      	ldrb	r3, [r7, #19]
 8002d88:	74bb      	strb	r3, [r7, #18]
 8002d8a:	e005      	b.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8002d8c:	40021000 	.word	0x40021000
 8002d90:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d94:	7cfb      	ldrb	r3, [r7, #19]
 8002d96:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d98:	7c7b      	ldrb	r3, [r7, #17]
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d105      	bne.n	8002daa <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d9e:	4ba0      	ldr	r3, [pc, #640]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002da0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002da2:	4a9f      	ldr	r2, [pc, #636]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002da4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002da8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d00a      	beq.n	8002dcc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002db6:	4b9a      	ldr	r3, [pc, #616]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dbc:	f023 0203 	bic.w	r2, r3, #3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dc4:	4996      	ldr	r1, [pc, #600]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 0302 	and.w	r3, r3, #2
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d00a      	beq.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002dd8:	4b91      	ldr	r3, [pc, #580]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dde:	f023 020c 	bic.w	r2, r3, #12
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de6:	498e      	ldr	r1, [pc, #568]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002de8:	4313      	orrs	r3, r2
 8002dea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0304 	and.w	r3, r3, #4
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d00a      	beq.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002dfa:	4b89      	ldr	r3, [pc, #548]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e00:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e08:	4985      	ldr	r1, [pc, #532]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0308 	and.w	r3, r3, #8
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d00a      	beq.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e1c:	4b80      	ldr	r3, [pc, #512]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e22:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002e2a:	497d      	ldr	r1, [pc, #500]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0310 	and.w	r3, r3, #16
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d00a      	beq.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e3e:	4b78      	ldr	r3, [pc, #480]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e44:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e4c:	4974      	ldr	r1, [pc, #464]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 0320 	and.w	r3, r3, #32
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d00a      	beq.n	8002e76 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002e60:	4b6f      	ldr	r3, [pc, #444]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e66:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e6e:	496c      	ldr	r1, [pc, #432]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e70:	4313      	orrs	r3, r2
 8002e72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d00a      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e82:	4b67      	ldr	r3, [pc, #412]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e88:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e90:	4963      	ldr	r1, [pc, #396]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002e92:	4313      	orrs	r3, r2
 8002e94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d00a      	beq.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002ea4:	4b5e      	ldr	r3, [pc, #376]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eaa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002eb2:	495b      	ldr	r1, [pc, #364]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d00a      	beq.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ec6:	4b56      	ldr	r3, [pc, #344]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ecc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed4:	4952      	ldr	r1, [pc, #328]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d00a      	beq.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002ee8:	4b4d      	ldr	r3, [pc, #308]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eee:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ef6:	494a      	ldr	r1, [pc, #296]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d00a      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002f0a:	4b45      	ldr	r3, [pc, #276]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f10:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f18:	4941      	ldr	r1, [pc, #260]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d00a      	beq.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002f2c:	4b3c      	ldr	r3, [pc, #240]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002f32:	f023 0203 	bic.w	r2, r3, #3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f3a:	4939      	ldr	r1, [pc, #228]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d028      	beq.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f4e:	4b34      	ldr	r3, [pc, #208]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f54:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f5c:	4930      	ldr	r1, [pc, #192]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f68:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002f6c:	d106      	bne.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f6e:	4b2c      	ldr	r3, [pc, #176]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	4a2b      	ldr	r2, [pc, #172]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002f74:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f78:	60d3      	str	r3, [r2, #12]
 8002f7a:	e011      	b.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f80:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002f84:	d10c      	bne.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	3304      	adds	r3, #4
 8002f8a:	2101      	movs	r1, #1
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f000 f8f9 	bl	8003184 <RCCEx_PLLSAI1_Config>
 8002f92:	4603      	mov	r3, r0
 8002f94:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002f96:	7cfb      	ldrb	r3, [r7, #19]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d001      	beq.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8002f9c:	7cfb      	ldrb	r3, [r7, #19]
 8002f9e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d04d      	beq.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002fb0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002fb4:	d108      	bne.n	8002fc8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8002fb6:	4b1a      	ldr	r3, [pc, #104]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002fb8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002fbc:	4a18      	ldr	r2, [pc, #96]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002fbe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fc2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8002fc6:	e012      	b.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8002fc8:	4b15      	ldr	r3, [pc, #84]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002fca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002fce:	4a14      	ldr	r2, [pc, #80]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002fd0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002fd4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8002fd8:	4b11      	ldr	r3, [pc, #68]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fde:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002fe6:	490e      	ldr	r1, [pc, #56]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ff2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ff6:	d106      	bne.n	8003006 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ff8:	4b09      	ldr	r3, [pc, #36]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	4a08      	ldr	r2, [pc, #32]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002ffe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003002:	60d3      	str	r3, [r2, #12]
 8003004:	e020      	b.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800300a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800300e:	d109      	bne.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003010:	4b03      	ldr	r3, [pc, #12]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	4a02      	ldr	r2, [pc, #8]	; (8003020 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003016:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800301a:	60d3      	str	r3, [r2, #12]
 800301c:	e014      	b.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800301e:	bf00      	nop
 8003020:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003028:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800302c:	d10c      	bne.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	3304      	adds	r3, #4
 8003032:	2101      	movs	r1, #1
 8003034:	4618      	mov	r0, r3
 8003036:	f000 f8a5 	bl	8003184 <RCCEx_PLLSAI1_Config>
 800303a:	4603      	mov	r3, r0
 800303c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800303e:	7cfb      	ldrb	r3, [r7, #19]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d001      	beq.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003044:	7cfb      	ldrb	r3, [r7, #19]
 8003046:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003050:	2b00      	cmp	r3, #0
 8003052:	d028      	beq.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003054:	4b4a      	ldr	r3, [pc, #296]	; (8003180 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003056:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800305a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003062:	4947      	ldr	r1, [pc, #284]	; (8003180 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003064:	4313      	orrs	r3, r2
 8003066:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800306e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003072:	d106      	bne.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003074:	4b42      	ldr	r3, [pc, #264]	; (8003180 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	4a41      	ldr	r2, [pc, #260]	; (8003180 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800307a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800307e:	60d3      	str	r3, [r2, #12]
 8003080:	e011      	b.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003086:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800308a:	d10c      	bne.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	3304      	adds	r3, #4
 8003090:	2101      	movs	r1, #1
 8003092:	4618      	mov	r0, r3
 8003094:	f000 f876 	bl	8003184 <RCCEx_PLLSAI1_Config>
 8003098:	4603      	mov	r3, r0
 800309a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800309c:	7cfb      	ldrb	r3, [r7, #19]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d001      	beq.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80030a2:	7cfb      	ldrb	r3, [r7, #19]
 80030a4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d01e      	beq.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80030b2:	4b33      	ldr	r3, [pc, #204]	; (8003180 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030b8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030c2:	492f      	ldr	r1, [pc, #188]	; (8003180 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80030d0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80030d4:	d10c      	bne.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	3304      	adds	r3, #4
 80030da:	2102      	movs	r1, #2
 80030dc:	4618      	mov	r0, r3
 80030de:	f000 f851 	bl	8003184 <RCCEx_PLLSAI1_Config>
 80030e2:	4603      	mov	r3, r0
 80030e4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80030e6:	7cfb      	ldrb	r3, [r7, #19]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d001      	beq.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80030ec:	7cfb      	ldrb	r3, [r7, #19]
 80030ee:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d00b      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80030fc:	4b20      	ldr	r3, [pc, #128]	; (8003180 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80030fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003102:	f023 0204 	bic.w	r2, r3, #4
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800310c:	491c      	ldr	r1, [pc, #112]	; (8003180 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800310e:	4313      	orrs	r3, r2
 8003110:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d00b      	beq.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003120:	4b17      	ldr	r3, [pc, #92]	; (8003180 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003122:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003126:	f023 0218 	bic.w	r2, r3, #24
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003130:	4913      	ldr	r1, [pc, #76]	; (8003180 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003132:	4313      	orrs	r3, r2
 8003134:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d017      	beq.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003144:	4b0e      	ldr	r3, [pc, #56]	; (8003180 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003146:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800314a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003154:	490a      	ldr	r1, [pc, #40]	; (8003180 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003156:	4313      	orrs	r3, r2
 8003158:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003162:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003166:	d105      	bne.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003168:	4b05      	ldr	r3, [pc, #20]	; (8003180 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	4a04      	ldr	r2, [pc, #16]	; (8003180 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800316e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003172:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003174:	7cbb      	ldrb	r3, [r7, #18]
}
 8003176:	4618      	mov	r0, r3
 8003178:	3718      	adds	r7, #24
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	40021000 	.word	0x40021000

08003184 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800318e:	2300      	movs	r3, #0
 8003190:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003192:	4b72      	ldr	r3, [pc, #456]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	f003 0303 	and.w	r3, r3, #3
 800319a:	2b00      	cmp	r3, #0
 800319c:	d00e      	beq.n	80031bc <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800319e:	4b6f      	ldr	r3, [pc, #444]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 80031a0:	68db      	ldr	r3, [r3, #12]
 80031a2:	f003 0203 	and.w	r2, r3, #3
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	429a      	cmp	r2, r3
 80031ac:	d103      	bne.n	80031b6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
       ||
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d142      	bne.n	800323c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	73fb      	strb	r3, [r7, #15]
 80031ba:	e03f      	b.n	800323c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2b03      	cmp	r3, #3
 80031c2:	d018      	beq.n	80031f6 <RCCEx_PLLSAI1_Config+0x72>
 80031c4:	2b03      	cmp	r3, #3
 80031c6:	d825      	bhi.n	8003214 <RCCEx_PLLSAI1_Config+0x90>
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d002      	beq.n	80031d2 <RCCEx_PLLSAI1_Config+0x4e>
 80031cc:	2b02      	cmp	r3, #2
 80031ce:	d009      	beq.n	80031e4 <RCCEx_PLLSAI1_Config+0x60>
 80031d0:	e020      	b.n	8003214 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80031d2:	4b62      	ldr	r3, [pc, #392]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d11d      	bne.n	800321a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031e2:	e01a      	b.n	800321a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80031e4:	4b5d      	ldr	r3, [pc, #372]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d116      	bne.n	800321e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031f4:	e013      	b.n	800321e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80031f6:	4b59      	ldr	r3, [pc, #356]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d10f      	bne.n	8003222 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003202:	4b56      	ldr	r3, [pc, #344]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d109      	bne.n	8003222 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003212:	e006      	b.n	8003222 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	73fb      	strb	r3, [r7, #15]
      break;
 8003218:	e004      	b.n	8003224 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800321a:	bf00      	nop
 800321c:	e002      	b.n	8003224 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800321e:	bf00      	nop
 8003220:	e000      	b.n	8003224 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003222:	bf00      	nop
    }

    if(status == HAL_OK)
 8003224:	7bfb      	ldrb	r3, [r7, #15]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d108      	bne.n	800323c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800322a:	4b4c      	ldr	r3, [pc, #304]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	f023 0203 	bic.w	r2, r3, #3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4949      	ldr	r1, [pc, #292]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003238:	4313      	orrs	r3, r2
 800323a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800323c:	7bfb      	ldrb	r3, [r7, #15]
 800323e:	2b00      	cmp	r3, #0
 8003240:	f040 8086 	bne.w	8003350 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003244:	4b45      	ldr	r3, [pc, #276]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a44      	ldr	r2, [pc, #272]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 800324a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800324e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003250:	f7fd fedc 	bl	800100c <HAL_GetTick>
 8003254:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003256:	e009      	b.n	800326c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003258:	f7fd fed8 	bl	800100c <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b02      	cmp	r3, #2
 8003264:	d902      	bls.n	800326c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	73fb      	strb	r3, [r7, #15]
        break;
 800326a:	e005      	b.n	8003278 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800326c:	4b3b      	ldr	r3, [pc, #236]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d1ef      	bne.n	8003258 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003278:	7bfb      	ldrb	r3, [r7, #15]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d168      	bne.n	8003350 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d113      	bne.n	80032ac <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003284:	4b35      	ldr	r3, [pc, #212]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003286:	691a      	ldr	r2, [r3, #16]
 8003288:	4b35      	ldr	r3, [pc, #212]	; (8003360 <RCCEx_PLLSAI1_Config+0x1dc>)
 800328a:	4013      	ands	r3, r2
 800328c:	687a      	ldr	r2, [r7, #4]
 800328e:	6892      	ldr	r2, [r2, #8]
 8003290:	0211      	lsls	r1, r2, #8
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	68d2      	ldr	r2, [r2, #12]
 8003296:	06d2      	lsls	r2, r2, #27
 8003298:	4311      	orrs	r1, r2
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	6852      	ldr	r2, [r2, #4]
 800329e:	3a01      	subs	r2, #1
 80032a0:	0112      	lsls	r2, r2, #4
 80032a2:	430a      	orrs	r2, r1
 80032a4:	492d      	ldr	r1, [pc, #180]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 80032a6:	4313      	orrs	r3, r2
 80032a8:	610b      	str	r3, [r1, #16]
 80032aa:	e02d      	b.n	8003308 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	2b01      	cmp	r3, #1
 80032b0:	d115      	bne.n	80032de <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032b2:	4b2a      	ldr	r3, [pc, #168]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 80032b4:	691a      	ldr	r2, [r3, #16]
 80032b6:	4b2b      	ldr	r3, [pc, #172]	; (8003364 <RCCEx_PLLSAI1_Config+0x1e0>)
 80032b8:	4013      	ands	r3, r2
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	6892      	ldr	r2, [r2, #8]
 80032be:	0211      	lsls	r1, r2, #8
 80032c0:	687a      	ldr	r2, [r7, #4]
 80032c2:	6912      	ldr	r2, [r2, #16]
 80032c4:	0852      	lsrs	r2, r2, #1
 80032c6:	3a01      	subs	r2, #1
 80032c8:	0552      	lsls	r2, r2, #21
 80032ca:	4311      	orrs	r1, r2
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	6852      	ldr	r2, [r2, #4]
 80032d0:	3a01      	subs	r2, #1
 80032d2:	0112      	lsls	r2, r2, #4
 80032d4:	430a      	orrs	r2, r1
 80032d6:	4921      	ldr	r1, [pc, #132]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	610b      	str	r3, [r1, #16]
 80032dc:	e014      	b.n	8003308 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80032de:	4b1f      	ldr	r3, [pc, #124]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 80032e0:	691a      	ldr	r2, [r3, #16]
 80032e2:	4b21      	ldr	r3, [pc, #132]	; (8003368 <RCCEx_PLLSAI1_Config+0x1e4>)
 80032e4:	4013      	ands	r3, r2
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	6892      	ldr	r2, [r2, #8]
 80032ea:	0211      	lsls	r1, r2, #8
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	6952      	ldr	r2, [r2, #20]
 80032f0:	0852      	lsrs	r2, r2, #1
 80032f2:	3a01      	subs	r2, #1
 80032f4:	0652      	lsls	r2, r2, #25
 80032f6:	4311      	orrs	r1, r2
 80032f8:	687a      	ldr	r2, [r7, #4]
 80032fa:	6852      	ldr	r2, [r2, #4]
 80032fc:	3a01      	subs	r2, #1
 80032fe:	0112      	lsls	r2, r2, #4
 8003300:	430a      	orrs	r2, r1
 8003302:	4916      	ldr	r1, [pc, #88]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003304:	4313      	orrs	r3, r2
 8003306:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003308:	4b14      	ldr	r3, [pc, #80]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	4a13      	ldr	r2, [pc, #76]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 800330e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003312:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003314:	f7fd fe7a 	bl	800100c <HAL_GetTick>
 8003318:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800331a:	e009      	b.n	8003330 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800331c:	f7fd fe76 	bl	800100c <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	2b02      	cmp	r3, #2
 8003328:	d902      	bls.n	8003330 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	73fb      	strb	r3, [r7, #15]
          break;
 800332e:	e005      	b.n	800333c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003330:	4b0a      	ldr	r3, [pc, #40]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003338:	2b00      	cmp	r3, #0
 800333a:	d0ef      	beq.n	800331c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800333c:	7bfb      	ldrb	r3, [r7, #15]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d106      	bne.n	8003350 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003342:	4b06      	ldr	r3, [pc, #24]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003344:	691a      	ldr	r2, [r3, #16]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	699b      	ldr	r3, [r3, #24]
 800334a:	4904      	ldr	r1, [pc, #16]	; (800335c <RCCEx_PLLSAI1_Config+0x1d8>)
 800334c:	4313      	orrs	r3, r2
 800334e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003350:	7bfb      	ldrb	r3, [r7, #15]
}
 8003352:	4618      	mov	r0, r3
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	40021000 	.word	0x40021000
 8003360:	07ff800f 	.word	0x07ff800f
 8003364:	ff9f800f 	.word	0xff9f800f
 8003368:	f9ff800f 	.word	0xf9ff800f

0800336c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b084      	sub	sp, #16
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
 8003374:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003376:	2300      	movs	r3, #0
 8003378:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800337a:	4b72      	ldr	r3, [pc, #456]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	f003 0303 	and.w	r3, r3, #3
 8003382:	2b00      	cmp	r3, #0
 8003384:	d00e      	beq.n	80033a4 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003386:	4b6f      	ldr	r3, [pc, #444]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003388:	68db      	ldr	r3, [r3, #12]
 800338a:	f003 0203 	and.w	r2, r3, #3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	429a      	cmp	r2, r3
 8003394:	d103      	bne.n	800339e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
       ||
 800339a:	2b00      	cmp	r3, #0
 800339c:	d142      	bne.n	8003424 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	73fb      	strb	r3, [r7, #15]
 80033a2:	e03f      	b.n	8003424 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2b03      	cmp	r3, #3
 80033aa:	d018      	beq.n	80033de <RCCEx_PLLSAI2_Config+0x72>
 80033ac:	2b03      	cmp	r3, #3
 80033ae:	d825      	bhi.n	80033fc <RCCEx_PLLSAI2_Config+0x90>
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d002      	beq.n	80033ba <RCCEx_PLLSAI2_Config+0x4e>
 80033b4:	2b02      	cmp	r3, #2
 80033b6:	d009      	beq.n	80033cc <RCCEx_PLLSAI2_Config+0x60>
 80033b8:	e020      	b.n	80033fc <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80033ba:	4b62      	ldr	r3, [pc, #392]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d11d      	bne.n	8003402 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033ca:	e01a      	b.n	8003402 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80033cc:	4b5d      	ldr	r3, [pc, #372]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d116      	bne.n	8003406 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80033dc:	e013      	b.n	8003406 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80033de:	4b59      	ldr	r3, [pc, #356]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d10f      	bne.n	800340a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80033ea:	4b56      	ldr	r3, [pc, #344]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d109      	bne.n	800340a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80033fa:	e006      	b.n	800340a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003400:	e004      	b.n	800340c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003402:	bf00      	nop
 8003404:	e002      	b.n	800340c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8003406:	bf00      	nop
 8003408:	e000      	b.n	800340c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800340a:	bf00      	nop
    }

    if(status == HAL_OK)
 800340c:	7bfb      	ldrb	r3, [r7, #15]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d108      	bne.n	8003424 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8003412:	4b4c      	ldr	r3, [pc, #304]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003414:	68db      	ldr	r3, [r3, #12]
 8003416:	f023 0203 	bic.w	r2, r3, #3
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4949      	ldr	r1, [pc, #292]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003420:	4313      	orrs	r3, r2
 8003422:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8003424:	7bfb      	ldrb	r3, [r7, #15]
 8003426:	2b00      	cmp	r3, #0
 8003428:	f040 8086 	bne.w	8003538 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800342c:	4b45      	ldr	r3, [pc, #276]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a44      	ldr	r2, [pc, #272]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003432:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003436:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003438:	f7fd fde8 	bl	800100c <HAL_GetTick>
 800343c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800343e:	e009      	b.n	8003454 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003440:	f7fd fde4 	bl	800100c <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	68bb      	ldr	r3, [r7, #8]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b02      	cmp	r3, #2
 800344c:	d902      	bls.n	8003454 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	73fb      	strb	r3, [r7, #15]
        break;
 8003452:	e005      	b.n	8003460 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003454:	4b3b      	ldr	r3, [pc, #236]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d1ef      	bne.n	8003440 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8003460:	7bfb      	ldrb	r3, [r7, #15]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d168      	bne.n	8003538 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d113      	bne.n	8003494 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800346c:	4b35      	ldr	r3, [pc, #212]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 800346e:	695a      	ldr	r2, [r3, #20]
 8003470:	4b35      	ldr	r3, [pc, #212]	; (8003548 <RCCEx_PLLSAI2_Config+0x1dc>)
 8003472:	4013      	ands	r3, r2
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	6892      	ldr	r2, [r2, #8]
 8003478:	0211      	lsls	r1, r2, #8
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	68d2      	ldr	r2, [r2, #12]
 800347e:	06d2      	lsls	r2, r2, #27
 8003480:	4311      	orrs	r1, r2
 8003482:	687a      	ldr	r2, [r7, #4]
 8003484:	6852      	ldr	r2, [r2, #4]
 8003486:	3a01      	subs	r2, #1
 8003488:	0112      	lsls	r2, r2, #4
 800348a:	430a      	orrs	r2, r1
 800348c:	492d      	ldr	r1, [pc, #180]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 800348e:	4313      	orrs	r3, r2
 8003490:	614b      	str	r3, [r1, #20]
 8003492:	e02d      	b.n	80034f0 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d115      	bne.n	80034c6 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800349a:	4b2a      	ldr	r3, [pc, #168]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 800349c:	695a      	ldr	r2, [r3, #20]
 800349e:	4b2b      	ldr	r3, [pc, #172]	; (800354c <RCCEx_PLLSAI2_Config+0x1e0>)
 80034a0:	4013      	ands	r3, r2
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	6892      	ldr	r2, [r2, #8]
 80034a6:	0211      	lsls	r1, r2, #8
 80034a8:	687a      	ldr	r2, [r7, #4]
 80034aa:	6912      	ldr	r2, [r2, #16]
 80034ac:	0852      	lsrs	r2, r2, #1
 80034ae:	3a01      	subs	r2, #1
 80034b0:	0552      	lsls	r2, r2, #21
 80034b2:	4311      	orrs	r1, r2
 80034b4:	687a      	ldr	r2, [r7, #4]
 80034b6:	6852      	ldr	r2, [r2, #4]
 80034b8:	3a01      	subs	r2, #1
 80034ba:	0112      	lsls	r2, r2, #4
 80034bc:	430a      	orrs	r2, r1
 80034be:	4921      	ldr	r1, [pc, #132]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 80034c0:	4313      	orrs	r3, r2
 80034c2:	614b      	str	r3, [r1, #20]
 80034c4:	e014      	b.n	80034f0 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80034c6:	4b1f      	ldr	r3, [pc, #124]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 80034c8:	695a      	ldr	r2, [r3, #20]
 80034ca:	4b21      	ldr	r3, [pc, #132]	; (8003550 <RCCEx_PLLSAI2_Config+0x1e4>)
 80034cc:	4013      	ands	r3, r2
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	6892      	ldr	r2, [r2, #8]
 80034d2:	0211      	lsls	r1, r2, #8
 80034d4:	687a      	ldr	r2, [r7, #4]
 80034d6:	6952      	ldr	r2, [r2, #20]
 80034d8:	0852      	lsrs	r2, r2, #1
 80034da:	3a01      	subs	r2, #1
 80034dc:	0652      	lsls	r2, r2, #25
 80034de:	4311      	orrs	r1, r2
 80034e0:	687a      	ldr	r2, [r7, #4]
 80034e2:	6852      	ldr	r2, [r2, #4]
 80034e4:	3a01      	subs	r2, #1
 80034e6:	0112      	lsls	r2, r2, #4
 80034e8:	430a      	orrs	r2, r1
 80034ea:	4916      	ldr	r1, [pc, #88]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 80034ec:	4313      	orrs	r3, r2
 80034ee:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80034f0:	4b14      	ldr	r3, [pc, #80]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a13      	ldr	r2, [pc, #76]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 80034f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034fa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034fc:	f7fd fd86 	bl	800100c <HAL_GetTick>
 8003500:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003502:	e009      	b.n	8003518 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003504:	f7fd fd82 	bl	800100c <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b02      	cmp	r3, #2
 8003510:	d902      	bls.n	8003518 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	73fb      	strb	r3, [r7, #15]
          break;
 8003516:	e005      	b.n	8003524 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003518:	4b0a      	ldr	r3, [pc, #40]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003520:	2b00      	cmp	r3, #0
 8003522:	d0ef      	beq.n	8003504 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8003524:	7bfb      	ldrb	r3, [r7, #15]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d106      	bne.n	8003538 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800352a:	4b06      	ldr	r3, [pc, #24]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 800352c:	695a      	ldr	r2, [r3, #20]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	699b      	ldr	r3, [r3, #24]
 8003532:	4904      	ldr	r1, [pc, #16]	; (8003544 <RCCEx_PLLSAI2_Config+0x1d8>)
 8003534:	4313      	orrs	r3, r2
 8003536:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003538:	7bfb      	ldrb	r3, [r7, #15]
}
 800353a:	4618      	mov	r0, r3
 800353c:	3710      	adds	r7, #16
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	40021000 	.word	0x40021000
 8003548:	07ff800f 	.word	0x07ff800f
 800354c:	ff9f800f 	.word	0xff9f800f
 8003550:	f9ff800f 	.word	0xf9ff800f

08003554 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b082      	sub	sp, #8
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d101      	bne.n	8003566 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e049      	b.n	80035fa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800356c:	b2db      	uxtb	r3, r3
 800356e:	2b00      	cmp	r3, #0
 8003570:	d106      	bne.n	8003580 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f000 f841 	bl	8003602 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	2202      	movs	r2, #2
 8003584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	3304      	adds	r3, #4
 8003590:	4619      	mov	r1, r3
 8003592:	4610      	mov	r0, r2
 8003594:	f000 f9f8 	bl	8003988 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2201      	movs	r2, #1
 800359c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2201      	movs	r2, #1
 80035a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2201      	movs	r2, #1
 80035ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2201      	movs	r2, #1
 80035b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2201      	movs	r2, #1
 80035cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3708      	adds	r7, #8
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}

08003602 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003602:	b480      	push	{r7}
 8003604:	b083      	sub	sp, #12
 8003606:	af00      	add	r7, sp, #0
 8003608:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800360a:	bf00      	nop
 800360c:	370c      	adds	r7, #12
 800360e:	46bd      	mov	sp, r7
 8003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003614:	4770      	bx	lr
	...

08003618 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003618:	b480      	push	{r7}
 800361a:	b085      	sub	sp, #20
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003626:	b2db      	uxtb	r3, r3
 8003628:	2b01      	cmp	r3, #1
 800362a:	d001      	beq.n	8003630 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e04f      	b.n	80036d0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2202      	movs	r2, #2
 8003634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	68da      	ldr	r2, [r3, #12]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f042 0201 	orr.w	r2, r2, #1
 8003646:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a23      	ldr	r2, [pc, #140]	; (80036dc <HAL_TIM_Base_Start_IT+0xc4>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d01d      	beq.n	800368e <HAL_TIM_Base_Start_IT+0x76>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800365a:	d018      	beq.n	800368e <HAL_TIM_Base_Start_IT+0x76>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a1f      	ldr	r2, [pc, #124]	; (80036e0 <HAL_TIM_Base_Start_IT+0xc8>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d013      	beq.n	800368e <HAL_TIM_Base_Start_IT+0x76>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a1e      	ldr	r2, [pc, #120]	; (80036e4 <HAL_TIM_Base_Start_IT+0xcc>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d00e      	beq.n	800368e <HAL_TIM_Base_Start_IT+0x76>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a1c      	ldr	r2, [pc, #112]	; (80036e8 <HAL_TIM_Base_Start_IT+0xd0>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d009      	beq.n	800368e <HAL_TIM_Base_Start_IT+0x76>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a1b      	ldr	r2, [pc, #108]	; (80036ec <HAL_TIM_Base_Start_IT+0xd4>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d004      	beq.n	800368e <HAL_TIM_Base_Start_IT+0x76>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a19      	ldr	r2, [pc, #100]	; (80036f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d115      	bne.n	80036ba <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	689a      	ldr	r2, [r3, #8]
 8003694:	4b17      	ldr	r3, [pc, #92]	; (80036f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8003696:	4013      	ands	r3, r2
 8003698:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	2b06      	cmp	r3, #6
 800369e:	d015      	beq.n	80036cc <HAL_TIM_Base_Start_IT+0xb4>
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036a6:	d011      	beq.n	80036cc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681a      	ldr	r2, [r3, #0]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f042 0201 	orr.w	r2, r2, #1
 80036b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036b8:	e008      	b.n	80036cc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f042 0201 	orr.w	r2, r2, #1
 80036c8:	601a      	str	r2, [r3, #0]
 80036ca:	e000      	b.n	80036ce <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036cc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80036ce:	2300      	movs	r3, #0
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3714      	adds	r7, #20
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr
 80036dc:	40012c00 	.word	0x40012c00
 80036e0:	40000400 	.word	0x40000400
 80036e4:	40000800 	.word	0x40000800
 80036e8:	40000c00 	.word	0x40000c00
 80036ec:	40013400 	.word	0x40013400
 80036f0:	40014000 	.word	0x40014000
 80036f4:	00010007 	.word	0x00010007

080036f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	691b      	ldr	r3, [r3, #16]
 8003706:	f003 0302 	and.w	r3, r3, #2
 800370a:	2b02      	cmp	r3, #2
 800370c:	d122      	bne.n	8003754 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	f003 0302 	and.w	r3, r3, #2
 8003718:	2b02      	cmp	r3, #2
 800371a:	d11b      	bne.n	8003754 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f06f 0202 	mvn.w	r2, #2
 8003724:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2201      	movs	r2, #1
 800372a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	699b      	ldr	r3, [r3, #24]
 8003732:	f003 0303 	and.w	r3, r3, #3
 8003736:	2b00      	cmp	r3, #0
 8003738:	d003      	beq.n	8003742 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f000 f905 	bl	800394a <HAL_TIM_IC_CaptureCallback>
 8003740:	e005      	b.n	800374e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003742:	6878      	ldr	r0, [r7, #4]
 8003744:	f000 f8f7 	bl	8003936 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f000 f908 	bl	800395e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	2200      	movs	r2, #0
 8003752:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	691b      	ldr	r3, [r3, #16]
 800375a:	f003 0304 	and.w	r3, r3, #4
 800375e:	2b04      	cmp	r3, #4
 8003760:	d122      	bne.n	80037a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	f003 0304 	and.w	r3, r3, #4
 800376c:	2b04      	cmp	r3, #4
 800376e:	d11b      	bne.n	80037a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f06f 0204 	mvn.w	r2, #4
 8003778:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2202      	movs	r2, #2
 800377e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	699b      	ldr	r3, [r3, #24]
 8003786:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800378a:	2b00      	cmp	r3, #0
 800378c:	d003      	beq.n	8003796 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800378e:	6878      	ldr	r0, [r7, #4]
 8003790:	f000 f8db 	bl	800394a <HAL_TIM_IC_CaptureCallback>
 8003794:	e005      	b.n	80037a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f000 f8cd 	bl	8003936 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f000 f8de 	bl	800395e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	691b      	ldr	r3, [r3, #16]
 80037ae:	f003 0308 	and.w	r3, r3, #8
 80037b2:	2b08      	cmp	r3, #8
 80037b4:	d122      	bne.n	80037fc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	f003 0308 	and.w	r3, r3, #8
 80037c0:	2b08      	cmp	r3, #8
 80037c2:	d11b      	bne.n	80037fc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f06f 0208 	mvn.w	r2, #8
 80037cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2204      	movs	r2, #4
 80037d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	69db      	ldr	r3, [r3, #28]
 80037da:	f003 0303 	and.w	r3, r3, #3
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d003      	beq.n	80037ea <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f000 f8b1 	bl	800394a <HAL_TIM_IC_CaptureCallback>
 80037e8:	e005      	b.n	80037f6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037ea:	6878      	ldr	r0, [r7, #4]
 80037ec:	f000 f8a3 	bl	8003936 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037f0:	6878      	ldr	r0, [r7, #4]
 80037f2:	f000 f8b4 	bl	800395e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2200      	movs	r2, #0
 80037fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	691b      	ldr	r3, [r3, #16]
 8003802:	f003 0310 	and.w	r3, r3, #16
 8003806:	2b10      	cmp	r3, #16
 8003808:	d122      	bne.n	8003850 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	f003 0310 	and.w	r3, r3, #16
 8003814:	2b10      	cmp	r3, #16
 8003816:	d11b      	bne.n	8003850 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f06f 0210 	mvn.w	r2, #16
 8003820:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2208      	movs	r2, #8
 8003826:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	69db      	ldr	r3, [r3, #28]
 800382e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003832:	2b00      	cmp	r3, #0
 8003834:	d003      	beq.n	800383e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f000 f887 	bl	800394a <HAL_TIM_IC_CaptureCallback>
 800383c:	e005      	b.n	800384a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f000 f879 	bl	8003936 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	f000 f88a 	bl	800395e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	691b      	ldr	r3, [r3, #16]
 8003856:	f003 0301 	and.w	r3, r3, #1
 800385a:	2b01      	cmp	r3, #1
 800385c:	d10e      	bne.n	800387c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	f003 0301 	and.w	r3, r3, #1
 8003868:	2b01      	cmp	r3, #1
 800386a:	d107      	bne.n	800387c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f06f 0201 	mvn.w	r2, #1
 8003874:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003876:	6878      	ldr	r0, [r7, #4]
 8003878:	f7fd f900 	bl	8000a7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	691b      	ldr	r3, [r3, #16]
 8003882:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003886:	2b80      	cmp	r3, #128	; 0x80
 8003888:	d10e      	bne.n	80038a8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	68db      	ldr	r3, [r3, #12]
 8003890:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003894:	2b80      	cmp	r3, #128	; 0x80
 8003896:	d107      	bne.n	80038a8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80038a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f000 f914 	bl	8003ad0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	691b      	ldr	r3, [r3, #16]
 80038ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038b6:	d10e      	bne.n	80038d6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	68db      	ldr	r3, [r3, #12]
 80038be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038c2:	2b80      	cmp	r3, #128	; 0x80
 80038c4:	d107      	bne.n	80038d6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80038ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80038d0:	6878      	ldr	r0, [r7, #4]
 80038d2:	f000 f907 	bl	8003ae4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	691b      	ldr	r3, [r3, #16]
 80038dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038e0:	2b40      	cmp	r3, #64	; 0x40
 80038e2:	d10e      	bne.n	8003902 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038ee:	2b40      	cmp	r3, #64	; 0x40
 80038f0:	d107      	bne.n	8003902 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80038fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f000 f838 	bl	8003972 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	691b      	ldr	r3, [r3, #16]
 8003908:	f003 0320 	and.w	r3, r3, #32
 800390c:	2b20      	cmp	r3, #32
 800390e:	d10e      	bne.n	800392e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	68db      	ldr	r3, [r3, #12]
 8003916:	f003 0320 	and.w	r3, r3, #32
 800391a:	2b20      	cmp	r3, #32
 800391c:	d107      	bne.n	800392e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f06f 0220 	mvn.w	r2, #32
 8003926:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f000 f8c7 	bl	8003abc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800392e:	bf00      	nop
 8003930:	3708      	adds	r7, #8
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}

08003936 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003936:	b480      	push	{r7}
 8003938:	b083      	sub	sp, #12
 800393a:	af00      	add	r7, sp, #0
 800393c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800393e:	bf00      	nop
 8003940:	370c      	adds	r7, #12
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr

0800394a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800394a:	b480      	push	{r7}
 800394c:	b083      	sub	sp, #12
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003952:	bf00      	nop
 8003954:	370c      	adds	r7, #12
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr

0800395e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800395e:	b480      	push	{r7}
 8003960:	b083      	sub	sp, #12
 8003962:	af00      	add	r7, sp, #0
 8003964:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003966:	bf00      	nop
 8003968:	370c      	adds	r7, #12
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr

08003972 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003972:	b480      	push	{r7}
 8003974:	b083      	sub	sp, #12
 8003976:	af00      	add	r7, sp, #0
 8003978:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800397a:	bf00      	nop
 800397c:	370c      	adds	r7, #12
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
	...

08003988 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003988:	b480      	push	{r7}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	4a40      	ldr	r2, [pc, #256]	; (8003a9c <TIM_Base_SetConfig+0x114>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d013      	beq.n	80039c8 <TIM_Base_SetConfig+0x40>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039a6:	d00f      	beq.n	80039c8 <TIM_Base_SetConfig+0x40>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	4a3d      	ldr	r2, [pc, #244]	; (8003aa0 <TIM_Base_SetConfig+0x118>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d00b      	beq.n	80039c8 <TIM_Base_SetConfig+0x40>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	4a3c      	ldr	r2, [pc, #240]	; (8003aa4 <TIM_Base_SetConfig+0x11c>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d007      	beq.n	80039c8 <TIM_Base_SetConfig+0x40>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	4a3b      	ldr	r2, [pc, #236]	; (8003aa8 <TIM_Base_SetConfig+0x120>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d003      	beq.n	80039c8 <TIM_Base_SetConfig+0x40>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	4a3a      	ldr	r2, [pc, #232]	; (8003aac <TIM_Base_SetConfig+0x124>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	d108      	bne.n	80039da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	68fa      	ldr	r2, [r7, #12]
 80039d6:	4313      	orrs	r3, r2
 80039d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a2f      	ldr	r2, [pc, #188]	; (8003a9c <TIM_Base_SetConfig+0x114>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d01f      	beq.n	8003a22 <TIM_Base_SetConfig+0x9a>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039e8:	d01b      	beq.n	8003a22 <TIM_Base_SetConfig+0x9a>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a2c      	ldr	r2, [pc, #176]	; (8003aa0 <TIM_Base_SetConfig+0x118>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d017      	beq.n	8003a22 <TIM_Base_SetConfig+0x9a>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	4a2b      	ldr	r2, [pc, #172]	; (8003aa4 <TIM_Base_SetConfig+0x11c>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d013      	beq.n	8003a22 <TIM_Base_SetConfig+0x9a>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a2a      	ldr	r2, [pc, #168]	; (8003aa8 <TIM_Base_SetConfig+0x120>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d00f      	beq.n	8003a22 <TIM_Base_SetConfig+0x9a>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4a29      	ldr	r2, [pc, #164]	; (8003aac <TIM_Base_SetConfig+0x124>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d00b      	beq.n	8003a22 <TIM_Base_SetConfig+0x9a>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a28      	ldr	r2, [pc, #160]	; (8003ab0 <TIM_Base_SetConfig+0x128>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d007      	beq.n	8003a22 <TIM_Base_SetConfig+0x9a>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4a27      	ldr	r2, [pc, #156]	; (8003ab4 <TIM_Base_SetConfig+0x12c>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d003      	beq.n	8003a22 <TIM_Base_SetConfig+0x9a>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4a26      	ldr	r2, [pc, #152]	; (8003ab8 <TIM_Base_SetConfig+0x130>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d108      	bne.n	8003a34 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	68db      	ldr	r3, [r3, #12]
 8003a2e:	68fa      	ldr	r2, [r7, #12]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	695b      	ldr	r3, [r3, #20]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	68fa      	ldr	r2, [r7, #12]
 8003a46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	689a      	ldr	r2, [r3, #8]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	4a10      	ldr	r2, [pc, #64]	; (8003a9c <TIM_Base_SetConfig+0x114>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d00f      	beq.n	8003a80 <TIM_Base_SetConfig+0xf8>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	4a12      	ldr	r2, [pc, #72]	; (8003aac <TIM_Base_SetConfig+0x124>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d00b      	beq.n	8003a80 <TIM_Base_SetConfig+0xf8>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4a11      	ldr	r2, [pc, #68]	; (8003ab0 <TIM_Base_SetConfig+0x128>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d007      	beq.n	8003a80 <TIM_Base_SetConfig+0xf8>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4a10      	ldr	r2, [pc, #64]	; (8003ab4 <TIM_Base_SetConfig+0x12c>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d003      	beq.n	8003a80 <TIM_Base_SetConfig+0xf8>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a0f      	ldr	r2, [pc, #60]	; (8003ab8 <TIM_Base_SetConfig+0x130>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d103      	bne.n	8003a88 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	691a      	ldr	r2, [r3, #16]
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	615a      	str	r2, [r3, #20]
}
 8003a8e:	bf00      	nop
 8003a90:	3714      	adds	r7, #20
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	40012c00 	.word	0x40012c00
 8003aa0:	40000400 	.word	0x40000400
 8003aa4:	40000800 	.word	0x40000800
 8003aa8:	40000c00 	.word	0x40000c00
 8003aac:	40013400 	.word	0x40013400
 8003ab0:	40014000 	.word	0x40014000
 8003ab4:	40014400 	.word	0x40014400
 8003ab8:	40014800 	.word	0x40014800

08003abc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ac4:	bf00      	nop
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr

08003ad0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b083      	sub	sp, #12
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ad8:	bf00      	nop
 8003ada:	370c      	adds	r7, #12
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b083      	sub	sp, #12
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003aec:	bf00      	nop
 8003aee:	370c      	adds	r7, #12
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr

08003af8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d101      	bne.n	8003b0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e042      	b.n	8003b90 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d106      	bne.n	8003b22 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b1c:	6878      	ldr	r0, [r7, #4]
 8003b1e:	f7fd f897 	bl	8000c50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2224      	movs	r2, #36	; 0x24
 8003b26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f022 0201 	bic.w	r2, r2, #1
 8003b38:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f000 fbae 	bl	800429c <UART_SetConfig>
 8003b40:	4603      	mov	r3, r0
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d101      	bne.n	8003b4a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e022      	b.n	8003b90 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d002      	beq.n	8003b58 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f000 fe6c 	bl	8004830 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	685a      	ldr	r2, [r3, #4]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b66:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	689a      	ldr	r2, [r3, #8]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b76:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f042 0201 	orr.w	r2, r2, #1
 8003b86:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f000 fef3 	bl	8004974 <UART_CheckIdleState>
 8003b8e:	4603      	mov	r3, r0
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	3708      	adds	r7, #8
 8003b94:	46bd      	mov	sp, r7
 8003b96:	bd80      	pop	{r7, pc}

08003b98 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b08a      	sub	sp, #40	; 0x28
 8003b9c:	af02      	add	r7, sp, #8
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	603b      	str	r3, [r7, #0]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003bae:	2b20      	cmp	r3, #32
 8003bb0:	f040 8084 	bne.w	8003cbc <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d002      	beq.n	8003bc0 <HAL_UART_Transmit+0x28>
 8003bba:	88fb      	ldrh	r3, [r7, #6]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d101      	bne.n	8003bc4 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e07c      	b.n	8003cbe <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d101      	bne.n	8003bd2 <HAL_UART_Transmit+0x3a>
 8003bce:	2302      	movs	r3, #2
 8003bd0:	e075      	b.n	8003cbe <HAL_UART_Transmit+0x126>
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2221      	movs	r2, #33	; 0x21
 8003be6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003bea:	f7fd fa0f 	bl	800100c <HAL_GetTick>
 8003bee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	88fa      	ldrh	r2, [r7, #6]
 8003bf4:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	88fa      	ldrh	r2, [r7, #6]
 8003bfc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c08:	d108      	bne.n	8003c1c <HAL_UART_Transmit+0x84>
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d104      	bne.n	8003c1c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8003c12:	2300      	movs	r3, #0
 8003c14:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	61bb      	str	r3, [r7, #24]
 8003c1a:	e003      	b.n	8003c24 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c20:	2300      	movs	r3, #0
 8003c22:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8003c2c:	e02d      	b.n	8003c8a <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	9300      	str	r3, [sp, #0]
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	2200      	movs	r2, #0
 8003c36:	2180      	movs	r1, #128	; 0x80
 8003c38:	68f8      	ldr	r0, [r7, #12]
 8003c3a:	f000 fee6 	bl	8004a0a <UART_WaitOnFlagUntilTimeout>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d001      	beq.n	8003c48 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e03a      	b.n	8003cbe <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d10b      	bne.n	8003c66 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c4e:	69bb      	ldr	r3, [r7, #24]
 8003c50:	881a      	ldrh	r2, [r3, #0]
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c5a:	b292      	uxth	r2, r2
 8003c5c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	3302      	adds	r3, #2
 8003c62:	61bb      	str	r3, [r7, #24]
 8003c64:	e008      	b.n	8003c78 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	781a      	ldrb	r2, [r3, #0]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	b292      	uxth	r2, r2
 8003c70:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	3301      	adds	r3, #1
 8003c76:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	3b01      	subs	r3, #1
 8003c82:	b29a      	uxth	r2, r3
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003c90:	b29b      	uxth	r3, r3
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d1cb      	bne.n	8003c2e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	9300      	str	r3, [sp, #0]
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	2140      	movs	r1, #64	; 0x40
 8003ca0:	68f8      	ldr	r0, [r7, #12]
 8003ca2:	f000 feb2 	bl	8004a0a <UART_WaitOnFlagUntilTimeout>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d001      	beq.n	8003cb0 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8003cac:	2303      	movs	r3, #3
 8003cae:	e006      	b.n	8003cbe <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2220      	movs	r2, #32
 8003cb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	e000      	b.n	8003cbe <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8003cbc:	2302      	movs	r3, #2
  }
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3720      	adds	r7, #32
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
	...

08003cc8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	60b9      	str	r1, [r7, #8]
 8003cd2:	4613      	mov	r3, r2
 8003cd4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cdc:	2b20      	cmp	r3, #32
 8003cde:	d131      	bne.n	8003d44 <HAL_UART_Receive_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d002      	beq.n	8003cec <HAL_UART_Receive_IT+0x24>
 8003ce6:	88fb      	ldrh	r3, [r7, #6]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d101      	bne.n	8003cf0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e02a      	b.n	8003d46 <HAL_UART_Receive_IT+0x7e>
    }

    __HAL_LOCK(huart);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d101      	bne.n	8003cfe <HAL_UART_Receive_IT+0x36>
 8003cfa:	2302      	movs	r3, #2
 8003cfc:	e023      	b.n	8003d46 <HAL_UART_Receive_IT+0x7e>
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2201      	movs	r2, #1
 8003d02:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a0f      	ldr	r2, [pc, #60]	; (8003d50 <HAL_UART_Receive_IT+0x88>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d00e      	beq.n	8003d34 <HAL_UART_Receive_IT+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d007      	beq.n	8003d34 <HAL_UART_Receive_IT+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681a      	ldr	r2, [r3, #0]
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003d32:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_IT(huart, pData, Size));
 8003d34:	88fb      	ldrh	r3, [r7, #6]
 8003d36:	461a      	mov	r2, r3
 8003d38:	68b9      	ldr	r1, [r7, #8]
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 fee6 	bl	8004b0c <UART_Start_Receive_IT>
 8003d40:	4603      	mov	r3, r0
 8003d42:	e000      	b.n	8003d46 <HAL_UART_Receive_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003d44:	2302      	movs	r3, #2
  }
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3710      	adds	r7, #16
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	40008000 	.word	0x40008000

08003d54 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	60f8      	str	r0, [r7, #12]
 8003d5c:	60b9      	str	r1, [r7, #8]
 8003d5e:	4613      	mov	r3, r2
 8003d60:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d68:	2b20      	cmp	r3, #32
 8003d6a:	d131      	bne.n	8003dd0 <HAL_UART_Receive_DMA+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d002      	beq.n	8003d78 <HAL_UART_Receive_DMA+0x24>
 8003d72:	88fb      	ldrh	r3, [r7, #6]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d101      	bne.n	8003d7c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e02a      	b.n	8003dd2 <HAL_UART_Receive_DMA+0x7e>
    }

    __HAL_LOCK(huart);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d101      	bne.n	8003d8a <HAL_UART_Receive_DMA+0x36>
 8003d86:	2302      	movs	r3, #2
 8003d88:	e023      	b.n	8003dd2 <HAL_UART_Receive_DMA+0x7e>
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2200      	movs	r2, #0
 8003d96:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a0f      	ldr	r2, [pc, #60]	; (8003ddc <HAL_UART_Receive_DMA+0x88>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d00e      	beq.n	8003dc0 <HAL_UART_Receive_DMA+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d007      	beq.n	8003dc0 <HAL_UART_Receive_DMA+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	681a      	ldr	r2, [r3, #0]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003dbe:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8003dc0:	88fb      	ldrh	r3, [r7, #6]
 8003dc2:	461a      	mov	r2, r3
 8003dc4:	68b9      	ldr	r1, [r7, #8]
 8003dc6:	68f8      	ldr	r0, [r7, #12]
 8003dc8:	f000 ff5e 	bl	8004c88 <UART_Start_Receive_DMA>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	e000      	b.n	8003dd2 <HAL_UART_Receive_DMA+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003dd0:	2302      	movs	r3, #2
  }
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3710      	adds	r7, #16
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	40008000 	.word	0x40008000

08003de0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b088      	sub	sp, #32
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	69db      	ldr	r3, [r3, #28]
 8003dee:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003e00:	69fa      	ldr	r2, [r7, #28]
 8003e02:	f640 030f 	movw	r3, #2063	; 0x80f
 8003e06:	4013      	ands	r3, r2
 8003e08:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d118      	bne.n	8003e42 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	f003 0320 	and.w	r3, r3, #32
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d013      	beq.n	8003e42 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	f003 0320 	and.w	r3, r3, #32
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d104      	bne.n	8003e2e <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d009      	beq.n	8003e42 <HAL_UART_IRQHandler+0x62>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	f000 81fb 	beq.w	800422e <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	4798      	blx	r3
      }
      return;
 8003e40:	e1f5      	b.n	800422e <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	f000 80ef 	beq.w	8004028 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003e4a:	697a      	ldr	r2, [r7, #20]
 8003e4c:	4b73      	ldr	r3, [pc, #460]	; (800401c <HAL_UART_IRQHandler+0x23c>)
 8003e4e:	4013      	ands	r3, r2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d105      	bne.n	8003e60 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003e54:	69ba      	ldr	r2, [r7, #24]
 8003e56:	4b72      	ldr	r3, [pc, #456]	; (8004020 <HAL_UART_IRQHandler+0x240>)
 8003e58:	4013      	ands	r3, r2
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	f000 80e4 	beq.w	8004028 <HAL_UART_IRQHandler+0x248>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	f003 0301 	and.w	r3, r3, #1
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d010      	beq.n	8003e8c <HAL_UART_IRQHandler+0xac>
 8003e6a:	69bb      	ldr	r3, [r7, #24]
 8003e6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d00b      	beq.n	8003e8c <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e82:	f043 0201 	orr.w	r2, r3, #1
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003e8c:	69fb      	ldr	r3, [r7, #28]
 8003e8e:	f003 0302 	and.w	r3, r3, #2
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d010      	beq.n	8003eb8 <HAL_UART_IRQHandler+0xd8>
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	f003 0301 	and.w	r3, r3, #1
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d00b      	beq.n	8003eb8 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	2202      	movs	r2, #2
 8003ea6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003eae:	f043 0204 	orr.w	r2, r3, #4
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	f003 0304 	and.w	r3, r3, #4
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d010      	beq.n	8003ee4 <HAL_UART_IRQHandler+0x104>
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	f003 0301 	and.w	r3, r3, #1
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d00b      	beq.n	8003ee4 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	2204      	movs	r2, #4
 8003ed2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003eda:	f043 0202 	orr.w	r2, r3, #2
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	f003 0308 	and.w	r3, r3, #8
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d015      	beq.n	8003f1a <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003eee:	69bb      	ldr	r3, [r7, #24]
 8003ef0:	f003 0320 	and.w	r3, r3, #32
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d104      	bne.n	8003f02 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8003ef8:	697a      	ldr	r2, [r7, #20]
 8003efa:	4b48      	ldr	r3, [pc, #288]	; (800401c <HAL_UART_IRQHandler+0x23c>)
 8003efc:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d00b      	beq.n	8003f1a <HAL_UART_IRQHandler+0x13a>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2208      	movs	r2, #8
 8003f08:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f10:	f043 0208 	orr.w	r2, r3, #8
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d011      	beq.n	8003f48 <HAL_UART_IRQHandler+0x168>
 8003f24:	69bb      	ldr	r3, [r7, #24]
 8003f26:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00c      	beq.n	8003f48 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003f36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f3e:	f043 0220 	orr.w	r2, r3, #32
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	f000 816f 	beq.w	8004232 <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	f003 0320 	and.w	r3, r3, #32
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d011      	beq.n	8003f82 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003f5e:	69bb      	ldr	r3, [r7, #24]
 8003f60:	f003 0320 	and.w	r3, r3, #32
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d104      	bne.n	8003f72 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003f68:	697b      	ldr	r3, [r7, #20]
 8003f6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d007      	beq.n	8003f82 <HAL_UART_IRQHandler+0x1a2>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d003      	beq.n	8003f82 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003f88:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f94:	2b40      	cmp	r3, #64	; 0x40
 8003f96:	d004      	beq.n	8003fa2 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d031      	beq.n	8004006 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f000 fefc 	bl	8004da0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fb2:	2b40      	cmp	r3, #64	; 0x40
 8003fb4:	d123      	bne.n	8003ffe <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	689a      	ldr	r2, [r3, #8]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fc4:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d013      	beq.n	8003ff6 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003fd2:	4a14      	ldr	r2, [pc, #80]	; (8004024 <HAL_UART_IRQHandler+0x244>)
 8003fd4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7fd fa83 	bl	80014e6 <HAL_DMA_Abort_IT>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d017      	beq.n	8004016 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fec:	687a      	ldr	r2, [r7, #4]
 8003fee:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8003ff0:	4610      	mov	r0, r2
 8003ff2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ff4:	e00f      	b.n	8004016 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f000 f93a 	bl	8004270 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ffc:	e00b      	b.n	8004016 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f000 f936 	bl	8004270 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004004:	e007      	b.n	8004016 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f000 f932 	bl	8004270 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8004014:	e10d      	b.n	8004232 <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004016:	bf00      	nop
    return;
 8004018:	e10b      	b.n	8004232 <HAL_UART_IRQHandler+0x452>
 800401a:	bf00      	nop
 800401c:	10000001 	.word	0x10000001
 8004020:	04000120 	.word	0x04000120
 8004024:	08004f57 	.word	0x08004f57

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800402c:	2b01      	cmp	r3, #1
 800402e:	f040 80ab 	bne.w	8004188 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8004032:	69fb      	ldr	r3, [r7, #28]
 8004034:	f003 0310 	and.w	r3, r3, #16
 8004038:	2b00      	cmp	r3, #0
 800403a:	f000 80a5 	beq.w	8004188 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	f003 0310 	and.w	r3, r3, #16
 8004044:	2b00      	cmp	r3, #0
 8004046:	f000 809f 	beq.w	8004188 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2210      	movs	r2, #16
 8004050:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800405c:	2b40      	cmp	r3, #64	; 0x40
 800405e:	d155      	bne.n	800410c <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 800406a:	893b      	ldrh	r3, [r7, #8]
 800406c:	2b00      	cmp	r3, #0
 800406e:	f000 80e2 	beq.w	8004236 <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004078:	893a      	ldrh	r2, [r7, #8]
 800407a:	429a      	cmp	r2, r3
 800407c:	f080 80db 	bcs.w	8004236 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	893a      	ldrh	r2, [r7, #8]
 8004084:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0320 	and.w	r3, r3, #32
 8004094:	2b00      	cmp	r3, #0
 8004096:	d12b      	bne.n	80040f0 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80040a6:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	689a      	ldr	r2, [r3, #8]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f022 0201 	bic.w	r2, r2, #1
 80040b6:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	689a      	ldr	r2, [r3, #8]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040c6:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2220      	movs	r2, #32
 80040cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f022 0210 	bic.w	r2, r2, #16
 80040e4:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040ea:	4618      	mov	r0, r3
 80040ec:	f7fd f99f 	bl	800142e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80040fc:	b29b      	uxth	r3, r3
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	b29b      	uxth	r3, r3
 8004102:	4619      	mov	r1, r3
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f000 f8bd 	bl	8004284 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800410a:	e094      	b.n	8004236 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004118:	b29b      	uxth	r3, r3
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004124:	b29b      	uxth	r3, r3
 8004126:	2b00      	cmp	r3, #0
 8004128:	f000 8087 	beq.w	800423a <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 800412c:	897b      	ldrh	r3, [r7, #10]
 800412e:	2b00      	cmp	r3, #0
 8004130:	f000 8083 	beq.w	800423a <HAL_UART_IRQHandler+0x45a>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004142:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	6812      	ldr	r2, [r2, #0]
 800414e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004152:	f023 0301 	bic.w	r3, r3, #1
 8004156:	6093      	str	r3, [r2, #8]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2220      	movs	r2, #32
 800415c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f022 0210 	bic.w	r2, r2, #16
 800417a:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800417c:	897b      	ldrh	r3, [r7, #10]
 800417e:	4619      	mov	r1, r3
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f000 f87f 	bl	8004284 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004186:	e058      	b.n	800423a <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800418e:	2b00      	cmp	r3, #0
 8004190:	d00d      	beq.n	80041ae <HAL_UART_IRQHandler+0x3ce>
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004198:	2b00      	cmp	r3, #0
 800419a:	d008      	beq.n	80041ae <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80041a4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f001 fa53 	bl	8005652 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80041ac:	e048      	b.n	8004240 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d012      	beq.n	80041de <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80041b8:	69bb      	ldr	r3, [r7, #24]
 80041ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d104      	bne.n	80041cc <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d008      	beq.n	80041de <HAL_UART_IRQHandler+0x3fe>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d034      	beq.n	800423e <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	4798      	blx	r3
    }
    return;
 80041dc:	e02f      	b.n	800423e <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d008      	beq.n	80041fa <HAL_UART_IRQHandler+0x41a>
 80041e8:	69bb      	ldr	r3, [r7, #24]
 80041ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d003      	beq.n	80041fa <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f000 fec5 	bl	8004f82 <UART_EndTransmit_IT>
    return;
 80041f8:	e022      	b.n	8004240 <HAL_UART_IRQHandler+0x460>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004200:	2b00      	cmp	r3, #0
 8004202:	d008      	beq.n	8004216 <HAL_UART_IRQHandler+0x436>
 8004204:	69bb      	ldr	r3, [r7, #24]
 8004206:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d003      	beq.n	8004216 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f001 fa33 	bl	800567a <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004214:	e014      	b.n	8004240 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800421c:	2b00      	cmp	r3, #0
 800421e:	d00f      	beq.n	8004240 <HAL_UART_IRQHandler+0x460>
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	2b00      	cmp	r3, #0
 8004224:	da0c      	bge.n	8004240 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f001 fa1d 	bl	8005666 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800422c:	e008      	b.n	8004240 <HAL_UART_IRQHandler+0x460>
      return;
 800422e:	bf00      	nop
 8004230:	e006      	b.n	8004240 <HAL_UART_IRQHandler+0x460>
    return;
 8004232:	bf00      	nop
 8004234:	e004      	b.n	8004240 <HAL_UART_IRQHandler+0x460>
      return;
 8004236:	bf00      	nop
 8004238:	e002      	b.n	8004240 <HAL_UART_IRQHandler+0x460>
      return;
 800423a:	bf00      	nop
 800423c:	e000      	b.n	8004240 <HAL_UART_IRQHandler+0x460>
    return;
 800423e:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8004240:	3720      	adds	r7, #32
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop

08004248 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004250:	bf00      	nop
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr

0800425c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800425c:	b480      	push	{r7}
 800425e:	b083      	sub	sp, #12
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004264:	bf00      	nop
 8004266:	370c      	adds	r7, #12
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr

08004270 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004270:	b480      	push	{r7}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004278:	bf00      	nop
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr

08004284 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004284:	b480      	push	{r7}
 8004286:	b083      	sub	sp, #12
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	460b      	mov	r3, r1
 800428e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004290:	bf00      	nop
 8004292:	370c      	adds	r7, #12
 8004294:	46bd      	mov	sp, r7
 8004296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800429a:	4770      	bx	lr

0800429c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800429c:	b5b0      	push	{r4, r5, r7, lr}
 800429e:	b088      	sub	sp, #32
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80042a4:	2300      	movs	r3, #0
 80042a6:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	689a      	ldr	r2, [r3, #8]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	691b      	ldr	r3, [r3, #16]
 80042b0:	431a      	orrs	r2, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	431a      	orrs	r2, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	69db      	ldr	r3, [r3, #28]
 80042bc:	4313      	orrs	r3, r2
 80042be:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	4bb1      	ldr	r3, [pc, #708]	; (800458c <UART_SetConfig+0x2f0>)
 80042c8:	4013      	ands	r3, r2
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	6812      	ldr	r2, [r2, #0]
 80042ce:	69f9      	ldr	r1, [r7, #28]
 80042d0:	430b      	orrs	r3, r1
 80042d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	685b      	ldr	r3, [r3, #4]
 80042da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	68da      	ldr	r2, [r3, #12]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	430a      	orrs	r2, r1
 80042e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	699b      	ldr	r3, [r3, #24]
 80042ee:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4aa6      	ldr	r2, [pc, #664]	; (8004590 <UART_SetConfig+0x2f4>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d004      	beq.n	8004304 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a1b      	ldr	r3, [r3, #32]
 80042fe:	69fa      	ldr	r2, [r7, #28]
 8004300:	4313      	orrs	r3, r2
 8004302:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800430e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	6812      	ldr	r2, [r2, #0]
 8004316:	69f9      	ldr	r1, [r7, #28]
 8004318:	430b      	orrs	r3, r1
 800431a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004322:	f023 010f 	bic.w	r1, r3, #15
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	430a      	orrs	r2, r1
 8004330:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a97      	ldr	r2, [pc, #604]	; (8004594 <UART_SetConfig+0x2f8>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d120      	bne.n	800437e <UART_SetConfig+0xe2>
 800433c:	4b96      	ldr	r3, [pc, #600]	; (8004598 <UART_SetConfig+0x2fc>)
 800433e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004342:	f003 0303 	and.w	r3, r3, #3
 8004346:	2b03      	cmp	r3, #3
 8004348:	d816      	bhi.n	8004378 <UART_SetConfig+0xdc>
 800434a:	a201      	add	r2, pc, #4	; (adr r2, 8004350 <UART_SetConfig+0xb4>)
 800434c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004350:	08004361 	.word	0x08004361
 8004354:	0800436d 	.word	0x0800436d
 8004358:	08004367 	.word	0x08004367
 800435c:	08004373 	.word	0x08004373
 8004360:	2301      	movs	r3, #1
 8004362:	76fb      	strb	r3, [r7, #27]
 8004364:	e0e7      	b.n	8004536 <UART_SetConfig+0x29a>
 8004366:	2302      	movs	r3, #2
 8004368:	76fb      	strb	r3, [r7, #27]
 800436a:	e0e4      	b.n	8004536 <UART_SetConfig+0x29a>
 800436c:	2304      	movs	r3, #4
 800436e:	76fb      	strb	r3, [r7, #27]
 8004370:	e0e1      	b.n	8004536 <UART_SetConfig+0x29a>
 8004372:	2308      	movs	r3, #8
 8004374:	76fb      	strb	r3, [r7, #27]
 8004376:	e0de      	b.n	8004536 <UART_SetConfig+0x29a>
 8004378:	2310      	movs	r3, #16
 800437a:	76fb      	strb	r3, [r7, #27]
 800437c:	e0db      	b.n	8004536 <UART_SetConfig+0x29a>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a86      	ldr	r2, [pc, #536]	; (800459c <UART_SetConfig+0x300>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d132      	bne.n	80043ee <UART_SetConfig+0x152>
 8004388:	4b83      	ldr	r3, [pc, #524]	; (8004598 <UART_SetConfig+0x2fc>)
 800438a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800438e:	f003 030c 	and.w	r3, r3, #12
 8004392:	2b0c      	cmp	r3, #12
 8004394:	d828      	bhi.n	80043e8 <UART_SetConfig+0x14c>
 8004396:	a201      	add	r2, pc, #4	; (adr r2, 800439c <UART_SetConfig+0x100>)
 8004398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800439c:	080043d1 	.word	0x080043d1
 80043a0:	080043e9 	.word	0x080043e9
 80043a4:	080043e9 	.word	0x080043e9
 80043a8:	080043e9 	.word	0x080043e9
 80043ac:	080043dd 	.word	0x080043dd
 80043b0:	080043e9 	.word	0x080043e9
 80043b4:	080043e9 	.word	0x080043e9
 80043b8:	080043e9 	.word	0x080043e9
 80043bc:	080043d7 	.word	0x080043d7
 80043c0:	080043e9 	.word	0x080043e9
 80043c4:	080043e9 	.word	0x080043e9
 80043c8:	080043e9 	.word	0x080043e9
 80043cc:	080043e3 	.word	0x080043e3
 80043d0:	2300      	movs	r3, #0
 80043d2:	76fb      	strb	r3, [r7, #27]
 80043d4:	e0af      	b.n	8004536 <UART_SetConfig+0x29a>
 80043d6:	2302      	movs	r3, #2
 80043d8:	76fb      	strb	r3, [r7, #27]
 80043da:	e0ac      	b.n	8004536 <UART_SetConfig+0x29a>
 80043dc:	2304      	movs	r3, #4
 80043de:	76fb      	strb	r3, [r7, #27]
 80043e0:	e0a9      	b.n	8004536 <UART_SetConfig+0x29a>
 80043e2:	2308      	movs	r3, #8
 80043e4:	76fb      	strb	r3, [r7, #27]
 80043e6:	e0a6      	b.n	8004536 <UART_SetConfig+0x29a>
 80043e8:	2310      	movs	r3, #16
 80043ea:	76fb      	strb	r3, [r7, #27]
 80043ec:	e0a3      	b.n	8004536 <UART_SetConfig+0x29a>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a6b      	ldr	r2, [pc, #428]	; (80045a0 <UART_SetConfig+0x304>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d120      	bne.n	800443a <UART_SetConfig+0x19e>
 80043f8:	4b67      	ldr	r3, [pc, #412]	; (8004598 <UART_SetConfig+0x2fc>)
 80043fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043fe:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004402:	2b30      	cmp	r3, #48	; 0x30
 8004404:	d013      	beq.n	800442e <UART_SetConfig+0x192>
 8004406:	2b30      	cmp	r3, #48	; 0x30
 8004408:	d814      	bhi.n	8004434 <UART_SetConfig+0x198>
 800440a:	2b20      	cmp	r3, #32
 800440c:	d009      	beq.n	8004422 <UART_SetConfig+0x186>
 800440e:	2b20      	cmp	r3, #32
 8004410:	d810      	bhi.n	8004434 <UART_SetConfig+0x198>
 8004412:	2b00      	cmp	r3, #0
 8004414:	d002      	beq.n	800441c <UART_SetConfig+0x180>
 8004416:	2b10      	cmp	r3, #16
 8004418:	d006      	beq.n	8004428 <UART_SetConfig+0x18c>
 800441a:	e00b      	b.n	8004434 <UART_SetConfig+0x198>
 800441c:	2300      	movs	r3, #0
 800441e:	76fb      	strb	r3, [r7, #27]
 8004420:	e089      	b.n	8004536 <UART_SetConfig+0x29a>
 8004422:	2302      	movs	r3, #2
 8004424:	76fb      	strb	r3, [r7, #27]
 8004426:	e086      	b.n	8004536 <UART_SetConfig+0x29a>
 8004428:	2304      	movs	r3, #4
 800442a:	76fb      	strb	r3, [r7, #27]
 800442c:	e083      	b.n	8004536 <UART_SetConfig+0x29a>
 800442e:	2308      	movs	r3, #8
 8004430:	76fb      	strb	r3, [r7, #27]
 8004432:	e080      	b.n	8004536 <UART_SetConfig+0x29a>
 8004434:	2310      	movs	r3, #16
 8004436:	76fb      	strb	r3, [r7, #27]
 8004438:	e07d      	b.n	8004536 <UART_SetConfig+0x29a>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a59      	ldr	r2, [pc, #356]	; (80045a4 <UART_SetConfig+0x308>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d120      	bne.n	8004486 <UART_SetConfig+0x1ea>
 8004444:	4b54      	ldr	r3, [pc, #336]	; (8004598 <UART_SetConfig+0x2fc>)
 8004446:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800444a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800444e:	2bc0      	cmp	r3, #192	; 0xc0
 8004450:	d013      	beq.n	800447a <UART_SetConfig+0x1de>
 8004452:	2bc0      	cmp	r3, #192	; 0xc0
 8004454:	d814      	bhi.n	8004480 <UART_SetConfig+0x1e4>
 8004456:	2b80      	cmp	r3, #128	; 0x80
 8004458:	d009      	beq.n	800446e <UART_SetConfig+0x1d2>
 800445a:	2b80      	cmp	r3, #128	; 0x80
 800445c:	d810      	bhi.n	8004480 <UART_SetConfig+0x1e4>
 800445e:	2b00      	cmp	r3, #0
 8004460:	d002      	beq.n	8004468 <UART_SetConfig+0x1cc>
 8004462:	2b40      	cmp	r3, #64	; 0x40
 8004464:	d006      	beq.n	8004474 <UART_SetConfig+0x1d8>
 8004466:	e00b      	b.n	8004480 <UART_SetConfig+0x1e4>
 8004468:	2300      	movs	r3, #0
 800446a:	76fb      	strb	r3, [r7, #27]
 800446c:	e063      	b.n	8004536 <UART_SetConfig+0x29a>
 800446e:	2302      	movs	r3, #2
 8004470:	76fb      	strb	r3, [r7, #27]
 8004472:	e060      	b.n	8004536 <UART_SetConfig+0x29a>
 8004474:	2304      	movs	r3, #4
 8004476:	76fb      	strb	r3, [r7, #27]
 8004478:	e05d      	b.n	8004536 <UART_SetConfig+0x29a>
 800447a:	2308      	movs	r3, #8
 800447c:	76fb      	strb	r3, [r7, #27]
 800447e:	e05a      	b.n	8004536 <UART_SetConfig+0x29a>
 8004480:	2310      	movs	r3, #16
 8004482:	76fb      	strb	r3, [r7, #27]
 8004484:	e057      	b.n	8004536 <UART_SetConfig+0x29a>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a47      	ldr	r2, [pc, #284]	; (80045a8 <UART_SetConfig+0x30c>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d125      	bne.n	80044dc <UART_SetConfig+0x240>
 8004490:	4b41      	ldr	r3, [pc, #260]	; (8004598 <UART_SetConfig+0x2fc>)
 8004492:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004496:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800449a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800449e:	d017      	beq.n	80044d0 <UART_SetConfig+0x234>
 80044a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80044a4:	d817      	bhi.n	80044d6 <UART_SetConfig+0x23a>
 80044a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044aa:	d00b      	beq.n	80044c4 <UART_SetConfig+0x228>
 80044ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044b0:	d811      	bhi.n	80044d6 <UART_SetConfig+0x23a>
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d003      	beq.n	80044be <UART_SetConfig+0x222>
 80044b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044ba:	d006      	beq.n	80044ca <UART_SetConfig+0x22e>
 80044bc:	e00b      	b.n	80044d6 <UART_SetConfig+0x23a>
 80044be:	2300      	movs	r3, #0
 80044c0:	76fb      	strb	r3, [r7, #27]
 80044c2:	e038      	b.n	8004536 <UART_SetConfig+0x29a>
 80044c4:	2302      	movs	r3, #2
 80044c6:	76fb      	strb	r3, [r7, #27]
 80044c8:	e035      	b.n	8004536 <UART_SetConfig+0x29a>
 80044ca:	2304      	movs	r3, #4
 80044cc:	76fb      	strb	r3, [r7, #27]
 80044ce:	e032      	b.n	8004536 <UART_SetConfig+0x29a>
 80044d0:	2308      	movs	r3, #8
 80044d2:	76fb      	strb	r3, [r7, #27]
 80044d4:	e02f      	b.n	8004536 <UART_SetConfig+0x29a>
 80044d6:	2310      	movs	r3, #16
 80044d8:	76fb      	strb	r3, [r7, #27]
 80044da:	e02c      	b.n	8004536 <UART_SetConfig+0x29a>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a2b      	ldr	r2, [pc, #172]	; (8004590 <UART_SetConfig+0x2f4>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d125      	bne.n	8004532 <UART_SetConfig+0x296>
 80044e6:	4b2c      	ldr	r3, [pc, #176]	; (8004598 <UART_SetConfig+0x2fc>)
 80044e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044ec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80044f0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044f4:	d017      	beq.n	8004526 <UART_SetConfig+0x28a>
 80044f6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80044fa:	d817      	bhi.n	800452c <UART_SetConfig+0x290>
 80044fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004500:	d00b      	beq.n	800451a <UART_SetConfig+0x27e>
 8004502:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004506:	d811      	bhi.n	800452c <UART_SetConfig+0x290>
 8004508:	2b00      	cmp	r3, #0
 800450a:	d003      	beq.n	8004514 <UART_SetConfig+0x278>
 800450c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004510:	d006      	beq.n	8004520 <UART_SetConfig+0x284>
 8004512:	e00b      	b.n	800452c <UART_SetConfig+0x290>
 8004514:	2300      	movs	r3, #0
 8004516:	76fb      	strb	r3, [r7, #27]
 8004518:	e00d      	b.n	8004536 <UART_SetConfig+0x29a>
 800451a:	2302      	movs	r3, #2
 800451c:	76fb      	strb	r3, [r7, #27]
 800451e:	e00a      	b.n	8004536 <UART_SetConfig+0x29a>
 8004520:	2304      	movs	r3, #4
 8004522:	76fb      	strb	r3, [r7, #27]
 8004524:	e007      	b.n	8004536 <UART_SetConfig+0x29a>
 8004526:	2308      	movs	r3, #8
 8004528:	76fb      	strb	r3, [r7, #27]
 800452a:	e004      	b.n	8004536 <UART_SetConfig+0x29a>
 800452c:	2310      	movs	r3, #16
 800452e:	76fb      	strb	r3, [r7, #27]
 8004530:	e001      	b.n	8004536 <UART_SetConfig+0x29a>
 8004532:	2310      	movs	r3, #16
 8004534:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a15      	ldr	r2, [pc, #84]	; (8004590 <UART_SetConfig+0x2f4>)
 800453c:	4293      	cmp	r3, r2
 800453e:	f040 809f 	bne.w	8004680 <UART_SetConfig+0x3e4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004542:	7efb      	ldrb	r3, [r7, #27]
 8004544:	2b08      	cmp	r3, #8
 8004546:	d837      	bhi.n	80045b8 <UART_SetConfig+0x31c>
 8004548:	a201      	add	r2, pc, #4	; (adr r2, 8004550 <UART_SetConfig+0x2b4>)
 800454a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800454e:	bf00      	nop
 8004550:	08004575 	.word	0x08004575
 8004554:	080045b9 	.word	0x080045b9
 8004558:	0800457d 	.word	0x0800457d
 800455c:	080045b9 	.word	0x080045b9
 8004560:	08004583 	.word	0x08004583
 8004564:	080045b9 	.word	0x080045b9
 8004568:	080045b9 	.word	0x080045b9
 800456c:	080045b9 	.word	0x080045b9
 8004570:	080045b1 	.word	0x080045b1
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004574:	f7fe f9b6 	bl	80028e4 <HAL_RCC_GetPCLK1Freq>
 8004578:	6178      	str	r0, [r7, #20]
        break;
 800457a:	e022      	b.n	80045c2 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800457c:	4b0b      	ldr	r3, [pc, #44]	; (80045ac <UART_SetConfig+0x310>)
 800457e:	617b      	str	r3, [r7, #20]
        break;
 8004580:	e01f      	b.n	80045c2 <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004582:	f7fe f917 	bl	80027b4 <HAL_RCC_GetSysClockFreq>
 8004586:	6178      	str	r0, [r7, #20]
        break;
 8004588:	e01b      	b.n	80045c2 <UART_SetConfig+0x326>
 800458a:	bf00      	nop
 800458c:	cfff69f3 	.word	0xcfff69f3
 8004590:	40008000 	.word	0x40008000
 8004594:	40013800 	.word	0x40013800
 8004598:	40021000 	.word	0x40021000
 800459c:	40004400 	.word	0x40004400
 80045a0:	40004800 	.word	0x40004800
 80045a4:	40004c00 	.word	0x40004c00
 80045a8:	40005000 	.word	0x40005000
 80045ac:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045b4:	617b      	str	r3, [r7, #20]
        break;
 80045b6:	e004      	b.n	80045c2 <UART_SetConfig+0x326>
      default:
        pclk = 0U;
 80045b8:	2300      	movs	r3, #0
 80045ba:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80045bc:	2301      	movs	r3, #1
 80045be:	76bb      	strb	r3, [r7, #26]
        break;
 80045c0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	f000 811b 	beq.w	8004800 <UART_SetConfig+0x564>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ce:	4a96      	ldr	r2, [pc, #600]	; (8004828 <UART_SetConfig+0x58c>)
 80045d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80045d4:	461a      	mov	r2, r3
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80045dc:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	685a      	ldr	r2, [r3, #4]
 80045e2:	4613      	mov	r3, r2
 80045e4:	005b      	lsls	r3, r3, #1
 80045e6:	4413      	add	r3, r2
 80045e8:	68ba      	ldr	r2, [r7, #8]
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d305      	bcc.n	80045fa <UART_SetConfig+0x35e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80045f4:	68ba      	ldr	r2, [r7, #8]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d902      	bls.n	8004600 <UART_SetConfig+0x364>
      {
        ret = HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	76bb      	strb	r3, [r7, #26]
 80045fe:	e0ff      	b.n	8004800 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	4618      	mov	r0, r3
 8004604:	f04f 0100 	mov.w	r1, #0
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800460c:	4a86      	ldr	r2, [pc, #536]	; (8004828 <UART_SetConfig+0x58c>)
 800460e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004612:	b29a      	uxth	r2, r3
 8004614:	f04f 0300 	mov.w	r3, #0
 8004618:	f7fb fdf2 	bl	8000200 <__aeabi_uldivmod>
 800461c:	4602      	mov	r2, r0
 800461e:	460b      	mov	r3, r1
 8004620:	4610      	mov	r0, r2
 8004622:	4619      	mov	r1, r3
 8004624:	f04f 0200 	mov.w	r2, #0
 8004628:	f04f 0300 	mov.w	r3, #0
 800462c:	020b      	lsls	r3, r1, #8
 800462e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004632:	0202      	lsls	r2, r0, #8
 8004634:	6879      	ldr	r1, [r7, #4]
 8004636:	6849      	ldr	r1, [r1, #4]
 8004638:	0849      	lsrs	r1, r1, #1
 800463a:	4608      	mov	r0, r1
 800463c:	f04f 0100 	mov.w	r1, #0
 8004640:	1814      	adds	r4, r2, r0
 8004642:	eb43 0501 	adc.w	r5, r3, r1
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	685b      	ldr	r3, [r3, #4]
 800464a:	461a      	mov	r2, r3
 800464c:	f04f 0300 	mov.w	r3, #0
 8004650:	4620      	mov	r0, r4
 8004652:	4629      	mov	r1, r5
 8004654:	f7fb fdd4 	bl	8000200 <__aeabi_uldivmod>
 8004658:	4602      	mov	r2, r0
 800465a:	460b      	mov	r3, r1
 800465c:	4613      	mov	r3, r2
 800465e:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004666:	d308      	bcc.n	800467a <UART_SetConfig+0x3de>
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800466e:	d204      	bcs.n	800467a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	693a      	ldr	r2, [r7, #16]
 8004676:	60da      	str	r2, [r3, #12]
 8004678:	e0c2      	b.n	8004800 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	76bb      	strb	r3, [r7, #26]
 800467e:	e0bf      	b.n	8004800 <UART_SetConfig+0x564>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	69db      	ldr	r3, [r3, #28]
 8004684:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004688:	d165      	bne.n	8004756 <UART_SetConfig+0x4ba>
  {
    switch (clocksource)
 800468a:	7efb      	ldrb	r3, [r7, #27]
 800468c:	2b08      	cmp	r3, #8
 800468e:	d828      	bhi.n	80046e2 <UART_SetConfig+0x446>
 8004690:	a201      	add	r2, pc, #4	; (adr r2, 8004698 <UART_SetConfig+0x3fc>)
 8004692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004696:	bf00      	nop
 8004698:	080046bd 	.word	0x080046bd
 800469c:	080046c5 	.word	0x080046c5
 80046a0:	080046cd 	.word	0x080046cd
 80046a4:	080046e3 	.word	0x080046e3
 80046a8:	080046d3 	.word	0x080046d3
 80046ac:	080046e3 	.word	0x080046e3
 80046b0:	080046e3 	.word	0x080046e3
 80046b4:	080046e3 	.word	0x080046e3
 80046b8:	080046db 	.word	0x080046db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80046bc:	f7fe f912 	bl	80028e4 <HAL_RCC_GetPCLK1Freq>
 80046c0:	6178      	str	r0, [r7, #20]
        break;
 80046c2:	e013      	b.n	80046ec <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80046c4:	f7fe f924 	bl	8002910 <HAL_RCC_GetPCLK2Freq>
 80046c8:	6178      	str	r0, [r7, #20]
        break;
 80046ca:	e00f      	b.n	80046ec <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80046cc:	4b57      	ldr	r3, [pc, #348]	; (800482c <UART_SetConfig+0x590>)
 80046ce:	617b      	str	r3, [r7, #20]
        break;
 80046d0:	e00c      	b.n	80046ec <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80046d2:	f7fe f86f 	bl	80027b4 <HAL_RCC_GetSysClockFreq>
 80046d6:	6178      	str	r0, [r7, #20]
        break;
 80046d8:	e008      	b.n	80046ec <UART_SetConfig+0x450>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80046da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80046de:	617b      	str	r3, [r7, #20]
        break;
 80046e0:	e004      	b.n	80046ec <UART_SetConfig+0x450>
      default:
        pclk = 0U;
 80046e2:	2300      	movs	r3, #0
 80046e4:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	76bb      	strb	r3, [r7, #26]
        break;
 80046ea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	f000 8086 	beq.w	8004800 <UART_SetConfig+0x564>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f8:	4a4b      	ldr	r2, [pc, #300]	; (8004828 <UART_SetConfig+0x58c>)
 80046fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80046fe:	461a      	mov	r2, r3
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	fbb3 f3f2 	udiv	r3, r3, r2
 8004706:	005a      	lsls	r2, r3, #1
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	085b      	lsrs	r3, r3, #1
 800470e:	441a      	add	r2, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	fbb2 f3f3 	udiv	r3, r2, r3
 8004718:	b29b      	uxth	r3, r3
 800471a:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	2b0f      	cmp	r3, #15
 8004720:	d916      	bls.n	8004750 <UART_SetConfig+0x4b4>
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004728:	d212      	bcs.n	8004750 <UART_SetConfig+0x4b4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	b29b      	uxth	r3, r3
 800472e:	f023 030f 	bic.w	r3, r3, #15
 8004732:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	085b      	lsrs	r3, r3, #1
 8004738:	b29b      	uxth	r3, r3
 800473a:	f003 0307 	and.w	r3, r3, #7
 800473e:	b29a      	uxth	r2, r3
 8004740:	89fb      	ldrh	r3, [r7, #14]
 8004742:	4313      	orrs	r3, r2
 8004744:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	89fa      	ldrh	r2, [r7, #14]
 800474c:	60da      	str	r2, [r3, #12]
 800474e:	e057      	b.n	8004800 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	76bb      	strb	r3, [r7, #26]
 8004754:	e054      	b.n	8004800 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004756:	7efb      	ldrb	r3, [r7, #27]
 8004758:	2b08      	cmp	r3, #8
 800475a:	d828      	bhi.n	80047ae <UART_SetConfig+0x512>
 800475c:	a201      	add	r2, pc, #4	; (adr r2, 8004764 <UART_SetConfig+0x4c8>)
 800475e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004762:	bf00      	nop
 8004764:	08004789 	.word	0x08004789
 8004768:	08004791 	.word	0x08004791
 800476c:	08004799 	.word	0x08004799
 8004770:	080047af 	.word	0x080047af
 8004774:	0800479f 	.word	0x0800479f
 8004778:	080047af 	.word	0x080047af
 800477c:	080047af 	.word	0x080047af
 8004780:	080047af 	.word	0x080047af
 8004784:	080047a7 	.word	0x080047a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004788:	f7fe f8ac 	bl	80028e4 <HAL_RCC_GetPCLK1Freq>
 800478c:	6178      	str	r0, [r7, #20]
        break;
 800478e:	e013      	b.n	80047b8 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004790:	f7fe f8be 	bl	8002910 <HAL_RCC_GetPCLK2Freq>
 8004794:	6178      	str	r0, [r7, #20]
        break;
 8004796:	e00f      	b.n	80047b8 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004798:	4b24      	ldr	r3, [pc, #144]	; (800482c <UART_SetConfig+0x590>)
 800479a:	617b      	str	r3, [r7, #20]
        break;
 800479c:	e00c      	b.n	80047b8 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800479e:	f7fe f809 	bl	80027b4 <HAL_RCC_GetSysClockFreq>
 80047a2:	6178      	str	r0, [r7, #20]
        break;
 80047a4:	e008      	b.n	80047b8 <UART_SetConfig+0x51c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80047aa:	617b      	str	r3, [r7, #20]
        break;
 80047ac:	e004      	b.n	80047b8 <UART_SetConfig+0x51c>
      default:
        pclk = 0U;
 80047ae:	2300      	movs	r3, #0
 80047b0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	76bb      	strb	r3, [r7, #26]
        break;
 80047b6:	bf00      	nop
    }

    if (pclk != 0U)
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d020      	beq.n	8004800 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c2:	4a19      	ldr	r2, [pc, #100]	; (8004828 <UART_SetConfig+0x58c>)
 80047c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80047c8:	461a      	mov	r2, r3
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	fbb3 f2f2 	udiv	r2, r3, r2
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	085b      	lsrs	r3, r3, #1
 80047d6:	441a      	add	r2, r3
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	2b0f      	cmp	r3, #15
 80047e8:	d908      	bls.n	80047fc <UART_SetConfig+0x560>
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047f0:	d204      	bcs.n	80047fc <UART_SetConfig+0x560>
      {
        huart->Instance->BRR = usartdiv;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	693a      	ldr	r2, [r7, #16]
 80047f8:	60da      	str	r2, [r3, #12]
 80047fa:	e001      	b.n	8004800 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80047fc:	2301      	movs	r3, #1
 80047fe:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2200      	movs	r2, #0
 8004814:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800481c:	7ebb      	ldrb	r3, [r7, #26]
}
 800481e:	4618      	mov	r0, r3
 8004820:	3720      	adds	r7, #32
 8004822:	46bd      	mov	sp, r7
 8004824:	bdb0      	pop	{r4, r5, r7, pc}
 8004826:	bf00      	nop
 8004828:	08008a40 	.word	0x08008a40
 800482c:	00f42400 	.word	0x00f42400

08004830 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800483c:	f003 0301 	and.w	r3, r3, #1
 8004840:	2b00      	cmp	r3, #0
 8004842:	d00a      	beq.n	800485a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	685b      	ldr	r3, [r3, #4]
 800484a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	430a      	orrs	r2, r1
 8004858:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800485e:	f003 0302 	and.w	r3, r3, #2
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00a      	beq.n	800487c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	430a      	orrs	r2, r1
 800487a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004880:	f003 0304 	and.w	r3, r3, #4
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00a      	beq.n	800489e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	430a      	orrs	r2, r1
 800489c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a2:	f003 0308 	and.w	r3, r3, #8
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d00a      	beq.n	80048c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	430a      	orrs	r2, r1
 80048be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048c4:	f003 0310 	and.w	r3, r3, #16
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d00a      	beq.n	80048e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	430a      	orrs	r2, r1
 80048e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048e6:	f003 0320 	and.w	r3, r3, #32
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d00a      	beq.n	8004904 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	430a      	orrs	r2, r1
 8004902:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004908:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800490c:	2b00      	cmp	r3, #0
 800490e:	d01a      	beq.n	8004946 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	430a      	orrs	r2, r1
 8004924:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800492a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800492e:	d10a      	bne.n	8004946 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	685b      	ldr	r3, [r3, #4]
 8004936:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	430a      	orrs	r2, r1
 8004944:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800494a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00a      	beq.n	8004968 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	430a      	orrs	r2, r1
 8004966:	605a      	str	r2, [r3, #4]
  }
}
 8004968:	bf00      	nop
 800496a:	370c      	adds	r7, #12
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr

08004974 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004974:	b580      	push	{r7, lr}
 8004976:	b086      	sub	sp, #24
 8004978:	af02      	add	r7, sp, #8
 800497a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004984:	f7fc fb42 	bl	800100c <HAL_GetTick>
 8004988:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f003 0308 	and.w	r3, r3, #8
 8004994:	2b08      	cmp	r3, #8
 8004996:	d10e      	bne.n	80049b6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004998:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800499c:	9300      	str	r3, [sp, #0]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f000 f82f 	bl	8004a0a <UART_WaitOnFlagUntilTimeout>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d001      	beq.n	80049b6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049b2:	2303      	movs	r3, #3
 80049b4:	e025      	b.n	8004a02 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f003 0304 	and.w	r3, r3, #4
 80049c0:	2b04      	cmp	r3, #4
 80049c2:	d10e      	bne.n	80049e2 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049c4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80049c8:	9300      	str	r3, [sp, #0]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	2200      	movs	r2, #0
 80049ce:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f000 f819 	bl	8004a0a <UART_WaitOnFlagUntilTimeout>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d001      	beq.n	80049e2 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e00f      	b.n	8004a02 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2220      	movs	r2, #32
 80049e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2220      	movs	r2, #32
 80049ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004a00:	2300      	movs	r3, #0
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3710      	adds	r7, #16
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}

08004a0a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004a0a:	b580      	push	{r7, lr}
 8004a0c:	b084      	sub	sp, #16
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	60f8      	str	r0, [r7, #12]
 8004a12:	60b9      	str	r1, [r7, #8]
 8004a14:	603b      	str	r3, [r7, #0]
 8004a16:	4613      	mov	r3, r2
 8004a18:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a1a:	e062      	b.n	8004ae2 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a1c:	69bb      	ldr	r3, [r7, #24]
 8004a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a22:	d05e      	beq.n	8004ae2 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a24:	f7fc faf2 	bl	800100c <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	69ba      	ldr	r2, [r7, #24]
 8004a30:	429a      	cmp	r2, r3
 8004a32:	d302      	bcc.n	8004a3a <UART_WaitOnFlagUntilTimeout+0x30>
 8004a34:	69bb      	ldr	r3, [r7, #24]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d11d      	bne.n	8004a76 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004a48:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	689a      	ldr	r2, [r3, #8]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f022 0201 	bic.w	r2, r2, #1
 8004a58:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2220      	movs	r2, #32
 8004a5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2220      	movs	r2, #32
 8004a66:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8004a72:	2303      	movs	r3, #3
 8004a74:	e045      	b.n	8004b02 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 0304 	and.w	r3, r3, #4
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d02e      	beq.n	8004ae2 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	69db      	ldr	r3, [r3, #28]
 8004a8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a92:	d126      	bne.n	8004ae2 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a9c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004aac:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	689a      	ldr	r2, [r3, #8]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f022 0201 	bic.w	r2, r2, #1
 8004abc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2220      	movs	r2, #32
 8004ac2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2220      	movs	r2, #32
 8004aca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2220      	movs	r2, #32
 8004ad2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e00f      	b.n	8004b02 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	69da      	ldr	r2, [r3, #28]
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	4013      	ands	r3, r2
 8004aec:	68ba      	ldr	r2, [r7, #8]
 8004aee:	429a      	cmp	r2, r3
 8004af0:	bf0c      	ite	eq
 8004af2:	2301      	moveq	r3, #1
 8004af4:	2300      	movne	r3, #0
 8004af6:	b2db      	uxtb	r3, r3
 8004af8:	461a      	mov	r2, r3
 8004afa:	79fb      	ldrb	r3, [r7, #7]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d08d      	beq.n	8004a1c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b00:	2300      	movs	r3, #0
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3710      	adds	r7, #16
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
	...

08004b0c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b085      	sub	sp, #20
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	60f8      	str	r0, [r7, #12]
 8004b14:	60b9      	str	r1, [r7, #8]
 8004b16:	4613      	mov	r3, r2
 8004b18:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	68ba      	ldr	r2, [r7, #8]
 8004b1e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	88fa      	ldrh	r2, [r7, #6]
 8004b24:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	88fa      	ldrh	r2, [r7, #6]
 8004b2c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2200      	movs	r2, #0
 8004b34:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b3e:	d10e      	bne.n	8004b5e <UART_Start_Receive_IT+0x52>
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d105      	bne.n	8004b54 <UART_Start_Receive_IT+0x48>
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004b4e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004b52:	e02d      	b.n	8004bb0 <UART_Start_Receive_IT+0xa4>
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	22ff      	movs	r2, #255	; 0xff
 8004b58:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004b5c:	e028      	b.n	8004bb0 <UART_Start_Receive_IT+0xa4>
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d10d      	bne.n	8004b82 <UART_Start_Receive_IT+0x76>
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	691b      	ldr	r3, [r3, #16]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d104      	bne.n	8004b78 <UART_Start_Receive_IT+0x6c>
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	22ff      	movs	r2, #255	; 0xff
 8004b72:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004b76:	e01b      	b.n	8004bb0 <UART_Start_Receive_IT+0xa4>
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	227f      	movs	r2, #127	; 0x7f
 8004b7c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004b80:	e016      	b.n	8004bb0 <UART_Start_Receive_IT+0xa4>
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004b8a:	d10d      	bne.n	8004ba8 <UART_Start_Receive_IT+0x9c>
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	691b      	ldr	r3, [r3, #16]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d104      	bne.n	8004b9e <UART_Start_Receive_IT+0x92>
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	227f      	movs	r2, #127	; 0x7f
 8004b98:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004b9c:	e008      	b.n	8004bb0 <UART_Start_Receive_IT+0xa4>
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	223f      	movs	r2, #63	; 0x3f
 8004ba2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004ba6:	e003      	b.n	8004bb0 <UART_Start_Receive_IT+0xa4>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2222      	movs	r2, #34	; 0x22
 8004bbc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	689a      	ldr	r2, [r3, #8]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f042 0201 	orr.w	r2, r2, #1
 8004bce:	609a      	str	r2, [r3, #8]

#if defined(USART_CR1_FIFOEN)
  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004bd4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004bd8:	d12a      	bne.n	8004c30 <UART_Start_Receive_IT+0x124>
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8004be0:	88fa      	ldrh	r2, [r7, #6]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d324      	bcc.n	8004c30 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bee:	d107      	bne.n	8004c00 <UART_Start_Receive_IT+0xf4>
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	691b      	ldr	r3, [r3, #16]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d103      	bne.n	8004c00 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	4a1f      	ldr	r2, [pc, #124]	; (8004c78 <UART_Start_Receive_IT+0x16c>)
 8004bfc:	671a      	str	r2, [r3, #112]	; 0x70
 8004bfe:	e002      	b.n	8004c06 <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	4a1e      	ldr	r2, [pc, #120]	; (8004c7c <UART_Start_Receive_IT+0x170>)
 8004c04:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c1c:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	689a      	ldr	r2, [r3, #8]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004c2c:	609a      	str	r2, [r3, #8]
 8004c2e:	e01b      	b.n	8004c68 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	689b      	ldr	r3, [r3, #8]
 8004c34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c38:	d107      	bne.n	8004c4a <UART_Start_Receive_IT+0x13e>
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	691b      	ldr	r3, [r3, #16]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d103      	bne.n	8004c4a <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	4a0e      	ldr	r2, [pc, #56]	; (8004c80 <UART_Start_Receive_IT+0x174>)
 8004c46:	671a      	str	r2, [r3, #112]	; 0x70
 8004c48:	e002      	b.n	8004c50 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	4a0d      	ldr	r2, [pc, #52]	; (8004c84 <UART_Start_Receive_IT+0x178>)
 8004c4e:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2200      	movs	r2, #0
 8004c54:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8004c66:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(huart);

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8004c68:	2300      	movs	r3, #0
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3714      	adds	r7, #20
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop
 8004c78:	08005379 	.word	0x08005379
 8004c7c:	08005171 	.word	0x08005171
 8004c80:	08005093 	.word	0x08005093
 8004c84:	08004fb7 	.word	0x08004fb7

08004c88 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	60f8      	str	r0, [r7, #12]
 8004c90:	60b9      	str	r1, [r7, #8]
 8004c92:	4613      	mov	r3, r2
 8004c94:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	68ba      	ldr	r2, [r7, #8]
 8004c9a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	88fa      	ldrh	r2, [r7, #6]
 8004ca0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2222      	movs	r2, #34	; 0x22
 8004cb0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d02c      	beq.n	8004d16 <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004cc0:	4a25      	ldr	r2, [pc, #148]	; (8004d58 <UART_Start_Receive_DMA+0xd0>)
 8004cc2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004cc8:	4a24      	ldr	r2, [pc, #144]	; (8004d5c <UART_Start_Receive_DMA+0xd4>)
 8004cca:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004cd0:	4a23      	ldr	r2, [pc, #140]	; (8004d60 <UART_Start_Receive_DMA+0xd8>)
 8004cd2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004cd8:	2200      	movs	r2, #0
 8004cda:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	3324      	adds	r3, #36	; 0x24
 8004ce6:	4619      	mov	r1, r3
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cec:	461a      	mov	r2, r3
 8004cee:	88fb      	ldrh	r3, [r7, #6]
 8004cf0:	f7fc fb22 	bl	8001338 <HAL_DMA_Start_IT>
 8004cf4:	4603      	mov	r3, r0
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d00d      	beq.n	8004d16 <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2210      	movs	r2, #16
 8004cfe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2200      	movs	r2, #0
 8004d06:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2220      	movs	r2, #32
 8004d0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e01c      	b.n	8004d50 <UART_Start_Receive_DMA+0xc8>
    }
  }
  __HAL_UNLOCK(huart);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d2c:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	689a      	ldr	r2, [r3, #8]
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f042 0201 	orr.w	r2, r2, #1
 8004d3c:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	689a      	ldr	r2, [r3, #8]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d4c:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8004d4e:	2300      	movs	r3, #0
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	3710      	adds	r7, #16
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bd80      	pop	{r7, pc}
 8004d58:	08004e05 	.word	0x08004e05
 8004d5c:	08004e9f 	.word	0x08004e9f
 8004d60:	08004ed7 	.word	0x08004ed7

08004d64 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b083      	sub	sp, #12
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004d7a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	689a      	ldr	r2, [r3, #8]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8004d8a:	609a      	str	r2, [r3, #8]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2220      	movs	r2, #32
 8004d90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8004d94:	bf00      	nop
 8004d96:	370c      	adds	r7, #12
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004db6:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	6812      	ldr	r2, [r2, #0]
 8004dc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004dc6:	f023 0301 	bic.w	r3, r3, #1
 8004dca:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d107      	bne.n	8004de4 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f022 0210 	bic.w	r2, r2, #16
 8004de2:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2220      	movs	r2, #32
 8004de8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	671a      	str	r2, [r3, #112]	; 0x70
}
 8004df8:	bf00      	nop
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b084      	sub	sp, #16
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e10:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 0320 	and.w	r3, r3, #32
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d12b      	bne.n	8004e78 <UART_DMAReceiveCplt+0x74>
  {
    huart->RxXferCount = 0U;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	2200      	movs	r2, #0
 8004e24:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e36:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	689a      	ldr	r2, [r3, #8]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f022 0201 	bic.w	r2, r2, #1
 8004e46:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	689a      	ldr	r2, [r3, #8]
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e56:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2220      	movs	r2, #32
 8004e5c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d107      	bne.n	8004e78 <UART_DMAReceiveCplt+0x74>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	681a      	ldr	r2, [r3, #0]
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f022 0210 	bic.w	r2, r2, #16
 8004e76:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d107      	bne.n	8004e90 <UART_DMAReceiveCplt+0x8c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004e86:	4619      	mov	r1, r3
 8004e88:	68f8      	ldr	r0, [r7, #12]
 8004e8a:	f7ff f9fb 	bl	8004284 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004e8e:	e002      	b.n	8004e96 <UART_DMAReceiveCplt+0x92>
    HAL_UART_RxCpltCallback(huart);
 8004e90:	68f8      	ldr	r0, [r7, #12]
 8004e92:	f7fb fd17 	bl	80008c4 <HAL_UART_RxCpltCallback>
}
 8004e96:	bf00      	nop
 8004e98:	3710      	adds	r7, #16
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}

08004e9e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004e9e:	b580      	push	{r7, lr}
 8004ea0:	b084      	sub	sp, #16
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eaa:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004eb0:	2b01      	cmp	r3, #1
 8004eb2:	d109      	bne.n	8004ec8 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004eba:	085b      	lsrs	r3, r3, #1
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	4619      	mov	r1, r3
 8004ec0:	68f8      	ldr	r0, [r7, #12]
 8004ec2:	f7ff f9df 	bl	8004284 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004ec6:	e002      	b.n	8004ece <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8004ec8:	68f8      	ldr	r0, [r7, #12]
 8004eca:	f7ff f9c7 	bl	800425c <HAL_UART_RxHalfCpltCallback>
}
 8004ece:	bf00      	nop
 8004ed0:	3710      	adds	r7, #16
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}

08004ed6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ed6:	b580      	push	{r7, lr}
 8004ed8:	b086      	sub	sp, #24
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ee2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004eea:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8004eec:	697b      	ldr	r3, [r7, #20]
 8004eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ef2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004efe:	2b80      	cmp	r3, #128	; 0x80
 8004f00:	d109      	bne.n	8004f16 <UART_DMAError+0x40>
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	2b21      	cmp	r3, #33	; 0x21
 8004f06:	d106      	bne.n	8004f16 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8004f08:	697b      	ldr	r3, [r7, #20]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8004f10:	6978      	ldr	r0, [r7, #20]
 8004f12:	f7ff ff27 	bl	8004d64 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f20:	2b40      	cmp	r3, #64	; 0x40
 8004f22:	d109      	bne.n	8004f38 <UART_DMAError+0x62>
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2b22      	cmp	r3, #34	; 0x22
 8004f28:	d106      	bne.n	8004f38 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8004f32:	6978      	ldr	r0, [r7, #20]
 8004f34:	f7ff ff34 	bl	8004da0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004f3e:	f043 0210 	orr.w	r2, r3, #16
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f48:	6978      	ldr	r0, [r7, #20]
 8004f4a:	f7ff f991 	bl	8004270 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f4e:	bf00      	nop
 8004f50:	3718      	adds	r7, #24
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}

08004f56 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004f56:	b580      	push	{r7, lr}
 8004f58:	b084      	sub	sp, #16
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f62:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	2200      	movs	r2, #0
 8004f68:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004f74:	68f8      	ldr	r0, [r7, #12]
 8004f76:	f7ff f97b 	bl	8004270 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f7a:	bf00      	nop
 8004f7c:	3710      	adds	r7, #16
 8004f7e:	46bd      	mov	sp, r7
 8004f80:	bd80      	pop	{r7, pc}

08004f82 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f82:	b580      	push	{r7, lr}
 8004f84:	b082      	sub	sp, #8
 8004f86:	af00      	add	r7, sp, #0
 8004f88:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f98:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	2220      	movs	r2, #32
 8004f9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f7ff f94d 	bl	8004248 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004fae:	bf00      	nop
 8004fb0:	3708      	adds	r7, #8
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}

08004fb6 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004fb6:	b580      	push	{r7, lr}
 8004fb8:	b084      	sub	sp, #16
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8004fc4:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fcc:	2b22      	cmp	r3, #34	; 0x22
 8004fce:	d152      	bne.n	8005076 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004fd6:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004fd8:	89bb      	ldrh	r3, [r7, #12]
 8004fda:	b2d9      	uxtb	r1, r3
 8004fdc:	89fb      	ldrh	r3, [r7, #14]
 8004fde:	b2da      	uxtb	r2, r3
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fe4:	400a      	ands	r2, r1
 8004fe6:	b2d2      	uxtb	r2, r2
 8004fe8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fee:	1c5a      	adds	r2, r3, #1
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	3b01      	subs	r3, #1
 8004ffe:	b29a      	uxth	r2, r3
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800500c:	b29b      	uxth	r3, r3
 800500e:	2b00      	cmp	r3, #0
 8005010:	d13b      	bne.n	800508a <UART_RxISR_8BIT+0xd4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005020:	601a      	str	r2, [r3, #0]
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	689a      	ldr	r2, [r3, #8]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f022 0201 	bic.w	r2, r2, #1
 8005030:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2220      	movs	r2, #32
 8005036:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005044:	2b01      	cmp	r3, #1
 8005046:	d10f      	bne.n	8005068 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f022 0210 	bic.w	r2, r2, #16
 8005056:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800505e:	4619      	mov	r1, r3
 8005060:	6878      	ldr	r0, [r7, #4]
 8005062:	f7ff f90f 	bl	8004284 <HAL_UARTEx_RxEventCallback>
 8005066:	e002      	b.n	800506e <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f7fb fc2b 	bl	80008c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005074:	e009      	b.n	800508a <UART_RxISR_8BIT+0xd4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	8b1b      	ldrh	r3, [r3, #24]
 800507c:	b29a      	uxth	r2, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f042 0208 	orr.w	r2, r2, #8
 8005086:	b292      	uxth	r2, r2
 8005088:	831a      	strh	r2, [r3, #24]
}
 800508a:	bf00      	nop
 800508c:	3710      	adds	r7, #16
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}

08005092 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005092:	b580      	push	{r7, lr}
 8005094:	b084      	sub	sp, #16
 8005096:	af00      	add	r7, sp, #0
 8005098:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80050a0:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050a8:	2b22      	cmp	r3, #34	; 0x22
 80050aa:	d152      	bne.n	8005152 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80050b2:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050b8:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80050ba:	89ba      	ldrh	r2, [r7, #12]
 80050bc:	89fb      	ldrh	r3, [r7, #14]
 80050be:	4013      	ands	r3, r2
 80050c0:	b29a      	uxth	r2, r3
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050ca:	1c9a      	adds	r2, r3, #2
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	3b01      	subs	r3, #1
 80050da:	b29a      	uxth	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80050e8:	b29b      	uxth	r3, r3
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d13b      	bne.n	8005166 <UART_RxISR_16BIT+0xd4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80050fc:	601a      	str	r2, [r3, #0]
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	689a      	ldr	r2, [r3, #8]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f022 0201 	bic.w	r2, r2, #1
 800510c:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2220      	movs	r2, #32
 8005112:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2200      	movs	r2, #0
 800511a:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005120:	2b01      	cmp	r3, #1
 8005122:	d10f      	bne.n	8005144 <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f022 0210 	bic.w	r2, r2, #16
 8005132:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800513a:	4619      	mov	r1, r3
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f7ff f8a1 	bl	8004284 <HAL_UARTEx_RxEventCallback>
 8005142:	e002      	b.n	800514a <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f7fb fbbd 	bl	80008c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005150:	e009      	b.n	8005166 <UART_RxISR_16BIT+0xd4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	8b1b      	ldrh	r3, [r3, #24]
 8005158:	b29a      	uxth	r2, r3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f042 0208 	orr.w	r2, r2, #8
 8005162:	b292      	uxth	r2, r2
 8005164:	831a      	strh	r2, [r3, #24]
}
 8005166:	bf00      	nop
 8005168:	3710      	adds	r7, #16
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
	...

08005170 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b088      	sub	sp, #32
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800517e:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	69db      	ldr	r3, [r3, #28]
 8005186:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	689b      	ldr	r3, [r3, #8]
 8005196:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800519e:	2b22      	cmp	r3, #34	; 0x22
 80051a0:	f040 80da 	bne.w	8005358 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80051aa:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80051ac:	e0aa      	b.n	8005304 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80051b4:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80051b6:	89bb      	ldrh	r3, [r7, #12]
 80051b8:	b2d9      	uxtb	r1, r3
 80051ba:	8b7b      	ldrh	r3, [r7, #26]
 80051bc:	b2da      	uxtb	r2, r3
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051c2:	400a      	ands	r2, r1
 80051c4:	b2d2      	uxtb	r2, r2
 80051c6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051cc:	1c5a      	adds	r2, r3, #1
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80051d8:	b29b      	uxth	r3, r3
 80051da:	3b01      	subs	r3, #1
 80051dc:	b29a      	uxth	r2, r3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	69db      	ldr	r3, [r3, #28]
 80051ea:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80051ec:	69fb      	ldr	r3, [r7, #28]
 80051ee:	f003 0307 	and.w	r3, r3, #7
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d04d      	beq.n	8005292 <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80051f6:	69fb      	ldr	r3, [r7, #28]
 80051f8:	f003 0301 	and.w	r3, r3, #1
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d010      	beq.n	8005222 <UART_RxISR_8BIT_FIFOEN+0xb2>
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005206:	2b00      	cmp	r3, #0
 8005208:	d00b      	beq.n	8005222 <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	2201      	movs	r2, #1
 8005210:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005218:	f043 0201 	orr.w	r2, r3, #1
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005222:	69fb      	ldr	r3, [r7, #28]
 8005224:	f003 0302 	and.w	r3, r3, #2
 8005228:	2b00      	cmp	r3, #0
 800522a:	d010      	beq.n	800524e <UART_RxISR_8BIT_FIFOEN+0xde>
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	f003 0301 	and.w	r3, r3, #1
 8005232:	2b00      	cmp	r3, #0
 8005234:	d00b      	beq.n	800524e <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	2202      	movs	r2, #2
 800523c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005244:	f043 0204 	orr.w	r2, r3, #4
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800524e:	69fb      	ldr	r3, [r7, #28]
 8005250:	f003 0304 	and.w	r3, r3, #4
 8005254:	2b00      	cmp	r3, #0
 8005256:	d010      	beq.n	800527a <UART_RxISR_8BIT_FIFOEN+0x10a>
 8005258:	693b      	ldr	r3, [r7, #16]
 800525a:	f003 0301 	and.w	r3, r3, #1
 800525e:	2b00      	cmp	r3, #0
 8005260:	d00b      	beq.n	800527a <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	2204      	movs	r2, #4
 8005268:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005270:	f043 0202 	orr.w	r2, r3, #2
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005280:	2b00      	cmp	r3, #0
 8005282:	d006      	beq.n	8005292 <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005284:	6878      	ldr	r0, [r7, #4]
 8005286:	f7fe fff3 	bl	8004270 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005298:	b29b      	uxth	r3, r3
 800529a:	2b00      	cmp	r3, #0
 800529c:	d132      	bne.n	8005304 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80052ac:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	689b      	ldr	r3, [r3, #8]
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	6812      	ldr	r2, [r2, #0]
 80052b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80052bc:	f023 0301 	bic.w	r3, r3, #1
 80052c0:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2220      	movs	r2, #32
 80052c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2200      	movs	r2, #0
 80052ce:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d10f      	bne.n	80052f8 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f022 0210 	bic.w	r2, r2, #16
 80052e6:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80052ee:	4619      	mov	r1, r3
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	f7fe ffc7 	bl	8004284 <HAL_UARTEx_RxEventCallback>
 80052f6:	e002      	b.n	80052fe <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80052f8:	6878      	ldr	r0, [r7, #4]
 80052fa:	f7fb fae3 	bl	80008c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005304:	89fb      	ldrh	r3, [r7, #14]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d005      	beq.n	8005316 <UART_RxISR_8BIT_FIFOEN+0x1a6>
 800530a:	69fb      	ldr	r3, [r7, #28]
 800530c:	f003 0320 	and.w	r3, r3, #32
 8005310:	2b00      	cmp	r3, #0
 8005312:	f47f af4c 	bne.w	80051ae <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800531c:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800531e:	897b      	ldrh	r3, [r7, #10]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d023      	beq.n	800536c <UART_RxISR_8BIT_FIFOEN+0x1fc>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800532a:	897a      	ldrh	r2, [r7, #10]
 800532c:	429a      	cmp	r2, r3
 800532e:	d21d      	bcs.n	800536c <UART_RxISR_8BIT_FIFOEN+0x1fc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	689a      	ldr	r2, [r3, #8]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800533e:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	4a0c      	ldr	r2, [pc, #48]	; (8005374 <UART_RxISR_8BIT_FIFOEN+0x204>)
 8005344:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f042 0220 	orr.w	r2, r2, #32
 8005354:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005356:	e009      	b.n	800536c <UART_RxISR_8BIT_FIFOEN+0x1fc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	8b1b      	ldrh	r3, [r3, #24]
 800535e:	b29a      	uxth	r2, r3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f042 0208 	orr.w	r2, r2, #8
 8005368:	b292      	uxth	r2, r2
 800536a:	831a      	strh	r2, [r3, #24]
}
 800536c:	bf00      	nop
 800536e:	3720      	adds	r7, #32
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}
 8005374:	08004fb7 	.word	0x08004fb7

08005378 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b08a      	sub	sp, #40	; 0x28
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8005386:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	69db      	ldr	r3, [r3, #28]
 800538e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053a6:	2b22      	cmp	r3, #34	; 0x22
 80053a8:	f040 80da 	bne.w	8005560 <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80053b2:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80053b4:	e0aa      	b.n	800550c <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80053bc:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053c2:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 80053c4:	8aba      	ldrh	r2, [r7, #20]
 80053c6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80053c8:	4013      	ands	r3, r2
 80053ca:	b29a      	uxth	r2, r3
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053d4:	1c9a      	adds	r2, r3, #2
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80053e0:	b29b      	uxth	r3, r3
 80053e2:	3b01      	subs	r3, #1
 80053e4:	b29a      	uxth	r2, r3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	69db      	ldr	r3, [r3, #28]
 80053f2:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80053f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f6:	f003 0307 	and.w	r3, r3, #7
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d04d      	beq.n	800549a <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80053fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005400:	f003 0301 	and.w	r3, r3, #1
 8005404:	2b00      	cmp	r3, #0
 8005406:	d010      	beq.n	800542a <UART_RxISR_16BIT_FIFOEN+0xb2>
 8005408:	69fb      	ldr	r3, [r7, #28]
 800540a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800540e:	2b00      	cmp	r3, #0
 8005410:	d00b      	beq.n	800542a <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	2201      	movs	r2, #1
 8005418:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005420:	f043 0201 	orr.w	r2, r3, #1
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800542a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800542c:	f003 0302 	and.w	r3, r3, #2
 8005430:	2b00      	cmp	r3, #0
 8005432:	d010      	beq.n	8005456 <UART_RxISR_16BIT_FIFOEN+0xde>
 8005434:	69bb      	ldr	r3, [r7, #24]
 8005436:	f003 0301 	and.w	r3, r3, #1
 800543a:	2b00      	cmp	r3, #0
 800543c:	d00b      	beq.n	8005456 <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	2202      	movs	r2, #2
 8005444:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800544c:	f043 0204 	orr.w	r2, r3, #4
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005458:	f003 0304 	and.w	r3, r3, #4
 800545c:	2b00      	cmp	r3, #0
 800545e:	d010      	beq.n	8005482 <UART_RxISR_16BIT_FIFOEN+0x10a>
 8005460:	69bb      	ldr	r3, [r7, #24]
 8005462:	f003 0301 	and.w	r3, r3, #1
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00b      	beq.n	8005482 <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2204      	movs	r2, #4
 8005470:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005478:	f043 0202 	orr.w	r2, r3, #2
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005488:	2b00      	cmp	r3, #0
 800548a:	d006      	beq.n	800549a <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800548c:	6878      	ldr	r0, [r7, #4]
 800548e:	f7fe feef 	bl	8004270 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80054a0:	b29b      	uxth	r3, r3
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d132      	bne.n	800550c <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80054b4:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	6812      	ldr	r2, [r2, #0]
 80054c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054c4:	f023 0301 	bic.w	r3, r3, #1
 80054c8:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2220      	movs	r2, #32
 80054ce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d10f      	bne.n	8005500 <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	681a      	ldr	r2, [r3, #0]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f022 0210 	bic.w	r2, r2, #16
 80054ee:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80054f6:	4619      	mov	r1, r3
 80054f8:	6878      	ldr	r0, [r7, #4]
 80054fa:	f7fe fec3 	bl	8004284 <HAL_UARTEx_RxEventCallback>
 80054fe:	e002      	b.n	8005506 <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8005500:	6878      	ldr	r0, [r7, #4]
 8005502:	f7fb f9df 	bl	80008c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2200      	movs	r2, #0
 800550a:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800550c:	8afb      	ldrh	r3, [r7, #22]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d005      	beq.n	800551e <UART_RxISR_16BIT_FIFOEN+0x1a6>
 8005512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005514:	f003 0320 	and.w	r3, r3, #32
 8005518:	2b00      	cmp	r3, #0
 800551a:	f47f af4c 	bne.w	80053b6 <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8005524:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005526:	89fb      	ldrh	r3, [r7, #14]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d023      	beq.n	8005574 <UART_RxISR_16BIT_FIFOEN+0x1fc>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8005532:	89fa      	ldrh	r2, [r7, #14]
 8005534:	429a      	cmp	r2, r3
 8005536:	d21d      	bcs.n	8005574 <UART_RxISR_16BIT_FIFOEN+0x1fc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	689a      	ldr	r2, [r3, #8]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005546:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	4a0c      	ldr	r2, [pc, #48]	; (800557c <UART_RxISR_16BIT_FIFOEN+0x204>)
 800554c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f042 0220 	orr.w	r2, r2, #32
 800555c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800555e:	e009      	b.n	8005574 <UART_RxISR_16BIT_FIFOEN+0x1fc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	8b1b      	ldrh	r3, [r3, #24]
 8005566:	b29a      	uxth	r2, r3
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f042 0208 	orr.w	r2, r2, #8
 8005570:	b292      	uxth	r2, r2
 8005572:	831a      	strh	r2, [r3, #24]
}
 8005574:	bf00      	nop
 8005576:	3728      	adds	r7, #40	; 0x28
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}
 800557c:	08005093 	.word	0x08005093

08005580 <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b086      	sub	sp, #24
 8005584:	af00      	add	r7, sp, #0
 8005586:	60f8      	str	r0, [r7, #12]
 8005588:	60b9      	str	r1, [r7, #8]
 800558a:	607a      	str	r2, [r7, #4]
 800558c:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d101      	bne.n	8005598 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8005594:	2301      	movs	r3, #1
 8005596:	e058      	b.n	800564a <HAL_RS485Ex_Init+0xca>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d106      	bne.n	80055b0 <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 80055aa:	68f8      	ldr	r0, [r7, #12]
 80055ac:	f7fb fb50 	bl	8000c50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2224      	movs	r2, #36	; 0x24
 80055b4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f022 0201 	bic.w	r2, r2, #1
 80055c6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80055c8:	68f8      	ldr	r0, [r7, #12]
 80055ca:	f7fe fe67 	bl	800429c <UART_SetConfig>
 80055ce:	4603      	mov	r3, r0
 80055d0:	2b01      	cmp	r3, #1
 80055d2:	d101      	bne.n	80055d8 <HAL_RS485Ex_Init+0x58>
  {
    return HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	e038      	b.n	800564a <HAL_RS485Ex_Init+0xca>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d002      	beq.n	80055e6 <HAL_RS485Ex_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 80055e0:	68f8      	ldr	r0, [r7, #12]
 80055e2:	f7ff f925 	bl	8004830 <UART_AdvFeatureConfig>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	689a      	ldr	r2, [r3, #8]
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80055f4:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	689b      	ldr	r3, [r3, #8]
 80055fc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	68ba      	ldr	r2, [r7, #8]
 8005606:	430a      	orrs	r2, r1
 8005608:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	055b      	lsls	r3, r3, #21
 800560e:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	041b      	lsls	r3, r3, #16
 8005614:	697a      	ldr	r2, [r7, #20]
 8005616:	4313      	orrs	r3, r2
 8005618:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 8005624:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005628:	68fa      	ldr	r2, [r7, #12]
 800562a:	6812      	ldr	r2, [r2, #0]
 800562c:	6979      	ldr	r1, [r7, #20]
 800562e:	430b      	orrs	r3, r1
 8005630:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681a      	ldr	r2, [r3, #0]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f042 0201 	orr.w	r2, r2, #1
 8005640:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005642:	68f8      	ldr	r0, [r7, #12]
 8005644:	f7ff f996 	bl	8004974 <UART_CheckIdleState>
 8005648:	4603      	mov	r3, r0
}
 800564a:	4618      	mov	r0, r3
 800564c:	3718      	adds	r7, #24
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}

08005652 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005652:	b480      	push	{r7}
 8005654:	b083      	sub	sp, #12
 8005656:	af00      	add	r7, sp, #0
 8005658:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800565a:	bf00      	nop
 800565c:	370c      	adds	r7, #12
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr

08005666 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005666:	b480      	push	{r7}
 8005668:	b083      	sub	sp, #12
 800566a:	af00      	add	r7, sp, #0
 800566c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800566e:	bf00      	nop
 8005670:	370c      	adds	r7, #12
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr

0800567a <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800567a:	b480      	push	{r7}
 800567c:	b083      	sub	sp, #12
 800567e:	af00      	add	r7, sp, #0
 8005680:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005682:	bf00      	nop
 8005684:	370c      	adds	r7, #12
 8005686:	46bd      	mov	sp, r7
 8005688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568c:	4770      	bx	lr

0800568e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800568e:	b480      	push	{r7}
 8005690:	b085      	sub	sp, #20
 8005692:	af00      	add	r7, sp, #0
 8005694:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800569c:	2b01      	cmp	r3, #1
 800569e:	d101      	bne.n	80056a4 <HAL_UARTEx_DisableFifoMode+0x16>
 80056a0:	2302      	movs	r3, #2
 80056a2:	e027      	b.n	80056f4 <HAL_UARTEx_DisableFifoMode+0x66>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2201      	movs	r2, #1
 80056a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2224      	movs	r2, #36	; 0x24
 80056b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f022 0201 	bic.w	r2, r2, #1
 80056ca:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80056d2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2200      	movs	r2, #0
 80056d8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	68fa      	ldr	r2, [r7, #12]
 80056e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2220      	movs	r2, #32
 80056e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80056f2:	2300      	movs	r3, #0
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3714      	adds	r7, #20
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b084      	sub	sp, #16
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005710:	2b01      	cmp	r3, #1
 8005712:	d101      	bne.n	8005718 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005714:	2302      	movs	r3, #2
 8005716:	e02d      	b.n	8005774 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2224      	movs	r2, #36	; 0x24
 8005724:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f022 0201 	bic.w	r2, r2, #1
 800573e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	683a      	ldr	r2, [r7, #0]
 8005750:	430a      	orrs	r2, r1
 8005752:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f000 f84f 	bl	80057f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2220      	movs	r2, #32
 8005766:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005772:	2300      	movs	r3, #0
}
 8005774:	4618      	mov	r0, r3
 8005776:	3710      	adds	r7, #16
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800578c:	2b01      	cmp	r3, #1
 800578e:	d101      	bne.n	8005794 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005790:	2302      	movs	r3, #2
 8005792:	e02d      	b.n	80057f0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	2201      	movs	r2, #1
 8005798:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2224      	movs	r2, #36	; 0x24
 80057a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f022 0201 	bic.w	r2, r2, #1
 80057ba:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	689b      	ldr	r3, [r3, #8]
 80057c2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	683a      	ldr	r2, [r7, #0]
 80057cc:	430a      	orrs	r2, r1
 80057ce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80057d0:	6878      	ldr	r0, [r7, #4]
 80057d2:	f000 f811 	bl	80057f8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	68fa      	ldr	r2, [r7, #12]
 80057dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2220      	movs	r2, #32
 80057e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2200      	movs	r2, #0
 80057ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80057ee:	2300      	movs	r3, #0
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3710      	adds	r7, #16
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bd80      	pop	{r7, pc}

080057f8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80057f8:	b480      	push	{r7}
 80057fa:	b085      	sub	sp, #20
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005804:	2b00      	cmp	r3, #0
 8005806:	d108      	bne.n	800581a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005818:	e031      	b.n	800587e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800581a:	2308      	movs	r3, #8
 800581c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800581e:	2308      	movs	r3, #8
 8005820:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	0e5b      	lsrs	r3, r3, #25
 800582a:	b2db      	uxtb	r3, r3
 800582c:	f003 0307 	and.w	r3, r3, #7
 8005830:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	0f5b      	lsrs	r3, r3, #29
 800583a:	b2db      	uxtb	r3, r3
 800583c:	f003 0307 	and.w	r3, r3, #7
 8005840:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005842:	7bbb      	ldrb	r3, [r7, #14]
 8005844:	7b3a      	ldrb	r2, [r7, #12]
 8005846:	4911      	ldr	r1, [pc, #68]	; (800588c <UARTEx_SetNbDataToProcess+0x94>)
 8005848:	5c8a      	ldrb	r2, [r1, r2]
 800584a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800584e:	7b3a      	ldrb	r2, [r7, #12]
 8005850:	490f      	ldr	r1, [pc, #60]	; (8005890 <UARTEx_SetNbDataToProcess+0x98>)
 8005852:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005854:	fb93 f3f2 	sdiv	r3, r3, r2
 8005858:	b29a      	uxth	r2, r3
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005860:	7bfb      	ldrb	r3, [r7, #15]
 8005862:	7b7a      	ldrb	r2, [r7, #13]
 8005864:	4909      	ldr	r1, [pc, #36]	; (800588c <UARTEx_SetNbDataToProcess+0x94>)
 8005866:	5c8a      	ldrb	r2, [r1, r2]
 8005868:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800586c:	7b7a      	ldrb	r2, [r7, #13]
 800586e:	4908      	ldr	r1, [pc, #32]	; (8005890 <UARTEx_SetNbDataToProcess+0x98>)
 8005870:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005872:	fb93 f3f2 	sdiv	r3, r3, r2
 8005876:	b29a      	uxth	r2, r3
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800587e:	bf00      	nop
 8005880:	3714      	adds	r7, #20
 8005882:	46bd      	mov	sp, r7
 8005884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005888:	4770      	bx	lr
 800588a:	bf00      	nop
 800588c:	08008a58 	.word	0x08008a58
 8005890:	08008a60 	.word	0x08008a60

08005894 <__NVIC_SetPriority>:
{
 8005894:	b480      	push	{r7}
 8005896:	b083      	sub	sp, #12
 8005898:	af00      	add	r7, sp, #0
 800589a:	4603      	mov	r3, r0
 800589c:	6039      	str	r1, [r7, #0]
 800589e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80058a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	db0a      	blt.n	80058be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	b2da      	uxtb	r2, r3
 80058ac:	490c      	ldr	r1, [pc, #48]	; (80058e0 <__NVIC_SetPriority+0x4c>)
 80058ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058b2:	0112      	lsls	r2, r2, #4
 80058b4:	b2d2      	uxtb	r2, r2
 80058b6:	440b      	add	r3, r1
 80058b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80058bc:	e00a      	b.n	80058d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	b2da      	uxtb	r2, r3
 80058c2:	4908      	ldr	r1, [pc, #32]	; (80058e4 <__NVIC_SetPriority+0x50>)
 80058c4:	79fb      	ldrb	r3, [r7, #7]
 80058c6:	f003 030f 	and.w	r3, r3, #15
 80058ca:	3b04      	subs	r3, #4
 80058cc:	0112      	lsls	r2, r2, #4
 80058ce:	b2d2      	uxtb	r2, r2
 80058d0:	440b      	add	r3, r1
 80058d2:	761a      	strb	r2, [r3, #24]
}
 80058d4:	bf00      	nop
 80058d6:	370c      	adds	r7, #12
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr
 80058e0:	e000e100 	.word	0xe000e100
 80058e4:	e000ed00 	.word	0xe000ed00

080058e8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80058e8:	b580      	push	{r7, lr}
 80058ea:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80058ec:	4b05      	ldr	r3, [pc, #20]	; (8005904 <SysTick_Handler+0x1c>)
 80058ee:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80058f0:	f001 ff44 	bl	800777c <xTaskGetSchedulerState>
 80058f4:	4603      	mov	r3, r0
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	d001      	beq.n	80058fe <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80058fa:	f002 fd2d 	bl	8008358 <xPortSysTickHandler>
  }
}
 80058fe:	bf00      	nop
 8005900:	bd80      	pop	{r7, pc}
 8005902:	bf00      	nop
 8005904:	e000e010 	.word	0xe000e010

08005908 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005908:	b580      	push	{r7, lr}
 800590a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800590c:	2100      	movs	r1, #0
 800590e:	f06f 0004 	mvn.w	r0, #4
 8005912:	f7ff ffbf 	bl	8005894 <__NVIC_SetPriority>
#endif
}
 8005916:	bf00      	nop
 8005918:	bd80      	pop	{r7, pc}
	...

0800591c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005922:	f3ef 8305 	mrs	r3, IPSR
 8005926:	603b      	str	r3, [r7, #0]
  return(result);
 8005928:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800592a:	2b00      	cmp	r3, #0
 800592c:	d003      	beq.n	8005936 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800592e:	f06f 0305 	mvn.w	r3, #5
 8005932:	607b      	str	r3, [r7, #4]
 8005934:	e00c      	b.n	8005950 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005936:	4b0a      	ldr	r3, [pc, #40]	; (8005960 <osKernelInitialize+0x44>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d105      	bne.n	800594a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800593e:	4b08      	ldr	r3, [pc, #32]	; (8005960 <osKernelInitialize+0x44>)
 8005940:	2201      	movs	r2, #1
 8005942:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005944:	2300      	movs	r3, #0
 8005946:	607b      	str	r3, [r7, #4]
 8005948:	e002      	b.n	8005950 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800594a:	f04f 33ff 	mov.w	r3, #4294967295
 800594e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005950:	687b      	ldr	r3, [r7, #4]
}
 8005952:	4618      	mov	r0, r3
 8005954:	370c      	adds	r7, #12
 8005956:	46bd      	mov	sp, r7
 8005958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595c:	4770      	bx	lr
 800595e:	bf00      	nop
 8005960:	20000030 	.word	0x20000030

08005964 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005964:	b580      	push	{r7, lr}
 8005966:	b082      	sub	sp, #8
 8005968:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800596a:	f3ef 8305 	mrs	r3, IPSR
 800596e:	603b      	str	r3, [r7, #0]
  return(result);
 8005970:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005972:	2b00      	cmp	r3, #0
 8005974:	d003      	beq.n	800597e <osKernelStart+0x1a>
    stat = osErrorISR;
 8005976:	f06f 0305 	mvn.w	r3, #5
 800597a:	607b      	str	r3, [r7, #4]
 800597c:	e010      	b.n	80059a0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800597e:	4b0b      	ldr	r3, [pc, #44]	; (80059ac <osKernelStart+0x48>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2b01      	cmp	r3, #1
 8005984:	d109      	bne.n	800599a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005986:	f7ff ffbf 	bl	8005908 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800598a:	4b08      	ldr	r3, [pc, #32]	; (80059ac <osKernelStart+0x48>)
 800598c:	2202      	movs	r2, #2
 800598e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005990:	f001 faac 	bl	8006eec <vTaskStartScheduler>
      stat = osOK;
 8005994:	2300      	movs	r3, #0
 8005996:	607b      	str	r3, [r7, #4]
 8005998:	e002      	b.n	80059a0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800599a:	f04f 33ff 	mov.w	r3, #4294967295
 800599e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80059a0:	687b      	ldr	r3, [r7, #4]
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3708      	adds	r7, #8
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}
 80059aa:	bf00      	nop
 80059ac:	20000030 	.word	0x20000030

080059b0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b08e      	sub	sp, #56	; 0x38
 80059b4:	af04      	add	r7, sp, #16
 80059b6:	60f8      	str	r0, [r7, #12]
 80059b8:	60b9      	str	r1, [r7, #8]
 80059ba:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80059bc:	2300      	movs	r3, #0
 80059be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059c0:	f3ef 8305 	mrs	r3, IPSR
 80059c4:	617b      	str	r3, [r7, #20]
  return(result);
 80059c6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d17e      	bne.n	8005aca <osThreadNew+0x11a>
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d07b      	beq.n	8005aca <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80059d2:	2380      	movs	r3, #128	; 0x80
 80059d4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80059d6:	2318      	movs	r3, #24
 80059d8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80059da:	2300      	movs	r3, #0
 80059dc:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80059de:	f04f 33ff 	mov.w	r3, #4294967295
 80059e2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d045      	beq.n	8005a76 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d002      	beq.n	80059f8 <osThreadNew+0x48>
        name = attr->name;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	699b      	ldr	r3, [r3, #24]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d002      	beq.n	8005a06 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	699b      	ldr	r3, [r3, #24]
 8005a04:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005a06:	69fb      	ldr	r3, [r7, #28]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d008      	beq.n	8005a1e <osThreadNew+0x6e>
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	2b38      	cmp	r3, #56	; 0x38
 8005a10:	d805      	bhi.n	8005a1e <osThreadNew+0x6e>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	f003 0301 	and.w	r3, r3, #1
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d001      	beq.n	8005a22 <osThreadNew+0x72>
        return (NULL);
 8005a1e:	2300      	movs	r3, #0
 8005a20:	e054      	b.n	8005acc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	695b      	ldr	r3, [r3, #20]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d003      	beq.n	8005a32 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	695b      	ldr	r3, [r3, #20]
 8005a2e:	089b      	lsrs	r3, r3, #2
 8005a30:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00e      	beq.n	8005a58 <osThreadNew+0xa8>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	2b5b      	cmp	r3, #91	; 0x5b
 8005a40:	d90a      	bls.n	8005a58 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d006      	beq.n	8005a58 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	695b      	ldr	r3, [r3, #20]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d002      	beq.n	8005a58 <osThreadNew+0xa8>
        mem = 1;
 8005a52:	2301      	movs	r3, #1
 8005a54:	61bb      	str	r3, [r7, #24]
 8005a56:	e010      	b.n	8005a7a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	689b      	ldr	r3, [r3, #8]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d10c      	bne.n	8005a7a <osThreadNew+0xca>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	68db      	ldr	r3, [r3, #12]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d108      	bne.n	8005a7a <osThreadNew+0xca>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	691b      	ldr	r3, [r3, #16]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d104      	bne.n	8005a7a <osThreadNew+0xca>
          mem = 0;
 8005a70:	2300      	movs	r3, #0
 8005a72:	61bb      	str	r3, [r7, #24]
 8005a74:	e001      	b.n	8005a7a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005a76:	2300      	movs	r3, #0
 8005a78:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005a7a:	69bb      	ldr	r3, [r7, #24]
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d110      	bne.n	8005aa2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005a84:	687a      	ldr	r2, [r7, #4]
 8005a86:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005a88:	9202      	str	r2, [sp, #8]
 8005a8a:	9301      	str	r3, [sp, #4]
 8005a8c:	69fb      	ldr	r3, [r7, #28]
 8005a8e:	9300      	str	r3, [sp, #0]
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	6a3a      	ldr	r2, [r7, #32]
 8005a94:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005a96:	68f8      	ldr	r0, [r7, #12]
 8005a98:	f001 f852 	bl	8006b40 <xTaskCreateStatic>
 8005a9c:	4603      	mov	r3, r0
 8005a9e:	613b      	str	r3, [r7, #16]
 8005aa0:	e013      	b.n	8005aca <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005aa2:	69bb      	ldr	r3, [r7, #24]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d110      	bne.n	8005aca <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005aa8:	6a3b      	ldr	r3, [r7, #32]
 8005aaa:	b29a      	uxth	r2, r3
 8005aac:	f107 0310 	add.w	r3, r7, #16
 8005ab0:	9301      	str	r3, [sp, #4]
 8005ab2:	69fb      	ldr	r3, [r7, #28]
 8005ab4:	9300      	str	r3, [sp, #0]
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005aba:	68f8      	ldr	r0, [r7, #12]
 8005abc:	f001 f89d 	bl	8006bfa <xTaskCreate>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d001      	beq.n	8005aca <osThreadNew+0x11a>
            hTask = NULL;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005aca:	693b      	ldr	r3, [r7, #16]
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3728      	adds	r7, #40	; 0x28
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}

08005ad4 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b084      	sub	sp, #16
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005adc:	f3ef 8305 	mrs	r3, IPSR
 8005ae0:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ae2:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d003      	beq.n	8005af0 <osDelay+0x1c>
    stat = osErrorISR;
 8005ae8:	f06f 0305 	mvn.w	r3, #5
 8005aec:	60fb      	str	r3, [r7, #12]
 8005aee:	e007      	b.n	8005b00 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005af0:	2300      	movs	r3, #0
 8005af2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d002      	beq.n	8005b00 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	f001 f9c2 	bl	8006e84 <vTaskDelay>
    }
  }

  return (stat);
 8005b00:	68fb      	ldr	r3, [r7, #12]
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3710      	adds	r7, #16
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}

08005b0a <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8005b0a:	b580      	push	{r7, lr}
 8005b0c:	b08a      	sub	sp, #40	; 0x28
 8005b0e:	af02      	add	r7, sp, #8
 8005b10:	60f8      	str	r0, [r7, #12]
 8005b12:	60b9      	str	r1, [r7, #8]
 8005b14:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8005b16:	2300      	movs	r3, #0
 8005b18:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005b1a:	f3ef 8305 	mrs	r3, IPSR
 8005b1e:	613b      	str	r3, [r7, #16]
  return(result);
 8005b20:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d15f      	bne.n	8005be6 <osMessageQueueNew+0xdc>
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d05c      	beq.n	8005be6 <osMessageQueueNew+0xdc>
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d059      	beq.n	8005be6 <osMessageQueueNew+0xdc>
    mem = -1;
 8005b32:	f04f 33ff 	mov.w	r3, #4294967295
 8005b36:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d029      	beq.n	8005b92 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d012      	beq.n	8005b6c <osMessageQueueNew+0x62>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	68db      	ldr	r3, [r3, #12]
 8005b4a:	2b4f      	cmp	r3, #79	; 0x4f
 8005b4c:	d90e      	bls.n	8005b6c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d00a      	beq.n	8005b6c <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	695a      	ldr	r2, [r3, #20]
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	68b9      	ldr	r1, [r7, #8]
 8005b5e:	fb01 f303 	mul.w	r3, r1, r3
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d302      	bcc.n	8005b6c <osMessageQueueNew+0x62>
        mem = 1;
 8005b66:	2301      	movs	r3, #1
 8005b68:	61bb      	str	r3, [r7, #24]
 8005b6a:	e014      	b.n	8005b96 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d110      	bne.n	8005b96 <osMessageQueueNew+0x8c>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	68db      	ldr	r3, [r3, #12]
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d10c      	bne.n	8005b96 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d108      	bne.n	8005b96 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	695b      	ldr	r3, [r3, #20]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d104      	bne.n	8005b96 <osMessageQueueNew+0x8c>
          mem = 0;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	61bb      	str	r3, [r7, #24]
 8005b90:	e001      	b.n	8005b96 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8005b92:	2300      	movs	r3, #0
 8005b94:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005b96:	69bb      	ldr	r3, [r7, #24]
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d10b      	bne.n	8005bb4 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	691a      	ldr	r2, [r3, #16]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	689b      	ldr	r3, [r3, #8]
 8005ba4:	2100      	movs	r1, #0
 8005ba6:	9100      	str	r1, [sp, #0]
 8005ba8:	68b9      	ldr	r1, [r7, #8]
 8005baa:	68f8      	ldr	r0, [r7, #12]
 8005bac:	f000 fa4e 	bl	800604c <xQueueGenericCreateStatic>
 8005bb0:	61f8      	str	r0, [r7, #28]
 8005bb2:	e008      	b.n	8005bc6 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8005bb4:	69bb      	ldr	r3, [r7, #24]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d105      	bne.n	8005bc6 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8005bba:	2200      	movs	r2, #0
 8005bbc:	68b9      	ldr	r1, [r7, #8]
 8005bbe:	68f8      	ldr	r0, [r7, #12]
 8005bc0:	f000 fabc 	bl	800613c <xQueueGenericCreate>
 8005bc4:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8005bc6:	69fb      	ldr	r3, [r7, #28]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d00c      	beq.n	8005be6 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d003      	beq.n	8005bda <osMessageQueueNew+0xd0>
        name = attr->name;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	617b      	str	r3, [r7, #20]
 8005bd8:	e001      	b.n	8005bde <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8005bda:	2300      	movs	r3, #0
 8005bdc:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8005bde:	6979      	ldr	r1, [r7, #20]
 8005be0:	69f8      	ldr	r0, [r7, #28]
 8005be2:	f000 ff4f 	bl	8006a84 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8005be6:	69fb      	ldr	r3, [r7, #28]
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	3720      	adds	r7, #32
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}

08005bf0 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b088      	sub	sp, #32
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	60f8      	str	r0, [r7, #12]
 8005bf8:	60b9      	str	r1, [r7, #8]
 8005bfa:	603b      	str	r3, [r7, #0]
 8005bfc:	4613      	mov	r3, r2
 8005bfe:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005c04:	2300      	movs	r3, #0
 8005c06:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c08:	f3ef 8305 	mrs	r3, IPSR
 8005c0c:	617b      	str	r3, [r7, #20]
  return(result);
 8005c0e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d028      	beq.n	8005c66 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005c14:	69bb      	ldr	r3, [r7, #24]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d005      	beq.n	8005c26 <osMessageQueuePut+0x36>
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d002      	beq.n	8005c26 <osMessageQueuePut+0x36>
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d003      	beq.n	8005c2e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8005c26:	f06f 0303 	mvn.w	r3, #3
 8005c2a:	61fb      	str	r3, [r7, #28]
 8005c2c:	e038      	b.n	8005ca0 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8005c32:	f107 0210 	add.w	r2, r7, #16
 8005c36:	2300      	movs	r3, #0
 8005c38:	68b9      	ldr	r1, [r7, #8]
 8005c3a:	69b8      	ldr	r0, [r7, #24]
 8005c3c:	f000 fbda 	bl	80063f4 <xQueueGenericSendFromISR>
 8005c40:	4603      	mov	r3, r0
 8005c42:	2b01      	cmp	r3, #1
 8005c44:	d003      	beq.n	8005c4e <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8005c46:	f06f 0302 	mvn.w	r3, #2
 8005c4a:	61fb      	str	r3, [r7, #28]
 8005c4c:	e028      	b.n	8005ca0 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d025      	beq.n	8005ca0 <osMessageQueuePut+0xb0>
 8005c54:	4b15      	ldr	r3, [pc, #84]	; (8005cac <osMessageQueuePut+0xbc>)
 8005c56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c5a:	601a      	str	r2, [r3, #0]
 8005c5c:	f3bf 8f4f 	dsb	sy
 8005c60:	f3bf 8f6f 	isb	sy
 8005c64:	e01c      	b.n	8005ca0 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005c66:	69bb      	ldr	r3, [r7, #24]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d002      	beq.n	8005c72 <osMessageQueuePut+0x82>
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d103      	bne.n	8005c7a <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8005c72:	f06f 0303 	mvn.w	r3, #3
 8005c76:	61fb      	str	r3, [r7, #28]
 8005c78:	e012      	b.n	8005ca0 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	683a      	ldr	r2, [r7, #0]
 8005c7e:	68b9      	ldr	r1, [r7, #8]
 8005c80:	69b8      	ldr	r0, [r7, #24]
 8005c82:	f000 fab9 	bl	80061f8 <xQueueGenericSend>
 8005c86:	4603      	mov	r3, r0
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d009      	beq.n	8005ca0 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d003      	beq.n	8005c9a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8005c92:	f06f 0301 	mvn.w	r3, #1
 8005c96:	61fb      	str	r3, [r7, #28]
 8005c98:	e002      	b.n	8005ca0 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8005c9a:	f06f 0302 	mvn.w	r3, #2
 8005c9e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005ca0:	69fb      	ldr	r3, [r7, #28]
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3720      	adds	r7, #32
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	bf00      	nop
 8005cac:	e000ed04 	.word	0xe000ed04

08005cb0 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b088      	sub	sp, #32
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	60f8      	str	r0, [r7, #12]
 8005cb8:	60b9      	str	r1, [r7, #8]
 8005cba:	607a      	str	r2, [r7, #4]
 8005cbc:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005cc6:	f3ef 8305 	mrs	r3, IPSR
 8005cca:	617b      	str	r3, [r7, #20]
  return(result);
 8005ccc:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d028      	beq.n	8005d24 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005cd2:	69bb      	ldr	r3, [r7, #24]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d005      	beq.n	8005ce4 <osMessageQueueGet+0x34>
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d002      	beq.n	8005ce4 <osMessageQueueGet+0x34>
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d003      	beq.n	8005cec <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8005ce4:	f06f 0303 	mvn.w	r3, #3
 8005ce8:	61fb      	str	r3, [r7, #28]
 8005cea:	e037      	b.n	8005d5c <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8005cec:	2300      	movs	r3, #0
 8005cee:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8005cf0:	f107 0310 	add.w	r3, r7, #16
 8005cf4:	461a      	mov	r2, r3
 8005cf6:	68b9      	ldr	r1, [r7, #8]
 8005cf8:	69b8      	ldr	r0, [r7, #24]
 8005cfa:	f000 fcf7 	bl	80066ec <xQueueReceiveFromISR>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d003      	beq.n	8005d0c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8005d04:	f06f 0302 	mvn.w	r3, #2
 8005d08:	61fb      	str	r3, [r7, #28]
 8005d0a:	e027      	b.n	8005d5c <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d024      	beq.n	8005d5c <osMessageQueueGet+0xac>
 8005d12:	4b15      	ldr	r3, [pc, #84]	; (8005d68 <osMessageQueueGet+0xb8>)
 8005d14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d18:	601a      	str	r2, [r3, #0]
 8005d1a:	f3bf 8f4f 	dsb	sy
 8005d1e:	f3bf 8f6f 	isb	sy
 8005d22:	e01b      	b.n	8005d5c <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005d24:	69bb      	ldr	r3, [r7, #24]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d002      	beq.n	8005d30 <osMessageQueueGet+0x80>
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d103      	bne.n	8005d38 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8005d30:	f06f 0303 	mvn.w	r3, #3
 8005d34:	61fb      	str	r3, [r7, #28]
 8005d36:	e011      	b.n	8005d5c <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8005d38:	683a      	ldr	r2, [r7, #0]
 8005d3a:	68b9      	ldr	r1, [r7, #8]
 8005d3c:	69b8      	ldr	r0, [r7, #24]
 8005d3e:	f000 fbf5 	bl	800652c <xQueueReceive>
 8005d42:	4603      	mov	r3, r0
 8005d44:	2b01      	cmp	r3, #1
 8005d46:	d009      	beq.n	8005d5c <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d003      	beq.n	8005d56 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8005d4e:	f06f 0301 	mvn.w	r3, #1
 8005d52:	61fb      	str	r3, [r7, #28]
 8005d54:	e002      	b.n	8005d5c <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8005d56:	f06f 0302 	mvn.w	r3, #2
 8005d5a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8005d5c:	69fb      	ldr	r3, [r7, #28]
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3720      	adds	r7, #32
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}
 8005d66:	bf00      	nop
 8005d68:	e000ed04 	.word	0xe000ed04

08005d6c <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b086      	sub	sp, #24
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d102      	bne.n	8005d84 <osMessageQueueGetCount+0x18>
    count = 0U;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	617b      	str	r3, [r7, #20]
 8005d82:	e00e      	b.n	8005da2 <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d84:	f3ef 8305 	mrs	r3, IPSR
 8005d88:	60fb      	str	r3, [r7, #12]
  return(result);
 8005d8a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d004      	beq.n	8005d9a <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8005d90:	6938      	ldr	r0, [r7, #16]
 8005d92:	f000 fd49 	bl	8006828 <uxQueueMessagesWaitingFromISR>
 8005d96:	6178      	str	r0, [r7, #20]
 8005d98:	e003      	b.n	8005da2 <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 8005d9a:	6938      	ldr	r0, [r7, #16]
 8005d9c:	f000 fd26 	bl	80067ec <uxQueueMessagesWaiting>
 8005da0:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 8005da2:	697b      	ldr	r3, [r7, #20]
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	3718      	adds	r7, #24
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}

08005dac <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005dac:	b480      	push	{r7}
 8005dae:	b085      	sub	sp, #20
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	60b9      	str	r1, [r7, #8]
 8005db6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	4a07      	ldr	r2, [pc, #28]	; (8005dd8 <vApplicationGetIdleTaskMemory+0x2c>)
 8005dbc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005dbe:	68bb      	ldr	r3, [r7, #8]
 8005dc0:	4a06      	ldr	r2, [pc, #24]	; (8005ddc <vApplicationGetIdleTaskMemory+0x30>)
 8005dc2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2280      	movs	r2, #128	; 0x80
 8005dc8:	601a      	str	r2, [r3, #0]
}
 8005dca:	bf00      	nop
 8005dcc:	3714      	adds	r7, #20
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr
 8005dd6:	bf00      	nop
 8005dd8:	20000034 	.word	0x20000034
 8005ddc:	20000090 	.word	0x20000090

08005de0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005de0:	b480      	push	{r7}
 8005de2:	b085      	sub	sp, #20
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	60f8      	str	r0, [r7, #12]
 8005de8:	60b9      	str	r1, [r7, #8]
 8005dea:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	4a07      	ldr	r2, [pc, #28]	; (8005e0c <vApplicationGetTimerTaskMemory+0x2c>)
 8005df0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	4a06      	ldr	r2, [pc, #24]	; (8005e10 <vApplicationGetTimerTaskMemory+0x30>)
 8005df6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005dfe:	601a      	str	r2, [r3, #0]
}
 8005e00:	bf00      	nop
 8005e02:	3714      	adds	r7, #20
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr
 8005e0c:	20000290 	.word	0x20000290
 8005e10:	200002ec 	.word	0x200002ec

08005e14 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005e14:	b480      	push	{r7}
 8005e16:	b083      	sub	sp, #12
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	f103 0208 	add.w	r2, r3, #8
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f04f 32ff 	mov.w	r2, #4294967295
 8005e2c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f103 0208 	add.w	r2, r3, #8
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f103 0208 	add.w	r2, r3, #8
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2200      	movs	r2, #0
 8005e46:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005e48:	bf00      	nop
 8005e4a:	370c      	adds	r7, #12
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr

08005e54 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005e54:	b480      	push	{r7}
 8005e56:	b083      	sub	sp, #12
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005e62:	bf00      	nop
 8005e64:	370c      	adds	r7, #12
 8005e66:	46bd      	mov	sp, r7
 8005e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6c:	4770      	bx	lr

08005e6e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005e6e:	b480      	push	{r7}
 8005e70:	b085      	sub	sp, #20
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	6078      	str	r0, [r7, #4]
 8005e76:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	68fa      	ldr	r2, [r7, #12]
 8005e82:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	689a      	ldr	r2, [r3, #8]
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	683a      	ldr	r2, [r7, #0]
 8005e92:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	683a      	ldr	r2, [r7, #0]
 8005e98:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	687a      	ldr	r2, [r7, #4]
 8005e9e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	1c5a      	adds	r2, r3, #1
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	601a      	str	r2, [r3, #0]
}
 8005eaa:	bf00      	nop
 8005eac:	3714      	adds	r7, #20
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr

08005eb6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005eb6:	b480      	push	{r7}
 8005eb8:	b085      	sub	sp, #20
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
 8005ebe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ecc:	d103      	bne.n	8005ed6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	691b      	ldr	r3, [r3, #16]
 8005ed2:	60fb      	str	r3, [r7, #12]
 8005ed4:	e00c      	b.n	8005ef0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	3308      	adds	r3, #8
 8005eda:	60fb      	str	r3, [r7, #12]
 8005edc:	e002      	b.n	8005ee4 <vListInsert+0x2e>
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	60fb      	str	r3, [r7, #12]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	68ba      	ldr	r2, [r7, #8]
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d2f6      	bcs.n	8005ede <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	685a      	ldr	r2, [r3, #4]
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	683a      	ldr	r2, [r7, #0]
 8005efe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	68fa      	ldr	r2, [r7, #12]
 8005f04:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	683a      	ldr	r2, [r7, #0]
 8005f0a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	1c5a      	adds	r2, r3, #1
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	601a      	str	r2, [r3, #0]
}
 8005f1c:	bf00      	nop
 8005f1e:	3714      	adds	r7, #20
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr

08005f28 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b085      	sub	sp, #20
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	691b      	ldr	r3, [r3, #16]
 8005f34:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	6892      	ldr	r2, [r2, #8]
 8005f3e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	687a      	ldr	r2, [r7, #4]
 8005f46:	6852      	ldr	r2, [r2, #4]
 8005f48:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	687a      	ldr	r2, [r7, #4]
 8005f50:	429a      	cmp	r2, r3
 8005f52:	d103      	bne.n	8005f5c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	689a      	ldr	r2, [r3, #8]
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	1e5a      	subs	r2, r3, #1
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
}
 8005f70:	4618      	mov	r0, r3
 8005f72:	3714      	adds	r7, #20
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr

08005f7c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b084      	sub	sp, #16
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
 8005f84:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d10a      	bne.n	8005fa6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f94:	f383 8811 	msr	BASEPRI, r3
 8005f98:	f3bf 8f6f 	isb	sy
 8005f9c:	f3bf 8f4f 	dsb	sy
 8005fa0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005fa2:	bf00      	nop
 8005fa4:	e7fe      	b.n	8005fa4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005fa6:	f002 f945 	bl	8008234 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681a      	ldr	r2, [r3, #0]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fb2:	68f9      	ldr	r1, [r7, #12]
 8005fb4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005fb6:	fb01 f303 	mul.w	r3, r1, r3
 8005fba:	441a      	add	r2, r3
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fd6:	3b01      	subs	r3, #1
 8005fd8:	68f9      	ldr	r1, [r7, #12]
 8005fda:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8005fdc:	fb01 f303 	mul.w	r3, r1, r3
 8005fe0:	441a      	add	r2, r3
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	22ff      	movs	r2, #255	; 0xff
 8005fea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	22ff      	movs	r2, #255	; 0xff
 8005ff2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d114      	bne.n	8006026 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	691b      	ldr	r3, [r3, #16]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d01a      	beq.n	800603a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	3310      	adds	r3, #16
 8006008:	4618      	mov	r0, r3
 800600a:	f001 f9f9 	bl	8007400 <xTaskRemoveFromEventList>
 800600e:	4603      	mov	r3, r0
 8006010:	2b00      	cmp	r3, #0
 8006012:	d012      	beq.n	800603a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006014:	4b0c      	ldr	r3, [pc, #48]	; (8006048 <xQueueGenericReset+0xcc>)
 8006016:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800601a:	601a      	str	r2, [r3, #0]
 800601c:	f3bf 8f4f 	dsb	sy
 8006020:	f3bf 8f6f 	isb	sy
 8006024:	e009      	b.n	800603a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	3310      	adds	r3, #16
 800602a:	4618      	mov	r0, r3
 800602c:	f7ff fef2 	bl	8005e14 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	3324      	adds	r3, #36	; 0x24
 8006034:	4618      	mov	r0, r3
 8006036:	f7ff feed 	bl	8005e14 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800603a:	f002 f92b 	bl	8008294 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800603e:	2301      	movs	r3, #1
}
 8006040:	4618      	mov	r0, r3
 8006042:	3710      	adds	r7, #16
 8006044:	46bd      	mov	sp, r7
 8006046:	bd80      	pop	{r7, pc}
 8006048:	e000ed04 	.word	0xe000ed04

0800604c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800604c:	b580      	push	{r7, lr}
 800604e:	b08e      	sub	sp, #56	; 0x38
 8006050:	af02      	add	r7, sp, #8
 8006052:	60f8      	str	r0, [r7, #12]
 8006054:	60b9      	str	r1, [r7, #8]
 8006056:	607a      	str	r2, [r7, #4]
 8006058:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d10a      	bne.n	8006076 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006064:	f383 8811 	msr	BASEPRI, r3
 8006068:	f3bf 8f6f 	isb	sy
 800606c:	f3bf 8f4f 	dsb	sy
 8006070:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006072:	bf00      	nop
 8006074:	e7fe      	b.n	8006074 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d10a      	bne.n	8006092 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800607c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006080:	f383 8811 	msr	BASEPRI, r3
 8006084:	f3bf 8f6f 	isb	sy
 8006088:	f3bf 8f4f 	dsb	sy
 800608c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800608e:	bf00      	nop
 8006090:	e7fe      	b.n	8006090 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d002      	beq.n	800609e <xQueueGenericCreateStatic+0x52>
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d001      	beq.n	80060a2 <xQueueGenericCreateStatic+0x56>
 800609e:	2301      	movs	r3, #1
 80060a0:	e000      	b.n	80060a4 <xQueueGenericCreateStatic+0x58>
 80060a2:	2300      	movs	r3, #0
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d10a      	bne.n	80060be <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80060a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060ac:	f383 8811 	msr	BASEPRI, r3
 80060b0:	f3bf 8f6f 	isb	sy
 80060b4:	f3bf 8f4f 	dsb	sy
 80060b8:	623b      	str	r3, [r7, #32]
}
 80060ba:	bf00      	nop
 80060bc:	e7fe      	b.n	80060bc <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d102      	bne.n	80060ca <xQueueGenericCreateStatic+0x7e>
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d101      	bne.n	80060ce <xQueueGenericCreateStatic+0x82>
 80060ca:	2301      	movs	r3, #1
 80060cc:	e000      	b.n	80060d0 <xQueueGenericCreateStatic+0x84>
 80060ce:	2300      	movs	r3, #0
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d10a      	bne.n	80060ea <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80060d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060d8:	f383 8811 	msr	BASEPRI, r3
 80060dc:	f3bf 8f6f 	isb	sy
 80060e0:	f3bf 8f4f 	dsb	sy
 80060e4:	61fb      	str	r3, [r7, #28]
}
 80060e6:	bf00      	nop
 80060e8:	e7fe      	b.n	80060e8 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80060ea:	2350      	movs	r3, #80	; 0x50
 80060ec:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	2b50      	cmp	r3, #80	; 0x50
 80060f2:	d00a      	beq.n	800610a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80060f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060f8:	f383 8811 	msr	BASEPRI, r3
 80060fc:	f3bf 8f6f 	isb	sy
 8006100:	f3bf 8f4f 	dsb	sy
 8006104:	61bb      	str	r3, [r7, #24]
}
 8006106:	bf00      	nop
 8006108:	e7fe      	b.n	8006108 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800610a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8006110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006112:	2b00      	cmp	r3, #0
 8006114:	d00d      	beq.n	8006132 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006116:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006118:	2201      	movs	r2, #1
 800611a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800611e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006124:	9300      	str	r3, [sp, #0]
 8006126:	4613      	mov	r3, r2
 8006128:	687a      	ldr	r2, [r7, #4]
 800612a:	68b9      	ldr	r1, [r7, #8]
 800612c:	68f8      	ldr	r0, [r7, #12]
 800612e:	f000 f83f 	bl	80061b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006132:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006134:	4618      	mov	r0, r3
 8006136:	3730      	adds	r7, #48	; 0x30
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800613c:	b580      	push	{r7, lr}
 800613e:	b08a      	sub	sp, #40	; 0x28
 8006140:	af02      	add	r7, sp, #8
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	4613      	mov	r3, r2
 8006148:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d10a      	bne.n	8006166 <xQueueGenericCreate+0x2a>
	__asm volatile
 8006150:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006154:	f383 8811 	msr	BASEPRI, r3
 8006158:	f3bf 8f6f 	isb	sy
 800615c:	f3bf 8f4f 	dsb	sy
 8006160:	613b      	str	r3, [r7, #16]
}
 8006162:	bf00      	nop
 8006164:	e7fe      	b.n	8006164 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	68ba      	ldr	r2, [r7, #8]
 800616a:	fb02 f303 	mul.w	r3, r2, r3
 800616e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006170:	69fb      	ldr	r3, [r7, #28]
 8006172:	3350      	adds	r3, #80	; 0x50
 8006174:	4618      	mov	r0, r3
 8006176:	f002 f97f 	bl	8008478 <pvPortMalloc>
 800617a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800617c:	69bb      	ldr	r3, [r7, #24]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d011      	beq.n	80061a6 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006182:	69bb      	ldr	r3, [r7, #24]
 8006184:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	3350      	adds	r3, #80	; 0x50
 800618a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800618c:	69bb      	ldr	r3, [r7, #24]
 800618e:	2200      	movs	r2, #0
 8006190:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006194:	79fa      	ldrb	r2, [r7, #7]
 8006196:	69bb      	ldr	r3, [r7, #24]
 8006198:	9300      	str	r3, [sp, #0]
 800619a:	4613      	mov	r3, r2
 800619c:	697a      	ldr	r2, [r7, #20]
 800619e:	68b9      	ldr	r1, [r7, #8]
 80061a0:	68f8      	ldr	r0, [r7, #12]
 80061a2:	f000 f805 	bl	80061b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80061a6:	69bb      	ldr	r3, [r7, #24]
	}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3720      	adds	r7, #32
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}

080061b0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b084      	sub	sp, #16
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	60b9      	str	r1, [r7, #8]
 80061ba:	607a      	str	r2, [r7, #4]
 80061bc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d103      	bne.n	80061cc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80061c4:	69bb      	ldr	r3, [r7, #24]
 80061c6:	69ba      	ldr	r2, [r7, #24]
 80061c8:	601a      	str	r2, [r3, #0]
 80061ca:	e002      	b.n	80061d2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80061cc:	69bb      	ldr	r3, [r7, #24]
 80061ce:	687a      	ldr	r2, [r7, #4]
 80061d0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80061d2:	69bb      	ldr	r3, [r7, #24]
 80061d4:	68fa      	ldr	r2, [r7, #12]
 80061d6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80061d8:	69bb      	ldr	r3, [r7, #24]
 80061da:	68ba      	ldr	r2, [r7, #8]
 80061dc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80061de:	2101      	movs	r1, #1
 80061e0:	69b8      	ldr	r0, [r7, #24]
 80061e2:	f7ff fecb 	bl	8005f7c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80061e6:	69bb      	ldr	r3, [r7, #24]
 80061e8:	78fa      	ldrb	r2, [r7, #3]
 80061ea:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80061ee:	bf00      	nop
 80061f0:	3710      	adds	r7, #16
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}
	...

080061f8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b08e      	sub	sp, #56	; 0x38
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	60b9      	str	r1, [r7, #8]
 8006202:	607a      	str	r2, [r7, #4]
 8006204:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006206:	2300      	movs	r3, #0
 8006208:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800620e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006210:	2b00      	cmp	r3, #0
 8006212:	d10a      	bne.n	800622a <xQueueGenericSend+0x32>
	__asm volatile
 8006214:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006218:	f383 8811 	msr	BASEPRI, r3
 800621c:	f3bf 8f6f 	isb	sy
 8006220:	f3bf 8f4f 	dsb	sy
 8006224:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006226:	bf00      	nop
 8006228:	e7fe      	b.n	8006228 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d103      	bne.n	8006238 <xQueueGenericSend+0x40>
 8006230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006234:	2b00      	cmp	r3, #0
 8006236:	d101      	bne.n	800623c <xQueueGenericSend+0x44>
 8006238:	2301      	movs	r3, #1
 800623a:	e000      	b.n	800623e <xQueueGenericSend+0x46>
 800623c:	2300      	movs	r3, #0
 800623e:	2b00      	cmp	r3, #0
 8006240:	d10a      	bne.n	8006258 <xQueueGenericSend+0x60>
	__asm volatile
 8006242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006246:	f383 8811 	msr	BASEPRI, r3
 800624a:	f3bf 8f6f 	isb	sy
 800624e:	f3bf 8f4f 	dsb	sy
 8006252:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006254:	bf00      	nop
 8006256:	e7fe      	b.n	8006256 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	2b02      	cmp	r3, #2
 800625c:	d103      	bne.n	8006266 <xQueueGenericSend+0x6e>
 800625e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006262:	2b01      	cmp	r3, #1
 8006264:	d101      	bne.n	800626a <xQueueGenericSend+0x72>
 8006266:	2301      	movs	r3, #1
 8006268:	e000      	b.n	800626c <xQueueGenericSend+0x74>
 800626a:	2300      	movs	r3, #0
 800626c:	2b00      	cmp	r3, #0
 800626e:	d10a      	bne.n	8006286 <xQueueGenericSend+0x8e>
	__asm volatile
 8006270:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006274:	f383 8811 	msr	BASEPRI, r3
 8006278:	f3bf 8f6f 	isb	sy
 800627c:	f3bf 8f4f 	dsb	sy
 8006280:	623b      	str	r3, [r7, #32]
}
 8006282:	bf00      	nop
 8006284:	e7fe      	b.n	8006284 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006286:	f001 fa79 	bl	800777c <xTaskGetSchedulerState>
 800628a:	4603      	mov	r3, r0
 800628c:	2b00      	cmp	r3, #0
 800628e:	d102      	bne.n	8006296 <xQueueGenericSend+0x9e>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d101      	bne.n	800629a <xQueueGenericSend+0xa2>
 8006296:	2301      	movs	r3, #1
 8006298:	e000      	b.n	800629c <xQueueGenericSend+0xa4>
 800629a:	2300      	movs	r3, #0
 800629c:	2b00      	cmp	r3, #0
 800629e:	d10a      	bne.n	80062b6 <xQueueGenericSend+0xbe>
	__asm volatile
 80062a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062a4:	f383 8811 	msr	BASEPRI, r3
 80062a8:	f3bf 8f6f 	isb	sy
 80062ac:	f3bf 8f4f 	dsb	sy
 80062b0:	61fb      	str	r3, [r7, #28]
}
 80062b2:	bf00      	nop
 80062b4:	e7fe      	b.n	80062b4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80062b6:	f001 ffbd 	bl	8008234 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80062ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062c2:	429a      	cmp	r2, r3
 80062c4:	d302      	bcc.n	80062cc <xQueueGenericSend+0xd4>
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	2b02      	cmp	r3, #2
 80062ca:	d129      	bne.n	8006320 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80062cc:	683a      	ldr	r2, [r7, #0]
 80062ce:	68b9      	ldr	r1, [r7, #8]
 80062d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80062d2:	f000 fac7 	bl	8006864 <prvCopyDataToQueue>
 80062d6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80062d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d010      	beq.n	8006302 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80062e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062e2:	3324      	adds	r3, #36	; 0x24
 80062e4:	4618      	mov	r0, r3
 80062e6:	f001 f88b 	bl	8007400 <xTaskRemoveFromEventList>
 80062ea:	4603      	mov	r3, r0
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d013      	beq.n	8006318 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80062f0:	4b3f      	ldr	r3, [pc, #252]	; (80063f0 <xQueueGenericSend+0x1f8>)
 80062f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80062f6:	601a      	str	r2, [r3, #0]
 80062f8:	f3bf 8f4f 	dsb	sy
 80062fc:	f3bf 8f6f 	isb	sy
 8006300:	e00a      	b.n	8006318 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006304:	2b00      	cmp	r3, #0
 8006306:	d007      	beq.n	8006318 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006308:	4b39      	ldr	r3, [pc, #228]	; (80063f0 <xQueueGenericSend+0x1f8>)
 800630a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800630e:	601a      	str	r2, [r3, #0]
 8006310:	f3bf 8f4f 	dsb	sy
 8006314:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006318:	f001 ffbc 	bl	8008294 <vPortExitCritical>
				return pdPASS;
 800631c:	2301      	movs	r3, #1
 800631e:	e063      	b.n	80063e8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d103      	bne.n	800632e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006326:	f001 ffb5 	bl	8008294 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800632a:	2300      	movs	r3, #0
 800632c:	e05c      	b.n	80063e8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800632e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006330:	2b00      	cmp	r3, #0
 8006332:	d106      	bne.n	8006342 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006334:	f107 0314 	add.w	r3, r7, #20
 8006338:	4618      	mov	r0, r3
 800633a:	f001 f8c5 	bl	80074c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800633e:	2301      	movs	r3, #1
 8006340:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006342:	f001 ffa7 	bl	8008294 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006346:	f000 fe37 	bl	8006fb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800634a:	f001 ff73 	bl	8008234 <vPortEnterCritical>
 800634e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006350:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006354:	b25b      	sxtb	r3, r3
 8006356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800635a:	d103      	bne.n	8006364 <xQueueGenericSend+0x16c>
 800635c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800635e:	2200      	movs	r2, #0
 8006360:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006366:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800636a:	b25b      	sxtb	r3, r3
 800636c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006370:	d103      	bne.n	800637a <xQueueGenericSend+0x182>
 8006372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006374:	2200      	movs	r2, #0
 8006376:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800637a:	f001 ff8b 	bl	8008294 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800637e:	1d3a      	adds	r2, r7, #4
 8006380:	f107 0314 	add.w	r3, r7, #20
 8006384:	4611      	mov	r1, r2
 8006386:	4618      	mov	r0, r3
 8006388:	f001 f8b4 	bl	80074f4 <xTaskCheckForTimeOut>
 800638c:	4603      	mov	r3, r0
 800638e:	2b00      	cmp	r3, #0
 8006390:	d124      	bne.n	80063dc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006392:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006394:	f000 fb5e 	bl	8006a54 <prvIsQueueFull>
 8006398:	4603      	mov	r3, r0
 800639a:	2b00      	cmp	r3, #0
 800639c:	d018      	beq.n	80063d0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800639e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063a0:	3310      	adds	r3, #16
 80063a2:	687a      	ldr	r2, [r7, #4]
 80063a4:	4611      	mov	r1, r2
 80063a6:	4618      	mov	r0, r3
 80063a8:	f000 ffda 	bl	8007360 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80063ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80063ae:	f000 fae9 	bl	8006984 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80063b2:	f000 fe0f 	bl	8006fd4 <xTaskResumeAll>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	f47f af7c 	bne.w	80062b6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80063be:	4b0c      	ldr	r3, [pc, #48]	; (80063f0 <xQueueGenericSend+0x1f8>)
 80063c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80063c4:	601a      	str	r2, [r3, #0]
 80063c6:	f3bf 8f4f 	dsb	sy
 80063ca:	f3bf 8f6f 	isb	sy
 80063ce:	e772      	b.n	80062b6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80063d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80063d2:	f000 fad7 	bl	8006984 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80063d6:	f000 fdfd 	bl	8006fd4 <xTaskResumeAll>
 80063da:	e76c      	b.n	80062b6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80063dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80063de:	f000 fad1 	bl	8006984 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80063e2:	f000 fdf7 	bl	8006fd4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80063e6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	3738      	adds	r7, #56	; 0x38
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}
 80063f0:	e000ed04 	.word	0xe000ed04

080063f4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b090      	sub	sp, #64	; 0x40
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	60f8      	str	r0, [r7, #12]
 80063fc:	60b9      	str	r1, [r7, #8]
 80063fe:	607a      	str	r2, [r7, #4]
 8006400:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8006406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006408:	2b00      	cmp	r3, #0
 800640a:	d10a      	bne.n	8006422 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800640c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006410:	f383 8811 	msr	BASEPRI, r3
 8006414:	f3bf 8f6f 	isb	sy
 8006418:	f3bf 8f4f 	dsb	sy
 800641c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800641e:	bf00      	nop
 8006420:	e7fe      	b.n	8006420 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d103      	bne.n	8006430 <xQueueGenericSendFromISR+0x3c>
 8006428:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800642a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800642c:	2b00      	cmp	r3, #0
 800642e:	d101      	bne.n	8006434 <xQueueGenericSendFromISR+0x40>
 8006430:	2301      	movs	r3, #1
 8006432:	e000      	b.n	8006436 <xQueueGenericSendFromISR+0x42>
 8006434:	2300      	movs	r3, #0
 8006436:	2b00      	cmp	r3, #0
 8006438:	d10a      	bne.n	8006450 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800643a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800643e:	f383 8811 	msr	BASEPRI, r3
 8006442:	f3bf 8f6f 	isb	sy
 8006446:	f3bf 8f4f 	dsb	sy
 800644a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800644c:	bf00      	nop
 800644e:	e7fe      	b.n	800644e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	2b02      	cmp	r3, #2
 8006454:	d103      	bne.n	800645e <xQueueGenericSendFromISR+0x6a>
 8006456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006458:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800645a:	2b01      	cmp	r3, #1
 800645c:	d101      	bne.n	8006462 <xQueueGenericSendFromISR+0x6e>
 800645e:	2301      	movs	r3, #1
 8006460:	e000      	b.n	8006464 <xQueueGenericSendFromISR+0x70>
 8006462:	2300      	movs	r3, #0
 8006464:	2b00      	cmp	r3, #0
 8006466:	d10a      	bne.n	800647e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800646c:	f383 8811 	msr	BASEPRI, r3
 8006470:	f3bf 8f6f 	isb	sy
 8006474:	f3bf 8f4f 	dsb	sy
 8006478:	623b      	str	r3, [r7, #32]
}
 800647a:	bf00      	nop
 800647c:	e7fe      	b.n	800647c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800647e:	f001 ffbb 	bl	80083f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006482:	f3ef 8211 	mrs	r2, BASEPRI
 8006486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800648a:	f383 8811 	msr	BASEPRI, r3
 800648e:	f3bf 8f6f 	isb	sy
 8006492:	f3bf 8f4f 	dsb	sy
 8006496:	61fa      	str	r2, [r7, #28]
 8006498:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800649a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800649c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800649e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d302      	bcc.n	80064b0 <xQueueGenericSendFromISR+0xbc>
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	2b02      	cmp	r3, #2
 80064ae:	d12f      	bne.n	8006510 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80064b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80064b6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80064ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064be:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80064c0:	683a      	ldr	r2, [r7, #0]
 80064c2:	68b9      	ldr	r1, [r7, #8]
 80064c4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80064c6:	f000 f9cd 	bl	8006864 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80064ca:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80064ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064d2:	d112      	bne.n	80064fa <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80064d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d016      	beq.n	800650a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80064dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064de:	3324      	adds	r3, #36	; 0x24
 80064e0:	4618      	mov	r0, r3
 80064e2:	f000 ff8d 	bl	8007400 <xTaskRemoveFromEventList>
 80064e6:	4603      	mov	r3, r0
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d00e      	beq.n	800650a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d00b      	beq.n	800650a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2201      	movs	r2, #1
 80064f6:	601a      	str	r2, [r3, #0]
 80064f8:	e007      	b.n	800650a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80064fa:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80064fe:	3301      	adds	r3, #1
 8006500:	b2db      	uxtb	r3, r3
 8006502:	b25a      	sxtb	r2, r3
 8006504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006506:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800650a:	2301      	movs	r3, #1
 800650c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800650e:	e001      	b.n	8006514 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006510:	2300      	movs	r3, #0
 8006512:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006514:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006516:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800651e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006520:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8006522:	4618      	mov	r0, r3
 8006524:	3740      	adds	r7, #64	; 0x40
 8006526:	46bd      	mov	sp, r7
 8006528:	bd80      	pop	{r7, pc}
	...

0800652c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b08c      	sub	sp, #48	; 0x30
 8006530:	af00      	add	r7, sp, #0
 8006532:	60f8      	str	r0, [r7, #12]
 8006534:	60b9      	str	r1, [r7, #8]
 8006536:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006538:	2300      	movs	r3, #0
 800653a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006542:	2b00      	cmp	r3, #0
 8006544:	d10a      	bne.n	800655c <xQueueReceive+0x30>
	__asm volatile
 8006546:	f04f 0350 	mov.w	r3, #80	; 0x50
 800654a:	f383 8811 	msr	BASEPRI, r3
 800654e:	f3bf 8f6f 	isb	sy
 8006552:	f3bf 8f4f 	dsb	sy
 8006556:	623b      	str	r3, [r7, #32]
}
 8006558:	bf00      	nop
 800655a:	e7fe      	b.n	800655a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d103      	bne.n	800656a <xQueueReceive+0x3e>
 8006562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006566:	2b00      	cmp	r3, #0
 8006568:	d101      	bne.n	800656e <xQueueReceive+0x42>
 800656a:	2301      	movs	r3, #1
 800656c:	e000      	b.n	8006570 <xQueueReceive+0x44>
 800656e:	2300      	movs	r3, #0
 8006570:	2b00      	cmp	r3, #0
 8006572:	d10a      	bne.n	800658a <xQueueReceive+0x5e>
	__asm volatile
 8006574:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006578:	f383 8811 	msr	BASEPRI, r3
 800657c:	f3bf 8f6f 	isb	sy
 8006580:	f3bf 8f4f 	dsb	sy
 8006584:	61fb      	str	r3, [r7, #28]
}
 8006586:	bf00      	nop
 8006588:	e7fe      	b.n	8006588 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800658a:	f001 f8f7 	bl	800777c <xTaskGetSchedulerState>
 800658e:	4603      	mov	r3, r0
 8006590:	2b00      	cmp	r3, #0
 8006592:	d102      	bne.n	800659a <xQueueReceive+0x6e>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d101      	bne.n	800659e <xQueueReceive+0x72>
 800659a:	2301      	movs	r3, #1
 800659c:	e000      	b.n	80065a0 <xQueueReceive+0x74>
 800659e:	2300      	movs	r3, #0
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d10a      	bne.n	80065ba <xQueueReceive+0x8e>
	__asm volatile
 80065a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065a8:	f383 8811 	msr	BASEPRI, r3
 80065ac:	f3bf 8f6f 	isb	sy
 80065b0:	f3bf 8f4f 	dsb	sy
 80065b4:	61bb      	str	r3, [r7, #24]
}
 80065b6:	bf00      	nop
 80065b8:	e7fe      	b.n	80065b8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80065ba:	f001 fe3b 	bl	8008234 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80065be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80065c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d01f      	beq.n	800660a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80065ca:	68b9      	ldr	r1, [r7, #8]
 80065cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80065ce:	f000 f9b3 	bl	8006938 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80065d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065d4:	1e5a      	subs	r2, r3, #1
 80065d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065d8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80065da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065dc:	691b      	ldr	r3, [r3, #16]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d00f      	beq.n	8006602 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80065e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065e4:	3310      	adds	r3, #16
 80065e6:	4618      	mov	r0, r3
 80065e8:	f000 ff0a 	bl	8007400 <xTaskRemoveFromEventList>
 80065ec:	4603      	mov	r3, r0
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d007      	beq.n	8006602 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80065f2:	4b3d      	ldr	r3, [pc, #244]	; (80066e8 <xQueueReceive+0x1bc>)
 80065f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065f8:	601a      	str	r2, [r3, #0]
 80065fa:	f3bf 8f4f 	dsb	sy
 80065fe:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006602:	f001 fe47 	bl	8008294 <vPortExitCritical>
				return pdPASS;
 8006606:	2301      	movs	r3, #1
 8006608:	e069      	b.n	80066de <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d103      	bne.n	8006618 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006610:	f001 fe40 	bl	8008294 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006614:	2300      	movs	r3, #0
 8006616:	e062      	b.n	80066de <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800661a:	2b00      	cmp	r3, #0
 800661c:	d106      	bne.n	800662c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800661e:	f107 0310 	add.w	r3, r7, #16
 8006622:	4618      	mov	r0, r3
 8006624:	f000 ff50 	bl	80074c8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006628:	2301      	movs	r3, #1
 800662a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800662c:	f001 fe32 	bl	8008294 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006630:	f000 fcc2 	bl	8006fb8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006634:	f001 fdfe 	bl	8008234 <vPortEnterCritical>
 8006638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800663a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800663e:	b25b      	sxtb	r3, r3
 8006640:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006644:	d103      	bne.n	800664e <xQueueReceive+0x122>
 8006646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006648:	2200      	movs	r2, #0
 800664a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800664e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006650:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006654:	b25b      	sxtb	r3, r3
 8006656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800665a:	d103      	bne.n	8006664 <xQueueReceive+0x138>
 800665c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800665e:	2200      	movs	r2, #0
 8006660:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006664:	f001 fe16 	bl	8008294 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006668:	1d3a      	adds	r2, r7, #4
 800666a:	f107 0310 	add.w	r3, r7, #16
 800666e:	4611      	mov	r1, r2
 8006670:	4618      	mov	r0, r3
 8006672:	f000 ff3f 	bl	80074f4 <xTaskCheckForTimeOut>
 8006676:	4603      	mov	r3, r0
 8006678:	2b00      	cmp	r3, #0
 800667a:	d123      	bne.n	80066c4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800667c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800667e:	f000 f9d3 	bl	8006a28 <prvIsQueueEmpty>
 8006682:	4603      	mov	r3, r0
 8006684:	2b00      	cmp	r3, #0
 8006686:	d017      	beq.n	80066b8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800668a:	3324      	adds	r3, #36	; 0x24
 800668c:	687a      	ldr	r2, [r7, #4]
 800668e:	4611      	mov	r1, r2
 8006690:	4618      	mov	r0, r3
 8006692:	f000 fe65 	bl	8007360 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006696:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006698:	f000 f974 	bl	8006984 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800669c:	f000 fc9a 	bl	8006fd4 <xTaskResumeAll>
 80066a0:	4603      	mov	r3, r0
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d189      	bne.n	80065ba <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80066a6:	4b10      	ldr	r3, [pc, #64]	; (80066e8 <xQueueReceive+0x1bc>)
 80066a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80066ac:	601a      	str	r2, [r3, #0]
 80066ae:	f3bf 8f4f 	dsb	sy
 80066b2:	f3bf 8f6f 	isb	sy
 80066b6:	e780      	b.n	80065ba <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80066b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80066ba:	f000 f963 	bl	8006984 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80066be:	f000 fc89 	bl	8006fd4 <xTaskResumeAll>
 80066c2:	e77a      	b.n	80065ba <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80066c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80066c6:	f000 f95d 	bl	8006984 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80066ca:	f000 fc83 	bl	8006fd4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80066ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80066d0:	f000 f9aa 	bl	8006a28 <prvIsQueueEmpty>
 80066d4:	4603      	mov	r3, r0
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	f43f af6f 	beq.w	80065ba <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80066dc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80066de:	4618      	mov	r0, r3
 80066e0:	3730      	adds	r7, #48	; 0x30
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}
 80066e6:	bf00      	nop
 80066e8:	e000ed04 	.word	0xe000ed04

080066ec <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b08e      	sub	sp, #56	; 0x38
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	60f8      	str	r0, [r7, #12]
 80066f4:	60b9      	str	r1, [r7, #8]
 80066f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80066fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d10a      	bne.n	8006718 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8006702:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006706:	f383 8811 	msr	BASEPRI, r3
 800670a:	f3bf 8f6f 	isb	sy
 800670e:	f3bf 8f4f 	dsb	sy
 8006712:	623b      	str	r3, [r7, #32]
}
 8006714:	bf00      	nop
 8006716:	e7fe      	b.n	8006716 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d103      	bne.n	8006726 <xQueueReceiveFromISR+0x3a>
 800671e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006722:	2b00      	cmp	r3, #0
 8006724:	d101      	bne.n	800672a <xQueueReceiveFromISR+0x3e>
 8006726:	2301      	movs	r3, #1
 8006728:	e000      	b.n	800672c <xQueueReceiveFromISR+0x40>
 800672a:	2300      	movs	r3, #0
 800672c:	2b00      	cmp	r3, #0
 800672e:	d10a      	bne.n	8006746 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8006730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006734:	f383 8811 	msr	BASEPRI, r3
 8006738:	f3bf 8f6f 	isb	sy
 800673c:	f3bf 8f4f 	dsb	sy
 8006740:	61fb      	str	r3, [r7, #28]
}
 8006742:	bf00      	nop
 8006744:	e7fe      	b.n	8006744 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006746:	f001 fe57 	bl	80083f8 <vPortValidateInterruptPriority>
	__asm volatile
 800674a:	f3ef 8211 	mrs	r2, BASEPRI
 800674e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006752:	f383 8811 	msr	BASEPRI, r3
 8006756:	f3bf 8f6f 	isb	sy
 800675a:	f3bf 8f4f 	dsb	sy
 800675e:	61ba      	str	r2, [r7, #24]
 8006760:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006762:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006764:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800676a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800676c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800676e:	2b00      	cmp	r3, #0
 8006770:	d02f      	beq.n	80067d2 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006774:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006778:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800677c:	68b9      	ldr	r1, [r7, #8]
 800677e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006780:	f000 f8da 	bl	8006938 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006786:	1e5a      	subs	r2, r3, #1
 8006788:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800678a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800678c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006794:	d112      	bne.n	80067bc <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006798:	691b      	ldr	r3, [r3, #16]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d016      	beq.n	80067cc <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800679e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067a0:	3310      	adds	r3, #16
 80067a2:	4618      	mov	r0, r3
 80067a4:	f000 fe2c 	bl	8007400 <xTaskRemoveFromEventList>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d00e      	beq.n	80067cc <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d00b      	beq.n	80067cc <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2201      	movs	r2, #1
 80067b8:	601a      	str	r2, [r3, #0]
 80067ba:	e007      	b.n	80067cc <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80067bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80067c0:	3301      	adds	r3, #1
 80067c2:	b2db      	uxtb	r3, r3
 80067c4:	b25a      	sxtb	r2, r3
 80067c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80067cc:	2301      	movs	r3, #1
 80067ce:	637b      	str	r3, [r7, #52]	; 0x34
 80067d0:	e001      	b.n	80067d6 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80067d2:	2300      	movs	r3, #0
 80067d4:	637b      	str	r3, [r7, #52]	; 0x34
 80067d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067d8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	f383 8811 	msr	BASEPRI, r3
}
 80067e0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80067e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	3738      	adds	r7, #56	; 0x38
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}

080067ec <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b084      	sub	sp, #16
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d10a      	bne.n	8006810 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 80067fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067fe:	f383 8811 	msr	BASEPRI, r3
 8006802:	f3bf 8f6f 	isb	sy
 8006806:	f3bf 8f4f 	dsb	sy
 800680a:	60bb      	str	r3, [r7, #8]
}
 800680c:	bf00      	nop
 800680e:	e7fe      	b.n	800680e <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8006810:	f001 fd10 	bl	8008234 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006818:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800681a:	f001 fd3b 	bl	8008294 <vPortExitCritical>

	return uxReturn;
 800681e:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8006820:	4618      	mov	r0, r3
 8006822:	3710      	adds	r7, #16
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}

08006828 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8006828:	b480      	push	{r7}
 800682a:	b087      	sub	sp, #28
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8006834:	697b      	ldr	r3, [r7, #20]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d10a      	bne.n	8006850 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 800683a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800683e:	f383 8811 	msr	BASEPRI, r3
 8006842:	f3bf 8f6f 	isb	sy
 8006846:	f3bf 8f4f 	dsb	sy
 800684a:	60fb      	str	r3, [r7, #12]
}
 800684c:	bf00      	nop
 800684e:	e7fe      	b.n	800684e <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006854:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8006856:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8006858:	4618      	mov	r0, r3
 800685a:	371c      	adds	r7, #28
 800685c:	46bd      	mov	sp, r7
 800685e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006862:	4770      	bx	lr

08006864 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b086      	sub	sp, #24
 8006868:	af00      	add	r7, sp, #0
 800686a:	60f8      	str	r0, [r7, #12]
 800686c:	60b9      	str	r1, [r7, #8]
 800686e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006870:	2300      	movs	r3, #0
 8006872:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006878:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800687e:	2b00      	cmp	r3, #0
 8006880:	d10d      	bne.n	800689e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d14d      	bne.n	8006926 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	689b      	ldr	r3, [r3, #8]
 800688e:	4618      	mov	r0, r3
 8006890:	f000 ff92 	bl	80077b8 <xTaskPriorityDisinherit>
 8006894:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2200      	movs	r2, #0
 800689a:	609a      	str	r2, [r3, #8]
 800689c:	e043      	b.n	8006926 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d119      	bne.n	80068d8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	6858      	ldr	r0, [r3, #4]
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ac:	461a      	mov	r2, r3
 80068ae:	68b9      	ldr	r1, [r7, #8]
 80068b0:	f001 fff0 	bl	8008894 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	685a      	ldr	r2, [r3, #4]
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068bc:	441a      	add	r2, r3
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	685a      	ldr	r2, [r3, #4]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	689b      	ldr	r3, [r3, #8]
 80068ca:	429a      	cmp	r2, r3
 80068cc:	d32b      	bcc.n	8006926 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	605a      	str	r2, [r3, #4]
 80068d6:	e026      	b.n	8006926 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	68d8      	ldr	r0, [r3, #12]
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068e0:	461a      	mov	r2, r3
 80068e2:	68b9      	ldr	r1, [r7, #8]
 80068e4:	f001 ffd6 	bl	8008894 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	68da      	ldr	r2, [r3, #12]
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068f0:	425b      	negs	r3, r3
 80068f2:	441a      	add	r2, r3
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	68da      	ldr	r2, [r3, #12]
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	429a      	cmp	r2, r3
 8006902:	d207      	bcs.n	8006914 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	689a      	ldr	r2, [r3, #8]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800690c:	425b      	negs	r3, r3
 800690e:	441a      	add	r2, r3
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2b02      	cmp	r3, #2
 8006918:	d105      	bne.n	8006926 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d002      	beq.n	8006926 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006920:	693b      	ldr	r3, [r7, #16]
 8006922:	3b01      	subs	r3, #1
 8006924:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	1c5a      	adds	r2, r3, #1
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800692e:	697b      	ldr	r3, [r7, #20]
}
 8006930:	4618      	mov	r0, r3
 8006932:	3718      	adds	r7, #24
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}

08006938 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b082      	sub	sp, #8
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006946:	2b00      	cmp	r3, #0
 8006948:	d018      	beq.n	800697c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	68da      	ldr	r2, [r3, #12]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006952:	441a      	add	r2, r3
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	68da      	ldr	r2, [r3, #12]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	429a      	cmp	r2, r3
 8006962:	d303      	bcc.n	800696c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	68d9      	ldr	r1, [r3, #12]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006974:	461a      	mov	r2, r3
 8006976:	6838      	ldr	r0, [r7, #0]
 8006978:	f001 ff8c 	bl	8008894 <memcpy>
	}
}
 800697c:	bf00      	nop
 800697e:	3708      	adds	r7, #8
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}

08006984 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b084      	sub	sp, #16
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800698c:	f001 fc52 	bl	8008234 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006996:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006998:	e011      	b.n	80069be <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d012      	beq.n	80069c8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	3324      	adds	r3, #36	; 0x24
 80069a6:	4618      	mov	r0, r3
 80069a8:	f000 fd2a 	bl	8007400 <xTaskRemoveFromEventList>
 80069ac:	4603      	mov	r3, r0
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d001      	beq.n	80069b6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80069b2:	f000 fe01 	bl	80075b8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80069b6:	7bfb      	ldrb	r3, [r7, #15]
 80069b8:	3b01      	subs	r3, #1
 80069ba:	b2db      	uxtb	r3, r3
 80069bc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80069be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	dce9      	bgt.n	800699a <prvUnlockQueue+0x16>
 80069c6:	e000      	b.n	80069ca <prvUnlockQueue+0x46>
					break;
 80069c8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	22ff      	movs	r2, #255	; 0xff
 80069ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80069d2:	f001 fc5f 	bl	8008294 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80069d6:	f001 fc2d 	bl	8008234 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80069e0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80069e2:	e011      	b.n	8006a08 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	691b      	ldr	r3, [r3, #16]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d012      	beq.n	8006a12 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	3310      	adds	r3, #16
 80069f0:	4618      	mov	r0, r3
 80069f2:	f000 fd05 	bl	8007400 <xTaskRemoveFromEventList>
 80069f6:	4603      	mov	r3, r0
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d001      	beq.n	8006a00 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80069fc:	f000 fddc 	bl	80075b8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006a00:	7bbb      	ldrb	r3, [r7, #14]
 8006a02:	3b01      	subs	r3, #1
 8006a04:	b2db      	uxtb	r3, r3
 8006a06:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006a08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	dce9      	bgt.n	80069e4 <prvUnlockQueue+0x60>
 8006a10:	e000      	b.n	8006a14 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006a12:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	22ff      	movs	r2, #255	; 0xff
 8006a18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006a1c:	f001 fc3a 	bl	8008294 <vPortExitCritical>
}
 8006a20:	bf00      	nop
 8006a22:	3710      	adds	r7, #16
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b084      	sub	sp, #16
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006a30:	f001 fc00 	bl	8008234 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d102      	bne.n	8006a42 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	60fb      	str	r3, [r7, #12]
 8006a40:	e001      	b.n	8006a46 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006a42:	2300      	movs	r3, #0
 8006a44:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006a46:	f001 fc25 	bl	8008294 <vPortExitCritical>

	return xReturn;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	3710      	adds	r7, #16
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bd80      	pop	{r7, pc}

08006a54 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b084      	sub	sp, #16
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006a5c:	f001 fbea 	bl	8008234 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	d102      	bne.n	8006a72 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	60fb      	str	r3, [r7, #12]
 8006a70:	e001      	b.n	8006a76 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006a72:	2300      	movs	r3, #0
 8006a74:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006a76:	f001 fc0d 	bl	8008294 <vPortExitCritical>

	return xReturn;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	3710      	adds	r7, #16
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}

08006a84 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006a84:	b480      	push	{r7}
 8006a86:	b085      	sub	sp, #20
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
 8006a8c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006a8e:	2300      	movs	r3, #0
 8006a90:	60fb      	str	r3, [r7, #12]
 8006a92:	e014      	b.n	8006abe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006a94:	4a0f      	ldr	r2, [pc, #60]	; (8006ad4 <vQueueAddToRegistry+0x50>)
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d10b      	bne.n	8006ab8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006aa0:	490c      	ldr	r1, [pc, #48]	; (8006ad4 <vQueueAddToRegistry+0x50>)
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	683a      	ldr	r2, [r7, #0]
 8006aa6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006aaa:	4a0a      	ldr	r2, [pc, #40]	; (8006ad4 <vQueueAddToRegistry+0x50>)
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	00db      	lsls	r3, r3, #3
 8006ab0:	4413      	add	r3, r2
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006ab6:	e006      	b.n	8006ac6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	3301      	adds	r3, #1
 8006abc:	60fb      	str	r3, [r7, #12]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	2b07      	cmp	r3, #7
 8006ac2:	d9e7      	bls.n	8006a94 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006ac4:	bf00      	nop
 8006ac6:	bf00      	nop
 8006ac8:	3714      	adds	r7, #20
 8006aca:	46bd      	mov	sp, r7
 8006acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad0:	4770      	bx	lr
 8006ad2:	bf00      	nop
 8006ad4:	20001b24 	.word	0x20001b24

08006ad8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b086      	sub	sp, #24
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	60f8      	str	r0, [r7, #12]
 8006ae0:	60b9      	str	r1, [r7, #8]
 8006ae2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006ae8:	f001 fba4 	bl	8008234 <vPortEnterCritical>
 8006aec:	697b      	ldr	r3, [r7, #20]
 8006aee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006af2:	b25b      	sxtb	r3, r3
 8006af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006af8:	d103      	bne.n	8006b02 <vQueueWaitForMessageRestricted+0x2a>
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	2200      	movs	r2, #0
 8006afe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b08:	b25b      	sxtb	r3, r3
 8006b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b0e:	d103      	bne.n	8006b18 <vQueueWaitForMessageRestricted+0x40>
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	2200      	movs	r2, #0
 8006b14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006b18:	f001 fbbc 	bl	8008294 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d106      	bne.n	8006b32 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	3324      	adds	r3, #36	; 0x24
 8006b28:	687a      	ldr	r2, [r7, #4]
 8006b2a:	68b9      	ldr	r1, [r7, #8]
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	f000 fc3b 	bl	80073a8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006b32:	6978      	ldr	r0, [r7, #20]
 8006b34:	f7ff ff26 	bl	8006984 <prvUnlockQueue>
	}
 8006b38:	bf00      	nop
 8006b3a:	3718      	adds	r7, #24
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}

08006b40 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b08e      	sub	sp, #56	; 0x38
 8006b44:	af04      	add	r7, sp, #16
 8006b46:	60f8      	str	r0, [r7, #12]
 8006b48:	60b9      	str	r1, [r7, #8]
 8006b4a:	607a      	str	r2, [r7, #4]
 8006b4c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006b4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d10a      	bne.n	8006b6a <xTaskCreateStatic+0x2a>
	__asm volatile
 8006b54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b58:	f383 8811 	msr	BASEPRI, r3
 8006b5c:	f3bf 8f6f 	isb	sy
 8006b60:	f3bf 8f4f 	dsb	sy
 8006b64:	623b      	str	r3, [r7, #32]
}
 8006b66:	bf00      	nop
 8006b68:	e7fe      	b.n	8006b68 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d10a      	bne.n	8006b86 <xTaskCreateStatic+0x46>
	__asm volatile
 8006b70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b74:	f383 8811 	msr	BASEPRI, r3
 8006b78:	f3bf 8f6f 	isb	sy
 8006b7c:	f3bf 8f4f 	dsb	sy
 8006b80:	61fb      	str	r3, [r7, #28]
}
 8006b82:	bf00      	nop
 8006b84:	e7fe      	b.n	8006b84 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006b86:	235c      	movs	r3, #92	; 0x5c
 8006b88:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	2b5c      	cmp	r3, #92	; 0x5c
 8006b8e:	d00a      	beq.n	8006ba6 <xTaskCreateStatic+0x66>
	__asm volatile
 8006b90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b94:	f383 8811 	msr	BASEPRI, r3
 8006b98:	f3bf 8f6f 	isb	sy
 8006b9c:	f3bf 8f4f 	dsb	sy
 8006ba0:	61bb      	str	r3, [r7, #24]
}
 8006ba2:	bf00      	nop
 8006ba4:	e7fe      	b.n	8006ba4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006ba6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006ba8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d01e      	beq.n	8006bec <xTaskCreateStatic+0xac>
 8006bae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d01b      	beq.n	8006bec <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006bb6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006bbc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc0:	2202      	movs	r2, #2
 8006bc2:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	9303      	str	r3, [sp, #12]
 8006bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bcc:	9302      	str	r3, [sp, #8]
 8006bce:	f107 0314 	add.w	r3, r7, #20
 8006bd2:	9301      	str	r3, [sp, #4]
 8006bd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bd6:	9300      	str	r3, [sp, #0]
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	68b9      	ldr	r1, [r7, #8]
 8006bde:	68f8      	ldr	r0, [r7, #12]
 8006be0:	f000 f850 	bl	8006c84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006be4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006be6:	f000 f8dd 	bl	8006da4 <prvAddNewTaskToReadyList>
 8006bea:	e001      	b.n	8006bf0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006bec:	2300      	movs	r3, #0
 8006bee:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006bf0:	697b      	ldr	r3, [r7, #20]
	}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3728      	adds	r7, #40	; 0x28
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}

08006bfa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006bfa:	b580      	push	{r7, lr}
 8006bfc:	b08c      	sub	sp, #48	; 0x30
 8006bfe:	af04      	add	r7, sp, #16
 8006c00:	60f8      	str	r0, [r7, #12]
 8006c02:	60b9      	str	r1, [r7, #8]
 8006c04:	603b      	str	r3, [r7, #0]
 8006c06:	4613      	mov	r3, r2
 8006c08:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006c0a:	88fb      	ldrh	r3, [r7, #6]
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	4618      	mov	r0, r3
 8006c10:	f001 fc32 	bl	8008478 <pvPortMalloc>
 8006c14:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006c16:	697b      	ldr	r3, [r7, #20]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d00e      	beq.n	8006c3a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006c1c:	205c      	movs	r0, #92	; 0x5c
 8006c1e:	f001 fc2b 	bl	8008478 <pvPortMalloc>
 8006c22:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006c24:	69fb      	ldr	r3, [r7, #28]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d003      	beq.n	8006c32 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006c2a:	69fb      	ldr	r3, [r7, #28]
 8006c2c:	697a      	ldr	r2, [r7, #20]
 8006c2e:	631a      	str	r2, [r3, #48]	; 0x30
 8006c30:	e005      	b.n	8006c3e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006c32:	6978      	ldr	r0, [r7, #20]
 8006c34:	f001 fcec 	bl	8008610 <vPortFree>
 8006c38:	e001      	b.n	8006c3e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006c3e:	69fb      	ldr	r3, [r7, #28]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d017      	beq.n	8006c74 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006c44:	69fb      	ldr	r3, [r7, #28]
 8006c46:	2200      	movs	r2, #0
 8006c48:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006c4c:	88fa      	ldrh	r2, [r7, #6]
 8006c4e:	2300      	movs	r3, #0
 8006c50:	9303      	str	r3, [sp, #12]
 8006c52:	69fb      	ldr	r3, [r7, #28]
 8006c54:	9302      	str	r3, [sp, #8]
 8006c56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c58:	9301      	str	r3, [sp, #4]
 8006c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c5c:	9300      	str	r3, [sp, #0]
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	68b9      	ldr	r1, [r7, #8]
 8006c62:	68f8      	ldr	r0, [r7, #12]
 8006c64:	f000 f80e 	bl	8006c84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006c68:	69f8      	ldr	r0, [r7, #28]
 8006c6a:	f000 f89b 	bl	8006da4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	61bb      	str	r3, [r7, #24]
 8006c72:	e002      	b.n	8006c7a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006c74:	f04f 33ff 	mov.w	r3, #4294967295
 8006c78:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006c7a:	69bb      	ldr	r3, [r7, #24]
	}
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	3720      	adds	r7, #32
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}

08006c84 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006c84:	b580      	push	{r7, lr}
 8006c86:	b088      	sub	sp, #32
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	60f8      	str	r0, [r7, #12]
 8006c8c:	60b9      	str	r1, [r7, #8]
 8006c8e:	607a      	str	r2, [r7, #4]
 8006c90:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c94:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	009b      	lsls	r3, r3, #2
 8006c9a:	461a      	mov	r2, r3
 8006c9c:	21a5      	movs	r1, #165	; 0xa5
 8006c9e:	f001 fe07 	bl	80088b0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006ca2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ca4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006cac:	3b01      	subs	r3, #1
 8006cae:	009b      	lsls	r3, r3, #2
 8006cb0:	4413      	add	r3, r2
 8006cb2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006cb4:	69bb      	ldr	r3, [r7, #24]
 8006cb6:	f023 0307 	bic.w	r3, r3, #7
 8006cba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006cbc:	69bb      	ldr	r3, [r7, #24]
 8006cbe:	f003 0307 	and.w	r3, r3, #7
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d00a      	beq.n	8006cdc <prvInitialiseNewTask+0x58>
	__asm volatile
 8006cc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cca:	f383 8811 	msr	BASEPRI, r3
 8006cce:	f3bf 8f6f 	isb	sy
 8006cd2:	f3bf 8f4f 	dsb	sy
 8006cd6:	617b      	str	r3, [r7, #20]
}
 8006cd8:	bf00      	nop
 8006cda:	e7fe      	b.n	8006cda <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d01f      	beq.n	8006d22 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	61fb      	str	r3, [r7, #28]
 8006ce6:	e012      	b.n	8006d0e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ce8:	68ba      	ldr	r2, [r7, #8]
 8006cea:	69fb      	ldr	r3, [r7, #28]
 8006cec:	4413      	add	r3, r2
 8006cee:	7819      	ldrb	r1, [r3, #0]
 8006cf0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cf2:	69fb      	ldr	r3, [r7, #28]
 8006cf4:	4413      	add	r3, r2
 8006cf6:	3334      	adds	r3, #52	; 0x34
 8006cf8:	460a      	mov	r2, r1
 8006cfa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006cfc:	68ba      	ldr	r2, [r7, #8]
 8006cfe:	69fb      	ldr	r3, [r7, #28]
 8006d00:	4413      	add	r3, r2
 8006d02:	781b      	ldrb	r3, [r3, #0]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d006      	beq.n	8006d16 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	3301      	adds	r3, #1
 8006d0c:	61fb      	str	r3, [r7, #28]
 8006d0e:	69fb      	ldr	r3, [r7, #28]
 8006d10:	2b0f      	cmp	r3, #15
 8006d12:	d9e9      	bls.n	8006ce8 <prvInitialiseNewTask+0x64>
 8006d14:	e000      	b.n	8006d18 <prvInitialiseNewTask+0x94>
			{
				break;
 8006d16:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006d20:	e003      	b.n	8006d2a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006d22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d24:	2200      	movs	r2, #0
 8006d26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d2c:	2b37      	cmp	r3, #55	; 0x37
 8006d2e:	d901      	bls.n	8006d34 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006d30:	2337      	movs	r3, #55	; 0x37
 8006d32:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d38:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d3c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d3e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d42:	2200      	movs	r2, #0
 8006d44:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006d46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d48:	3304      	adds	r3, #4
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f7ff f882 	bl	8005e54 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d52:	3318      	adds	r3, #24
 8006d54:	4618      	mov	r0, r3
 8006d56:	f7ff f87d 	bl	8005e54 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d5e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d62:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d68:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006d6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d6e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006d70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d72:	2200      	movs	r2, #0
 8006d74:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d78:	2200      	movs	r2, #0
 8006d7a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006d7e:	683a      	ldr	r2, [r7, #0]
 8006d80:	68f9      	ldr	r1, [r7, #12]
 8006d82:	69b8      	ldr	r0, [r7, #24]
 8006d84:	f001 f928 	bl	8007fd8 <pxPortInitialiseStack>
 8006d88:	4602      	mov	r2, r0
 8006d8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d8c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d002      	beq.n	8006d9a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006d94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d98:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d9a:	bf00      	nop
 8006d9c:	3720      	adds	r7, #32
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}
	...

08006da4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b082      	sub	sp, #8
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006dac:	f001 fa42 	bl	8008234 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006db0:	4b2d      	ldr	r3, [pc, #180]	; (8006e68 <prvAddNewTaskToReadyList+0xc4>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	3301      	adds	r3, #1
 8006db6:	4a2c      	ldr	r2, [pc, #176]	; (8006e68 <prvAddNewTaskToReadyList+0xc4>)
 8006db8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006dba:	4b2c      	ldr	r3, [pc, #176]	; (8006e6c <prvAddNewTaskToReadyList+0xc8>)
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d109      	bne.n	8006dd6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006dc2:	4a2a      	ldr	r2, [pc, #168]	; (8006e6c <prvAddNewTaskToReadyList+0xc8>)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006dc8:	4b27      	ldr	r3, [pc, #156]	; (8006e68 <prvAddNewTaskToReadyList+0xc4>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	2b01      	cmp	r3, #1
 8006dce:	d110      	bne.n	8006df2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006dd0:	f000 fc16 	bl	8007600 <prvInitialiseTaskLists>
 8006dd4:	e00d      	b.n	8006df2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006dd6:	4b26      	ldr	r3, [pc, #152]	; (8006e70 <prvAddNewTaskToReadyList+0xcc>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d109      	bne.n	8006df2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006dde:	4b23      	ldr	r3, [pc, #140]	; (8006e6c <prvAddNewTaskToReadyList+0xc8>)
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006de8:	429a      	cmp	r2, r3
 8006dea:	d802      	bhi.n	8006df2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006dec:	4a1f      	ldr	r2, [pc, #124]	; (8006e6c <prvAddNewTaskToReadyList+0xc8>)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006df2:	4b20      	ldr	r3, [pc, #128]	; (8006e74 <prvAddNewTaskToReadyList+0xd0>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	3301      	adds	r3, #1
 8006df8:	4a1e      	ldr	r2, [pc, #120]	; (8006e74 <prvAddNewTaskToReadyList+0xd0>)
 8006dfa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006dfc:	4b1d      	ldr	r3, [pc, #116]	; (8006e74 <prvAddNewTaskToReadyList+0xd0>)
 8006dfe:	681a      	ldr	r2, [r3, #0]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e08:	4b1b      	ldr	r3, [pc, #108]	; (8006e78 <prvAddNewTaskToReadyList+0xd4>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	429a      	cmp	r2, r3
 8006e0e:	d903      	bls.n	8006e18 <prvAddNewTaskToReadyList+0x74>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e14:	4a18      	ldr	r2, [pc, #96]	; (8006e78 <prvAddNewTaskToReadyList+0xd4>)
 8006e16:	6013      	str	r3, [r2, #0]
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e1c:	4613      	mov	r3, r2
 8006e1e:	009b      	lsls	r3, r3, #2
 8006e20:	4413      	add	r3, r2
 8006e22:	009b      	lsls	r3, r3, #2
 8006e24:	4a15      	ldr	r2, [pc, #84]	; (8006e7c <prvAddNewTaskToReadyList+0xd8>)
 8006e26:	441a      	add	r2, r3
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	3304      	adds	r3, #4
 8006e2c:	4619      	mov	r1, r3
 8006e2e:	4610      	mov	r0, r2
 8006e30:	f7ff f81d 	bl	8005e6e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006e34:	f001 fa2e 	bl	8008294 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006e38:	4b0d      	ldr	r3, [pc, #52]	; (8006e70 <prvAddNewTaskToReadyList+0xcc>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d00e      	beq.n	8006e5e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006e40:	4b0a      	ldr	r3, [pc, #40]	; (8006e6c <prvAddNewTaskToReadyList+0xc8>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e4a:	429a      	cmp	r2, r3
 8006e4c:	d207      	bcs.n	8006e5e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006e4e:	4b0c      	ldr	r3, [pc, #48]	; (8006e80 <prvAddNewTaskToReadyList+0xdc>)
 8006e50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e54:	601a      	str	r2, [r3, #0]
 8006e56:	f3bf 8f4f 	dsb	sy
 8006e5a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e5e:	bf00      	nop
 8006e60:	3708      	adds	r7, #8
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
 8006e66:	bf00      	nop
 8006e68:	20000bc0 	.word	0x20000bc0
 8006e6c:	200006ec 	.word	0x200006ec
 8006e70:	20000bcc 	.word	0x20000bcc
 8006e74:	20000bdc 	.word	0x20000bdc
 8006e78:	20000bc8 	.word	0x20000bc8
 8006e7c:	200006f0 	.word	0x200006f0
 8006e80:	e000ed04 	.word	0xe000ed04

08006e84 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b084      	sub	sp, #16
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d017      	beq.n	8006ec6 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006e96:	4b13      	ldr	r3, [pc, #76]	; (8006ee4 <vTaskDelay+0x60>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d00a      	beq.n	8006eb4 <vTaskDelay+0x30>
	__asm volatile
 8006e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ea2:	f383 8811 	msr	BASEPRI, r3
 8006ea6:	f3bf 8f6f 	isb	sy
 8006eaa:	f3bf 8f4f 	dsb	sy
 8006eae:	60bb      	str	r3, [r7, #8]
}
 8006eb0:	bf00      	nop
 8006eb2:	e7fe      	b.n	8006eb2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006eb4:	f000 f880 	bl	8006fb8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006eb8:	2100      	movs	r1, #0
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f000 fcea 	bl	8007894 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006ec0:	f000 f888 	bl	8006fd4 <xTaskResumeAll>
 8006ec4:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d107      	bne.n	8006edc <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006ecc:	4b06      	ldr	r3, [pc, #24]	; (8006ee8 <vTaskDelay+0x64>)
 8006ece:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ed2:	601a      	str	r2, [r3, #0]
 8006ed4:	f3bf 8f4f 	dsb	sy
 8006ed8:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006edc:	bf00      	nop
 8006ede:	3710      	adds	r7, #16
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bd80      	pop	{r7, pc}
 8006ee4:	20000be8 	.word	0x20000be8
 8006ee8:	e000ed04 	.word	0xe000ed04

08006eec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b08a      	sub	sp, #40	; 0x28
 8006ef0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006efa:	463a      	mov	r2, r7
 8006efc:	1d39      	adds	r1, r7, #4
 8006efe:	f107 0308 	add.w	r3, r7, #8
 8006f02:	4618      	mov	r0, r3
 8006f04:	f7fe ff52 	bl	8005dac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006f08:	6839      	ldr	r1, [r7, #0]
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	68ba      	ldr	r2, [r7, #8]
 8006f0e:	9202      	str	r2, [sp, #8]
 8006f10:	9301      	str	r3, [sp, #4]
 8006f12:	2300      	movs	r3, #0
 8006f14:	9300      	str	r3, [sp, #0]
 8006f16:	2300      	movs	r3, #0
 8006f18:	460a      	mov	r2, r1
 8006f1a:	4921      	ldr	r1, [pc, #132]	; (8006fa0 <vTaskStartScheduler+0xb4>)
 8006f1c:	4821      	ldr	r0, [pc, #132]	; (8006fa4 <vTaskStartScheduler+0xb8>)
 8006f1e:	f7ff fe0f 	bl	8006b40 <xTaskCreateStatic>
 8006f22:	4603      	mov	r3, r0
 8006f24:	4a20      	ldr	r2, [pc, #128]	; (8006fa8 <vTaskStartScheduler+0xbc>)
 8006f26:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006f28:	4b1f      	ldr	r3, [pc, #124]	; (8006fa8 <vTaskStartScheduler+0xbc>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d002      	beq.n	8006f36 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006f30:	2301      	movs	r3, #1
 8006f32:	617b      	str	r3, [r7, #20]
 8006f34:	e001      	b.n	8006f3a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006f36:	2300      	movs	r3, #0
 8006f38:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006f3a:	697b      	ldr	r3, [r7, #20]
 8006f3c:	2b01      	cmp	r3, #1
 8006f3e:	d102      	bne.n	8006f46 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006f40:	f000 fcfc 	bl	800793c <xTimerCreateTimerTask>
 8006f44:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d116      	bne.n	8006f7a <vTaskStartScheduler+0x8e>
	__asm volatile
 8006f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f50:	f383 8811 	msr	BASEPRI, r3
 8006f54:	f3bf 8f6f 	isb	sy
 8006f58:	f3bf 8f4f 	dsb	sy
 8006f5c:	613b      	str	r3, [r7, #16]
}
 8006f5e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006f60:	4b12      	ldr	r3, [pc, #72]	; (8006fac <vTaskStartScheduler+0xc0>)
 8006f62:	f04f 32ff 	mov.w	r2, #4294967295
 8006f66:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006f68:	4b11      	ldr	r3, [pc, #68]	; (8006fb0 <vTaskStartScheduler+0xc4>)
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006f6e:	4b11      	ldr	r3, [pc, #68]	; (8006fb4 <vTaskStartScheduler+0xc8>)
 8006f70:	2200      	movs	r2, #0
 8006f72:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006f74:	f001 f8bc 	bl	80080f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006f78:	e00e      	b.n	8006f98 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f80:	d10a      	bne.n	8006f98 <vTaskStartScheduler+0xac>
	__asm volatile
 8006f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f86:	f383 8811 	msr	BASEPRI, r3
 8006f8a:	f3bf 8f6f 	isb	sy
 8006f8e:	f3bf 8f4f 	dsb	sy
 8006f92:	60fb      	str	r3, [r7, #12]
}
 8006f94:	bf00      	nop
 8006f96:	e7fe      	b.n	8006f96 <vTaskStartScheduler+0xaa>
}
 8006f98:	bf00      	nop
 8006f9a:	3718      	adds	r7, #24
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bd80      	pop	{r7, pc}
 8006fa0:	08008944 	.word	0x08008944
 8006fa4:	080075d1 	.word	0x080075d1
 8006fa8:	20000be4 	.word	0x20000be4
 8006fac:	20000be0 	.word	0x20000be0
 8006fb0:	20000bcc 	.word	0x20000bcc
 8006fb4:	20000bc4 	.word	0x20000bc4

08006fb8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006fb8:	b480      	push	{r7}
 8006fba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006fbc:	4b04      	ldr	r3, [pc, #16]	; (8006fd0 <vTaskSuspendAll+0x18>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	3301      	adds	r3, #1
 8006fc2:	4a03      	ldr	r2, [pc, #12]	; (8006fd0 <vTaskSuspendAll+0x18>)
 8006fc4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006fc6:	bf00      	nop
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fce:	4770      	bx	lr
 8006fd0:	20000be8 	.word	0x20000be8

08006fd4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b084      	sub	sp, #16
 8006fd8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006fe2:	4b42      	ldr	r3, [pc, #264]	; (80070ec <xTaskResumeAll+0x118>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d10a      	bne.n	8007000 <xTaskResumeAll+0x2c>
	__asm volatile
 8006fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fee:	f383 8811 	msr	BASEPRI, r3
 8006ff2:	f3bf 8f6f 	isb	sy
 8006ff6:	f3bf 8f4f 	dsb	sy
 8006ffa:	603b      	str	r3, [r7, #0]
}
 8006ffc:	bf00      	nop
 8006ffe:	e7fe      	b.n	8006ffe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007000:	f001 f918 	bl	8008234 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007004:	4b39      	ldr	r3, [pc, #228]	; (80070ec <xTaskResumeAll+0x118>)
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	3b01      	subs	r3, #1
 800700a:	4a38      	ldr	r2, [pc, #224]	; (80070ec <xTaskResumeAll+0x118>)
 800700c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800700e:	4b37      	ldr	r3, [pc, #220]	; (80070ec <xTaskResumeAll+0x118>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d162      	bne.n	80070dc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007016:	4b36      	ldr	r3, [pc, #216]	; (80070f0 <xTaskResumeAll+0x11c>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	2b00      	cmp	r3, #0
 800701c:	d05e      	beq.n	80070dc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800701e:	e02f      	b.n	8007080 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007020:	4b34      	ldr	r3, [pc, #208]	; (80070f4 <xTaskResumeAll+0x120>)
 8007022:	68db      	ldr	r3, [r3, #12]
 8007024:	68db      	ldr	r3, [r3, #12]
 8007026:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	3318      	adds	r3, #24
 800702c:	4618      	mov	r0, r3
 800702e:	f7fe ff7b 	bl	8005f28 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	3304      	adds	r3, #4
 8007036:	4618      	mov	r0, r3
 8007038:	f7fe ff76 	bl	8005f28 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007040:	4b2d      	ldr	r3, [pc, #180]	; (80070f8 <xTaskResumeAll+0x124>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	429a      	cmp	r2, r3
 8007046:	d903      	bls.n	8007050 <xTaskResumeAll+0x7c>
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800704c:	4a2a      	ldr	r2, [pc, #168]	; (80070f8 <xTaskResumeAll+0x124>)
 800704e:	6013      	str	r3, [r2, #0]
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007054:	4613      	mov	r3, r2
 8007056:	009b      	lsls	r3, r3, #2
 8007058:	4413      	add	r3, r2
 800705a:	009b      	lsls	r3, r3, #2
 800705c:	4a27      	ldr	r2, [pc, #156]	; (80070fc <xTaskResumeAll+0x128>)
 800705e:	441a      	add	r2, r3
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	3304      	adds	r3, #4
 8007064:	4619      	mov	r1, r3
 8007066:	4610      	mov	r0, r2
 8007068:	f7fe ff01 	bl	8005e6e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007070:	4b23      	ldr	r3, [pc, #140]	; (8007100 <xTaskResumeAll+0x12c>)
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007076:	429a      	cmp	r2, r3
 8007078:	d302      	bcc.n	8007080 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800707a:	4b22      	ldr	r3, [pc, #136]	; (8007104 <xTaskResumeAll+0x130>)
 800707c:	2201      	movs	r2, #1
 800707e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007080:	4b1c      	ldr	r3, [pc, #112]	; (80070f4 <xTaskResumeAll+0x120>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d1cb      	bne.n	8007020 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d001      	beq.n	8007092 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800708e:	f000 fb55 	bl	800773c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007092:	4b1d      	ldr	r3, [pc, #116]	; (8007108 <xTaskResumeAll+0x134>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d010      	beq.n	80070c0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800709e:	f000 f847 	bl	8007130 <xTaskIncrementTick>
 80070a2:	4603      	mov	r3, r0
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d002      	beq.n	80070ae <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80070a8:	4b16      	ldr	r3, [pc, #88]	; (8007104 <xTaskResumeAll+0x130>)
 80070aa:	2201      	movs	r2, #1
 80070ac:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	3b01      	subs	r3, #1
 80070b2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d1f1      	bne.n	800709e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80070ba:	4b13      	ldr	r3, [pc, #76]	; (8007108 <xTaskResumeAll+0x134>)
 80070bc:	2200      	movs	r2, #0
 80070be:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80070c0:	4b10      	ldr	r3, [pc, #64]	; (8007104 <xTaskResumeAll+0x130>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d009      	beq.n	80070dc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80070c8:	2301      	movs	r3, #1
 80070ca:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80070cc:	4b0f      	ldr	r3, [pc, #60]	; (800710c <xTaskResumeAll+0x138>)
 80070ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80070d2:	601a      	str	r2, [r3, #0]
 80070d4:	f3bf 8f4f 	dsb	sy
 80070d8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80070dc:	f001 f8da 	bl	8008294 <vPortExitCritical>

	return xAlreadyYielded;
 80070e0:	68bb      	ldr	r3, [r7, #8]
}
 80070e2:	4618      	mov	r0, r3
 80070e4:	3710      	adds	r7, #16
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bd80      	pop	{r7, pc}
 80070ea:	bf00      	nop
 80070ec:	20000be8 	.word	0x20000be8
 80070f0:	20000bc0 	.word	0x20000bc0
 80070f4:	20000b80 	.word	0x20000b80
 80070f8:	20000bc8 	.word	0x20000bc8
 80070fc:	200006f0 	.word	0x200006f0
 8007100:	200006ec 	.word	0x200006ec
 8007104:	20000bd4 	.word	0x20000bd4
 8007108:	20000bd0 	.word	0x20000bd0
 800710c:	e000ed04 	.word	0xe000ed04

08007110 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007110:	b480      	push	{r7}
 8007112:	b083      	sub	sp, #12
 8007114:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007116:	4b05      	ldr	r3, [pc, #20]	; (800712c <xTaskGetTickCount+0x1c>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800711c:	687b      	ldr	r3, [r7, #4]
}
 800711e:	4618      	mov	r0, r3
 8007120:	370c      	adds	r7, #12
 8007122:	46bd      	mov	sp, r7
 8007124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007128:	4770      	bx	lr
 800712a:	bf00      	nop
 800712c:	20000bc4 	.word	0x20000bc4

08007130 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b086      	sub	sp, #24
 8007134:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007136:	2300      	movs	r3, #0
 8007138:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800713a:	4b4f      	ldr	r3, [pc, #316]	; (8007278 <xTaskIncrementTick+0x148>)
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	2b00      	cmp	r3, #0
 8007140:	f040 808f 	bne.w	8007262 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007144:	4b4d      	ldr	r3, [pc, #308]	; (800727c <xTaskIncrementTick+0x14c>)
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	3301      	adds	r3, #1
 800714a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800714c:	4a4b      	ldr	r2, [pc, #300]	; (800727c <xTaskIncrementTick+0x14c>)
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007152:	693b      	ldr	r3, [r7, #16]
 8007154:	2b00      	cmp	r3, #0
 8007156:	d120      	bne.n	800719a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007158:	4b49      	ldr	r3, [pc, #292]	; (8007280 <xTaskIncrementTick+0x150>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	2b00      	cmp	r3, #0
 8007160:	d00a      	beq.n	8007178 <xTaskIncrementTick+0x48>
	__asm volatile
 8007162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007166:	f383 8811 	msr	BASEPRI, r3
 800716a:	f3bf 8f6f 	isb	sy
 800716e:	f3bf 8f4f 	dsb	sy
 8007172:	603b      	str	r3, [r7, #0]
}
 8007174:	bf00      	nop
 8007176:	e7fe      	b.n	8007176 <xTaskIncrementTick+0x46>
 8007178:	4b41      	ldr	r3, [pc, #260]	; (8007280 <xTaskIncrementTick+0x150>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	60fb      	str	r3, [r7, #12]
 800717e:	4b41      	ldr	r3, [pc, #260]	; (8007284 <xTaskIncrementTick+0x154>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a3f      	ldr	r2, [pc, #252]	; (8007280 <xTaskIncrementTick+0x150>)
 8007184:	6013      	str	r3, [r2, #0]
 8007186:	4a3f      	ldr	r2, [pc, #252]	; (8007284 <xTaskIncrementTick+0x154>)
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	6013      	str	r3, [r2, #0]
 800718c:	4b3e      	ldr	r3, [pc, #248]	; (8007288 <xTaskIncrementTick+0x158>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	3301      	adds	r3, #1
 8007192:	4a3d      	ldr	r2, [pc, #244]	; (8007288 <xTaskIncrementTick+0x158>)
 8007194:	6013      	str	r3, [r2, #0]
 8007196:	f000 fad1 	bl	800773c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800719a:	4b3c      	ldr	r3, [pc, #240]	; (800728c <xTaskIncrementTick+0x15c>)
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	693a      	ldr	r2, [r7, #16]
 80071a0:	429a      	cmp	r2, r3
 80071a2:	d349      	bcc.n	8007238 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80071a4:	4b36      	ldr	r3, [pc, #216]	; (8007280 <xTaskIncrementTick+0x150>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d104      	bne.n	80071b8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80071ae:	4b37      	ldr	r3, [pc, #220]	; (800728c <xTaskIncrementTick+0x15c>)
 80071b0:	f04f 32ff 	mov.w	r2, #4294967295
 80071b4:	601a      	str	r2, [r3, #0]
					break;
 80071b6:	e03f      	b.n	8007238 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071b8:	4b31      	ldr	r3, [pc, #196]	; (8007280 <xTaskIncrementTick+0x150>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	68db      	ldr	r3, [r3, #12]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	685b      	ldr	r3, [r3, #4]
 80071c6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80071c8:	693a      	ldr	r2, [r7, #16]
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d203      	bcs.n	80071d8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80071d0:	4a2e      	ldr	r2, [pc, #184]	; (800728c <xTaskIncrementTick+0x15c>)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80071d6:	e02f      	b.n	8007238 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	3304      	adds	r3, #4
 80071dc:	4618      	mov	r0, r3
 80071de:	f7fe fea3 	bl	8005f28 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d004      	beq.n	80071f4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	3318      	adds	r3, #24
 80071ee:	4618      	mov	r0, r3
 80071f0:	f7fe fe9a 	bl	8005f28 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071f8:	4b25      	ldr	r3, [pc, #148]	; (8007290 <xTaskIncrementTick+0x160>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d903      	bls.n	8007208 <xTaskIncrementTick+0xd8>
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007204:	4a22      	ldr	r2, [pc, #136]	; (8007290 <xTaskIncrementTick+0x160>)
 8007206:	6013      	str	r3, [r2, #0]
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800720c:	4613      	mov	r3, r2
 800720e:	009b      	lsls	r3, r3, #2
 8007210:	4413      	add	r3, r2
 8007212:	009b      	lsls	r3, r3, #2
 8007214:	4a1f      	ldr	r2, [pc, #124]	; (8007294 <xTaskIncrementTick+0x164>)
 8007216:	441a      	add	r2, r3
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	3304      	adds	r3, #4
 800721c:	4619      	mov	r1, r3
 800721e:	4610      	mov	r0, r2
 8007220:	f7fe fe25 	bl	8005e6e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007228:	4b1b      	ldr	r3, [pc, #108]	; (8007298 <xTaskIncrementTick+0x168>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800722e:	429a      	cmp	r2, r3
 8007230:	d3b8      	bcc.n	80071a4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8007232:	2301      	movs	r3, #1
 8007234:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007236:	e7b5      	b.n	80071a4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007238:	4b17      	ldr	r3, [pc, #92]	; (8007298 <xTaskIncrementTick+0x168>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800723e:	4915      	ldr	r1, [pc, #84]	; (8007294 <xTaskIncrementTick+0x164>)
 8007240:	4613      	mov	r3, r2
 8007242:	009b      	lsls	r3, r3, #2
 8007244:	4413      	add	r3, r2
 8007246:	009b      	lsls	r3, r3, #2
 8007248:	440b      	add	r3, r1
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	2b01      	cmp	r3, #1
 800724e:	d901      	bls.n	8007254 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007250:	2301      	movs	r3, #1
 8007252:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007254:	4b11      	ldr	r3, [pc, #68]	; (800729c <xTaskIncrementTick+0x16c>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d007      	beq.n	800726c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800725c:	2301      	movs	r3, #1
 800725e:	617b      	str	r3, [r7, #20]
 8007260:	e004      	b.n	800726c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007262:	4b0f      	ldr	r3, [pc, #60]	; (80072a0 <xTaskIncrementTick+0x170>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	3301      	adds	r3, #1
 8007268:	4a0d      	ldr	r2, [pc, #52]	; (80072a0 <xTaskIncrementTick+0x170>)
 800726a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800726c:	697b      	ldr	r3, [r7, #20]
}
 800726e:	4618      	mov	r0, r3
 8007270:	3718      	adds	r7, #24
 8007272:	46bd      	mov	sp, r7
 8007274:	bd80      	pop	{r7, pc}
 8007276:	bf00      	nop
 8007278:	20000be8 	.word	0x20000be8
 800727c:	20000bc4 	.word	0x20000bc4
 8007280:	20000b78 	.word	0x20000b78
 8007284:	20000b7c 	.word	0x20000b7c
 8007288:	20000bd8 	.word	0x20000bd8
 800728c:	20000be0 	.word	0x20000be0
 8007290:	20000bc8 	.word	0x20000bc8
 8007294:	200006f0 	.word	0x200006f0
 8007298:	200006ec 	.word	0x200006ec
 800729c:	20000bd4 	.word	0x20000bd4
 80072a0:	20000bd0 	.word	0x20000bd0

080072a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80072a4:	b480      	push	{r7}
 80072a6:	b085      	sub	sp, #20
 80072a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80072aa:	4b28      	ldr	r3, [pc, #160]	; (800734c <vTaskSwitchContext+0xa8>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d003      	beq.n	80072ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80072b2:	4b27      	ldr	r3, [pc, #156]	; (8007350 <vTaskSwitchContext+0xac>)
 80072b4:	2201      	movs	r2, #1
 80072b6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80072b8:	e041      	b.n	800733e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80072ba:	4b25      	ldr	r3, [pc, #148]	; (8007350 <vTaskSwitchContext+0xac>)
 80072bc:	2200      	movs	r2, #0
 80072be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072c0:	4b24      	ldr	r3, [pc, #144]	; (8007354 <vTaskSwitchContext+0xb0>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	60fb      	str	r3, [r7, #12]
 80072c6:	e010      	b.n	80072ea <vTaskSwitchContext+0x46>
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d10a      	bne.n	80072e4 <vTaskSwitchContext+0x40>
	__asm volatile
 80072ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072d2:	f383 8811 	msr	BASEPRI, r3
 80072d6:	f3bf 8f6f 	isb	sy
 80072da:	f3bf 8f4f 	dsb	sy
 80072de:	607b      	str	r3, [r7, #4]
}
 80072e0:	bf00      	nop
 80072e2:	e7fe      	b.n	80072e2 <vTaskSwitchContext+0x3e>
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	3b01      	subs	r3, #1
 80072e8:	60fb      	str	r3, [r7, #12]
 80072ea:	491b      	ldr	r1, [pc, #108]	; (8007358 <vTaskSwitchContext+0xb4>)
 80072ec:	68fa      	ldr	r2, [r7, #12]
 80072ee:	4613      	mov	r3, r2
 80072f0:	009b      	lsls	r3, r3, #2
 80072f2:	4413      	add	r3, r2
 80072f4:	009b      	lsls	r3, r3, #2
 80072f6:	440b      	add	r3, r1
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d0e4      	beq.n	80072c8 <vTaskSwitchContext+0x24>
 80072fe:	68fa      	ldr	r2, [r7, #12]
 8007300:	4613      	mov	r3, r2
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	4413      	add	r3, r2
 8007306:	009b      	lsls	r3, r3, #2
 8007308:	4a13      	ldr	r2, [pc, #76]	; (8007358 <vTaskSwitchContext+0xb4>)
 800730a:	4413      	add	r3, r2
 800730c:	60bb      	str	r3, [r7, #8]
 800730e:	68bb      	ldr	r3, [r7, #8]
 8007310:	685b      	ldr	r3, [r3, #4]
 8007312:	685a      	ldr	r2, [r3, #4]
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	605a      	str	r2, [r3, #4]
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	685a      	ldr	r2, [r3, #4]
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	3308      	adds	r3, #8
 8007320:	429a      	cmp	r2, r3
 8007322:	d104      	bne.n	800732e <vTaskSwitchContext+0x8a>
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	685a      	ldr	r2, [r3, #4]
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	605a      	str	r2, [r3, #4]
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	685b      	ldr	r3, [r3, #4]
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	4a09      	ldr	r2, [pc, #36]	; (800735c <vTaskSwitchContext+0xb8>)
 8007336:	6013      	str	r3, [r2, #0]
 8007338:	4a06      	ldr	r2, [pc, #24]	; (8007354 <vTaskSwitchContext+0xb0>)
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	6013      	str	r3, [r2, #0]
}
 800733e:	bf00      	nop
 8007340:	3714      	adds	r7, #20
 8007342:	46bd      	mov	sp, r7
 8007344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007348:	4770      	bx	lr
 800734a:	bf00      	nop
 800734c:	20000be8 	.word	0x20000be8
 8007350:	20000bd4 	.word	0x20000bd4
 8007354:	20000bc8 	.word	0x20000bc8
 8007358:	200006f0 	.word	0x200006f0
 800735c:	200006ec 	.word	0x200006ec

08007360 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007360:	b580      	push	{r7, lr}
 8007362:	b084      	sub	sp, #16
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
 8007368:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d10a      	bne.n	8007386 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8007370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007374:	f383 8811 	msr	BASEPRI, r3
 8007378:	f3bf 8f6f 	isb	sy
 800737c:	f3bf 8f4f 	dsb	sy
 8007380:	60fb      	str	r3, [r7, #12]
}
 8007382:	bf00      	nop
 8007384:	e7fe      	b.n	8007384 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007386:	4b07      	ldr	r3, [pc, #28]	; (80073a4 <vTaskPlaceOnEventList+0x44>)
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	3318      	adds	r3, #24
 800738c:	4619      	mov	r1, r3
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f7fe fd91 	bl	8005eb6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007394:	2101      	movs	r1, #1
 8007396:	6838      	ldr	r0, [r7, #0]
 8007398:	f000 fa7c 	bl	8007894 <prvAddCurrentTaskToDelayedList>
}
 800739c:	bf00      	nop
 800739e:	3710      	adds	r7, #16
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bd80      	pop	{r7, pc}
 80073a4:	200006ec 	.word	0x200006ec

080073a8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80073a8:	b580      	push	{r7, lr}
 80073aa:	b086      	sub	sp, #24
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	60f8      	str	r0, [r7, #12]
 80073b0:	60b9      	str	r1, [r7, #8]
 80073b2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d10a      	bne.n	80073d0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80073ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073be:	f383 8811 	msr	BASEPRI, r3
 80073c2:	f3bf 8f6f 	isb	sy
 80073c6:	f3bf 8f4f 	dsb	sy
 80073ca:	617b      	str	r3, [r7, #20]
}
 80073cc:	bf00      	nop
 80073ce:	e7fe      	b.n	80073ce <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80073d0:	4b0a      	ldr	r3, [pc, #40]	; (80073fc <vTaskPlaceOnEventListRestricted+0x54>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	3318      	adds	r3, #24
 80073d6:	4619      	mov	r1, r3
 80073d8:	68f8      	ldr	r0, [r7, #12]
 80073da:	f7fe fd48 	bl	8005e6e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d002      	beq.n	80073ea <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80073e4:	f04f 33ff 	mov.w	r3, #4294967295
 80073e8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80073ea:	6879      	ldr	r1, [r7, #4]
 80073ec:	68b8      	ldr	r0, [r7, #8]
 80073ee:	f000 fa51 	bl	8007894 <prvAddCurrentTaskToDelayedList>
	}
 80073f2:	bf00      	nop
 80073f4:	3718      	adds	r7, #24
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bd80      	pop	{r7, pc}
 80073fa:	bf00      	nop
 80073fc:	200006ec 	.word	0x200006ec

08007400 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b086      	sub	sp, #24
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	68db      	ldr	r3, [r3, #12]
 800740c:	68db      	ldr	r3, [r3, #12]
 800740e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007410:	693b      	ldr	r3, [r7, #16]
 8007412:	2b00      	cmp	r3, #0
 8007414:	d10a      	bne.n	800742c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8007416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800741a:	f383 8811 	msr	BASEPRI, r3
 800741e:	f3bf 8f6f 	isb	sy
 8007422:	f3bf 8f4f 	dsb	sy
 8007426:	60fb      	str	r3, [r7, #12]
}
 8007428:	bf00      	nop
 800742a:	e7fe      	b.n	800742a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800742c:	693b      	ldr	r3, [r7, #16]
 800742e:	3318      	adds	r3, #24
 8007430:	4618      	mov	r0, r3
 8007432:	f7fe fd79 	bl	8005f28 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007436:	4b1e      	ldr	r3, [pc, #120]	; (80074b0 <xTaskRemoveFromEventList+0xb0>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d11d      	bne.n	800747a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	3304      	adds	r3, #4
 8007442:	4618      	mov	r0, r3
 8007444:	f7fe fd70 	bl	8005f28 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007448:	693b      	ldr	r3, [r7, #16]
 800744a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800744c:	4b19      	ldr	r3, [pc, #100]	; (80074b4 <xTaskRemoveFromEventList+0xb4>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	429a      	cmp	r2, r3
 8007452:	d903      	bls.n	800745c <xTaskRemoveFromEventList+0x5c>
 8007454:	693b      	ldr	r3, [r7, #16]
 8007456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007458:	4a16      	ldr	r2, [pc, #88]	; (80074b4 <xTaskRemoveFromEventList+0xb4>)
 800745a:	6013      	str	r3, [r2, #0]
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007460:	4613      	mov	r3, r2
 8007462:	009b      	lsls	r3, r3, #2
 8007464:	4413      	add	r3, r2
 8007466:	009b      	lsls	r3, r3, #2
 8007468:	4a13      	ldr	r2, [pc, #76]	; (80074b8 <xTaskRemoveFromEventList+0xb8>)
 800746a:	441a      	add	r2, r3
 800746c:	693b      	ldr	r3, [r7, #16]
 800746e:	3304      	adds	r3, #4
 8007470:	4619      	mov	r1, r3
 8007472:	4610      	mov	r0, r2
 8007474:	f7fe fcfb 	bl	8005e6e <vListInsertEnd>
 8007478:	e005      	b.n	8007486 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800747a:	693b      	ldr	r3, [r7, #16]
 800747c:	3318      	adds	r3, #24
 800747e:	4619      	mov	r1, r3
 8007480:	480e      	ldr	r0, [pc, #56]	; (80074bc <xTaskRemoveFromEventList+0xbc>)
 8007482:	f7fe fcf4 	bl	8005e6e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800748a:	4b0d      	ldr	r3, [pc, #52]	; (80074c0 <xTaskRemoveFromEventList+0xc0>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007490:	429a      	cmp	r2, r3
 8007492:	d905      	bls.n	80074a0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007494:	2301      	movs	r3, #1
 8007496:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007498:	4b0a      	ldr	r3, [pc, #40]	; (80074c4 <xTaskRemoveFromEventList+0xc4>)
 800749a:	2201      	movs	r2, #1
 800749c:	601a      	str	r2, [r3, #0]
 800749e:	e001      	b.n	80074a4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80074a0:	2300      	movs	r3, #0
 80074a2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80074a4:	697b      	ldr	r3, [r7, #20]
}
 80074a6:	4618      	mov	r0, r3
 80074a8:	3718      	adds	r7, #24
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}
 80074ae:	bf00      	nop
 80074b0:	20000be8 	.word	0x20000be8
 80074b4:	20000bc8 	.word	0x20000bc8
 80074b8:	200006f0 	.word	0x200006f0
 80074bc:	20000b80 	.word	0x20000b80
 80074c0:	200006ec 	.word	0x200006ec
 80074c4:	20000bd4 	.word	0x20000bd4

080074c8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80074c8:	b480      	push	{r7}
 80074ca:	b083      	sub	sp, #12
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80074d0:	4b06      	ldr	r3, [pc, #24]	; (80074ec <vTaskInternalSetTimeOutState+0x24>)
 80074d2:	681a      	ldr	r2, [r3, #0]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80074d8:	4b05      	ldr	r3, [pc, #20]	; (80074f0 <vTaskInternalSetTimeOutState+0x28>)
 80074da:	681a      	ldr	r2, [r3, #0]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	605a      	str	r2, [r3, #4]
}
 80074e0:	bf00      	nop
 80074e2:	370c      	adds	r7, #12
 80074e4:	46bd      	mov	sp, r7
 80074e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ea:	4770      	bx	lr
 80074ec:	20000bd8 	.word	0x20000bd8
 80074f0:	20000bc4 	.word	0x20000bc4

080074f4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b088      	sub	sp, #32
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
 80074fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d10a      	bne.n	800751a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007504:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007508:	f383 8811 	msr	BASEPRI, r3
 800750c:	f3bf 8f6f 	isb	sy
 8007510:	f3bf 8f4f 	dsb	sy
 8007514:	613b      	str	r3, [r7, #16]
}
 8007516:	bf00      	nop
 8007518:	e7fe      	b.n	8007518 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800751a:	683b      	ldr	r3, [r7, #0]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d10a      	bne.n	8007536 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007524:	f383 8811 	msr	BASEPRI, r3
 8007528:	f3bf 8f6f 	isb	sy
 800752c:	f3bf 8f4f 	dsb	sy
 8007530:	60fb      	str	r3, [r7, #12]
}
 8007532:	bf00      	nop
 8007534:	e7fe      	b.n	8007534 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007536:	f000 fe7d 	bl	8008234 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800753a:	4b1d      	ldr	r3, [pc, #116]	; (80075b0 <xTaskCheckForTimeOut+0xbc>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	69ba      	ldr	r2, [r7, #24]
 8007546:	1ad3      	subs	r3, r2, r3
 8007548:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007552:	d102      	bne.n	800755a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007554:	2300      	movs	r3, #0
 8007556:	61fb      	str	r3, [r7, #28]
 8007558:	e023      	b.n	80075a2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681a      	ldr	r2, [r3, #0]
 800755e:	4b15      	ldr	r3, [pc, #84]	; (80075b4 <xTaskCheckForTimeOut+0xc0>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	429a      	cmp	r2, r3
 8007564:	d007      	beq.n	8007576 <xTaskCheckForTimeOut+0x82>
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	69ba      	ldr	r2, [r7, #24]
 800756c:	429a      	cmp	r2, r3
 800756e:	d302      	bcc.n	8007576 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007570:	2301      	movs	r3, #1
 8007572:	61fb      	str	r3, [r7, #28]
 8007574:	e015      	b.n	80075a2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	697a      	ldr	r2, [r7, #20]
 800757c:	429a      	cmp	r2, r3
 800757e:	d20b      	bcs.n	8007598 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	681a      	ldr	r2, [r3, #0]
 8007584:	697b      	ldr	r3, [r7, #20]
 8007586:	1ad2      	subs	r2, r2, r3
 8007588:	683b      	ldr	r3, [r7, #0]
 800758a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800758c:	6878      	ldr	r0, [r7, #4]
 800758e:	f7ff ff9b 	bl	80074c8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007592:	2300      	movs	r3, #0
 8007594:	61fb      	str	r3, [r7, #28]
 8007596:	e004      	b.n	80075a2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	2200      	movs	r2, #0
 800759c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800759e:	2301      	movs	r3, #1
 80075a0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80075a2:	f000 fe77 	bl	8008294 <vPortExitCritical>

	return xReturn;
 80075a6:	69fb      	ldr	r3, [r7, #28]
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3720      	adds	r7, #32
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}
 80075b0:	20000bc4 	.word	0x20000bc4
 80075b4:	20000bd8 	.word	0x20000bd8

080075b8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80075b8:	b480      	push	{r7}
 80075ba:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80075bc:	4b03      	ldr	r3, [pc, #12]	; (80075cc <vTaskMissedYield+0x14>)
 80075be:	2201      	movs	r2, #1
 80075c0:	601a      	str	r2, [r3, #0]
}
 80075c2:	bf00      	nop
 80075c4:	46bd      	mov	sp, r7
 80075c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ca:	4770      	bx	lr
 80075cc:	20000bd4 	.word	0x20000bd4

080075d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b082      	sub	sp, #8
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80075d8:	f000 f852 	bl	8007680 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80075dc:	4b06      	ldr	r3, [pc, #24]	; (80075f8 <prvIdleTask+0x28>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	2b01      	cmp	r3, #1
 80075e2:	d9f9      	bls.n	80075d8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80075e4:	4b05      	ldr	r3, [pc, #20]	; (80075fc <prvIdleTask+0x2c>)
 80075e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075ea:	601a      	str	r2, [r3, #0]
 80075ec:	f3bf 8f4f 	dsb	sy
 80075f0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80075f4:	e7f0      	b.n	80075d8 <prvIdleTask+0x8>
 80075f6:	bf00      	nop
 80075f8:	200006f0 	.word	0x200006f0
 80075fc:	e000ed04 	.word	0xe000ed04

08007600 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b082      	sub	sp, #8
 8007604:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007606:	2300      	movs	r3, #0
 8007608:	607b      	str	r3, [r7, #4]
 800760a:	e00c      	b.n	8007626 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800760c:	687a      	ldr	r2, [r7, #4]
 800760e:	4613      	mov	r3, r2
 8007610:	009b      	lsls	r3, r3, #2
 8007612:	4413      	add	r3, r2
 8007614:	009b      	lsls	r3, r3, #2
 8007616:	4a12      	ldr	r2, [pc, #72]	; (8007660 <prvInitialiseTaskLists+0x60>)
 8007618:	4413      	add	r3, r2
 800761a:	4618      	mov	r0, r3
 800761c:	f7fe fbfa 	bl	8005e14 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	3301      	adds	r3, #1
 8007624:	607b      	str	r3, [r7, #4]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2b37      	cmp	r3, #55	; 0x37
 800762a:	d9ef      	bls.n	800760c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800762c:	480d      	ldr	r0, [pc, #52]	; (8007664 <prvInitialiseTaskLists+0x64>)
 800762e:	f7fe fbf1 	bl	8005e14 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007632:	480d      	ldr	r0, [pc, #52]	; (8007668 <prvInitialiseTaskLists+0x68>)
 8007634:	f7fe fbee 	bl	8005e14 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007638:	480c      	ldr	r0, [pc, #48]	; (800766c <prvInitialiseTaskLists+0x6c>)
 800763a:	f7fe fbeb 	bl	8005e14 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800763e:	480c      	ldr	r0, [pc, #48]	; (8007670 <prvInitialiseTaskLists+0x70>)
 8007640:	f7fe fbe8 	bl	8005e14 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007644:	480b      	ldr	r0, [pc, #44]	; (8007674 <prvInitialiseTaskLists+0x74>)
 8007646:	f7fe fbe5 	bl	8005e14 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800764a:	4b0b      	ldr	r3, [pc, #44]	; (8007678 <prvInitialiseTaskLists+0x78>)
 800764c:	4a05      	ldr	r2, [pc, #20]	; (8007664 <prvInitialiseTaskLists+0x64>)
 800764e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007650:	4b0a      	ldr	r3, [pc, #40]	; (800767c <prvInitialiseTaskLists+0x7c>)
 8007652:	4a05      	ldr	r2, [pc, #20]	; (8007668 <prvInitialiseTaskLists+0x68>)
 8007654:	601a      	str	r2, [r3, #0]
}
 8007656:	bf00      	nop
 8007658:	3708      	adds	r7, #8
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}
 800765e:	bf00      	nop
 8007660:	200006f0 	.word	0x200006f0
 8007664:	20000b50 	.word	0x20000b50
 8007668:	20000b64 	.word	0x20000b64
 800766c:	20000b80 	.word	0x20000b80
 8007670:	20000b94 	.word	0x20000b94
 8007674:	20000bac 	.word	0x20000bac
 8007678:	20000b78 	.word	0x20000b78
 800767c:	20000b7c 	.word	0x20000b7c

08007680 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b082      	sub	sp, #8
 8007684:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007686:	e019      	b.n	80076bc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007688:	f000 fdd4 	bl	8008234 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800768c:	4b10      	ldr	r3, [pc, #64]	; (80076d0 <prvCheckTasksWaitingTermination+0x50>)
 800768e:	68db      	ldr	r3, [r3, #12]
 8007690:	68db      	ldr	r3, [r3, #12]
 8007692:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	3304      	adds	r3, #4
 8007698:	4618      	mov	r0, r3
 800769a:	f7fe fc45 	bl	8005f28 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800769e:	4b0d      	ldr	r3, [pc, #52]	; (80076d4 <prvCheckTasksWaitingTermination+0x54>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	3b01      	subs	r3, #1
 80076a4:	4a0b      	ldr	r2, [pc, #44]	; (80076d4 <prvCheckTasksWaitingTermination+0x54>)
 80076a6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80076a8:	4b0b      	ldr	r3, [pc, #44]	; (80076d8 <prvCheckTasksWaitingTermination+0x58>)
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	3b01      	subs	r3, #1
 80076ae:	4a0a      	ldr	r2, [pc, #40]	; (80076d8 <prvCheckTasksWaitingTermination+0x58>)
 80076b0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80076b2:	f000 fdef 	bl	8008294 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f000 f810 	bl	80076dc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80076bc:	4b06      	ldr	r3, [pc, #24]	; (80076d8 <prvCheckTasksWaitingTermination+0x58>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d1e1      	bne.n	8007688 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80076c4:	bf00      	nop
 80076c6:	bf00      	nop
 80076c8:	3708      	adds	r7, #8
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}
 80076ce:	bf00      	nop
 80076d0:	20000b94 	.word	0x20000b94
 80076d4:	20000bc0 	.word	0x20000bc0
 80076d8:	20000ba8 	.word	0x20000ba8

080076dc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b084      	sub	sp, #16
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d108      	bne.n	8007700 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076f2:	4618      	mov	r0, r3
 80076f4:	f000 ff8c 	bl	8008610 <vPortFree>
				vPortFree( pxTCB );
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f000 ff89 	bl	8008610 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80076fe:	e018      	b.n	8007732 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007706:	2b01      	cmp	r3, #1
 8007708:	d103      	bne.n	8007712 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800770a:	6878      	ldr	r0, [r7, #4]
 800770c:	f000 ff80 	bl	8008610 <vPortFree>
	}
 8007710:	e00f      	b.n	8007732 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8007718:	2b02      	cmp	r3, #2
 800771a:	d00a      	beq.n	8007732 <prvDeleteTCB+0x56>
	__asm volatile
 800771c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007720:	f383 8811 	msr	BASEPRI, r3
 8007724:	f3bf 8f6f 	isb	sy
 8007728:	f3bf 8f4f 	dsb	sy
 800772c:	60fb      	str	r3, [r7, #12]
}
 800772e:	bf00      	nop
 8007730:	e7fe      	b.n	8007730 <prvDeleteTCB+0x54>
	}
 8007732:	bf00      	nop
 8007734:	3710      	adds	r7, #16
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
	...

0800773c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800773c:	b480      	push	{r7}
 800773e:	b083      	sub	sp, #12
 8007740:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007742:	4b0c      	ldr	r3, [pc, #48]	; (8007774 <prvResetNextTaskUnblockTime+0x38>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d104      	bne.n	8007756 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800774c:	4b0a      	ldr	r3, [pc, #40]	; (8007778 <prvResetNextTaskUnblockTime+0x3c>)
 800774e:	f04f 32ff 	mov.w	r2, #4294967295
 8007752:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007754:	e008      	b.n	8007768 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007756:	4b07      	ldr	r3, [pc, #28]	; (8007774 <prvResetNextTaskUnblockTime+0x38>)
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	68db      	ldr	r3, [r3, #12]
 800775e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	4a04      	ldr	r2, [pc, #16]	; (8007778 <prvResetNextTaskUnblockTime+0x3c>)
 8007766:	6013      	str	r3, [r2, #0]
}
 8007768:	bf00      	nop
 800776a:	370c      	adds	r7, #12
 800776c:	46bd      	mov	sp, r7
 800776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007772:	4770      	bx	lr
 8007774:	20000b78 	.word	0x20000b78
 8007778:	20000be0 	.word	0x20000be0

0800777c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800777c:	b480      	push	{r7}
 800777e:	b083      	sub	sp, #12
 8007780:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007782:	4b0b      	ldr	r3, [pc, #44]	; (80077b0 <xTaskGetSchedulerState+0x34>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d102      	bne.n	8007790 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800778a:	2301      	movs	r3, #1
 800778c:	607b      	str	r3, [r7, #4]
 800778e:	e008      	b.n	80077a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007790:	4b08      	ldr	r3, [pc, #32]	; (80077b4 <xTaskGetSchedulerState+0x38>)
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d102      	bne.n	800779e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007798:	2302      	movs	r3, #2
 800779a:	607b      	str	r3, [r7, #4]
 800779c:	e001      	b.n	80077a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800779e:	2300      	movs	r3, #0
 80077a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80077a2:	687b      	ldr	r3, [r7, #4]
	}
 80077a4:	4618      	mov	r0, r3
 80077a6:	370c      	adds	r7, #12
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr
 80077b0:	20000bcc 	.word	0x20000bcc
 80077b4:	20000be8 	.word	0x20000be8

080077b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b086      	sub	sp, #24
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80077c4:	2300      	movs	r3, #0
 80077c6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d056      	beq.n	800787c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80077ce:	4b2e      	ldr	r3, [pc, #184]	; (8007888 <xTaskPriorityDisinherit+0xd0>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	693a      	ldr	r2, [r7, #16]
 80077d4:	429a      	cmp	r2, r3
 80077d6:	d00a      	beq.n	80077ee <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80077d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077dc:	f383 8811 	msr	BASEPRI, r3
 80077e0:	f3bf 8f6f 	isb	sy
 80077e4:	f3bf 8f4f 	dsb	sy
 80077e8:	60fb      	str	r3, [r7, #12]
}
 80077ea:	bf00      	nop
 80077ec:	e7fe      	b.n	80077ec <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d10a      	bne.n	800780c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80077f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077fa:	f383 8811 	msr	BASEPRI, r3
 80077fe:	f3bf 8f6f 	isb	sy
 8007802:	f3bf 8f4f 	dsb	sy
 8007806:	60bb      	str	r3, [r7, #8]
}
 8007808:	bf00      	nop
 800780a:	e7fe      	b.n	800780a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800780c:	693b      	ldr	r3, [r7, #16]
 800780e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007810:	1e5a      	subs	r2, r3, #1
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800781e:	429a      	cmp	r2, r3
 8007820:	d02c      	beq.n	800787c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007826:	2b00      	cmp	r3, #0
 8007828:	d128      	bne.n	800787c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	3304      	adds	r3, #4
 800782e:	4618      	mov	r0, r3
 8007830:	f7fe fb7a 	bl	8005f28 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007834:	693b      	ldr	r3, [r7, #16]
 8007836:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007838:	693b      	ldr	r3, [r7, #16]
 800783a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007840:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007844:	693b      	ldr	r3, [r7, #16]
 8007846:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007848:	693b      	ldr	r3, [r7, #16]
 800784a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800784c:	4b0f      	ldr	r3, [pc, #60]	; (800788c <xTaskPriorityDisinherit+0xd4>)
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	429a      	cmp	r2, r3
 8007852:	d903      	bls.n	800785c <xTaskPriorityDisinherit+0xa4>
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007858:	4a0c      	ldr	r2, [pc, #48]	; (800788c <xTaskPriorityDisinherit+0xd4>)
 800785a:	6013      	str	r3, [r2, #0]
 800785c:	693b      	ldr	r3, [r7, #16]
 800785e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007860:	4613      	mov	r3, r2
 8007862:	009b      	lsls	r3, r3, #2
 8007864:	4413      	add	r3, r2
 8007866:	009b      	lsls	r3, r3, #2
 8007868:	4a09      	ldr	r2, [pc, #36]	; (8007890 <xTaskPriorityDisinherit+0xd8>)
 800786a:	441a      	add	r2, r3
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	3304      	adds	r3, #4
 8007870:	4619      	mov	r1, r3
 8007872:	4610      	mov	r0, r2
 8007874:	f7fe fafb 	bl	8005e6e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007878:	2301      	movs	r3, #1
 800787a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800787c:	697b      	ldr	r3, [r7, #20]
	}
 800787e:	4618      	mov	r0, r3
 8007880:	3718      	adds	r7, #24
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}
 8007886:	bf00      	nop
 8007888:	200006ec 	.word	0x200006ec
 800788c:	20000bc8 	.word	0x20000bc8
 8007890:	200006f0 	.word	0x200006f0

08007894 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b084      	sub	sp, #16
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
 800789c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800789e:	4b21      	ldr	r3, [pc, #132]	; (8007924 <prvAddCurrentTaskToDelayedList+0x90>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80078a4:	4b20      	ldr	r3, [pc, #128]	; (8007928 <prvAddCurrentTaskToDelayedList+0x94>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	3304      	adds	r3, #4
 80078aa:	4618      	mov	r0, r3
 80078ac:	f7fe fb3c 	bl	8005f28 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078b6:	d10a      	bne.n	80078ce <prvAddCurrentTaskToDelayedList+0x3a>
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d007      	beq.n	80078ce <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80078be:	4b1a      	ldr	r3, [pc, #104]	; (8007928 <prvAddCurrentTaskToDelayedList+0x94>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	3304      	adds	r3, #4
 80078c4:	4619      	mov	r1, r3
 80078c6:	4819      	ldr	r0, [pc, #100]	; (800792c <prvAddCurrentTaskToDelayedList+0x98>)
 80078c8:	f7fe fad1 	bl	8005e6e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80078cc:	e026      	b.n	800791c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80078ce:	68fa      	ldr	r2, [r7, #12]
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	4413      	add	r3, r2
 80078d4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80078d6:	4b14      	ldr	r3, [pc, #80]	; (8007928 <prvAddCurrentTaskToDelayedList+0x94>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	68ba      	ldr	r2, [r7, #8]
 80078dc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80078de:	68ba      	ldr	r2, [r7, #8]
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	429a      	cmp	r2, r3
 80078e4:	d209      	bcs.n	80078fa <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80078e6:	4b12      	ldr	r3, [pc, #72]	; (8007930 <prvAddCurrentTaskToDelayedList+0x9c>)
 80078e8:	681a      	ldr	r2, [r3, #0]
 80078ea:	4b0f      	ldr	r3, [pc, #60]	; (8007928 <prvAddCurrentTaskToDelayedList+0x94>)
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	3304      	adds	r3, #4
 80078f0:	4619      	mov	r1, r3
 80078f2:	4610      	mov	r0, r2
 80078f4:	f7fe fadf 	bl	8005eb6 <vListInsert>
}
 80078f8:	e010      	b.n	800791c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80078fa:	4b0e      	ldr	r3, [pc, #56]	; (8007934 <prvAddCurrentTaskToDelayedList+0xa0>)
 80078fc:	681a      	ldr	r2, [r3, #0]
 80078fe:	4b0a      	ldr	r3, [pc, #40]	; (8007928 <prvAddCurrentTaskToDelayedList+0x94>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	3304      	adds	r3, #4
 8007904:	4619      	mov	r1, r3
 8007906:	4610      	mov	r0, r2
 8007908:	f7fe fad5 	bl	8005eb6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800790c:	4b0a      	ldr	r3, [pc, #40]	; (8007938 <prvAddCurrentTaskToDelayedList+0xa4>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	68ba      	ldr	r2, [r7, #8]
 8007912:	429a      	cmp	r2, r3
 8007914:	d202      	bcs.n	800791c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007916:	4a08      	ldr	r2, [pc, #32]	; (8007938 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	6013      	str	r3, [r2, #0]
}
 800791c:	bf00      	nop
 800791e:	3710      	adds	r7, #16
 8007920:	46bd      	mov	sp, r7
 8007922:	bd80      	pop	{r7, pc}
 8007924:	20000bc4 	.word	0x20000bc4
 8007928:	200006ec 	.word	0x200006ec
 800792c:	20000bac 	.word	0x20000bac
 8007930:	20000b7c 	.word	0x20000b7c
 8007934:	20000b78 	.word	0x20000b78
 8007938:	20000be0 	.word	0x20000be0

0800793c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b08a      	sub	sp, #40	; 0x28
 8007940:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007942:	2300      	movs	r3, #0
 8007944:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007946:	f000 fb07 	bl	8007f58 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800794a:	4b1c      	ldr	r3, [pc, #112]	; (80079bc <xTimerCreateTimerTask+0x80>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d021      	beq.n	8007996 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007952:	2300      	movs	r3, #0
 8007954:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007956:	2300      	movs	r3, #0
 8007958:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800795a:	1d3a      	adds	r2, r7, #4
 800795c:	f107 0108 	add.w	r1, r7, #8
 8007960:	f107 030c 	add.w	r3, r7, #12
 8007964:	4618      	mov	r0, r3
 8007966:	f7fe fa3b 	bl	8005de0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800796a:	6879      	ldr	r1, [r7, #4]
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	68fa      	ldr	r2, [r7, #12]
 8007970:	9202      	str	r2, [sp, #8]
 8007972:	9301      	str	r3, [sp, #4]
 8007974:	2302      	movs	r3, #2
 8007976:	9300      	str	r3, [sp, #0]
 8007978:	2300      	movs	r3, #0
 800797a:	460a      	mov	r2, r1
 800797c:	4910      	ldr	r1, [pc, #64]	; (80079c0 <xTimerCreateTimerTask+0x84>)
 800797e:	4811      	ldr	r0, [pc, #68]	; (80079c4 <xTimerCreateTimerTask+0x88>)
 8007980:	f7ff f8de 	bl	8006b40 <xTaskCreateStatic>
 8007984:	4603      	mov	r3, r0
 8007986:	4a10      	ldr	r2, [pc, #64]	; (80079c8 <xTimerCreateTimerTask+0x8c>)
 8007988:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800798a:	4b0f      	ldr	r3, [pc, #60]	; (80079c8 <xTimerCreateTimerTask+0x8c>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d001      	beq.n	8007996 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007992:	2301      	movs	r3, #1
 8007994:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	2b00      	cmp	r3, #0
 800799a:	d10a      	bne.n	80079b2 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800799c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079a0:	f383 8811 	msr	BASEPRI, r3
 80079a4:	f3bf 8f6f 	isb	sy
 80079a8:	f3bf 8f4f 	dsb	sy
 80079ac:	613b      	str	r3, [r7, #16]
}
 80079ae:	bf00      	nop
 80079b0:	e7fe      	b.n	80079b0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80079b2:	697b      	ldr	r3, [r7, #20]
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	3718      	adds	r7, #24
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}
 80079bc:	20000c1c 	.word	0x20000c1c
 80079c0:	0800894c 	.word	0x0800894c
 80079c4:	08007b01 	.word	0x08007b01
 80079c8:	20000c20 	.word	0x20000c20

080079cc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b08a      	sub	sp, #40	; 0x28
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	60f8      	str	r0, [r7, #12]
 80079d4:	60b9      	str	r1, [r7, #8]
 80079d6:	607a      	str	r2, [r7, #4]
 80079d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80079da:	2300      	movs	r3, #0
 80079dc:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d10a      	bne.n	80079fa <xTimerGenericCommand+0x2e>
	__asm volatile
 80079e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079e8:	f383 8811 	msr	BASEPRI, r3
 80079ec:	f3bf 8f6f 	isb	sy
 80079f0:	f3bf 8f4f 	dsb	sy
 80079f4:	623b      	str	r3, [r7, #32]
}
 80079f6:	bf00      	nop
 80079f8:	e7fe      	b.n	80079f8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80079fa:	4b1a      	ldr	r3, [pc, #104]	; (8007a64 <xTimerGenericCommand+0x98>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d02a      	beq.n	8007a58 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	2b05      	cmp	r3, #5
 8007a12:	dc18      	bgt.n	8007a46 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007a14:	f7ff feb2 	bl	800777c <xTaskGetSchedulerState>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	2b02      	cmp	r3, #2
 8007a1c:	d109      	bne.n	8007a32 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007a1e:	4b11      	ldr	r3, [pc, #68]	; (8007a64 <xTimerGenericCommand+0x98>)
 8007a20:	6818      	ldr	r0, [r3, #0]
 8007a22:	f107 0110 	add.w	r1, r7, #16
 8007a26:	2300      	movs	r3, #0
 8007a28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a2a:	f7fe fbe5 	bl	80061f8 <xQueueGenericSend>
 8007a2e:	6278      	str	r0, [r7, #36]	; 0x24
 8007a30:	e012      	b.n	8007a58 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007a32:	4b0c      	ldr	r3, [pc, #48]	; (8007a64 <xTimerGenericCommand+0x98>)
 8007a34:	6818      	ldr	r0, [r3, #0]
 8007a36:	f107 0110 	add.w	r1, r7, #16
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f7fe fbdb 	bl	80061f8 <xQueueGenericSend>
 8007a42:	6278      	str	r0, [r7, #36]	; 0x24
 8007a44:	e008      	b.n	8007a58 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007a46:	4b07      	ldr	r3, [pc, #28]	; (8007a64 <xTimerGenericCommand+0x98>)
 8007a48:	6818      	ldr	r0, [r3, #0]
 8007a4a:	f107 0110 	add.w	r1, r7, #16
 8007a4e:	2300      	movs	r3, #0
 8007a50:	683a      	ldr	r2, [r7, #0]
 8007a52:	f7fe fccf 	bl	80063f4 <xQueueGenericSendFromISR>
 8007a56:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3728      	adds	r7, #40	; 0x28
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}
 8007a62:	bf00      	nop
 8007a64:	20000c1c 	.word	0x20000c1c

08007a68 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007a68:	b580      	push	{r7, lr}
 8007a6a:	b088      	sub	sp, #32
 8007a6c:	af02      	add	r7, sp, #8
 8007a6e:	6078      	str	r0, [r7, #4]
 8007a70:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a72:	4b22      	ldr	r3, [pc, #136]	; (8007afc <prvProcessExpiredTimer+0x94>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	68db      	ldr	r3, [r3, #12]
 8007a78:	68db      	ldr	r3, [r3, #12]
 8007a7a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	3304      	adds	r3, #4
 8007a80:	4618      	mov	r0, r3
 8007a82:	f7fe fa51 	bl	8005f28 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007a8c:	f003 0304 	and.w	r3, r3, #4
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d022      	beq.n	8007ada <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	699a      	ldr	r2, [r3, #24]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	18d1      	adds	r1, r2, r3
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	683a      	ldr	r2, [r7, #0]
 8007aa0:	6978      	ldr	r0, [r7, #20]
 8007aa2:	f000 f8d1 	bl	8007c48 <prvInsertTimerInActiveList>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d01f      	beq.n	8007aec <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007aac:	2300      	movs	r3, #0
 8007aae:	9300      	str	r3, [sp, #0]
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	687a      	ldr	r2, [r7, #4]
 8007ab4:	2100      	movs	r1, #0
 8007ab6:	6978      	ldr	r0, [r7, #20]
 8007ab8:	f7ff ff88 	bl	80079cc <xTimerGenericCommand>
 8007abc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007abe:	693b      	ldr	r3, [r7, #16]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d113      	bne.n	8007aec <prvProcessExpiredTimer+0x84>
	__asm volatile
 8007ac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ac8:	f383 8811 	msr	BASEPRI, r3
 8007acc:	f3bf 8f6f 	isb	sy
 8007ad0:	f3bf 8f4f 	dsb	sy
 8007ad4:	60fb      	str	r3, [r7, #12]
}
 8007ad6:	bf00      	nop
 8007ad8:	e7fe      	b.n	8007ad8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007ada:	697b      	ldr	r3, [r7, #20]
 8007adc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007ae0:	f023 0301 	bic.w	r3, r3, #1
 8007ae4:	b2da      	uxtb	r2, r3
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007aec:	697b      	ldr	r3, [r7, #20]
 8007aee:	6a1b      	ldr	r3, [r3, #32]
 8007af0:	6978      	ldr	r0, [r7, #20]
 8007af2:	4798      	blx	r3
}
 8007af4:	bf00      	nop
 8007af6:	3718      	adds	r7, #24
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bd80      	pop	{r7, pc}
 8007afc:	20000c14 	.word	0x20000c14

08007b00 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b084      	sub	sp, #16
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007b08:	f107 0308 	add.w	r3, r7, #8
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	f000 f857 	bl	8007bc0 <prvGetNextExpireTime>
 8007b12:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	4619      	mov	r1, r3
 8007b18:	68f8      	ldr	r0, [r7, #12]
 8007b1a:	f000 f803 	bl	8007b24 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007b1e:	f000 f8d5 	bl	8007ccc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007b22:	e7f1      	b.n	8007b08 <prvTimerTask+0x8>

08007b24 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007b24:	b580      	push	{r7, lr}
 8007b26:	b084      	sub	sp, #16
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	6078      	str	r0, [r7, #4]
 8007b2c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007b2e:	f7ff fa43 	bl	8006fb8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007b32:	f107 0308 	add.w	r3, r7, #8
 8007b36:	4618      	mov	r0, r3
 8007b38:	f000 f866 	bl	8007c08 <prvSampleTimeNow>
 8007b3c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d130      	bne.n	8007ba6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d10a      	bne.n	8007b60 <prvProcessTimerOrBlockTask+0x3c>
 8007b4a:	687a      	ldr	r2, [r7, #4]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	429a      	cmp	r2, r3
 8007b50:	d806      	bhi.n	8007b60 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007b52:	f7ff fa3f 	bl	8006fd4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007b56:	68f9      	ldr	r1, [r7, #12]
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f7ff ff85 	bl	8007a68 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007b5e:	e024      	b.n	8007baa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d008      	beq.n	8007b78 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007b66:	4b13      	ldr	r3, [pc, #76]	; (8007bb4 <prvProcessTimerOrBlockTask+0x90>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d101      	bne.n	8007b74 <prvProcessTimerOrBlockTask+0x50>
 8007b70:	2301      	movs	r3, #1
 8007b72:	e000      	b.n	8007b76 <prvProcessTimerOrBlockTask+0x52>
 8007b74:	2300      	movs	r3, #0
 8007b76:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007b78:	4b0f      	ldr	r3, [pc, #60]	; (8007bb8 <prvProcessTimerOrBlockTask+0x94>)
 8007b7a:	6818      	ldr	r0, [r3, #0]
 8007b7c:	687a      	ldr	r2, [r7, #4]
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	1ad3      	subs	r3, r2, r3
 8007b82:	683a      	ldr	r2, [r7, #0]
 8007b84:	4619      	mov	r1, r3
 8007b86:	f7fe ffa7 	bl	8006ad8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007b8a:	f7ff fa23 	bl	8006fd4 <xTaskResumeAll>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d10a      	bne.n	8007baa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007b94:	4b09      	ldr	r3, [pc, #36]	; (8007bbc <prvProcessTimerOrBlockTask+0x98>)
 8007b96:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b9a:	601a      	str	r2, [r3, #0]
 8007b9c:	f3bf 8f4f 	dsb	sy
 8007ba0:	f3bf 8f6f 	isb	sy
}
 8007ba4:	e001      	b.n	8007baa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007ba6:	f7ff fa15 	bl	8006fd4 <xTaskResumeAll>
}
 8007baa:	bf00      	nop
 8007bac:	3710      	adds	r7, #16
 8007bae:	46bd      	mov	sp, r7
 8007bb0:	bd80      	pop	{r7, pc}
 8007bb2:	bf00      	nop
 8007bb4:	20000c18 	.word	0x20000c18
 8007bb8:	20000c1c 	.word	0x20000c1c
 8007bbc:	e000ed04 	.word	0xe000ed04

08007bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b085      	sub	sp, #20
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007bc8:	4b0e      	ldr	r3, [pc, #56]	; (8007c04 <prvGetNextExpireTime+0x44>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d101      	bne.n	8007bd6 <prvGetNextExpireTime+0x16>
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	e000      	b.n	8007bd8 <prvGetNextExpireTime+0x18>
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d105      	bne.n	8007bf0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007be4:	4b07      	ldr	r3, [pc, #28]	; (8007c04 <prvGetNextExpireTime+0x44>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	68db      	ldr	r3, [r3, #12]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	60fb      	str	r3, [r7, #12]
 8007bee:	e001      	b.n	8007bf4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
}
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	3714      	adds	r7, #20
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr
 8007c02:	bf00      	nop
 8007c04:	20000c14 	.word	0x20000c14

08007c08 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b084      	sub	sp, #16
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007c10:	f7ff fa7e 	bl	8007110 <xTaskGetTickCount>
 8007c14:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007c16:	4b0b      	ldr	r3, [pc, #44]	; (8007c44 <prvSampleTimeNow+0x3c>)
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	68fa      	ldr	r2, [r7, #12]
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	d205      	bcs.n	8007c2c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007c20:	f000 f936 	bl	8007e90 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2201      	movs	r2, #1
 8007c28:	601a      	str	r2, [r3, #0]
 8007c2a:	e002      	b.n	8007c32 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2200      	movs	r2, #0
 8007c30:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007c32:	4a04      	ldr	r2, [pc, #16]	; (8007c44 <prvSampleTimeNow+0x3c>)
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007c38:	68fb      	ldr	r3, [r7, #12]
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	3710      	adds	r7, #16
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}
 8007c42:	bf00      	nop
 8007c44:	20000c24 	.word	0x20000c24

08007c48 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b086      	sub	sp, #24
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	60f8      	str	r0, [r7, #12]
 8007c50:	60b9      	str	r1, [r7, #8]
 8007c52:	607a      	str	r2, [r7, #4]
 8007c54:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007c56:	2300      	movs	r3, #0
 8007c58:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	68ba      	ldr	r2, [r7, #8]
 8007c5e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	68fa      	ldr	r2, [r7, #12]
 8007c64:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007c66:	68ba      	ldr	r2, [r7, #8]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	d812      	bhi.n	8007c94 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c6e:	687a      	ldr	r2, [r7, #4]
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	1ad2      	subs	r2, r2, r3
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	699b      	ldr	r3, [r3, #24]
 8007c78:	429a      	cmp	r2, r3
 8007c7a:	d302      	bcc.n	8007c82 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	617b      	str	r3, [r7, #20]
 8007c80:	e01b      	b.n	8007cba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007c82:	4b10      	ldr	r3, [pc, #64]	; (8007cc4 <prvInsertTimerInActiveList+0x7c>)
 8007c84:	681a      	ldr	r2, [r3, #0]
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	3304      	adds	r3, #4
 8007c8a:	4619      	mov	r1, r3
 8007c8c:	4610      	mov	r0, r2
 8007c8e:	f7fe f912 	bl	8005eb6 <vListInsert>
 8007c92:	e012      	b.n	8007cba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007c94:	687a      	ldr	r2, [r7, #4]
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	429a      	cmp	r2, r3
 8007c9a:	d206      	bcs.n	8007caa <prvInsertTimerInActiveList+0x62>
 8007c9c:	68ba      	ldr	r2, [r7, #8]
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	429a      	cmp	r2, r3
 8007ca2:	d302      	bcc.n	8007caa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	617b      	str	r3, [r7, #20]
 8007ca8:	e007      	b.n	8007cba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007caa:	4b07      	ldr	r3, [pc, #28]	; (8007cc8 <prvInsertTimerInActiveList+0x80>)
 8007cac:	681a      	ldr	r2, [r3, #0]
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	3304      	adds	r3, #4
 8007cb2:	4619      	mov	r1, r3
 8007cb4:	4610      	mov	r0, r2
 8007cb6:	f7fe f8fe 	bl	8005eb6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007cba:	697b      	ldr	r3, [r7, #20]
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3718      	adds	r7, #24
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}
 8007cc4:	20000c18 	.word	0x20000c18
 8007cc8:	20000c14 	.word	0x20000c14

08007ccc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b08e      	sub	sp, #56	; 0x38
 8007cd0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007cd2:	e0ca      	b.n	8007e6a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	da18      	bge.n	8007d0c <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007cda:	1d3b      	adds	r3, r7, #4
 8007cdc:	3304      	adds	r3, #4
 8007cde:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d10a      	bne.n	8007cfc <prvProcessReceivedCommands+0x30>
	__asm volatile
 8007ce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cea:	f383 8811 	msr	BASEPRI, r3
 8007cee:	f3bf 8f6f 	isb	sy
 8007cf2:	f3bf 8f4f 	dsb	sy
 8007cf6:	61fb      	str	r3, [r7, #28]
}
 8007cf8:	bf00      	nop
 8007cfa:	e7fe      	b.n	8007cfa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007d02:	6850      	ldr	r0, [r2, #4]
 8007d04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007d06:	6892      	ldr	r2, [r2, #8]
 8007d08:	4611      	mov	r1, r2
 8007d0a:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	f2c0 80aa 	blt.w	8007e68 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d1a:	695b      	ldr	r3, [r3, #20]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d004      	beq.n	8007d2a <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d22:	3304      	adds	r3, #4
 8007d24:	4618      	mov	r0, r3
 8007d26:	f7fe f8ff 	bl	8005f28 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007d2a:	463b      	mov	r3, r7
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	f7ff ff6b 	bl	8007c08 <prvSampleTimeNow>
 8007d32:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2b09      	cmp	r3, #9
 8007d38:	f200 8097 	bhi.w	8007e6a <prvProcessReceivedCommands+0x19e>
 8007d3c:	a201      	add	r2, pc, #4	; (adr r2, 8007d44 <prvProcessReceivedCommands+0x78>)
 8007d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d42:	bf00      	nop
 8007d44:	08007d6d 	.word	0x08007d6d
 8007d48:	08007d6d 	.word	0x08007d6d
 8007d4c:	08007d6d 	.word	0x08007d6d
 8007d50:	08007de1 	.word	0x08007de1
 8007d54:	08007df5 	.word	0x08007df5
 8007d58:	08007e3f 	.word	0x08007e3f
 8007d5c:	08007d6d 	.word	0x08007d6d
 8007d60:	08007d6d 	.word	0x08007d6d
 8007d64:	08007de1 	.word	0x08007de1
 8007d68:	08007df5 	.word	0x08007df5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d6e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007d72:	f043 0301 	orr.w	r3, r3, #1
 8007d76:	b2da      	uxtb	r2, r3
 8007d78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d7a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007d7e:	68ba      	ldr	r2, [r7, #8]
 8007d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d82:	699b      	ldr	r3, [r3, #24]
 8007d84:	18d1      	adds	r1, r2, r3
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007d8c:	f7ff ff5c 	bl	8007c48 <prvInsertTimerInActiveList>
 8007d90:	4603      	mov	r3, r0
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d069      	beq.n	8007e6a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d98:	6a1b      	ldr	r3, [r3, #32]
 8007d9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007d9c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007da0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007da4:	f003 0304 	and.w	r3, r3, #4
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d05e      	beq.n	8007e6a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007dac:	68ba      	ldr	r2, [r7, #8]
 8007dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007db0:	699b      	ldr	r3, [r3, #24]
 8007db2:	441a      	add	r2, r3
 8007db4:	2300      	movs	r3, #0
 8007db6:	9300      	str	r3, [sp, #0]
 8007db8:	2300      	movs	r3, #0
 8007dba:	2100      	movs	r1, #0
 8007dbc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007dbe:	f7ff fe05 	bl	80079cc <xTimerGenericCommand>
 8007dc2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007dc4:	6a3b      	ldr	r3, [r7, #32]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d14f      	bne.n	8007e6a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8007dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dce:	f383 8811 	msr	BASEPRI, r3
 8007dd2:	f3bf 8f6f 	isb	sy
 8007dd6:	f3bf 8f4f 	dsb	sy
 8007dda:	61bb      	str	r3, [r7, #24]
}
 8007ddc:	bf00      	nop
 8007dde:	e7fe      	b.n	8007dde <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007de2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007de6:	f023 0301 	bic.w	r3, r3, #1
 8007dea:	b2da      	uxtb	r2, r3
 8007dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8007df2:	e03a      	b.n	8007e6a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007df4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007df6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007dfa:	f043 0301 	orr.w	r3, r3, #1
 8007dfe:	b2da      	uxtb	r2, r3
 8007e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e02:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007e06:	68ba      	ldr	r2, [r7, #8]
 8007e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e0a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e0e:	699b      	ldr	r3, [r3, #24]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d10a      	bne.n	8007e2a <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8007e14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e18:	f383 8811 	msr	BASEPRI, r3
 8007e1c:	f3bf 8f6f 	isb	sy
 8007e20:	f3bf 8f4f 	dsb	sy
 8007e24:	617b      	str	r3, [r7, #20]
}
 8007e26:	bf00      	nop
 8007e28:	e7fe      	b.n	8007e28 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e2c:	699a      	ldr	r2, [r3, #24]
 8007e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e30:	18d1      	adds	r1, r2, r3
 8007e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e36:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e38:	f7ff ff06 	bl	8007c48 <prvInsertTimerInActiveList>
					break;
 8007e3c:	e015      	b.n	8007e6a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007e44:	f003 0302 	and.w	r3, r3, #2
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d103      	bne.n	8007e54 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8007e4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e4e:	f000 fbdf 	bl	8008610 <vPortFree>
 8007e52:	e00a      	b.n	8007e6a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e56:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007e5a:	f023 0301 	bic.w	r3, r3, #1
 8007e5e:	b2da      	uxtb	r2, r3
 8007e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e62:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007e66:	e000      	b.n	8007e6a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007e68:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007e6a:	4b08      	ldr	r3, [pc, #32]	; (8007e8c <prvProcessReceivedCommands+0x1c0>)
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	1d39      	adds	r1, r7, #4
 8007e70:	2200      	movs	r2, #0
 8007e72:	4618      	mov	r0, r3
 8007e74:	f7fe fb5a 	bl	800652c <xQueueReceive>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	f47f af2a 	bne.w	8007cd4 <prvProcessReceivedCommands+0x8>
	}
}
 8007e80:	bf00      	nop
 8007e82:	bf00      	nop
 8007e84:	3730      	adds	r7, #48	; 0x30
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}
 8007e8a:	bf00      	nop
 8007e8c:	20000c1c 	.word	0x20000c1c

08007e90 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b088      	sub	sp, #32
 8007e94:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007e96:	e048      	b.n	8007f2a <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007e98:	4b2d      	ldr	r3, [pc, #180]	; (8007f50 <prvSwitchTimerLists+0xc0>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	68db      	ldr	r3, [r3, #12]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ea2:	4b2b      	ldr	r3, [pc, #172]	; (8007f50 <prvSwitchTimerLists+0xc0>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	68db      	ldr	r3, [r3, #12]
 8007ea8:	68db      	ldr	r3, [r3, #12]
 8007eaa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	3304      	adds	r3, #4
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	f7fe f839 	bl	8005f28 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	6a1b      	ldr	r3, [r3, #32]
 8007eba:	68f8      	ldr	r0, [r7, #12]
 8007ebc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8007ec4:	f003 0304 	and.w	r3, r3, #4
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d02e      	beq.n	8007f2a <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	699b      	ldr	r3, [r3, #24]
 8007ed0:	693a      	ldr	r2, [r7, #16]
 8007ed2:	4413      	add	r3, r2
 8007ed4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007ed6:	68ba      	ldr	r2, [r7, #8]
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	429a      	cmp	r2, r3
 8007edc:	d90e      	bls.n	8007efc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	68ba      	ldr	r2, [r7, #8]
 8007ee2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	68fa      	ldr	r2, [r7, #12]
 8007ee8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007eea:	4b19      	ldr	r3, [pc, #100]	; (8007f50 <prvSwitchTimerLists+0xc0>)
 8007eec:	681a      	ldr	r2, [r3, #0]
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	3304      	adds	r3, #4
 8007ef2:	4619      	mov	r1, r3
 8007ef4:	4610      	mov	r0, r2
 8007ef6:	f7fd ffde 	bl	8005eb6 <vListInsert>
 8007efa:	e016      	b.n	8007f2a <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007efc:	2300      	movs	r3, #0
 8007efe:	9300      	str	r3, [sp, #0]
 8007f00:	2300      	movs	r3, #0
 8007f02:	693a      	ldr	r2, [r7, #16]
 8007f04:	2100      	movs	r1, #0
 8007f06:	68f8      	ldr	r0, [r7, #12]
 8007f08:	f7ff fd60 	bl	80079cc <xTimerGenericCommand>
 8007f0c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d10a      	bne.n	8007f2a <prvSwitchTimerLists+0x9a>
	__asm volatile
 8007f14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f18:	f383 8811 	msr	BASEPRI, r3
 8007f1c:	f3bf 8f6f 	isb	sy
 8007f20:	f3bf 8f4f 	dsb	sy
 8007f24:	603b      	str	r3, [r7, #0]
}
 8007f26:	bf00      	nop
 8007f28:	e7fe      	b.n	8007f28 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007f2a:	4b09      	ldr	r3, [pc, #36]	; (8007f50 <prvSwitchTimerLists+0xc0>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d1b1      	bne.n	8007e98 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007f34:	4b06      	ldr	r3, [pc, #24]	; (8007f50 <prvSwitchTimerLists+0xc0>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007f3a:	4b06      	ldr	r3, [pc, #24]	; (8007f54 <prvSwitchTimerLists+0xc4>)
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4a04      	ldr	r2, [pc, #16]	; (8007f50 <prvSwitchTimerLists+0xc0>)
 8007f40:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007f42:	4a04      	ldr	r2, [pc, #16]	; (8007f54 <prvSwitchTimerLists+0xc4>)
 8007f44:	697b      	ldr	r3, [r7, #20]
 8007f46:	6013      	str	r3, [r2, #0]
}
 8007f48:	bf00      	nop
 8007f4a:	3718      	adds	r7, #24
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}
 8007f50:	20000c14 	.word	0x20000c14
 8007f54:	20000c18 	.word	0x20000c18

08007f58 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b082      	sub	sp, #8
 8007f5c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007f5e:	f000 f969 	bl	8008234 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007f62:	4b15      	ldr	r3, [pc, #84]	; (8007fb8 <prvCheckForValidListAndQueue+0x60>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d120      	bne.n	8007fac <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007f6a:	4814      	ldr	r0, [pc, #80]	; (8007fbc <prvCheckForValidListAndQueue+0x64>)
 8007f6c:	f7fd ff52 	bl	8005e14 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007f70:	4813      	ldr	r0, [pc, #76]	; (8007fc0 <prvCheckForValidListAndQueue+0x68>)
 8007f72:	f7fd ff4f 	bl	8005e14 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007f76:	4b13      	ldr	r3, [pc, #76]	; (8007fc4 <prvCheckForValidListAndQueue+0x6c>)
 8007f78:	4a10      	ldr	r2, [pc, #64]	; (8007fbc <prvCheckForValidListAndQueue+0x64>)
 8007f7a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007f7c:	4b12      	ldr	r3, [pc, #72]	; (8007fc8 <prvCheckForValidListAndQueue+0x70>)
 8007f7e:	4a10      	ldr	r2, [pc, #64]	; (8007fc0 <prvCheckForValidListAndQueue+0x68>)
 8007f80:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007f82:	2300      	movs	r3, #0
 8007f84:	9300      	str	r3, [sp, #0]
 8007f86:	4b11      	ldr	r3, [pc, #68]	; (8007fcc <prvCheckForValidListAndQueue+0x74>)
 8007f88:	4a11      	ldr	r2, [pc, #68]	; (8007fd0 <prvCheckForValidListAndQueue+0x78>)
 8007f8a:	2110      	movs	r1, #16
 8007f8c:	200a      	movs	r0, #10
 8007f8e:	f7fe f85d 	bl	800604c <xQueueGenericCreateStatic>
 8007f92:	4603      	mov	r3, r0
 8007f94:	4a08      	ldr	r2, [pc, #32]	; (8007fb8 <prvCheckForValidListAndQueue+0x60>)
 8007f96:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007f98:	4b07      	ldr	r3, [pc, #28]	; (8007fb8 <prvCheckForValidListAndQueue+0x60>)
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d005      	beq.n	8007fac <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007fa0:	4b05      	ldr	r3, [pc, #20]	; (8007fb8 <prvCheckForValidListAndQueue+0x60>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	490b      	ldr	r1, [pc, #44]	; (8007fd4 <prvCheckForValidListAndQueue+0x7c>)
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	f7fe fd6c 	bl	8006a84 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007fac:	f000 f972 	bl	8008294 <vPortExitCritical>
}
 8007fb0:	bf00      	nop
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}
 8007fb6:	bf00      	nop
 8007fb8:	20000c1c 	.word	0x20000c1c
 8007fbc:	20000bec 	.word	0x20000bec
 8007fc0:	20000c00 	.word	0x20000c00
 8007fc4:	20000c14 	.word	0x20000c14
 8007fc8:	20000c18 	.word	0x20000c18
 8007fcc:	20000cc8 	.word	0x20000cc8
 8007fd0:	20000c28 	.word	0x20000c28
 8007fd4:	08008954 	.word	0x08008954

08007fd8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b085      	sub	sp, #20
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	60f8      	str	r0, [r7, #12]
 8007fe0:	60b9      	str	r1, [r7, #8]
 8007fe2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	3b04      	subs	r3, #4
 8007fe8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007ff0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	3b04      	subs	r3, #4
 8007ff6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	f023 0201 	bic.w	r2, r3, #1
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	3b04      	subs	r3, #4
 8008006:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008008:	4a0c      	ldr	r2, [pc, #48]	; (800803c <pxPortInitialiseStack+0x64>)
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	3b14      	subs	r3, #20
 8008012:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008014:	687a      	ldr	r2, [r7, #4]
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	3b04      	subs	r3, #4
 800801e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	f06f 0202 	mvn.w	r2, #2
 8008026:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	3b20      	subs	r3, #32
 800802c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800802e:	68fb      	ldr	r3, [r7, #12]
}
 8008030:	4618      	mov	r0, r3
 8008032:	3714      	adds	r7, #20
 8008034:	46bd      	mov	sp, r7
 8008036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803a:	4770      	bx	lr
 800803c:	08008041 	.word	0x08008041

08008040 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008040:	b480      	push	{r7}
 8008042:	b085      	sub	sp, #20
 8008044:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008046:	2300      	movs	r3, #0
 8008048:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800804a:	4b12      	ldr	r3, [pc, #72]	; (8008094 <prvTaskExitError+0x54>)
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008052:	d00a      	beq.n	800806a <prvTaskExitError+0x2a>
	__asm volatile
 8008054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008058:	f383 8811 	msr	BASEPRI, r3
 800805c:	f3bf 8f6f 	isb	sy
 8008060:	f3bf 8f4f 	dsb	sy
 8008064:	60fb      	str	r3, [r7, #12]
}
 8008066:	bf00      	nop
 8008068:	e7fe      	b.n	8008068 <prvTaskExitError+0x28>
	__asm volatile
 800806a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800806e:	f383 8811 	msr	BASEPRI, r3
 8008072:	f3bf 8f6f 	isb	sy
 8008076:	f3bf 8f4f 	dsb	sy
 800807a:	60bb      	str	r3, [r7, #8]
}
 800807c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800807e:	bf00      	nop
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d0fc      	beq.n	8008080 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008086:	bf00      	nop
 8008088:	bf00      	nop
 800808a:	3714      	adds	r7, #20
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr
 8008094:	2000000c 	.word	0x2000000c
	...

080080a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80080a0:	4b07      	ldr	r3, [pc, #28]	; (80080c0 <pxCurrentTCBConst2>)
 80080a2:	6819      	ldr	r1, [r3, #0]
 80080a4:	6808      	ldr	r0, [r1, #0]
 80080a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080aa:	f380 8809 	msr	PSP, r0
 80080ae:	f3bf 8f6f 	isb	sy
 80080b2:	f04f 0000 	mov.w	r0, #0
 80080b6:	f380 8811 	msr	BASEPRI, r0
 80080ba:	4770      	bx	lr
 80080bc:	f3af 8000 	nop.w

080080c0 <pxCurrentTCBConst2>:
 80080c0:	200006ec 	.word	0x200006ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80080c4:	bf00      	nop
 80080c6:	bf00      	nop

080080c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80080c8:	4808      	ldr	r0, [pc, #32]	; (80080ec <prvPortStartFirstTask+0x24>)
 80080ca:	6800      	ldr	r0, [r0, #0]
 80080cc:	6800      	ldr	r0, [r0, #0]
 80080ce:	f380 8808 	msr	MSP, r0
 80080d2:	f04f 0000 	mov.w	r0, #0
 80080d6:	f380 8814 	msr	CONTROL, r0
 80080da:	b662      	cpsie	i
 80080dc:	b661      	cpsie	f
 80080de:	f3bf 8f4f 	dsb	sy
 80080e2:	f3bf 8f6f 	isb	sy
 80080e6:	df00      	svc	0
 80080e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80080ea:	bf00      	nop
 80080ec:	e000ed08 	.word	0xe000ed08

080080f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b086      	sub	sp, #24
 80080f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80080f6:	4b46      	ldr	r3, [pc, #280]	; (8008210 <xPortStartScheduler+0x120>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	4a46      	ldr	r2, [pc, #280]	; (8008214 <xPortStartScheduler+0x124>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d10a      	bne.n	8008116 <xPortStartScheduler+0x26>
	__asm volatile
 8008100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008104:	f383 8811 	msr	BASEPRI, r3
 8008108:	f3bf 8f6f 	isb	sy
 800810c:	f3bf 8f4f 	dsb	sy
 8008110:	613b      	str	r3, [r7, #16]
}
 8008112:	bf00      	nop
 8008114:	e7fe      	b.n	8008114 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008116:	4b3e      	ldr	r3, [pc, #248]	; (8008210 <xPortStartScheduler+0x120>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a3f      	ldr	r2, [pc, #252]	; (8008218 <xPortStartScheduler+0x128>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d10a      	bne.n	8008136 <xPortStartScheduler+0x46>
	__asm volatile
 8008120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008124:	f383 8811 	msr	BASEPRI, r3
 8008128:	f3bf 8f6f 	isb	sy
 800812c:	f3bf 8f4f 	dsb	sy
 8008130:	60fb      	str	r3, [r7, #12]
}
 8008132:	bf00      	nop
 8008134:	e7fe      	b.n	8008134 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008136:	4b39      	ldr	r3, [pc, #228]	; (800821c <xPortStartScheduler+0x12c>)
 8008138:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800813a:	697b      	ldr	r3, [r7, #20]
 800813c:	781b      	ldrb	r3, [r3, #0]
 800813e:	b2db      	uxtb	r3, r3
 8008140:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	22ff      	movs	r2, #255	; 0xff
 8008146:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008148:	697b      	ldr	r3, [r7, #20]
 800814a:	781b      	ldrb	r3, [r3, #0]
 800814c:	b2db      	uxtb	r3, r3
 800814e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008150:	78fb      	ldrb	r3, [r7, #3]
 8008152:	b2db      	uxtb	r3, r3
 8008154:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008158:	b2da      	uxtb	r2, r3
 800815a:	4b31      	ldr	r3, [pc, #196]	; (8008220 <xPortStartScheduler+0x130>)
 800815c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800815e:	4b31      	ldr	r3, [pc, #196]	; (8008224 <xPortStartScheduler+0x134>)
 8008160:	2207      	movs	r2, #7
 8008162:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008164:	e009      	b.n	800817a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008166:	4b2f      	ldr	r3, [pc, #188]	; (8008224 <xPortStartScheduler+0x134>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	3b01      	subs	r3, #1
 800816c:	4a2d      	ldr	r2, [pc, #180]	; (8008224 <xPortStartScheduler+0x134>)
 800816e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008170:	78fb      	ldrb	r3, [r7, #3]
 8008172:	b2db      	uxtb	r3, r3
 8008174:	005b      	lsls	r3, r3, #1
 8008176:	b2db      	uxtb	r3, r3
 8008178:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800817a:	78fb      	ldrb	r3, [r7, #3]
 800817c:	b2db      	uxtb	r3, r3
 800817e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008182:	2b80      	cmp	r3, #128	; 0x80
 8008184:	d0ef      	beq.n	8008166 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008186:	4b27      	ldr	r3, [pc, #156]	; (8008224 <xPortStartScheduler+0x134>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f1c3 0307 	rsb	r3, r3, #7
 800818e:	2b04      	cmp	r3, #4
 8008190:	d00a      	beq.n	80081a8 <xPortStartScheduler+0xb8>
	__asm volatile
 8008192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008196:	f383 8811 	msr	BASEPRI, r3
 800819a:	f3bf 8f6f 	isb	sy
 800819e:	f3bf 8f4f 	dsb	sy
 80081a2:	60bb      	str	r3, [r7, #8]
}
 80081a4:	bf00      	nop
 80081a6:	e7fe      	b.n	80081a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80081a8:	4b1e      	ldr	r3, [pc, #120]	; (8008224 <xPortStartScheduler+0x134>)
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	021b      	lsls	r3, r3, #8
 80081ae:	4a1d      	ldr	r2, [pc, #116]	; (8008224 <xPortStartScheduler+0x134>)
 80081b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80081b2:	4b1c      	ldr	r3, [pc, #112]	; (8008224 <xPortStartScheduler+0x134>)
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80081ba:	4a1a      	ldr	r2, [pc, #104]	; (8008224 <xPortStartScheduler+0x134>)
 80081bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	b2da      	uxtb	r2, r3
 80081c2:	697b      	ldr	r3, [r7, #20]
 80081c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80081c6:	4b18      	ldr	r3, [pc, #96]	; (8008228 <xPortStartScheduler+0x138>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	4a17      	ldr	r2, [pc, #92]	; (8008228 <xPortStartScheduler+0x138>)
 80081cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80081d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80081d2:	4b15      	ldr	r3, [pc, #84]	; (8008228 <xPortStartScheduler+0x138>)
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	4a14      	ldr	r2, [pc, #80]	; (8008228 <xPortStartScheduler+0x138>)
 80081d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80081dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80081de:	f000 f8dd 	bl	800839c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80081e2:	4b12      	ldr	r3, [pc, #72]	; (800822c <xPortStartScheduler+0x13c>)
 80081e4:	2200      	movs	r2, #0
 80081e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80081e8:	f000 f8fc 	bl	80083e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80081ec:	4b10      	ldr	r3, [pc, #64]	; (8008230 <xPortStartScheduler+0x140>)
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	4a0f      	ldr	r2, [pc, #60]	; (8008230 <xPortStartScheduler+0x140>)
 80081f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80081f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80081f8:	f7ff ff66 	bl	80080c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80081fc:	f7ff f852 	bl	80072a4 <vTaskSwitchContext>
	prvTaskExitError();
 8008200:	f7ff ff1e 	bl	8008040 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008204:	2300      	movs	r3, #0
}
 8008206:	4618      	mov	r0, r3
 8008208:	3718      	adds	r7, #24
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}
 800820e:	bf00      	nop
 8008210:	e000ed00 	.word	0xe000ed00
 8008214:	410fc271 	.word	0x410fc271
 8008218:	410fc270 	.word	0x410fc270
 800821c:	e000e400 	.word	0xe000e400
 8008220:	20000d18 	.word	0x20000d18
 8008224:	20000d1c 	.word	0x20000d1c
 8008228:	e000ed20 	.word	0xe000ed20
 800822c:	2000000c 	.word	0x2000000c
 8008230:	e000ef34 	.word	0xe000ef34

08008234 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008234:	b480      	push	{r7}
 8008236:	b083      	sub	sp, #12
 8008238:	af00      	add	r7, sp, #0
	__asm volatile
 800823a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800823e:	f383 8811 	msr	BASEPRI, r3
 8008242:	f3bf 8f6f 	isb	sy
 8008246:	f3bf 8f4f 	dsb	sy
 800824a:	607b      	str	r3, [r7, #4]
}
 800824c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800824e:	4b0f      	ldr	r3, [pc, #60]	; (800828c <vPortEnterCritical+0x58>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	3301      	adds	r3, #1
 8008254:	4a0d      	ldr	r2, [pc, #52]	; (800828c <vPortEnterCritical+0x58>)
 8008256:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008258:	4b0c      	ldr	r3, [pc, #48]	; (800828c <vPortEnterCritical+0x58>)
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	2b01      	cmp	r3, #1
 800825e:	d10f      	bne.n	8008280 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008260:	4b0b      	ldr	r3, [pc, #44]	; (8008290 <vPortEnterCritical+0x5c>)
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	b2db      	uxtb	r3, r3
 8008266:	2b00      	cmp	r3, #0
 8008268:	d00a      	beq.n	8008280 <vPortEnterCritical+0x4c>
	__asm volatile
 800826a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800826e:	f383 8811 	msr	BASEPRI, r3
 8008272:	f3bf 8f6f 	isb	sy
 8008276:	f3bf 8f4f 	dsb	sy
 800827a:	603b      	str	r3, [r7, #0]
}
 800827c:	bf00      	nop
 800827e:	e7fe      	b.n	800827e <vPortEnterCritical+0x4a>
	}
}
 8008280:	bf00      	nop
 8008282:	370c      	adds	r7, #12
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr
 800828c:	2000000c 	.word	0x2000000c
 8008290:	e000ed04 	.word	0xe000ed04

08008294 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008294:	b480      	push	{r7}
 8008296:	b083      	sub	sp, #12
 8008298:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800829a:	4b12      	ldr	r3, [pc, #72]	; (80082e4 <vPortExitCritical+0x50>)
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d10a      	bne.n	80082b8 <vPortExitCritical+0x24>
	__asm volatile
 80082a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082a6:	f383 8811 	msr	BASEPRI, r3
 80082aa:	f3bf 8f6f 	isb	sy
 80082ae:	f3bf 8f4f 	dsb	sy
 80082b2:	607b      	str	r3, [r7, #4]
}
 80082b4:	bf00      	nop
 80082b6:	e7fe      	b.n	80082b6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80082b8:	4b0a      	ldr	r3, [pc, #40]	; (80082e4 <vPortExitCritical+0x50>)
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	3b01      	subs	r3, #1
 80082be:	4a09      	ldr	r2, [pc, #36]	; (80082e4 <vPortExitCritical+0x50>)
 80082c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80082c2:	4b08      	ldr	r3, [pc, #32]	; (80082e4 <vPortExitCritical+0x50>)
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d105      	bne.n	80082d6 <vPortExitCritical+0x42>
 80082ca:	2300      	movs	r3, #0
 80082cc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	f383 8811 	msr	BASEPRI, r3
}
 80082d4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80082d6:	bf00      	nop
 80082d8:	370c      	adds	r7, #12
 80082da:	46bd      	mov	sp, r7
 80082dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e0:	4770      	bx	lr
 80082e2:	bf00      	nop
 80082e4:	2000000c 	.word	0x2000000c
	...

080082f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80082f0:	f3ef 8009 	mrs	r0, PSP
 80082f4:	f3bf 8f6f 	isb	sy
 80082f8:	4b15      	ldr	r3, [pc, #84]	; (8008350 <pxCurrentTCBConst>)
 80082fa:	681a      	ldr	r2, [r3, #0]
 80082fc:	f01e 0f10 	tst.w	lr, #16
 8008300:	bf08      	it	eq
 8008302:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008306:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800830a:	6010      	str	r0, [r2, #0]
 800830c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008310:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008314:	f380 8811 	msr	BASEPRI, r0
 8008318:	f3bf 8f4f 	dsb	sy
 800831c:	f3bf 8f6f 	isb	sy
 8008320:	f7fe ffc0 	bl	80072a4 <vTaskSwitchContext>
 8008324:	f04f 0000 	mov.w	r0, #0
 8008328:	f380 8811 	msr	BASEPRI, r0
 800832c:	bc09      	pop	{r0, r3}
 800832e:	6819      	ldr	r1, [r3, #0]
 8008330:	6808      	ldr	r0, [r1, #0]
 8008332:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008336:	f01e 0f10 	tst.w	lr, #16
 800833a:	bf08      	it	eq
 800833c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008340:	f380 8809 	msr	PSP, r0
 8008344:	f3bf 8f6f 	isb	sy
 8008348:	4770      	bx	lr
 800834a:	bf00      	nop
 800834c:	f3af 8000 	nop.w

08008350 <pxCurrentTCBConst>:
 8008350:	200006ec 	.word	0x200006ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008354:	bf00      	nop
 8008356:	bf00      	nop

08008358 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b082      	sub	sp, #8
 800835c:	af00      	add	r7, sp, #0
	__asm volatile
 800835e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008362:	f383 8811 	msr	BASEPRI, r3
 8008366:	f3bf 8f6f 	isb	sy
 800836a:	f3bf 8f4f 	dsb	sy
 800836e:	607b      	str	r3, [r7, #4]
}
 8008370:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008372:	f7fe fedd 	bl	8007130 <xTaskIncrementTick>
 8008376:	4603      	mov	r3, r0
 8008378:	2b00      	cmp	r3, #0
 800837a:	d003      	beq.n	8008384 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800837c:	4b06      	ldr	r3, [pc, #24]	; (8008398 <xPortSysTickHandler+0x40>)
 800837e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008382:	601a      	str	r2, [r3, #0]
 8008384:	2300      	movs	r3, #0
 8008386:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	f383 8811 	msr	BASEPRI, r3
}
 800838e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008390:	bf00      	nop
 8008392:	3708      	adds	r7, #8
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}
 8008398:	e000ed04 	.word	0xe000ed04

0800839c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800839c:	b480      	push	{r7}
 800839e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80083a0:	4b0b      	ldr	r3, [pc, #44]	; (80083d0 <vPortSetupTimerInterrupt+0x34>)
 80083a2:	2200      	movs	r2, #0
 80083a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80083a6:	4b0b      	ldr	r3, [pc, #44]	; (80083d4 <vPortSetupTimerInterrupt+0x38>)
 80083a8:	2200      	movs	r2, #0
 80083aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80083ac:	4b0a      	ldr	r3, [pc, #40]	; (80083d8 <vPortSetupTimerInterrupt+0x3c>)
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4a0a      	ldr	r2, [pc, #40]	; (80083dc <vPortSetupTimerInterrupt+0x40>)
 80083b2:	fba2 2303 	umull	r2, r3, r2, r3
 80083b6:	099b      	lsrs	r3, r3, #6
 80083b8:	4a09      	ldr	r2, [pc, #36]	; (80083e0 <vPortSetupTimerInterrupt+0x44>)
 80083ba:	3b01      	subs	r3, #1
 80083bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80083be:	4b04      	ldr	r3, [pc, #16]	; (80083d0 <vPortSetupTimerInterrupt+0x34>)
 80083c0:	2207      	movs	r2, #7
 80083c2:	601a      	str	r2, [r3, #0]
}
 80083c4:	bf00      	nop
 80083c6:	46bd      	mov	sp, r7
 80083c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083cc:	4770      	bx	lr
 80083ce:	bf00      	nop
 80083d0:	e000e010 	.word	0xe000e010
 80083d4:	e000e018 	.word	0xe000e018
 80083d8:	20000000 	.word	0x20000000
 80083dc:	10624dd3 	.word	0x10624dd3
 80083e0:	e000e014 	.word	0xe000e014

080083e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80083e4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80083f4 <vPortEnableVFP+0x10>
 80083e8:	6801      	ldr	r1, [r0, #0]
 80083ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80083ee:	6001      	str	r1, [r0, #0]
 80083f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80083f2:	bf00      	nop
 80083f4:	e000ed88 	.word	0xe000ed88

080083f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80083f8:	b480      	push	{r7}
 80083fa:	b085      	sub	sp, #20
 80083fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80083fe:	f3ef 8305 	mrs	r3, IPSR
 8008402:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2b0f      	cmp	r3, #15
 8008408:	d914      	bls.n	8008434 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800840a:	4a17      	ldr	r2, [pc, #92]	; (8008468 <vPortValidateInterruptPriority+0x70>)
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	4413      	add	r3, r2
 8008410:	781b      	ldrb	r3, [r3, #0]
 8008412:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008414:	4b15      	ldr	r3, [pc, #84]	; (800846c <vPortValidateInterruptPriority+0x74>)
 8008416:	781b      	ldrb	r3, [r3, #0]
 8008418:	7afa      	ldrb	r2, [r7, #11]
 800841a:	429a      	cmp	r2, r3
 800841c:	d20a      	bcs.n	8008434 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800841e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008422:	f383 8811 	msr	BASEPRI, r3
 8008426:	f3bf 8f6f 	isb	sy
 800842a:	f3bf 8f4f 	dsb	sy
 800842e:	607b      	str	r3, [r7, #4]
}
 8008430:	bf00      	nop
 8008432:	e7fe      	b.n	8008432 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008434:	4b0e      	ldr	r3, [pc, #56]	; (8008470 <vPortValidateInterruptPriority+0x78>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800843c:	4b0d      	ldr	r3, [pc, #52]	; (8008474 <vPortValidateInterruptPriority+0x7c>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	429a      	cmp	r2, r3
 8008442:	d90a      	bls.n	800845a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008444:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008448:	f383 8811 	msr	BASEPRI, r3
 800844c:	f3bf 8f6f 	isb	sy
 8008450:	f3bf 8f4f 	dsb	sy
 8008454:	603b      	str	r3, [r7, #0]
}
 8008456:	bf00      	nop
 8008458:	e7fe      	b.n	8008458 <vPortValidateInterruptPriority+0x60>
	}
 800845a:	bf00      	nop
 800845c:	3714      	adds	r7, #20
 800845e:	46bd      	mov	sp, r7
 8008460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008464:	4770      	bx	lr
 8008466:	bf00      	nop
 8008468:	e000e3f0 	.word	0xe000e3f0
 800846c:	20000d18 	.word	0x20000d18
 8008470:	e000ed0c 	.word	0xe000ed0c
 8008474:	20000d1c 	.word	0x20000d1c

08008478 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b08a      	sub	sp, #40	; 0x28
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008480:	2300      	movs	r3, #0
 8008482:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008484:	f7fe fd98 	bl	8006fb8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008488:	4b5b      	ldr	r3, [pc, #364]	; (80085f8 <pvPortMalloc+0x180>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d101      	bne.n	8008494 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008490:	f000 f920 	bl	80086d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008494:	4b59      	ldr	r3, [pc, #356]	; (80085fc <pvPortMalloc+0x184>)
 8008496:	681a      	ldr	r2, [r3, #0]
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	4013      	ands	r3, r2
 800849c:	2b00      	cmp	r3, #0
 800849e:	f040 8093 	bne.w	80085c8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d01d      	beq.n	80084e4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80084a8:	2208      	movs	r2, #8
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	4413      	add	r3, r2
 80084ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f003 0307 	and.w	r3, r3, #7
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d014      	beq.n	80084e4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	f023 0307 	bic.w	r3, r3, #7
 80084c0:	3308      	adds	r3, #8
 80084c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f003 0307 	and.w	r3, r3, #7
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d00a      	beq.n	80084e4 <pvPortMalloc+0x6c>
	__asm volatile
 80084ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084d2:	f383 8811 	msr	BASEPRI, r3
 80084d6:	f3bf 8f6f 	isb	sy
 80084da:	f3bf 8f4f 	dsb	sy
 80084de:	617b      	str	r3, [r7, #20]
}
 80084e0:	bf00      	nop
 80084e2:	e7fe      	b.n	80084e2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d06e      	beq.n	80085c8 <pvPortMalloc+0x150>
 80084ea:	4b45      	ldr	r3, [pc, #276]	; (8008600 <pvPortMalloc+0x188>)
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	687a      	ldr	r2, [r7, #4]
 80084f0:	429a      	cmp	r2, r3
 80084f2:	d869      	bhi.n	80085c8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80084f4:	4b43      	ldr	r3, [pc, #268]	; (8008604 <pvPortMalloc+0x18c>)
 80084f6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80084f8:	4b42      	ldr	r3, [pc, #264]	; (8008604 <pvPortMalloc+0x18c>)
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80084fe:	e004      	b.n	800850a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008502:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800850a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800850c:	685b      	ldr	r3, [r3, #4]
 800850e:	687a      	ldr	r2, [r7, #4]
 8008510:	429a      	cmp	r2, r3
 8008512:	d903      	bls.n	800851c <pvPortMalloc+0xa4>
 8008514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d1f1      	bne.n	8008500 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800851c:	4b36      	ldr	r3, [pc, #216]	; (80085f8 <pvPortMalloc+0x180>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008522:	429a      	cmp	r2, r3
 8008524:	d050      	beq.n	80085c8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008526:	6a3b      	ldr	r3, [r7, #32]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	2208      	movs	r2, #8
 800852c:	4413      	add	r3, r2
 800852e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	6a3b      	ldr	r3, [r7, #32]
 8008536:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800853a:	685a      	ldr	r2, [r3, #4]
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	1ad2      	subs	r2, r2, r3
 8008540:	2308      	movs	r3, #8
 8008542:	005b      	lsls	r3, r3, #1
 8008544:	429a      	cmp	r2, r3
 8008546:	d91f      	bls.n	8008588 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008548:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	4413      	add	r3, r2
 800854e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008550:	69bb      	ldr	r3, [r7, #24]
 8008552:	f003 0307 	and.w	r3, r3, #7
 8008556:	2b00      	cmp	r3, #0
 8008558:	d00a      	beq.n	8008570 <pvPortMalloc+0xf8>
	__asm volatile
 800855a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800855e:	f383 8811 	msr	BASEPRI, r3
 8008562:	f3bf 8f6f 	isb	sy
 8008566:	f3bf 8f4f 	dsb	sy
 800856a:	613b      	str	r3, [r7, #16]
}
 800856c:	bf00      	nop
 800856e:	e7fe      	b.n	800856e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008572:	685a      	ldr	r2, [r3, #4]
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	1ad2      	subs	r2, r2, r3
 8008578:	69bb      	ldr	r3, [r7, #24]
 800857a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800857c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800857e:	687a      	ldr	r2, [r7, #4]
 8008580:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008582:	69b8      	ldr	r0, [r7, #24]
 8008584:	f000 f908 	bl	8008798 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008588:	4b1d      	ldr	r3, [pc, #116]	; (8008600 <pvPortMalloc+0x188>)
 800858a:	681a      	ldr	r2, [r3, #0]
 800858c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800858e:	685b      	ldr	r3, [r3, #4]
 8008590:	1ad3      	subs	r3, r2, r3
 8008592:	4a1b      	ldr	r2, [pc, #108]	; (8008600 <pvPortMalloc+0x188>)
 8008594:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008596:	4b1a      	ldr	r3, [pc, #104]	; (8008600 <pvPortMalloc+0x188>)
 8008598:	681a      	ldr	r2, [r3, #0]
 800859a:	4b1b      	ldr	r3, [pc, #108]	; (8008608 <pvPortMalloc+0x190>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	429a      	cmp	r2, r3
 80085a0:	d203      	bcs.n	80085aa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80085a2:	4b17      	ldr	r3, [pc, #92]	; (8008600 <pvPortMalloc+0x188>)
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	4a18      	ldr	r2, [pc, #96]	; (8008608 <pvPortMalloc+0x190>)
 80085a8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80085aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085ac:	685a      	ldr	r2, [r3, #4]
 80085ae:	4b13      	ldr	r3, [pc, #76]	; (80085fc <pvPortMalloc+0x184>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	431a      	orrs	r2, r3
 80085b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085b6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80085b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085ba:	2200      	movs	r2, #0
 80085bc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80085be:	4b13      	ldr	r3, [pc, #76]	; (800860c <pvPortMalloc+0x194>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	3301      	adds	r3, #1
 80085c4:	4a11      	ldr	r2, [pc, #68]	; (800860c <pvPortMalloc+0x194>)
 80085c6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80085c8:	f7fe fd04 	bl	8006fd4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80085cc:	69fb      	ldr	r3, [r7, #28]
 80085ce:	f003 0307 	and.w	r3, r3, #7
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d00a      	beq.n	80085ec <pvPortMalloc+0x174>
	__asm volatile
 80085d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085da:	f383 8811 	msr	BASEPRI, r3
 80085de:	f3bf 8f6f 	isb	sy
 80085e2:	f3bf 8f4f 	dsb	sy
 80085e6:	60fb      	str	r3, [r7, #12]
}
 80085e8:	bf00      	nop
 80085ea:	e7fe      	b.n	80085ea <pvPortMalloc+0x172>
	return pvReturn;
 80085ec:	69fb      	ldr	r3, [r7, #28]
}
 80085ee:	4618      	mov	r0, r3
 80085f0:	3728      	adds	r7, #40	; 0x28
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}
 80085f6:	bf00      	nop
 80085f8:	200018e0 	.word	0x200018e0
 80085fc:	200018f4 	.word	0x200018f4
 8008600:	200018e4 	.word	0x200018e4
 8008604:	200018d8 	.word	0x200018d8
 8008608:	200018e8 	.word	0x200018e8
 800860c:	200018ec 	.word	0x200018ec

08008610 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b086      	sub	sp, #24
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d04d      	beq.n	80086be <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008622:	2308      	movs	r3, #8
 8008624:	425b      	negs	r3, r3
 8008626:	697a      	ldr	r2, [r7, #20]
 8008628:	4413      	add	r3, r2
 800862a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008630:	693b      	ldr	r3, [r7, #16]
 8008632:	685a      	ldr	r2, [r3, #4]
 8008634:	4b24      	ldr	r3, [pc, #144]	; (80086c8 <vPortFree+0xb8>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4013      	ands	r3, r2
 800863a:	2b00      	cmp	r3, #0
 800863c:	d10a      	bne.n	8008654 <vPortFree+0x44>
	__asm volatile
 800863e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008642:	f383 8811 	msr	BASEPRI, r3
 8008646:	f3bf 8f6f 	isb	sy
 800864a:	f3bf 8f4f 	dsb	sy
 800864e:	60fb      	str	r3, [r7, #12]
}
 8008650:	bf00      	nop
 8008652:	e7fe      	b.n	8008652 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d00a      	beq.n	8008672 <vPortFree+0x62>
	__asm volatile
 800865c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008660:	f383 8811 	msr	BASEPRI, r3
 8008664:	f3bf 8f6f 	isb	sy
 8008668:	f3bf 8f4f 	dsb	sy
 800866c:	60bb      	str	r3, [r7, #8]
}
 800866e:	bf00      	nop
 8008670:	e7fe      	b.n	8008670 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008672:	693b      	ldr	r3, [r7, #16]
 8008674:	685a      	ldr	r2, [r3, #4]
 8008676:	4b14      	ldr	r3, [pc, #80]	; (80086c8 <vPortFree+0xb8>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4013      	ands	r3, r2
 800867c:	2b00      	cmp	r3, #0
 800867e:	d01e      	beq.n	80086be <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d11a      	bne.n	80086be <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008688:	693b      	ldr	r3, [r7, #16]
 800868a:	685a      	ldr	r2, [r3, #4]
 800868c:	4b0e      	ldr	r3, [pc, #56]	; (80086c8 <vPortFree+0xb8>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	43db      	mvns	r3, r3
 8008692:	401a      	ands	r2, r3
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008698:	f7fe fc8e 	bl	8006fb8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800869c:	693b      	ldr	r3, [r7, #16]
 800869e:	685a      	ldr	r2, [r3, #4]
 80086a0:	4b0a      	ldr	r3, [pc, #40]	; (80086cc <vPortFree+0xbc>)
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4413      	add	r3, r2
 80086a6:	4a09      	ldr	r2, [pc, #36]	; (80086cc <vPortFree+0xbc>)
 80086a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80086aa:	6938      	ldr	r0, [r7, #16]
 80086ac:	f000 f874 	bl	8008798 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80086b0:	4b07      	ldr	r3, [pc, #28]	; (80086d0 <vPortFree+0xc0>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	3301      	adds	r3, #1
 80086b6:	4a06      	ldr	r2, [pc, #24]	; (80086d0 <vPortFree+0xc0>)
 80086b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80086ba:	f7fe fc8b 	bl	8006fd4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80086be:	bf00      	nop
 80086c0:	3718      	adds	r7, #24
 80086c2:	46bd      	mov	sp, r7
 80086c4:	bd80      	pop	{r7, pc}
 80086c6:	bf00      	nop
 80086c8:	200018f4 	.word	0x200018f4
 80086cc:	200018e4 	.word	0x200018e4
 80086d0:	200018f0 	.word	0x200018f0

080086d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80086d4:	b480      	push	{r7}
 80086d6:	b085      	sub	sp, #20
 80086d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80086da:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80086de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80086e0:	4b27      	ldr	r3, [pc, #156]	; (8008780 <prvHeapInit+0xac>)
 80086e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	f003 0307 	and.w	r3, r3, #7
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d00c      	beq.n	8008708 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	3307      	adds	r3, #7
 80086f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	f023 0307 	bic.w	r3, r3, #7
 80086fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80086fc:	68ba      	ldr	r2, [r7, #8]
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	1ad3      	subs	r3, r2, r3
 8008702:	4a1f      	ldr	r2, [pc, #124]	; (8008780 <prvHeapInit+0xac>)
 8008704:	4413      	add	r3, r2
 8008706:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800870c:	4a1d      	ldr	r2, [pc, #116]	; (8008784 <prvHeapInit+0xb0>)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008712:	4b1c      	ldr	r3, [pc, #112]	; (8008784 <prvHeapInit+0xb0>)
 8008714:	2200      	movs	r2, #0
 8008716:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	68ba      	ldr	r2, [r7, #8]
 800871c:	4413      	add	r3, r2
 800871e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008720:	2208      	movs	r2, #8
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	1a9b      	subs	r3, r3, r2
 8008726:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	f023 0307 	bic.w	r3, r3, #7
 800872e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	4a15      	ldr	r2, [pc, #84]	; (8008788 <prvHeapInit+0xb4>)
 8008734:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008736:	4b14      	ldr	r3, [pc, #80]	; (8008788 <prvHeapInit+0xb4>)
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	2200      	movs	r2, #0
 800873c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800873e:	4b12      	ldr	r3, [pc, #72]	; (8008788 <prvHeapInit+0xb4>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	2200      	movs	r2, #0
 8008744:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	68fa      	ldr	r2, [r7, #12]
 800874e:	1ad2      	subs	r2, r2, r3
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008754:	4b0c      	ldr	r3, [pc, #48]	; (8008788 <prvHeapInit+0xb4>)
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	685b      	ldr	r3, [r3, #4]
 8008760:	4a0a      	ldr	r2, [pc, #40]	; (800878c <prvHeapInit+0xb8>)
 8008762:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	4a09      	ldr	r2, [pc, #36]	; (8008790 <prvHeapInit+0xbc>)
 800876a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800876c:	4b09      	ldr	r3, [pc, #36]	; (8008794 <prvHeapInit+0xc0>)
 800876e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008772:	601a      	str	r2, [r3, #0]
}
 8008774:	bf00      	nop
 8008776:	3714      	adds	r7, #20
 8008778:	46bd      	mov	sp, r7
 800877a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877e:	4770      	bx	lr
 8008780:	20000d20 	.word	0x20000d20
 8008784:	200018d8 	.word	0x200018d8
 8008788:	200018e0 	.word	0x200018e0
 800878c:	200018e8 	.word	0x200018e8
 8008790:	200018e4 	.word	0x200018e4
 8008794:	200018f4 	.word	0x200018f4

08008798 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008798:	b480      	push	{r7}
 800879a:	b085      	sub	sp, #20
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80087a0:	4b28      	ldr	r3, [pc, #160]	; (8008844 <prvInsertBlockIntoFreeList+0xac>)
 80087a2:	60fb      	str	r3, [r7, #12]
 80087a4:	e002      	b.n	80087ac <prvInsertBlockIntoFreeList+0x14>
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	60fb      	str	r3, [r7, #12]
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	687a      	ldr	r2, [r7, #4]
 80087b2:	429a      	cmp	r2, r3
 80087b4:	d8f7      	bhi.n	80087a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	685b      	ldr	r3, [r3, #4]
 80087be:	68ba      	ldr	r2, [r7, #8]
 80087c0:	4413      	add	r3, r2
 80087c2:	687a      	ldr	r2, [r7, #4]
 80087c4:	429a      	cmp	r2, r3
 80087c6:	d108      	bne.n	80087da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	685a      	ldr	r2, [r3, #4]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	685b      	ldr	r3, [r3, #4]
 80087d0:	441a      	add	r2, r3
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	685b      	ldr	r3, [r3, #4]
 80087e2:	68ba      	ldr	r2, [r7, #8]
 80087e4:	441a      	add	r2, r3
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	429a      	cmp	r2, r3
 80087ec:	d118      	bne.n	8008820 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681a      	ldr	r2, [r3, #0]
 80087f2:	4b15      	ldr	r3, [pc, #84]	; (8008848 <prvInsertBlockIntoFreeList+0xb0>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	429a      	cmp	r2, r3
 80087f8:	d00d      	beq.n	8008816 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	685a      	ldr	r2, [r3, #4]
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	685b      	ldr	r3, [r3, #4]
 8008804:	441a      	add	r2, r3
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	681a      	ldr	r2, [r3, #0]
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	601a      	str	r2, [r3, #0]
 8008814:	e008      	b.n	8008828 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008816:	4b0c      	ldr	r3, [pc, #48]	; (8008848 <prvInsertBlockIntoFreeList+0xb0>)
 8008818:	681a      	ldr	r2, [r3, #0]
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	601a      	str	r2, [r3, #0]
 800881e:	e003      	b.n	8008828 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681a      	ldr	r2, [r3, #0]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008828:	68fa      	ldr	r2, [r7, #12]
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	429a      	cmp	r2, r3
 800882e:	d002      	beq.n	8008836 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	687a      	ldr	r2, [r7, #4]
 8008834:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008836:	bf00      	nop
 8008838:	3714      	adds	r7, #20
 800883a:	46bd      	mov	sp, r7
 800883c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008840:	4770      	bx	lr
 8008842:	bf00      	nop
 8008844:	200018d8 	.word	0x200018d8
 8008848:	200018e0 	.word	0x200018e0

0800884c <__libc_init_array>:
 800884c:	b570      	push	{r4, r5, r6, lr}
 800884e:	4d0d      	ldr	r5, [pc, #52]	; (8008884 <__libc_init_array+0x38>)
 8008850:	4c0d      	ldr	r4, [pc, #52]	; (8008888 <__libc_init_array+0x3c>)
 8008852:	1b64      	subs	r4, r4, r5
 8008854:	10a4      	asrs	r4, r4, #2
 8008856:	2600      	movs	r6, #0
 8008858:	42a6      	cmp	r6, r4
 800885a:	d109      	bne.n	8008870 <__libc_init_array+0x24>
 800885c:	4d0b      	ldr	r5, [pc, #44]	; (800888c <__libc_init_array+0x40>)
 800885e:	4c0c      	ldr	r4, [pc, #48]	; (8008890 <__libc_init_array+0x44>)
 8008860:	f000 f842 	bl	80088e8 <_init>
 8008864:	1b64      	subs	r4, r4, r5
 8008866:	10a4      	asrs	r4, r4, #2
 8008868:	2600      	movs	r6, #0
 800886a:	42a6      	cmp	r6, r4
 800886c:	d105      	bne.n	800887a <__libc_init_array+0x2e>
 800886e:	bd70      	pop	{r4, r5, r6, pc}
 8008870:	f855 3b04 	ldr.w	r3, [r5], #4
 8008874:	4798      	blx	r3
 8008876:	3601      	adds	r6, #1
 8008878:	e7ee      	b.n	8008858 <__libc_init_array+0xc>
 800887a:	f855 3b04 	ldr.w	r3, [r5], #4
 800887e:	4798      	blx	r3
 8008880:	3601      	adds	r6, #1
 8008882:	e7f2      	b.n	800886a <__libc_init_array+0x1e>
 8008884:	08008a70 	.word	0x08008a70
 8008888:	08008a70 	.word	0x08008a70
 800888c:	08008a70 	.word	0x08008a70
 8008890:	08008a74 	.word	0x08008a74

08008894 <memcpy>:
 8008894:	440a      	add	r2, r1
 8008896:	4291      	cmp	r1, r2
 8008898:	f100 33ff 	add.w	r3, r0, #4294967295
 800889c:	d100      	bne.n	80088a0 <memcpy+0xc>
 800889e:	4770      	bx	lr
 80088a0:	b510      	push	{r4, lr}
 80088a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80088aa:	4291      	cmp	r1, r2
 80088ac:	d1f9      	bne.n	80088a2 <memcpy+0xe>
 80088ae:	bd10      	pop	{r4, pc}

080088b0 <memset>:
 80088b0:	4402      	add	r2, r0
 80088b2:	4603      	mov	r3, r0
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d100      	bne.n	80088ba <memset+0xa>
 80088b8:	4770      	bx	lr
 80088ba:	f803 1b01 	strb.w	r1, [r3], #1
 80088be:	e7f9      	b.n	80088b4 <memset+0x4>

080088c0 <strncat>:
 80088c0:	b530      	push	{r4, r5, lr}
 80088c2:	4604      	mov	r4, r0
 80088c4:	7825      	ldrb	r5, [r4, #0]
 80088c6:	4623      	mov	r3, r4
 80088c8:	3401      	adds	r4, #1
 80088ca:	2d00      	cmp	r5, #0
 80088cc:	d1fa      	bne.n	80088c4 <strncat+0x4>
 80088ce:	3a01      	subs	r2, #1
 80088d0:	d304      	bcc.n	80088dc <strncat+0x1c>
 80088d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088d6:	f803 4b01 	strb.w	r4, [r3], #1
 80088da:	b904      	cbnz	r4, 80088de <strncat+0x1e>
 80088dc:	bd30      	pop	{r4, r5, pc}
 80088de:	2a00      	cmp	r2, #0
 80088e0:	d1f5      	bne.n	80088ce <strncat+0xe>
 80088e2:	701a      	strb	r2, [r3, #0]
 80088e4:	e7f3      	b.n	80088ce <strncat+0xe>
	...

080088e8 <_init>:
 80088e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088ea:	bf00      	nop
 80088ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088ee:	bc08      	pop	{r3}
 80088f0:	469e      	mov	lr, r3
 80088f2:	4770      	bx	lr

080088f4 <_fini>:
 80088f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088f6:	bf00      	nop
 80088f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088fa:	bc08      	pop	{r3}
 80088fc:	469e      	mov	lr, r3
 80088fe:	4770      	bx	lr
