// Copyright 2013, ARM Limited
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
//   * Redistributions of source code must retain the above copyright notice,
//     this list of conditions and the following disclaimer.
//   * Redistributions in binary form must reproduce the above copyright notice,
//     this list of conditions and the following disclaimer in the documentation
//     and/or other materials provided with the distribution.
//   * Neither the name of ARM Limited nor the names of its contributors may be
//     used to endorse or promote products derived from this software without
//     specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS CONTRIBUTORS "AS IS" AND
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE
// FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
// DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
// SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
// CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
// OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#ifndef VIXL_A64_SIMULATOR_A64_H_
#define VIXL_A64_SIMULATOR_A64_H_

#include <iosfwd>

#include "hphp/vixl/globals.h"
#include "hphp/vixl/utils.h"
#include "hphp/vixl/a64/instructions-a64.h"
#include "hphp/vixl/a64/assembler-a64.h"
#include "hphp/vixl/a64/disasm-a64.h"
#include "hphp/vixl/a64/instrument-a64.h"

namespace vixl {

enum ReverseByteMode {
  Reverse16 = 0,
  Reverse32 = 1,
  Reverse64 = 2
};

// Printf. See debugger-a64.h for more information on pseudo instructions.
//  - type: CPURegister::RegisterType stored as a uint32_t.
//
// Simulate a call to printf.
//
// Floating-point and integer arguments are passed in separate sets of
// registers in AAPCS64 (even for varargs functions), so it is not possible to
// determine the type of location of each argument without some information
// about the values that were passed in. This information could be retrieved
// from the printf format string, but the format string is not trivial to
// parse so we encode the relevant information with the HLT instruction under
// the type argument. Therefore the interface is:
//    x0: The format string
// x1-x7: Optional arguments, if type == CPURegister::kRegister
// d0-d7: Optional arguments, if type == CPURegister::kFPRegister
const Instr kPrintfOpcode = 0xdeb1;
const unsigned kPrintfTypeOffset = 1 * kInstructionSize;
const unsigned kPrintfLength = 2 * kInstructionSize;

const Instr kHostCallOpcode = 0xdeb4;
const unsigned kHostCallCountOffset = 1 * kInstructionSize;

// The proper way to initialize a simulated system register (such as NZCV) is as
// follows:
//  SimSystemRegister nzcv = SimSystemRegister::DefaultValueFor(NZCV);
class SimSystemRegister {
 public:
  // The default constructor represents a register which has no writable bits.
  // It is not possible to set its value to anything other than 0.
  SimSystemRegister() : value_(0), write_ignore_mask_(0xffffffff) { }

  inline uint32_t RawValue() const {
    return value_;
  }

  inline void SetRawValue(uint32_t new_value) {
    value_ = (value_ & write_ignore_mask_) | (new_value & ~write_ignore_mask_);
  }

  inline uint32_t Bits(int msb, int lsb) const {
    return unsigned_bitextract_32(msb, lsb, value_);
  }

  inline int32_t SignedBits(int msb, int lsb) const {
    return signed_bitextract_32(msb, lsb, value_);
  }

  void SetBits(int msb, int lsb, uint32_t bits);

  // Default system register values.
  static SimSystemRegister DefaultValueFor(SystemRegister id);

#define DEFINE_GETTER(Name, HighBit, LowBit, Func)                            \
  inline uint32_t Name() const { return Func(HighBit, LowBit); }              \
  inline void Set##Name(uint32_t bits) { SetBits(HighBit, LowBit, bits); }
#define DEFINE_WRITE_IGNORE_MASK(Name, Mask)                                  \
  static const uint32_t Name##WriteIgnoreMask = ~static_cast<uint32_t>(Mask);

  SYSTEM_REGISTER_FIELDS_LIST(DEFINE_GETTER, DEFINE_WRITE_IGNORE_MASK)

#undef DEFINE_ZERO_BITS
#undef DEFINE_GETTER

 protected:
  // Most system registers only implement a few of the bits in the word. Other
  // bits are "read-as-zero, write-ignored". The write_ignore_mask argument
  // describes the bits which are not modifiable.
  SimSystemRegister(uint32_t value, uint32_t write_ignore_mask)
      : value_(value), write_ignore_mask_(write_ignore_mask) { }

  uint32_t value_;
  uint32_t write_ignore_mask_;
};

class Simulator : public DecoderVisitor {
 public:
  explicit Simulator(Decoder* decoder, std::ostream& stream);
  ~Simulator();

  void ResetState();

  // TODO: We assume little endianness, and the way in which the members of this
  // union overlay. Add tests to ensure this, or fix accessors to no longer
  // require this assumption.
  union SimRegister {
    int64_t x;
    int32_t w;
  };

  union SimFPRegister {
    double d;
    float s;
  };

  // When an exception is thrown through simulated code, call this hook.
  typedef void(*ExceptionHook)(Simulator*);
  void set_exception_hook(ExceptionHook hook) {
    exception_hook_ = hook;
  }

  // Run the simulator.
  virtual void Run();
  void RunFrom(Instruction* first);

  // Simulation helpers.
  inline Instruction* pc() const { return pc_; }
  inline void set_pc(Instruction* new_pc) {
    pc_ = new_pc;
    pc_modified_ = true;
  }

  inline void increment_pc() {
    if (!pc_modified_) {
      pc_ = pc_->NextInstruction();
    }

    pc_modified_ = false;
  }

  inline void ExecuteInstruction() {
    // The program counter should always be aligned.
    assert(IsWordAligned(pc_));
    decoder_->Decode(pc_);
    increment_pc();
  }

  // Declare all Visitor functions.
  #define DECLARE(A)  void Visit##A(Instruction* instr);
  VISITOR_LIST(DECLARE)
  #undef DECLARE

  // Register accessors.
  inline int32_t wreg(unsigned code,
                      Reg31Mode r31mode = Reg31IsZeroRegister) const {
    assert(code < kNumberOfRegisters);
    if ((code == 31) && (r31mode == Reg31IsZeroRegister)) {
      return 0;
    }
    return registers_[code].w;
  }

  inline int64_t xreg(unsigned code,
                      Reg31Mode r31mode = Reg31IsZeroRegister) const {
    assert(code < kNumberOfRegisters);
    if ((code == 31) && (r31mode == Reg31IsZeroRegister)) {
      return 0;
    }
    return registers_[code].x;
  }

  inline int64_t reg(unsigned size,
                     unsigned code,
                     Reg31Mode r31mode = Reg31IsZeroRegister) const {
    switch (size) {
      case kWRegSize: return wreg(code, r31mode) & kWRegMask;
      case kXRegSize: return xreg(code, r31mode);
      default:
        not_reached();
        return 0;
    }
  }

  inline void set_wreg(unsigned code, int32_t value,
                       Reg31Mode r31mode = Reg31IsZeroRegister) {
    assert(code < kNumberOfRegisters);
    if ((code == kZeroRegCode) && (r31mode == Reg31IsZeroRegister)) {
      return;
    }
    registers_[code].x = 0;  // First clear the register top bits.
    registers_[code].w = value;
  }

  template<typename T>
  inline void set_xreg(unsigned code, T* value,
                       Reg31Mode r31mode = Reg31IsZeroRegister) {
    set_xreg(code, reinterpret_cast<int64_t>(value), r31mode);
  }

  inline void set_xreg(unsigned code, int64_t value,
                       Reg31Mode r31mode = Reg31IsZeroRegister) {
    assert(code < kNumberOfRegisters);
    if ((code == kZeroRegCode) && (r31mode == Reg31IsZeroRegister)) {
      return;
    }
    registers_[code].x = value;
  }

  inline void set_reg(unsigned size, unsigned code, int64_t value,
                      Reg31Mode r31mode = Reg31IsZeroRegister) {
    switch (size) {
      case kWRegSize:
        return set_wreg(code, static_cast<int32_t>(value & 0xffffffff),
                        r31mode);
      case kXRegSize:
        return set_xreg(code, value, r31mode);
      default:
        not_reached();
        break;
    }
  }

  #define REG_ACCESSORS(N)                                 \
  inline int32_t w##N() { return wreg(N); }                \
  inline int64_t x##N() { return xreg(N); }                \
  inline void set_w##N(int32_t val) { set_wreg(N, val); }  \
  inline void set_x##N(int64_t val) { set_xreg(N, val); }
  REGISTER_CODE_LIST(REG_ACCESSORS)
  #undef REG_ACCESSORS

  // Aliases.
  #define REG_ALIAS_ACCESSORS(N, wname, xname)                \
  inline int32_t wname() { return wreg(N); }                  \
  inline int64_t xname() { return xreg(N); }                  \
  inline void set_##wname(int32_t val) { set_wreg(N, val); }  \
  inline void set_##xname(int64_t val) { set_xreg(N, val); }
  REG_ALIAS_ACCESSORS(30, wlr, lr);
  #undef REG_ALIAS_ACCESSORS

  // The stack is a special case in aarch64.
  inline int32_t wsp() { return wreg(31, Reg31IsStackPointer); }
  inline int64_t sp() { return xreg(31, Reg31IsStackPointer); }
  inline void set_wsp(int32_t val) {
    set_wreg(31, val, Reg31IsStackPointer);
  }
  inline void set_sp(int64_t val) {
    set_xreg(31, val, Reg31IsStackPointer);
  }

  // FPRegister accessors.
  inline float sreg(unsigned code) const {
    assert(code < kNumberOfFPRegisters);
    return fpregisters_[code].s;
  }

  inline uint32_t sreg_bits(unsigned code) const {
    return float_to_rawbits(sreg(code));
  }

  inline double dreg(unsigned code) const {
    assert(code < kNumberOfFPRegisters);
    return fpregisters_[code].d;
  }

  inline uint64_t dreg_bits(unsigned code) const {
    return double_to_rawbits(dreg(code));
  }

  inline double fpreg(unsigned size, unsigned code) const {
    switch (size) {
      case kSRegSize: return sreg(code);
      case kDRegSize: return dreg(code);
      default: {
        not_reached();
        return 0.0;
      }
    }
  }

  inline void set_sreg(unsigned code, float val) {
    assert(code < kNumberOfFPRegisters);
    // Ensure that the upper word is set to 0.
    set_dreg_bits(code, 0);

    fpregisters_[code].s = val;
  }

  inline void set_sreg_bits(unsigned code, uint32_t rawbits) {
    assert(code < kNumberOfFPRegisters);
    // Ensure that the upper word is set to 0.
    set_dreg_bits(code, 0);

    set_sreg(code, rawbits_to_float(rawbits));
  }

  inline void set_dreg(unsigned code, double val) {
    assert(code < kNumberOfFPRegisters);
    fpregisters_[code].d = val;
  }

  inline void set_dreg_bits(unsigned code, uint64_t rawbits) {
    assert(code < kNumberOfFPRegisters);
    set_dreg(code, rawbits_to_double(rawbits));
  }

  inline void set_fpreg(unsigned size, unsigned code, double value) {
    switch (size) {
      case kSRegSize:
        return set_sreg(code, value);
      case kDRegSize:
        return set_dreg(code, value);
      default:
        not_reached();
        break;
    }
  }

  #define FPREG_ACCESSORS(N)                             \
  inline float s##N() { return sreg(N); }                \
  inline double d##N() { return dreg(N); }               \
  inline void set_s##N(float val) { set_sreg(N, val); }  \
  inline void set_d##N(double val) { set_dreg(N, val); }
  REGISTER_CODE_LIST(FPREG_ACCESSORS)
  #undef FPREG_ACCESSORS

  bool N() { return nzcv_.N() != 0; }
  bool Z() { return nzcv_.Z() != 0; }
  bool C() { return nzcv_.C() != 0; }
  bool V() { return nzcv_.V() != 0; }
  SimSystemRegister& nzcv() { return nzcv_; }

  // TODO(jbramley): Find a way to make the fpcr_ members return the proper
  // types, so this accessor is not necessary.
  FPRounding RMode() { return static_cast<FPRounding>(fpcr_.RMode()); }
  SimSystemRegister& fpcr() { return fpcr_; }

  // Debug helpers
  void PrintSystemRegisters(bool print_all = false);
  void PrintRegisters(bool print_all_regs = false);
  void PrintFPRegisters(bool print_all_regs = false);
  void PrintProcessorState();

  static const char* WRegNameForCode(unsigned code,
                                     Reg31Mode mode = Reg31IsZeroRegister);
  static const char* XRegNameForCode(unsigned code,
                                     Reg31Mode mode = Reg31IsZeroRegister);
  static const char* SRegNameForCode(unsigned code);
  static const char* DRegNameForCode(unsigned code);
  static const char* VRegNameForCode(unsigned code);

  inline bool coloured_trace() { return coloured_trace_; }
  inline void set_coloured_trace(bool value) { coloured_trace_ = value; }

  inline bool disasm_trace() { return disasm_trace_; }
  inline void set_disasm_trace(bool value) {
    if (value != disasm_trace_) {
      if (value) {
        decoder_->InsertVisitorBefore(print_disasm_, this);
      } else {
        decoder_->RemoveVisitor(print_disasm_);
      }
      disasm_trace_ = value;
    }
  }

  bool is_on_stack(void* ptr) const {
    return uint64_t((byte*)ptr - stack_) < (uint64_t)stack_size_;
  }

  uint64_t load_count() const { return load_count_; }
  uint64_t store_count() const { return store_count_; }
  uint64_t instr_count() const { return instr_count_; }

 protected:
  // Simulation helpers ------------------------------------
  bool ConditionPassed(Condition cond) {
    switch (cond) {
      case eq:
        return Z();
      case ne:
        return !Z();
      case hs:
        return C();
      case lo:
        return !C();
      case mi:
        return N();
      case pl:
        return !N();
      case vs:
        return V();
      case vc:
        return !V();
      case hi:
        return C() && !Z();
      case ls:
        return !(C() && !Z());
      case ge:
        return N() == V();
      case lt:
        return N() != V();
      case gt:
        return !Z() && (N() == V());
      case le:
        return !(!Z() && (N() == V()));
      case nv:  // Fall through.
      case al:
        return true;
      default:
        not_reached();
        return false;
    }
  }

  bool ConditionFailed(Condition cond) {
    return !ConditionPassed(cond);
  }

  void AddSubHelper(Instruction* instr, int64_t op2);
  int64_t AddWithCarry(unsigned reg_size,
                       bool set_flags,
                       int64_t src1,
                       int64_t src2,
                       int64_t carry_in = 0);
  void LogicalHelper(Instruction* instr, int64_t op2);
  void ConditionalCompareHelper(Instruction* instr, int64_t op2);
  void LoadStoreHelper(Instruction* instr,
                       int64_t offset,
                       AddrMode addrmode);
  void LoadStorePairHelper(Instruction* instr, AddrMode addrmode);
  uint8_t* AddressModeHelper(unsigned addr_reg,
                             int64_t offset,
                             AddrMode addrmode);

  uint64_t MemoryRead(const uint8_t* address, unsigned num_bytes);
  uint8_t MemoryRead8(uint8_t* address);
  uint16_t MemoryRead16(uint8_t* address);
  uint32_t MemoryRead32(uint8_t* address);
  float MemoryReadFP32(uint8_t* address);
  uint64_t MemoryRead64(uint8_t* address);
  double MemoryReadFP64(uint8_t* address);

  void MemoryWrite(uint8_t* address, uint64_t value, unsigned num_bytes);
  void MemoryWrite32(uint8_t* address, uint32_t value);
  void MemoryWriteFP32(uint8_t* address, float value);
  void MemoryWrite64(uint8_t* address, uint64_t value);
  void MemoryWriteFP64(uint8_t* address, double value);

  int64_t ShiftOperand(unsigned reg_size,
                       int64_t value,
                       Shift shift_type,
                       unsigned amount);
  int64_t Rotate(unsigned reg_width,
                 int64_t value,
                 Shift shift_type,
                 unsigned amount);
  int64_t ExtendValue(unsigned reg_width,
                      int64_t value,
                      Extend extend_type,
                      unsigned left_shift = 0);

  uint64_t ReverseBits(uint64_t value, unsigned num_bits);
  uint64_t ReverseBytes(uint64_t value, ReverseByteMode mode);

  void FPCompare(double val0, double val1);
  double FPRoundInt(double value, FPRounding round_mode);
  double FPToDouble(float value);
  float FPToFloat(double value, FPRounding round_mode);
  double FixedToDouble(int64_t src, int fbits, FPRounding round_mode);
  double UFixedToDouble(uint64_t src, int fbits, FPRounding round_mode);
  float FixedToFloat(int64_t src, int fbits, FPRounding round_mode);
  float UFixedToFloat(uint64_t src, int fbits, FPRounding round_mode);
  int32_t FPToInt32(double value, FPRounding rmode);
  int64_t FPToInt64(double value, FPRounding rmode);
  uint32_t FPToUInt32(double value, FPRounding rmode);
  uint64_t FPToUInt64(double value, FPRounding rmode);
  double FPMax(double a, double b);
  double FPMin(double a, double b);

  // Pseudo Printf instruction
  void DoPrintf(Instruction* instr);
  // Pseudo HostCall instruction
  void DoHostCall(Instruction* instr);

  // Processor state ---------------------------------------

  // Output stream.
  std::ostream& stream_;
  PrintDisassembler* print_disasm_;

  // Instruction statistics instrumentation.
  Instrument* instrumentation_;

  // Hook to handle exceptions being thrown through simulated code.
  ExceptionHook exception_hook_ = nullptr;

  // General purpose registers. Register 31 is the stack pointer.
  SimRegister registers_[kNumberOfRegisters];

  // Floating point registers
  SimFPRegister fpregisters_[kNumberOfFPRegisters];

  // Program Status Register.
  // bits[31, 27]: Condition flags N, Z, C, and V.
  //               (Negative, Zero, Carry, Overflow)
  SimSystemRegister nzcv_;

  // Floating-Point Control Register
  SimSystemRegister fpcr_;

  // Only a subset of FPCR features are supported by the simulator. This helper
  // checks that the FPCR settings are supported.
  //
  // This is checked when floating-point instructions are executed, not when
  // FPCR is set. This allows generated code to modify FPCR for external
  // functions, or to save and restore it when entering and leaving generated
  // code.
  void AssertSupportedFPCR() {
    assert(fpcr().DN() == 0);             // No default-NaN support.
    assert(fpcr().FZ() == 0);             // No flush-to-zero support.
    assert(fpcr().RMode() == FPTieEven);  // Ties-to-even rounding only.

    // The simulator does not support half-precision operations so fpcr().AHP()
    // is irrelevant, and is not checked here.
  }

  static inline int CalcNFlag(uint64_t result, unsigned reg_size) {
    return (result >> (reg_size - 1)) & 1;
  }

  static inline int CalcZFlag(uint64_t result) {
    return result == 0;
  }

  static const uint32_t kConditionFlagsMask = 0xf0000000;

  // Stack
  byte* stack_;
  static const int stack_protection_size_ = 256;
  // 512 KB stack.
  static const int stack_size_ = (512 << 10) + 2 * stack_protection_size_;
  byte* stack_limit_;

  Decoder* decoder_;
  // Indicates if the pc has been modified by the instruction and should not be
  // automatically incremented.
  bool pc_modified_;
  Instruction* pc_;

  // Counters for basic simulated-system events. Note that the load counter does
  // not count instruction fetches, only explicit loads.
  uint64_t load_count_ = 0;
  uint64_t store_count_ = 0;
  uint64_t instr_count_ = 0;

  static const char* xreg_names[];
  static const char* wreg_names[];
  static const char* sreg_names[];
  static const char* dreg_names[];
  static const char* vreg_names[];

  static const Instruction* kEndOfSimAddress;

 private:
  bool coloured_trace_;

  // Indicates whether the disassembly trace is active.
  bool disasm_trace_;
};
}  // namespace vixl

#endif  // VIXL_A64_SIMULATOR_A64_H_
