Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Reading design: ps2_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ps2_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ps2_top"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : ps2_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Anze\Projects\VHDL\PS2\ipcore_dir\clk_gen.vhd" into library work
Parsing entity <clk_gen>.
Parsing architecture <xilinx> of entity <clk_gen>.
Parsing VHDL file "C:\Users\Anze\Projects\VHDL\PS2\sevseg.vhd" into library work
Parsing entity <seg7>.
Parsing architecture <Behavioral> of entity <seg7>.
Parsing VHDL file "C:\Users\Anze\Projects\VHDL\PS2\prescaler.vhd" into library work
Parsing entity <prescaler>.
Parsing architecture <Behavioral> of entity <prescaler>.
Parsing VHDL file "C:\Users\Anze\Projects\VHDL\PS2\TopModul.vhd" into library work
Parsing entity <TopModul>.
Parsing architecture <Behavioral> of entity <topmodul>.
Parsing VHDL file "C:\Users\Anze\Projects\VHDL\PS2\shiftReg.vhd" into library work
Parsing entity <shiftReg>.
Parsing architecture <Behavioral> of entity <shiftreg>.
Parsing VHDL file "C:\Users\Anze\Projects\VHDL\PS2\negedge.vhd" into library work
Parsing entity <negedge>.
Parsing architecture <Behavioral> of entity <negedge>.
Parsing VHDL file "C:\Users\Anze\Projects\VHDL\PS2\control_unit.vhd" into library work
Parsing entity <control_unit>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "C:\Users\Anze\Projects\VHDL\PS2\ps2_top.vhd" into library work
Parsing entity <ps2_top>.
Parsing architecture <Behavioral> of entity <ps2_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ps2_top> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_gen> (architecture <xilinx>) from library <work>.

Elaborating entity <control_unit> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Anze\Projects\VHDL\PS2\control_unit.vhd" Line 172. Case statement is complete. others clause is never selected

Elaborating entity <negedge> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Anze\Projects\VHDL\PS2\negedge.vhd" Line 91. Case statement is complete. others clause is never selected

Elaborating entity <shiftReg> (architecture <Behavioral>) from library <work>.

Elaborating entity <TopModul> (architecture <Behavioral>) from library <work>.

Elaborating entity <prescaler> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <seg7> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ps2_top>.
    Related source file is "C:\Users\Anze\Projects\VHDL\PS2\ps2_top.vhd".
    Found 1-bit register for signal <sync_kbddata>.
    Found 1-bit register for signal <sync_kbdclk>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ps2_top> synthesized.

Synthesizing Unit <clk_gen>.
    Related source file is "C:\Users\Anze\Projects\VHDL\PS2\ipcore_dir\clk_gen.vhd".
    Summary:
	no macro.
Unit <clk_gen> synthesized.

Synthesizing Unit <control_unit>.
    Related source file is "C:\Users\Anze\Projects\VHDL\PS2\control_unit.vhd".
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 23                                             |
    | Inputs             | 2                                              |
    | Outputs            | 12                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  23 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <control_unit> synthesized.

Synthesizing Unit <negedge>.
    Related source file is "C:\Users\Anze\Projects\VHDL\PS2\negedge.vhd".
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | s0                                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <negedge> synthesized.

Synthesizing Unit <shiftReg>.
    Related source file is "C:\Users\Anze\Projects\VHDL\PS2\shiftReg.vhd".
    Found 9-bit register for signal <data>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <shiftReg> synthesized.

Synthesizing Unit <TopModul>.
    Related source file is "C:\Users\Anze\Projects\VHDL\PS2\TopModul.vhd".
    Summary:
	no macro.
Unit <TopModul> synthesized.

Synthesizing Unit <prescaler>.
    Related source file is "C:\Users\Anze\Projects\VHDL\PS2\prescaler.vhd".
        width = 18
        value = 200000
    Found 18-bit register for signal <precnt>.
    Found 1-bit register for signal <pulse>.
    Found 18-bit adder for signal <precnt[17]_GND_45_o_add_1_OUT> created at line 62.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <prescaler> synthesized.

Synthesizing Unit <seg7>.
    Related source file is "C:\Users\Anze\Projects\VHDL\PS2\sevseg.vhd".
    Found 4-bit register for signal <num>.
    Found 4-bit register for signal <anode>.
    Found finite state machine <FSM_3> for signal <anode>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | refresh_i (positive)                           |
    | Reset              | reset_i (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0111                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x7-bit Read Only RAM for signal <cathode_o>
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <anode> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 RAM(s).
	inferred   4 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <seg7> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 1
 18-bit adder                                          : 1
# Registers                                            : 6
 1-bit register                                        : 3
 18-bit register                                       : 1
 4-bit register                                        : 1
 9-bit register                                        : 1
# Multiplexers                                         : 33
 1-bit 2-to-1 multiplexer                              : 23
 18-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 9
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <prescaler>.
The following registers are absorbed into counter <precnt>: 1 register on signal <precnt>.
Unit <prescaler> synthesized (advanced).

Synthesizing (advanced) Unit <seg7>.
INFO:Xst:3231 - The small RAM <Mram_cathode_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <cathode_o>     |          |
    -----------------------------------------------------------------------
Unit <seg7> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 1
 18-bit up counter                                     : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Multiplexers                                         : 32
 1-bit 2-to-1 multiplexer                              : 23
 4-bit 2-to-1 multiplexer                              : 9
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <state[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 s0    | 001
 s1    | 010
 s2    | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_control/FSM_0> on signal <state[1:12]> with one-hot encoding.
------------------------
 State  | Encoding
------------------------
 idle   | 000000000001
 start  | 000000000010
 s0     | 000000000100
 s1     | 000000001000
 s2     | 000000010000
 s3     | 000000100000
 s4     | 000001000000
 s5     | 000010000000
 s6     | 000100000000
 s7     | 001000000000
 parity | 010000000000
 stop   | 100000000000
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Inst_TopModul/s7/FSM_3> on signal <anode[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0111  | 00
 1011  | 01
 1101  | 11
 1110  | 10
-------------------

Optimizing unit <shiftReg> ...

Optimizing unit <ps2_top> ...

Optimizing unit <control_unit> ...

Optimizing unit <seg7> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ps2_top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 50
 Flip-Flops                                            : 50

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ps2_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 110
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 17
#      LUT2                        : 7
#      LUT3                        : 13
#      LUT4                        : 29
#      LUT5                        : 2
#      LUT6                        : 4
#      MUXCY                       : 17
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 50
#      FD                          : 4
#      FDC                         : 19
#      FDE                         : 4
#      FDR                         : 10
#      FDRE                        : 11
#      FDS                         : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 25
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 21
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              50  out of  126800     0%  
 Number of Slice LUTs:                   73  out of  63400     0%  
    Number used as Logic:                73  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     80
   Number with an unused Flip Flop:      30  out of     80    37%  
   Number with an unused LUT:             7  out of     80     8%  
   Number of fully used LUT-FF pairs:    43  out of     80    53%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    210    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_generator/clkout0              | BUFG                   | 50    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.054ns (Maximum Frequency: 327.439MHz)
   Minimum input arrival time before clock: 1.260ns
   Maximum output required time after clock: 1.817ns
   Maximum combinational path delay: 0.001ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_generator/clkout0'
  Clock period: 3.054ns (frequency: 327.439MHz)
  Total number of paths / destination ports: 677 / 63
-------------------------------------------------------------------------
Delay:               3.054ns (Levels of Logic = 20)
  Source:            Inst_TopModul/psc2/precnt_0 (FF)
  Destination:       Inst_TopModul/psc2/precnt_17 (FF)
  Source Clock:      clk_generator/clkout0 rising
  Destination Clock: clk_generator/clkout0 rising

  Data Path: Inst_TopModul/psc2/precnt_0 to Inst_TopModul/psc2/precnt_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.478   0.405  Inst_TopModul/psc2/precnt_0 (Inst_TopModul/psc2/precnt_0)
     INV:I->O              1   0.146   0.000  Inst_TopModul/psc2/Mcount_precnt_lut<0>_INV_0 (Inst_TopModul/psc2/Mcount_precnt_lut<0>)
     MUXCY:S->O            1   0.472   0.000  Inst_TopModul/psc2/Mcount_precnt_cy<0> (Inst_TopModul/psc2/Mcount_precnt_cy<0>)
     MUXCY:CI->O           1   0.029   0.000  Inst_TopModul/psc2/Mcount_precnt_cy<1> (Inst_TopModul/psc2/Mcount_precnt_cy<1>)
     MUXCY:CI->O           1   0.029   0.000  Inst_TopModul/psc2/Mcount_precnt_cy<2> (Inst_TopModul/psc2/Mcount_precnt_cy<2>)
     MUXCY:CI->O           1   0.029   0.000  Inst_TopModul/psc2/Mcount_precnt_cy<3> (Inst_TopModul/psc2/Mcount_precnt_cy<3>)
     MUXCY:CI->O           1   0.029   0.000  Inst_TopModul/psc2/Mcount_precnt_cy<4> (Inst_TopModul/psc2/Mcount_precnt_cy<4>)
     MUXCY:CI->O           1   0.029   0.000  Inst_TopModul/psc2/Mcount_precnt_cy<5> (Inst_TopModul/psc2/Mcount_precnt_cy<5>)
     MUXCY:CI->O           1   0.029   0.000  Inst_TopModul/psc2/Mcount_precnt_cy<6> (Inst_TopModul/psc2/Mcount_precnt_cy<6>)
     MUXCY:CI->O           1   0.029   0.000  Inst_TopModul/psc2/Mcount_precnt_cy<7> (Inst_TopModul/psc2/Mcount_precnt_cy<7>)
     MUXCY:CI->O           1   0.029   0.000  Inst_TopModul/psc2/Mcount_precnt_cy<8> (Inst_TopModul/psc2/Mcount_precnt_cy<8>)
     MUXCY:CI->O           1   0.029   0.000  Inst_TopModul/psc2/Mcount_precnt_cy<9> (Inst_TopModul/psc2/Mcount_precnt_cy<9>)
     MUXCY:CI->O           1   0.029   0.000  Inst_TopModul/psc2/Mcount_precnt_cy<10> (Inst_TopModul/psc2/Mcount_precnt_cy<10>)
     MUXCY:CI->O           1   0.029   0.000  Inst_TopModul/psc2/Mcount_precnt_cy<11> (Inst_TopModul/psc2/Mcount_precnt_cy<11>)
     MUXCY:CI->O           1   0.029   0.000  Inst_TopModul/psc2/Mcount_precnt_cy<12> (Inst_TopModul/psc2/Mcount_precnt_cy<12>)
     MUXCY:CI->O           1   0.029   0.000  Inst_TopModul/psc2/Mcount_precnt_cy<13> (Inst_TopModul/psc2/Mcount_precnt_cy<13>)
     MUXCY:CI->O           1   0.029   0.000  Inst_TopModul/psc2/Mcount_precnt_cy<14> (Inst_TopModul/psc2/Mcount_precnt_cy<14>)
     MUXCY:CI->O           1   0.029   0.000  Inst_TopModul/psc2/Mcount_precnt_cy<15> (Inst_TopModul/psc2/Mcount_precnt_cy<15>)
     MUXCY:CI->O           0   0.029   0.000  Inst_TopModul/psc2/Mcount_precnt_cy<16> (Inst_TopModul/psc2/Mcount_precnt_cy<16>)
     XORCY:CI->O           1   0.510   0.421  Inst_TopModul/psc2/Mcount_precnt_xor<17> (Result<17>)
     LUT4:I3->O            1   0.124   0.000  Inst_TopModul/psc2/Mcount_precnt_eqn_171 (Inst_TopModul/psc2/Mcount_precnt_eqn_17)
     FDC:D                     0.030          Inst_TopModul/psc2/precnt_17
    ----------------------------------------
    Total                      3.054ns (2.228ns logic, 0.826ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_generator/clkout0'
  Total number of paths / destination ports: 51 / 51
-------------------------------------------------------------------------
Offset:              1.260ns (Levels of Logic = 2)
  Source:            rst_i (PAD)
  Destination:       Inst_TopModul/s7/num_3 (FF)
  Destination Clock: clk_generator/clkout0 rising

  Data Path: rst_i to Inst_TopModul/s7/num_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   0.001   0.577  rst_i_IBUF (rst_i_IBUF)
     LUT2:I1->O            4   0.124   0.419  Inst_TopModul/s7/_n0025_inv1 (Inst_TopModul/s7/_n0025_inv)
     FDE:CE                    0.139          Inst_TopModul/s7/num_0
    ----------------------------------------
    Total                      1.260ns (0.264ns logic, 0.996ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_generator/clkout0'
  Total number of paths / destination ports: 46 / 21
-------------------------------------------------------------------------
Offset:              1.817ns (Levels of Logic = 2)
  Source:            Inst_TopModul/s7/num_1 (FF)
  Destination:       cathode_o<0> (PAD)
  Source Clock:      clk_generator/clkout0 rising

  Data Path: Inst_TopModul/s7/num_1 to cathode_o<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.478   0.816  Inst_TopModul/s7/num_1 (Inst_TopModul/s7/num_1)
     LUT4:I0->O            1   0.124   0.399  Inst_TopModul/s7/cathode_o<3>1 (cathode_o_3_OBUF)
     OBUF:I->O                 0.000          cathode_o_3_OBUF (cathode_o<3>)
    ----------------------------------------
    Total                      1.817ns (0.602ns logic, 1.215ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.001ns (Levels of Logic = 1)
  Source:            clk_m (PAD)
  Destination:       clk_generator/mmcm_adv_inst:CLKIN1 (PAD)

  Data Path: clk_m to clk_generator/mmcm_adv_inst:CLKIN1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            0   0.001   0.000  clk_generator/clkin1_buf (clk_generator/clkin1)
    MMCME2_ADV:CLKIN1          0.000          clk_generator/mmcm_adv_inst
    ----------------------------------------
    Total                      0.001ns (0.001ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_generator/clkout0
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk_generator/clkout0|    3.054|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 26.59 secs
 
--> 

Total memory usage is 476060 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

