0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x03 // r2 = r1 = u[1]
0x0010: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x03	// r3 = r1 = u[1]
0x0019: jmp_imm:
	pc += 0x1, opcode= 0x09
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01	// r2 = r1 << 4 = u[1] << 4
0x0022: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0027: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07	// r3 = r1 >> 5 = u[1] >> 5
0x002b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0030: mov_regs:
	regs[4] = regs[2], opcode= 0x03		// r4 = r2 = r1 << 4 = u[1] << 4
0x0034: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0039: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b	// r4 = r4 ^ r3 = (u[1] << 4) ^ (u[1] >> 5)
0x003d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0042: add_regs:
	regs[4] += regs[1], opcode= 0x05	// r4 = (u[1] << 4) ^ (u[1] >> 5) + u[1]
0x0046: jmp_imm:
	pc += 0x1, opcode= 0x09
0x004b: mov_imm:
	regs[5] = 0xc3e015d2, opcode= 0x02
0x0051: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b	// r4 = ((u[1] << 4) ^ (u[1] >> 5) + u[1]) ^ 0xc3e015d2
0x0054: add_regs:
	regs[0] += regs[4], opcode= 0x05	// r0 = u[0] + (((u[1] << 4) ^ (u[1] >> 5) + u[1]) ^ 0xc3e015d2)
0x0057: mov_regs:
	regs[2] = regs[0], opcode= 0x03		// r2 = u[0] + (((u[1] << 4) ^ (u[1] >> 5) + u[1]) ^ 0xc3e015d2)
0x005a: mov_regs:
	regs[3] = regs[0], opcode= 0x03		// r3 = u[0] + (((u[1] << 4) ^ (u[1] >> 5) + u[1]) ^ 0xc3e015d2)
0x005e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0063: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01	// r2 = (u[0] + (((u[1] << 4) ^ (u[1] >> 5) + u[1]) ^ 0xc3e015d2)) << 4
0x0066: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07	// r3 = (u[0] + (((u[1] << 4) ^ (u[1] >> 5) + u[1]) ^ 0xc3e015d2)) >> 5
0x0069: mov_regs:
	regs[4] = regs[2], opcode= 0x03		// r4 = r2
0x006d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0072: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b	// r4 = r2 ^ r3
0x0076: jmp_imm:
	pc += 0x1, opcode= 0x09
0x007b: add_regs:
	regs[4] += regs[0], opcode= 0x05	// r4 = r2 ^ r3 + r0
0x007e: mov_imm:
	regs[5] = 0x5f95981b, opcode= 0x02
0x0084: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0087: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x008a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0090: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0097: jmp_imm:
	pc += 0x1, opcode= 0x09
0x009c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x009f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x00a3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x00ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x00ae: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x00b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x00b4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x00b7: mov_imm:
	regs[5] = 0x5fb51536, opcode= 0x02
0x00be: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x00c6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x00ca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00cf: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x00d2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x00d6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x00de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x00e2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00e7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x00ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x00ed: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x00f0: mov_imm:
	regs[5] = 0xe809b5e0, opcode= 0x02
0x00f7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x00ff: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0103: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0108: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x010f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0114: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x011a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x011d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0120: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0124: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0129: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x012c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x012f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0132: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0135: mov_imm:
	regs[5] = 0x1338738e, opcode= 0x02
0x013c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0141: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0144: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0147: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x014a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x014d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0150: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0153: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0156: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0159: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x015c: mov_imm:
	regs[5] = 0xe126af46, opcode= 0x02
0x0162: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0165: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0168: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x016e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0174: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0177: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x017a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x017e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0183: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0186: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0189: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x018c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0190: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0195: mov_imm:
	regs[5] = 0xae35bf73, opcode= 0x02
0x019c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x01a4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x01a7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x01aa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x01ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x01b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x01b3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x01b7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x01c0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01c5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x01c8: mov_imm:
	regs[5] = 0xdbca36dd, opcode= 0x02
0x01cf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x01d7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x01da: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x01e0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x01e6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x01e9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x01ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x01ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x01f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01f8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x01fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x01ff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0204: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0207: mov_imm:
	regs[5] = 0x47a377cd, opcode= 0x02
0x020d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0210: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0214: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0219: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x021c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x021f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0222: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0225: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0228: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x022c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0231: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0234: mov_imm:
	regs[5] = 0xcc3e06cf, opcode= 0x02
0x023a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x023d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0240: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0246: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x024c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0250: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0255: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0258: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x025b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x025e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0261: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0264: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0267: mov_imm:
	regs[5] = 0x1dab546, opcode= 0x02
0x026e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0273: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0276: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x027a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x027f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0282: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0285: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0289: jmp_imm:
	pc += 0x1, opcode= 0x09
0x028e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0291: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0294: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0297: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x029a: mov_imm:
	regs[5] = 0xda4c87cb, opcode= 0x02
0x02a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x02a3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x02a6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x02ad: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02b2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x02b8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x02bb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x02be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x02c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x02c4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x02c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x02cb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02d0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x02d3: mov_imm:
	regs[5] = 0x40231484, opcode= 0x02
0x02d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x02dd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02e2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x02e5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x02e8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x02eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x02ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x02f1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x02fd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0300: mov_imm:
	regs[5] = 0x570f4e22, opcode= 0x02
0x0306: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0309: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x030c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0313: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0318: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x031e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0322: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0327: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x032b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0330: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0333: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0336: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0339: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x033c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x033f: mov_imm:
	regs[5] = 0x9326475a, opcode= 0x02
0x0345: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0348: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x034b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x034f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0354: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0358: jmp_imm:
	pc += 0x1, opcode= 0x09
0x035d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0361: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0366: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x036a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x036f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0373: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0378: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x037b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x037e: mov_imm:
	regs[5] = 0xe5a4683d, opcode= 0x02
0x0384: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0388: jmp_imm:
	pc += 0x1, opcode= 0x09
0x038d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0391: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0396: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x039c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x03a3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03a8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x03ab: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x03ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x03b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x03b5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03ba: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x03bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x03c0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x03c3: mov_imm:
	regs[5] = 0x7390c0c9, opcode= 0x02
0x03c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x03cc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x03cf: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x03d3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03d8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x03db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x03de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x03e1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x03e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x03e7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x03ea: mov_imm:
	regs[5] = 0xc4c63239, opcode= 0x02
0x03f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x03f3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x03f6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x03fc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0402: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0405: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0408: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x040b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x040e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0411: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0414: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0417: mov_imm:
	regs[5] = 0xecdbbf8e, opcode= 0x02
0x041e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0423: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0426: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0429: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x042c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x042f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0433: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0438: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x043b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x043e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0441: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0445: jmp_imm:
	pc += 0x1, opcode= 0x09
0x044a: mov_imm:
	regs[5] = 0xef9eeb6d, opcode= 0x02
0x0450: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0453: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0456: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x045d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0462: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0469: jmp_imm:
	pc += 0x1, opcode= 0x09
0x046e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0471: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0475: jmp_imm:
	pc += 0x1, opcode= 0x09
0x047a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x047d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0480: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0483: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0486: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0489: mov_imm:
	regs[5] = 0x50ddb84c, opcode= 0x02
0x0490: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0495: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0498: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x049b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x049e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x04a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x04a5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x04ad: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x04b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x04b3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x04b7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04bc: mov_imm:
	regs[5] = 0x2082fab9, opcode= 0x02
0x04c3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x04cb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x04cf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04d4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x04db: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04e0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x04e6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x04e9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x04ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x04ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x04f2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x04f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x04f8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x04fb: mov_imm:
	regs[5] = 0xb99b2ad9, opcode= 0x02
0x0502: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0507: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x050a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x050d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0510: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0513: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0516: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0519: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x051c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x051f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0522: mov_imm:
	regs[5] = 0x829de20e, opcode= 0x02
0x0528: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x052b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x052f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0534: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x053b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0540: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0546: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x054a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x054f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0553: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0558: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x055b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x055e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0562: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0567: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x056a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x056e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0573: mov_imm:
	regs[5] = 0xbaf445ae, opcode= 0x02
0x057a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x057f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0582: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0585: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0588: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x058c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0591: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0594: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0597: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x059a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x059d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x05a0: mov_imm:
	regs[5] = 0x9c7fa877, opcode= 0x02
0x05a7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x05b0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05b5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x05b8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x05be: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x05c4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x05c7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x05ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x05cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x05d0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x05d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x05d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05dc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x05df: mov_imm:
	regs[5] = 0xbf076a22, opcode= 0x02
0x05e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x05e8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x05eb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x05ee: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x05f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x05f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x05f7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x05fb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0600: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0603: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0607: jmp_imm:
	pc += 0x1, opcode= 0x09
0x060c: mov_imm:
	regs[5] = 0x2ecc24c2, opcode= 0x02
0x0613: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0618: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x061c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0621: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0624: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x062a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0631: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0636: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0639: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x063c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0640: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0645: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0648: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x064b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x064e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0651: mov_imm:
	regs[5] = 0xa32ac706, opcode= 0x02
0x0657: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x065a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x065d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0660: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0663: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0666: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0669: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x066c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x066f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0672: mov_imm:
	regs[5] = 0x8be0a2e4, opcode= 0x02
0x0678: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x067b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x067e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0684: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x068a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x068d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0690: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0693: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0696: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0699: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x069c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x069f: mov_imm:
	regs[5] = 0x8be24bd6, opcode= 0x02
0x06a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x06a9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06ae: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x06b1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x06b4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x06b8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x06c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x06c3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x06c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x06c9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x06cc: mov_imm:
	regs[5] = 0x74f3b547, opcode= 0x02
0x06d3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x06db: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x06df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06e4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x06ea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x06f0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x06f3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x06f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x06f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x06fd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0702: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0705: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0708: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x070b: mov_imm:
	regs[5] = 0x63e6059f, opcode= 0x02
0x0711: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0714: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0717: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x071b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0720: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0723: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0726: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0729: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x072c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0730: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0735: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0738: mov_imm:
	regs[5] = 0x6b697bc0, opcode= 0x02
0x073e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0742: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0747: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x074b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0750: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0757: jmp_imm:
	pc += 0x1, opcode= 0x09
0x075c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0762: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0765: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0768: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x076c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0771: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0774: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0777: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x077a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x077d: mov_imm:
	regs[5] = 0xbd27214f, opcode= 0x02
0x0783: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0786: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0789: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x078c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0790: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0795: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0799: jmp_imm:
	pc += 0x1, opcode= 0x09
0x079e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x07a1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x07a4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x07a7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x07aa: mov_imm:
	regs[5] = 0xe367b08c, opcode= 0x02
0x07b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x07b4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07b9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x07bc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x07c2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x07c8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x07cb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x07ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x07d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x07d4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x07d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x07da: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x07dd: mov_imm:
	regs[5] = 0x4dfd2608, opcode= 0x02
0x07e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x07e6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x07e9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x07ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07f2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x07f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x07f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x07fb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x07fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0801: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0805: jmp_imm:
	pc += 0x1, opcode= 0x09
0x080a: mov_imm:
	regs[5] = 0x5435ae44, opcode= 0x02
0x0811: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0816: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0819: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x081c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0822: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0828: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x082b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x082e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0831: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0834: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0837: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x083a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x083e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0843: mov_imm:
	regs[5] = 0x129aa734, opcode= 0x02
0x084a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x084f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0852: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0855: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0858: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x085b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x085f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0864: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0867: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x086a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x086e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0873: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0876: mov_imm:
	regs[5] = 0x244fdd4c, opcode= 0x02
0x087c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0880: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0885: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0888: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x088e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0894: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0897: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x089a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x089d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x08a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08a6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x08a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x08ad: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08b2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x08b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08bb: mov_imm:
	regs[5] = 0x2ae93476, opcode= 0x02
0x08c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x08c4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x08c7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x08cb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08d0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x08d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x08d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x08df: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x08e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x08e6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08eb: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x08ee: mov_imm:
	regs[5] = 0x8d43354c, opcode= 0x02
0x08f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x08f7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x08fa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0901: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0906: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x090c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0910: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0915: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0918: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x091b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x091e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0921: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0925: jmp_imm:
	pc += 0x1, opcode= 0x09
0x092a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x092d: mov_imm:
	regs[5] = 0x25b13fda, opcode= 0x02
0x0933: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0936: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0939: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x093c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0940: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0945: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0948: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x094b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x094e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0951: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0954: mov_imm:
	regs[5] = 0x66621933, opcode= 0x02
0x095b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0960: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0963: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0967: jmp_imm:
	pc += 0x1, opcode= 0x09
0x096c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0972: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0978: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x097b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x097e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0982: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0987: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x098a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x098d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0990: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0993: mov_imm:
	regs[5] = 0xfe711bd, opcode= 0x02
0x099a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x099f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x09a2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x09a6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09ab: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x09ae: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x09b2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x09ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x09be: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09c3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x09c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x09ca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09cf: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x09d2: mov_imm:
	regs[5] = 0xd50fe5fa, opcode= 0x02
0x09d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x09dc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09e1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x09e4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x09eb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09f0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x09f6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x09fa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09ff: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0a02: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0a08: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0a0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0a0f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a14: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0a17: mov_imm:
	regs[5] = 0xf2746d94, opcode= 0x02
0x0a1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a21: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a26: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0a2a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a2f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0a33: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a38: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0a3b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a3e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0a42: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a47: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0a4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0a4d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0a50: mov_imm:
	regs[5] = 0xaa68502a, opcode= 0x02
0x0a56: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a59: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0a5c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0a63: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a68: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a6f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a74: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0a78: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a7d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0a80: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0a83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0a86: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0a89: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0a8c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0a8f: mov_imm:
	regs[5] = 0x1bbae736, opcode= 0x02
0x0a95: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0a99: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a9e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0aa2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0aa7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0aaa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0aad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ab0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ab3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ab6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ab9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0abc: mov_imm:
	regs[5] = 0xdad2594e, opcode= 0x02
0x0ac3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ac8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0acb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0ace: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ad4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ada: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0add: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0ae1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ae6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ae9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0aec: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0aef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0af2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0af5: mov_imm:
	regs[5] = 0xcfb1163, opcode= 0x02
0x0afb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0afe: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0b01: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0b04: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0b07: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b0a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0b0d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0b11: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b19: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0b1c: mov_imm:
	regs[5] = 0x48c09f8f, opcode= 0x02
0x0b22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b25: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0b28: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b2e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0b35: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b3a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0b3d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0b41: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b46: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0b4c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0b4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b52: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0b55: mov_imm:
	regs[5] = 0x72c2e84d, opcode= 0x02
0x0b5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b5e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0b61: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0b65: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b6a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0b6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0b70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0b74: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b79: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0b7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0b7f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0b82: mov_imm:
	regs[5] = 0x980fcd5e, opcode= 0x02
0x0b88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0b8c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b91: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0b94: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b9a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ba0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0ba4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ba9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0bac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0baf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0bb3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bb8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0bbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0bbe: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0bc1: mov_imm:
	regs[5] = 0xef836251, opcode= 0x02
0x0bc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0bca: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0bcd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0bd0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0bd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0bd7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0be0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0be5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0be8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0bec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bf1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0bf5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bfa: mov_imm:
	regs[5] = 0x2d101927, opcode= 0x02
0x0c01: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c09: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0c0c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c12: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c18: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0c1b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0c1e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c21: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c24: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c27: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c2a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0c2d: mov_imm:
	regs[5] = 0x2b03356a, opcode= 0x02
0x0c33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c36: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0c39: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0c3c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0c3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c45: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c48: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c4b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0c4e: mov_imm:
	regs[5] = 0x658521bf, opcode= 0x02
0x0c54: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c57: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0c5a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c60: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c66: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0c6a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c6f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0c73: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c78: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0c7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0c7e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0c85: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c8a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0c8e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c93: mov_imm:
	regs[5] = 0x745463cd, opcode= 0x02
0x0c99: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0c9c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0c9f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0ca2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0ca5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ca9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0cb1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0cb4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0cb7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0cba: mov_imm:
	regs[5] = 0xcf13fd8b, opcode= 0x02
0x0cc1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cc6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0cc9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0ccd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cd2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0cd8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0cdf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ce4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0ce7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0cea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ced: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0cf0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0cf3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0cf6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0cf9: mov_imm:
	regs[5] = 0xc4ab8d5a, opcode= 0x02
0x0d00: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0d09: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d0e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0d12: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d17: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0d1b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d20: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0d23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d29: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0d30: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d35: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0d39: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d3e: mov_imm:
	regs[5] = 0x55f9d044, opcode= 0x02
0x0d45: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0d4d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0d50: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d56: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d5c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0d5f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0d62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0d69: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d6e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d72: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0d7b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d80: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0d83: mov_imm:
	regs[5] = 0x4f00393, opcode= 0x02
0x0d89: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0d8c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0d90: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d95: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0d98: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0d9b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0d9e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0da1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0da4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0da8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0dad: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0db0: mov_imm:
	regs[5] = 0x4a439b7c, opcode= 0x02
0x0db6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0db9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0dbd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0dc2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0dc8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0dce: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0dd1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0dd4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0dd7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ddb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0de0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0de3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0de6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0de9: mov_imm:
	regs[5] = 0x82b76b10, opcode= 0x02
0x0df0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0df5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0df9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0dfe: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0e02: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e07: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0e0a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0e0d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e10: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e13: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0e16: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e1a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e1f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0e23: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e28: mov_imm:
	regs[5] = 0x8b2a2e64, opcode= 0x02
0x0e2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e31: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0e34: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e3a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e40: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0e43: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0e47: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e4f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e52: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0e55: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e58: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0e5b: mov_imm:
	regs[5] = 0xb262998a, opcode= 0x02
0x0e61: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e64: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0e67: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0e6a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0e6d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0e70: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0e73: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0e76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0e7a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e7f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0e82: mov_imm:
	regs[5] = 0xf62e8fb0, opcode= 0x02
0x0e88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0e8b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0e8e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e94: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e9a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0e9d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0ea0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ea3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ea6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ea9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ead: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0eb2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0eb5: mov_imm:
	regs[5] = 0x40c8208, opcode= 0x02
0x0ebb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0ebe: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0ec1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0ec4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0ec8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ecd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0ed0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0ed3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ed6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ed9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0edc: mov_imm:
	regs[5] = 0xfd7badad, opcode= 0x02
0x0ee2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0ee5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0ee8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0eef: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ef4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0efb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f00: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0f03: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0f06: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f0a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f12: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f15: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f18: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0f1b: mov_imm:
	regs[5] = 0xbd726532, opcode= 0x02
0x0f21: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f24: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0f27: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0f2a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0f2d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f31: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f36: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f39: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f3d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f42: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f46: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f4b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0f4e: mov_imm:
	regs[5] = 0x28e288a7, opcode= 0x02
0x0f55: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f5d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0f60: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f66: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f6c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0f6f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0f73: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f78: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0f7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0f7e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f82: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0f8a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0f8d: mov_imm:
	regs[5] = 0x52a0edb6, opcode= 0x02
0x0f93: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0f96: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x0f99: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0f9c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0fa0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fa5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0fa8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0fab: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0faf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fb4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0fb7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x0fba: mov_imm:
	regs[5] = 0x43a59dfb, opcode= 0x02
0x0fc0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x0fc3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x0fc6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0fcc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0fd2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0fd5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0fd8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x0fdc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fe1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x0fe5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fea: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0fee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ff3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x0ff6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x0ff9: mov_imm:
	regs[5] = 0x6a9ead6e, opcode= 0x02
0x0fff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1002: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1005: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1008: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x100c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1011: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1014: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1017: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x101a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x101e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1023: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1027: jmp_imm:
	pc += 0x1, opcode= 0x09
0x102c: mov_imm:
	regs[5] = 0xc67a29b0, opcode= 0x02
0x1033: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1038: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x103c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1041: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1045: jmp_imm:
	pc += 0x1, opcode= 0x09
0x104a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1050: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1056: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1059: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x105c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x105f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1062: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1065: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1068: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x106b: mov_imm:
	regs[5] = 0xb85c7326, opcode= 0x02
0x1071: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1074: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1078: jmp_imm:
	pc += 0x1, opcode= 0x09
0x107d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1081: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1086: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x108a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x108f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1092: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1095: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1099: jmp_imm:
	pc += 0x1, opcode= 0x09
0x109e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x10a1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x10a4: mov_imm:
	regs[5] = 0x722fb2b4, opcode= 0x02
0x10aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x10ae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10b3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x10b7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10bc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x10c2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x10c8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x10cc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10d1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x10d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x10dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x10e0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x10e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x10e7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10ec: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x10ef: mov_imm:
	regs[5] = 0xa498c59f, opcode= 0x02
0x10f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x10f8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x10fb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x10fe: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1101: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1104: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1107: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x110a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x110d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1110: mov_imm:
	regs[5] = 0xa50cf86, opcode= 0x02
0x1116: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x111a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x111f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1122: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1128: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x112e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1131: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1134: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1138: jmp_imm:
	pc += 0x1, opcode= 0x09
0x113d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1140: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1143: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1147: jmp_imm:
	pc += 0x1, opcode= 0x09
0x114c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1150: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1155: mov_imm:
	regs[5] = 0xbfe0a262, opcode= 0x02
0x115b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x115e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1161: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1164: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1167: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x116a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x116d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1170: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1173: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1176: mov_imm:
	regs[5] = 0x5b013a28, opcode= 0x02
0x117c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x117f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1182: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1188: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x118e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1191: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1194: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1197: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x119a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x119d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x11a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11a6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x11a9: mov_imm:
	regs[5] = 0x14fb4c4, opcode= 0x02
0x11af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x11b2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x11b5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x11b8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x11bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x11be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x11c1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x11c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x11c7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x11ca: mov_imm:
	regs[5] = 0x8539b8d, opcode= 0x02
0x11d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x11d4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11d9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x11dc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x11e3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11e8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x11ee: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x11f1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x11f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x11f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x11fa: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x11fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1200: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1203: mov_imm:
	regs[5] = 0x5a1867bd, opcode= 0x02
0x1209: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x120c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x120f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1212: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1215: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1218: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x121b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x121e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1221: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1225: jmp_imm:
	pc += 0x1, opcode= 0x09
0x122a: mov_imm:
	regs[5] = 0x9d01d7ad, opcode= 0x02
0x1231: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1236: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x123a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x123f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1242: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1249: jmp_imm:
	pc += 0x1, opcode= 0x09
0x124e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1254: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1257: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x125b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1260: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1263: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1267: jmp_imm:
	pc += 0x1, opcode= 0x09
0x126c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x126f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1272: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1275: mov_imm:
	regs[5] = 0xa441b129, opcode= 0x02
0x127c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1281: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1284: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1287: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x128a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x128e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1293: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1296: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1299: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x129d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x12a5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x12a8: mov_imm:
	regs[5] = 0x2b5c97e2, opcode= 0x02
0x12ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x12b1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x12b4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x12ba: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x12c1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12c6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x12c9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x12cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x12cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x12d3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12d8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x12db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x12de: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x12e1: mov_imm:
	regs[5] = 0x988e3e1d, opcode= 0x02
0x12e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x12ea: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x12ee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12f3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x12f7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12fc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x12ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1302: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1305: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1308: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x130b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x130f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1314: mov_imm:
	regs[5] = 0x23c266b1, opcode= 0x02
0x131b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1320: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1323: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1326: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x132c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1332: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1336: jmp_imm:
	pc += 0x1, opcode= 0x09
0x133b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x133e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1342: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1347: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x134a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x134e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1353: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1356: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1359: mov_imm:
	regs[5] = 0x94189294, opcode= 0x02
0x135f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1362: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1365: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1369: jmp_imm:
	pc += 0x1, opcode= 0x09
0x136e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1371: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1374: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1377: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x137a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x137d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1380: mov_imm:
	regs[5] = 0x66803473, opcode= 0x02
0x1386: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1389: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x138c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1392: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1398: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x139b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x139e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x13a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x13a5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13aa: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x13ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x13b0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x13b3: mov_imm:
	regs[5] = 0x405ddada, opcode= 0x02
0x13ba: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x13c2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x13c5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x13c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13ce: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x13d2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x13da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x13dd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x13e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x13e3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x13e6: mov_imm:
	regs[5] = 0x8cf4d7e1, opcode= 0x02
0x13ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x13ef: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x13f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13f8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x13fe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1404: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1408: jmp_imm:
	pc += 0x1, opcode= 0x09
0x140d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1410: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1413: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1416: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1419: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x141c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1420: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1425: mov_imm:
	regs[5] = 0x295c1f2e, opcode= 0x02
0x142b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x142e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1432: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1437: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x143a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x143d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1440: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1443: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1446: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1449: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x144c: mov_imm:
	regs[5] = 0x6c46e5b7, opcode= 0x02
0x1453: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1458: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x145b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x145f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1464: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x146a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1471: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1476: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1479: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x147c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x147f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1482: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1486: jmp_imm:
	pc += 0x1, opcode= 0x09
0x148b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x148e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1491: mov_imm:
	regs[5] = 0x87368ce4, opcode= 0x02
0x1497: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x149b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14a0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x14a3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x14a7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14ac: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x14af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x14b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x14b5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x14b9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x14c1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x14c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14ca: mov_imm:
	regs[5] = 0x96c0685, opcode= 0x02
0x14d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x14d4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14d9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x14dc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x14e2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x14e8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x14eb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x14ee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x14f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x14f4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x14f8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1500: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1503: mov_imm:
	regs[5] = 0xf8c8e1ce, opcode= 0x02
0x150a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x150f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1512: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1515: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1518: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x151c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1521: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1525: jmp_imm:
	pc += 0x1, opcode= 0x09
0x152a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x152d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1531: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1536: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1539: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x153d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1542: mov_imm:
	regs[5] = 0x76c1d6fc, opcode= 0x02
0x1549: jmp_imm:
	pc += 0x1, opcode= 0x09
0x154e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1551: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1555: jmp_imm:
	pc += 0x1, opcode= 0x09
0x155a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1560: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1566: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1569: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x156c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x156f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1572: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1576: jmp_imm:
	pc += 0x1, opcode= 0x09
0x157b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x157f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1584: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1588: jmp_imm:
	pc += 0x1, opcode= 0x09
0x158d: mov_imm:
	regs[5] = 0xf721aaf3, opcode= 0x02
0x1594: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1599: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x159c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x159f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x15a3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15a8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x15ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x15ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x15b1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x15b4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x15b7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x15ba: mov_imm:
	regs[5] = 0x1481d2bd, opcode= 0x02
0x15c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x15c3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x15c6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x15cd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15d2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x15d8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x15db: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x15de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x15e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x15e4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x15e8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x15f0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x15f4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15f9: mov_imm:
	regs[5] = 0xb8b32b72, opcode= 0x02
0x15ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1602: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1606: jmp_imm:
	pc += 0x1, opcode= 0x09
0x160b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x160e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1611: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1614: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1617: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x161a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x161d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1621: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1626: mov_imm:
	regs[5] = 0x2a173729, opcode= 0x02
0x162c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x162f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1632: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1638: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x163e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1642: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1647: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x164a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x164d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1650: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1654: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1659: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x165c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1660: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1665: mov_imm:
	regs[5] = 0x72d583d8, opcode= 0x02
0x166b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x166e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1672: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1677: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x167b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1680: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1684: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1689: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x168c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1690: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1695: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1698: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x169b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x169e: mov_imm:
	regs[5] = 0x79118b8c, opcode= 0x02
0x16a4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x16a8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16ad: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x16b0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x16b6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x16bc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x16bf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x16c3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x16cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x16ce: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x16d2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x16da: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x16de: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16e3: mov_imm:
	regs[5] = 0xf0147291, opcode= 0x02
0x16e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x16ec: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x16ef: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x16f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16f8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x16fc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1701: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1704: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1707: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x170a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x170d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1710: mov_imm:
	regs[5] = 0x3f11c7de, opcode= 0x02
0x1716: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1719: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x171c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1722: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1728: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x172b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x172e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1731: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1734: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1738: jmp_imm:
	pc += 0x1, opcode= 0x09
0x173d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1740: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1743: mov_imm:
	regs[5] = 0x574aa128, opcode= 0x02
0x1749: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x174c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1750: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1755: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1759: jmp_imm:
	pc += 0x1, opcode= 0x09
0x175e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1762: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1767: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x176a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x176d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1770: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1773: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1776: mov_imm:
	regs[5] = 0xecac8702, opcode= 0x02
0x177d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1782: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1786: jmp_imm:
	pc += 0x1, opcode= 0x09
0x178b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x178e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1795: jmp_imm:
	pc += 0x1, opcode= 0x09
0x179a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x17a0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x17a4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17a9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x17ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x17af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x17b2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x17b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x17b8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x17bb: mov_imm:
	regs[5] = 0xf01939e1, opcode= 0x02
0x17c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x17c4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x17c7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x17ca: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x17cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x17d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x17d3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x17d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x17d9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x17dc: mov_imm:
	regs[5] = 0x7bac388b, opcode= 0x02
0x17e3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x17eb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x17ee: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x17f4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x17fa: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x17fe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1803: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1806: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x180a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x180f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1812: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1815: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1818: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x181b: mov_imm:
	regs[5] = 0xf43db6a7, opcode= 0x02
0x1822: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1827: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x182a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x182d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1830: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1833: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1836: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1839: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x183c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x183f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1843: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1848: mov_imm:
	regs[5] = 0x78133f2c, opcode= 0x02
0x184f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1854: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1857: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x185a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1860: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1866: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1869: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x186c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x186f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1872: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1875: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1879: jmp_imm:
	pc += 0x1, opcode= 0x09
0x187e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1881: mov_imm:
	regs[5] = 0x53413fc5, opcode= 0x02
0x1888: jmp_imm:
	pc += 0x1, opcode= 0x09
0x188d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1891: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1896: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1899: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x189c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x189f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18a2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x18a5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x18a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x18ac: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18b1: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x18b4: mov_imm:
	regs[5] = 0x4ea5ebc3, opcode= 0x02
0x18ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x18be: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18c3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x18c6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x18cc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x18d2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x18d6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18db: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x18de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x18e2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18e7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x18ea: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x18ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x18f0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x18f4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18f9: mov_imm:
	regs[5] = 0x1bf55af4, opcode= 0x02
0x18ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1902: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1905: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1909: jmp_imm:
	pc += 0x1, opcode= 0x09
0x190e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1911: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1914: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1917: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x191a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x191d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1920: mov_imm:
	regs[5] = 0xc8c647f3, opcode= 0x02
0x1926: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1929: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x192c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1932: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1938: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x193b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x193e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1941: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1944: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1947: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x194a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x194d: mov_imm:
	regs[5] = 0x8a3674af, opcode= 0x02
0x1954: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1959: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x195d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1962: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1966: jmp_imm:
	pc += 0x1, opcode= 0x09
0x196b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x196e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1971: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1974: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1977: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x197a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x197d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1980: mov_imm:
	regs[5] = 0xad3bd9ca, opcode= 0x02
0x1986: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1989: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x198c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1993: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1998: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x199e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x19a2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19a7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x19aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x19ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x19b0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x19b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x19b6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x19b9: mov_imm:
	regs[5] = 0x9a94c40d, opcode= 0x02
0x19bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x19c2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x19c5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x19c8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x19cc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x19d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x19d8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19dd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x19e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x19e3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x19e6: mov_imm:
	regs[5] = 0xce0f50a7, opcode= 0x02
0x19ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x19f5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x19f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19fe: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a05: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a0a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a10: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1a13: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1a16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1a1d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a22: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1a25: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1a28: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1a2c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a31: mov_imm:
	regs[5] = 0xf853bb3, opcode= 0x02
0x1a37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1a3a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1a3e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a43: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1a47: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a4c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1a50: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a55: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1a5c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a61: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1a64: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1a67: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1a6a: mov_imm:
	regs[5] = 0xc1579d3f, opcode= 0x02
0x1a71: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1a7a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a7f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1a82: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a88: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a8e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1a91: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1a94: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1a97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1a9a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1a9e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1aa3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1aa7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1aac: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1aaf: mov_imm:
	regs[5] = 0x56d8ae0e, opcode= 0x02
0x1ab5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ab8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1abb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1abe: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1ac1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ac4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ac7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1acb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ad0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1ad3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1ad6: mov_imm:
	regs[5] = 0xe1be778a, opcode= 0x02
0x1adc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1adf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1ae2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ae8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1aee: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1af1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1af5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1afa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1afd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b01: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b06: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b0c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1b0f: mov_imm:
	regs[5] = 0xa41b0e54, opcode= 0x02
0x1b15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b18: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1b1b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1b1e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1b21: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b24: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b28: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b2d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b31: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b39: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1b3c: mov_imm:
	regs[5] = 0x250d7654, opcode= 0x02
0x1b42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b45: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1b48: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b4e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b54: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1b57: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1b5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b5e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b66: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b6c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1b6f: mov_imm:
	regs[5] = 0x581dc4f9, opcode= 0x02
0x1b75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1b78: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1b7c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b81: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1b85: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b8a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1b8d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1b90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1b93: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b97: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1b9f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1ba2: mov_imm:
	regs[5] = 0xc6142359, opcode= 0x02
0x1ba8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1bab: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1bae: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1bb4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1bba: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1bbd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1bc0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1bc3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1bc6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1bc9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1bcc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1bd0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bd5: mov_imm:
	regs[5] = 0xca26d70d, opcode= 0x02
0x1bdb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1bde: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1be2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1be7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1bea: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1bee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bf3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1bf6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1bfa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bff: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c02: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c05: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1c08: mov_imm:
	regs[5] = 0x7bc69085, opcode= 0x02
0x1c0e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c11: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1c14: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c1a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1c20: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1c23: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1c26: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c29: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1c2c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c30: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c38: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1c3b: mov_imm:
	regs[5] = 0x7489607e, opcode= 0x02
0x1c41: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c44: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1c48: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c4d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1c51: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c56: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1c59: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1c5d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1c65: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c69: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1c72: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c77: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1c7a: mov_imm:
	regs[5] = 0xfa27967d, opcode= 0x02
0x1c80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1c83: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1c86: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c8c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1c93: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c98: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1c9b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1c9e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ca1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ca4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1ca7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1caa: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1cad: mov_imm:
	regs[5] = 0xc9edc74d, opcode= 0x02
0x1cb3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1cb6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1cb9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1cbd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cc2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1cc5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1cc8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ccb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1cce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1cd2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cd7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1cda: mov_imm:
	regs[5] = 0xf2979bcf, opcode= 0x02
0x1ce0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ce3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1ce7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cec: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1cf2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1cf8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1cfc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d01: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1d04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d07: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d0b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d10: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d14: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d19: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1d1c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1d1f: mov_imm:
	regs[5] = 0xaed20e26, opcode= 0x02
0x1d26: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d2b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1d2e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1d31: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1d34: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1d37: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d3d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d40: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1d43: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1d46: mov_imm:
	regs[5] = 0xc3eb9406, opcode= 0x02
0x1d4c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1d4f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1d52: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d58: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d5f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d64: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1d68: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d6d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1d70: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1d74: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d79: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1d7c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d7f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1d82: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1d85: mov_imm:
	regs[5] = 0xa5f6db47, opcode= 0x02
0x1d8c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1d94: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1d97: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1d9a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1d9d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1da0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1da3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1da7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1daf: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1db2: mov_imm:
	regs[5] = 0x648f3c28, opcode= 0x02
0x1db8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1dbb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1dbe: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1dc4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1dca: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1dcd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1dd0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1dd4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dd9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ddc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1ddf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1de2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1de5: mov_imm:
	regs[5] = 0x3734c335, opcode= 0x02
0x1deb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1dee: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1df1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1df4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1df8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dfd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e00: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e03: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1e06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e09: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1e0c: mov_imm:
	regs[5] = 0x66d33585, opcode= 0x02
0x1e13: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e1c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e21: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1e24: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e2a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e30: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1e33: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1e36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e3c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1e3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e43: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e48: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1e4b: mov_imm:
	regs[5] = 0x90c28cba, opcode= 0x02
0x1e51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e54: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1e57: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1e5a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1e5d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1e60: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1e63: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1e67: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1e70: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e75: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1e78: mov_imm:
	regs[5] = 0x96cb7d7f, opcode= 0x02
0x1e7f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1e87: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1e8a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e90: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e97: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e9c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1e9f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1ea2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ea5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ea8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1eab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1eaf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1eb4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1eb7: mov_imm:
	regs[5] = 0x99f0d5e7, opcode= 0x02
0x1ebd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1ec0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1ec3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1ec6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1ec9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1ecc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1ed0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ed5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1ed8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1edb: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1edf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ee4: mov_imm:
	regs[5] = 0xee4af779, opcode= 0x02
0x1eea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1eed: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1ef1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ef6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1efc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f03: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f08: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1f0b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1f0e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f11: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f14: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f18: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f20: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1f23: mov_imm:
	regs[5] = 0x93fcd59e, opcode= 0x02
0x1f29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1f2c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1f30: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f35: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1f39: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f3e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1f41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f45: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f4d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1f54: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f59: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1f5d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f62: mov_imm:
	regs[5] = 0x1d4d6e10, opcode= 0x02
0x1f69: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f6e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1f72: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f77: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1f7a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f80: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f86: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1f89: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1f8c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1f90: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1f98: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f9c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fa1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1fa4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x1fa7: mov_imm:
	regs[5] = 0x100472fb, opcode= 0x02
0x1fad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1fb1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fb6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x1fb9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1fbc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1fc0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fc5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x1fc9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x1fd1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1fd5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fda: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x1fdd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x1fe0: mov_imm:
	regs[5] = 0x6a8ea0c3, opcode= 0x02
0x1fe6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x1fe9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x1fec: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ff2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ff9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ffe: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2002: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2007: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x200b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2010: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2013: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2017: jmp_imm:
	pc += 0x1, opcode= 0x09
0x201c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x201f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2022: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2025: mov_imm:
	regs[5] = 0xc9ca89cd, opcode= 0x02
0x202b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x202e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2031: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2034: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2037: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x203b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2040: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2043: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2046: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x204a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x204f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2052: mov_imm:
	regs[5] = 0xf8fe934a, opcode= 0x02
0x2059: jmp_imm:
	pc += 0x1, opcode= 0x09
0x205e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2062: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2067: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x206b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2070: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2076: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x207c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x207f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2082: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2085: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2088: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x208b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x208e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2092: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2097: mov_imm:
	regs[5] = 0xa7ea6bd7, opcode= 0x02
0x209e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x20a6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x20a9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x20ac: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x20b0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20b5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x20b8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x20bb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x20bf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x20c7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x20ca: mov_imm:
	regs[5] = 0x4e569350, opcode= 0x02
0x20d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x20d9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x20dc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x20e2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x20e9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20ee: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x20f1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x20f5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x20fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2100: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2103: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2106: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2109: mov_imm:
	regs[5] = 0x9101013c, opcode= 0x02
0x2110: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2115: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2118: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x211b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x211e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2121: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2124: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2127: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x212a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x212e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2133: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2136: mov_imm:
	regs[5] = 0xeb223f24, opcode= 0x02
0x213c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x213f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2142: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2148: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x214e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2151: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2154: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2158: jmp_imm:
	pc += 0x1, opcode= 0x09
0x215d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2160: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2164: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2169: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x216c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x216f: mov_imm:
	regs[5] = 0x3242e29e, opcode= 0x02
0x2175: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2178: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x217c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2181: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2184: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2187: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x218a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x218d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2190: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2193: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2196: mov_imm:
	regs[5] = 0x1e88c818, opcode= 0x02
0x219c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x21a0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21a5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x21a8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x21ae: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x21b4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x21b7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x21bb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x21c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x21c6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x21ca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x21d3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21d8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x21db: mov_imm:
	regs[5] = 0xb6381398, opcode= 0x02
0x21e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x21e4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x21e8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21ed: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x21f0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x21f4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x21fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x21ff: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2202: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2205: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2208: mov_imm:
	regs[5] = 0xd9437020, opcode= 0x02
0x220f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2214: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2217: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x221a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2220: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2227: jmp_imm:
	pc += 0x1, opcode= 0x09
0x222c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x222f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2232: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2235: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2238: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x223b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x223e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2241: mov_imm:
	regs[5] = 0x2c0949d, opcode= 0x02
0x2247: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x224a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x224e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2253: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2257: jmp_imm:
	pc += 0x1, opcode= 0x09
0x225c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x225f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2262: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2265: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2268: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x226b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x226e: mov_imm:
	regs[5] = 0x87d5259e, opcode= 0x02
0x2274: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2277: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x227a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2280: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2286: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2289: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x228c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x228f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2292: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2295: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2298: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x229b: mov_imm:
	regs[5] = 0x4534f983, opcode= 0x02
0x22a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x22a4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x22a7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x22aa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x22ae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x22b7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x22bf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x22c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x22c5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x22c8: mov_imm:
	regs[5] = 0x5fe066c1, opcode= 0x02
0x22ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x22d1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x22d4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x22da: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x22e0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x22e3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x22e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x22e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x22ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22f2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x22f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x22f8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x22fb: mov_imm:
	regs[5] = 0xeb20fb7e, opcode= 0x02
0x2301: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2304: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2307: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x230a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x230d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2310: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2313: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2316: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x231a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x231f: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2322: mov_imm:
	regs[5] = 0x1ba6b45b, opcode= 0x02
0x2328: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x232c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2331: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2334: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x233a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2341: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2346: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2349: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x234c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x234f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2352: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2355: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2359: jmp_imm:
	pc += 0x1, opcode= 0x09
0x235e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2361: mov_imm:
	regs[5] = 0xda47dcab, opcode= 0x02
0x2367: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x236a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x236d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2370: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2373: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2376: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x237a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x237f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2382: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2385: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2388: mov_imm:
	regs[5] = 0x2b7ffd0d, opcode= 0x02
0x238e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2391: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2394: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x239a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x23a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23a6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x23a9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x23ad: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x23b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x23bf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23c4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x23c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x23cb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23d0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x23d4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23d9: mov_imm:
	regs[5] = 0xbb3f6baa, opcode= 0x02
0x23e0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x23e8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x23eb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x23ee: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x23f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x23f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x23f7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x23fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x23fd: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2400: mov_imm:
	regs[5] = 0x3ab6192a, opcode= 0x02
0x2406: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2409: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x240c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2412: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2418: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x241b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x241e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2421: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2424: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2427: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x242b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2430: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2434: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2439: mov_imm:
	regs[5] = 0xeb93a98f, opcode= 0x02
0x243f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2442: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2446: jmp_imm:
	pc += 0x1, opcode= 0x09
0x244b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x244e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2451: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2454: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2457: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x245a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x245e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2463: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2466: mov_imm:
	regs[5] = 0x8cc0179b, opcode= 0x02
0x246c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x246f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2472: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2478: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x247e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2481: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2484: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2487: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x248b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2490: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2493: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2496: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2499: mov_imm:
	regs[5] = 0xf9b64e5f, opcode= 0x02
0x249f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x24a3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24a8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x24ab: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x24ae: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x24b1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x24b5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x24be: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24c3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x24c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x24cf: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x24d2: mov_imm:
	regs[5] = 0xd7f55527, opcode= 0x02
0x24d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x24dc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24e1: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x24e4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x24ea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x24f0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x24f3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x24f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x24f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x24fd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2502: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2505: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2508: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x250c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2511: mov_imm:
	regs[5] = 0xe3123232, opcode= 0x02
0x2517: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x251a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x251d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2521: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2526: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2529: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x252c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x252f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2532: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2535: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2539: jmp_imm:
	pc += 0x1, opcode= 0x09
0x253e: mov_imm:
	regs[5] = 0x84154924, opcode= 0x02
0x2545: jmp_imm:
	pc += 0x1, opcode= 0x09
0x254a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x254d: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2550: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2556: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x255c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x255f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2562: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2566: jmp_imm:
	pc += 0x1, opcode= 0x09
0x256b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x256e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2572: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2577: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x257a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x257e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2583: mov_imm:
	regs[5] = 0x6ba62508, opcode= 0x02
0x2589: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x258c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x258f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2593: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2598: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x259b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x259f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x25a8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25ad: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x25b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x25b3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x25b6: mov_imm:
	regs[5] = 0xc4b4896b, opcode= 0x02
0x25bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x25bf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x25c2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x25c8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x25ce: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x25d2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25d7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x25da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x25dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x25e0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x25e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x25e6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x25e9: mov_imm:
	regs[5] = 0x8c53298f, opcode= 0x02
0x25ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x25f2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x25f5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x25f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25fe: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2601: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2604: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2607: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x260a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x260e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2613: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2616: mov_imm:
	regs[5] = 0xbfe35092, opcode= 0x02
0x261c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x261f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2622: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2628: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x262e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2631: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2634: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2637: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x263a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x263d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2641: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2646: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2649: mov_imm:
	regs[5] = 0x359ff4e1, opcode= 0x02
0x2650: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2655: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2658: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x265b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x265e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2662: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2667: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x266a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x266e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2673: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2676: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2679: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x267c: mov_imm:
	regs[5] = 0x28b505f6, opcode= 0x02
0x2682: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2685: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2688: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x268f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2694: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x269a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x269d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x26a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x26a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x26a7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26ac: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x26af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x26b2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x26b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26bb: mov_imm:
	regs[5] = 0x12959e50, opcode= 0x02
0x26c2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x26cb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26d0: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x26d4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26d9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x26dd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26e2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x26e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x26e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x26eb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x26ef: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x26f7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x26fa: mov_imm:
	regs[5] = 0x4fa77084, opcode= 0x02
0x2700: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2703: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2706: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x270d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2712: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2718: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x271b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x271e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2721: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2724: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2727: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x272b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2730: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2733: mov_imm:
	regs[5] = 0xcfff8d70, opcode= 0x02
0x2739: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x273c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x273f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2742: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2746: jmp_imm:
	pc += 0x1, opcode= 0x09
0x274b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x274e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2752: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2757: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x275a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x275d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2761: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2766: mov_imm:
	regs[5] = 0x5cfb680, opcode= 0x02
0x276c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x276f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2773: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2778: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x277f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2784: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x278b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2790: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2793: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2797: jmp_imm:
	pc += 0x1, opcode= 0x09
0x279c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x279f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x27a2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x27a6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x27af: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27b4: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x27b7: mov_imm:
	regs[5] = 0xf4da3c4d, opcode= 0x02
0x27bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x27c1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27c6: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x27c9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x27cc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x27cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x27d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x27d5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x27d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x27db: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x27df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27e4: mov_imm:
	regs[5] = 0x1b38be14, opcode= 0x02
0x27eb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x27f3: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x27f7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27fc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2802: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2808: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x280b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x280e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2811: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2814: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2817: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x281a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x281d: mov_imm:
	regs[5] = 0x2943d3e5, opcode= 0x02
0x2824: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2829: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x282c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x282f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2833: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2838: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x283b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x283e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2841: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2844: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2847: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x284a: mov_imm:
	regs[5] = 0x54df2770, opcode= 0x02
0x2850: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2853: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2857: jmp_imm:
	pc += 0x1, opcode= 0x09
0x285c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2862: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2868: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x286b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x286e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2872: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2877: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x287a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x287d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2880: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2884: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2889: mov_imm:
	regs[5] = 0x7994ba8d, opcode= 0x02
0x288f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2892: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2895: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2898: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x289b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x289f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x28a7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x28aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x28ad: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x28b0: mov_imm:
	regs[5] = 0x516487aa, opcode= 0x02
0x28b7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x28bf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x28c3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28c8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x28ce: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x28d4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x28d7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x28da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x28de: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x28e7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28ec: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x28f0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x28f8: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x28fb: mov_imm:
	regs[5] = 0x7aff15b2, opcode= 0x02
0x2901: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2904: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2907: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x290a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x290d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2910: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2913: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2916: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2919: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x291d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2922: mov_imm:
	regs[5] = 0xa8092da2, opcode= 0x02
0x2928: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x292b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x292e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2934: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x293a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x293d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2941: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2946: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2949: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x294c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2950: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2955: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2958: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x295c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2961: mov_imm:
	regs[5] = 0x78b5cad7, opcode= 0x02
0x2967: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x296b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2970: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2973: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2977: jmp_imm:
	pc += 0x1, opcode= 0x09
0x297c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x297f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2982: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2985: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2988: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x298b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x298e: mov_imm:
	regs[5] = 0xef77cbbe, opcode= 0x02
0x2994: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2997: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x299a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x29a0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x29a6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x29aa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29af: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x29b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x29b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x29be: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x29c2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x29ca: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x29ce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29d3: mov_imm:
	regs[5] = 0x8a53d106, opcode= 0x02
0x29d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x29dc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x29df: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x29e2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x29e6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x29ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x29f1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x29f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x29f7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x29fb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a00: mov_imm:
	regs[5] = 0x79935bc7, opcode= 0x02
0x2a06: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a09: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2a0c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a12: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a18: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2a1c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a21: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2a25: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a30: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2a33: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a36: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2a39: mov_imm:
	regs[5] = 0x26bfd4c0, opcode= 0x02
0x2a3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a43: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a48: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2a4b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2a4e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2a51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a54: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a57: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2a5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a5d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2a60: mov_imm:
	regs[5] = 0x36b76851, opcode= 0x02
0x2a66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2a69: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2a6c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a72: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a79: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a7e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2a81: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2a84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2a87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2a8b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a90: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2a93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2a97: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a9c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2a9f: mov_imm:
	regs[5] = 0xb225123e, opcode= 0x02
0x2aa5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2aa8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2aac: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ab1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2ab4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2ab7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2aba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2abd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ac0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ac3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2ac7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2acc: mov_imm:
	regs[5] = 0xaae01cb1, opcode= 0x02
0x2ad2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2ad6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2adb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2ade: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ae5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2aea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2af0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2af4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2af9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2afc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b00: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b08: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2b0e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2b11: mov_imm:
	regs[5] = 0xd5c50823, opcode= 0x02
0x2b17: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b1a: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2b1d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2b20: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2b23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b29: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2b30: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b35: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2b39: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b3e: mov_imm:
	regs[5] = 0x190636, opcode= 0x02
0x2b44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b47: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2b4a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2b50: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2b56: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2b59: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2b5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2b63: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b68: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b6c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b71: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2b74: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2b78: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b7d: mov_imm:
	regs[5] = 0x7230942a, opcode= 0x02
0x2b83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2b87: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b8c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2b90: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b95: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2b98: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2b9b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2b9f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ba4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ba7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2bab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bb0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2bb3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2bb6: mov_imm:
	regs[5] = 0x2a777205, opcode= 0x02
0x2bbc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2bbf: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2bc2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2bc8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2bce: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2bd1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2bd4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2bd7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2bdb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2be0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2be3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2be6: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2be9: mov_imm:
	regs[5] = 0xd16ce7e7, opcode= 0x02
0x2bef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2bf2: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2bf5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2bf8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2bfb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2bfe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2c02: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c07: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c0d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2c10: mov_imm:
	regs[5] = 0x425696c9, opcode= 0x02
0x2c17: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c1f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2c22: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c28: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c2e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2c31: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2c34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2c3a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c3e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c46: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2c49: mov_imm:
	regs[5] = 0xcc396c16, opcode= 0x02
0x2c4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c52: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2c55: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2c58: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2c5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c5e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2c62: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c67: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c6b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2c73: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2c77: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c7c: mov_imm:
	regs[5] = 0x4f62ce50, opcode= 0x02
0x2c82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2c85: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2c88: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c8e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c94: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2c97: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2c9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2c9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ca0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ca4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ca9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2cac: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2caf: mov_imm:
	regs[5] = 0xbd227e7f, opcode= 0x02
0x2cb6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cbb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2cbe: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2cc2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cc7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2cca: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2cce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2cd7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cdc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2cdf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ce2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2ce5: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2ce8: mov_imm:
	regs[5] = 0x64ac3206, opcode= 0x02
0x2cee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2cf2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cf7: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2cfb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d00: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d07: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d0c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d13: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d18: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2d1b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2d1f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d2a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d30: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2d33: mov_imm:
	regs[5] = 0x188f3663, opcode= 0x02
0x2d39: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d3c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2d40: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d45: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2d48: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2d4b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d4e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d51: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d54: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d57: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2d5b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d60: mov_imm:
	regs[5] = 0x3d066ebf, opcode= 0x02
0x2d67: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d6c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2d6f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2d72: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d79: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d7e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d84: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2d87: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2d8a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2d8d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2d90: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2d96: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2d99: mov_imm:
	regs[5] = 0x4bd85de, opcode= 0x02
0x2d9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2da3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2da8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2dab: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2dae: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2db1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2db4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2db8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2dbd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2dc1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2dc6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2dc9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2dcd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2dd2: mov_imm:
	regs[5] = 0x8bdbea66, opcode= 0x02
0x2dd8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2ddb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2dde: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2de4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2deb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2df0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2df3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2df6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2dfa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2dff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2e02: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2e08: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2e0b: mov_imm:
	regs[5] = 0xe959dc35, opcode= 0x02
0x2e11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e14: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2e17: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2e1a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2e1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e21: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2e2a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e2f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e33: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2e3b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2e3e: mov_imm:
	regs[5] = 0x9fa837b9, opcode= 0x02
0x2e44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e47: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2e4b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e50: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e56: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e5d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e62: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2e66: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e6b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2e6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2e72: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2e7b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e80: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2e86: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2e89: mov_imm:
	regs[5] = 0xa26a42d0, opcode= 0x02
0x2e8f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2e93: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e98: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2e9c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ea1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2ea4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2ea7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2eaa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ead: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2eb0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2eb3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2eb6: mov_imm:
	regs[5] = 0x2ced4dcb, opcode= 0x02
0x2ebc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2ec0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ec5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2ec9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ece: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ed4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2eda: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2ede: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ee3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2ee6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ee9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2eed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ef2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ef6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2efb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2efe: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2f02: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f07: mov_imm:
	regs[5] = 0x72af36ea, opcode= 0x02
0x2f0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f10: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2f14: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f19: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2f1c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2f1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f25: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2f29: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2f31: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2f34: mov_imm:
	regs[5] = 0x93b899, opcode= 0x02
0x2f3a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f3e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f43: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2f46: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2f4c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f53: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f58: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2f5b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2f5f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f64: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f68: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f6d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f70: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2f73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2f76: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2f7a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f7f: mov_imm:
	regs[5] = 0xb955f737, opcode= 0x02
0x2f85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2f88: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2f8b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2f8e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2f91: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2f94: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2f98: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f9d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2fa1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fa6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2fa9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x2fac: mov_imm:
	regs[5] = 0x1527144a, opcode= 0x02
0x2fb2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2fb5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x2fb8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2fbe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2fc4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2fc7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2fca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2fcd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2fd0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2fd4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fd9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x2fdc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x2fdf: mov_imm:
	regs[5] = 0x86e51ff2, opcode= 0x02
0x2fe5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x2fe8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x2feb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2fee: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2ff2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ff7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x2ffa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x2ffd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3001: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3006: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3009: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x300c: mov_imm:
	regs[5] = 0xb72d8a95, opcode= 0x02
0x3012: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3015: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3019: jmp_imm:
	pc += 0x1, opcode= 0x09
0x301e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3025: jmp_imm:
	pc += 0x1, opcode= 0x09
0x302a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3031: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3036: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3039: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x303c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x303f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3042: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3045: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3049: jmp_imm:
	pc += 0x1, opcode= 0x09
0x304e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3051: mov_imm:
	regs[5] = 0x48be6d06, opcode= 0x02
0x3058: jmp_imm:
	pc += 0x1, opcode= 0x09
0x305d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3060: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3063: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3067: jmp_imm:
	pc += 0x1, opcode= 0x09
0x306c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x306f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3072: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3075: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3078: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x307c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3081: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3085: jmp_imm:
	pc += 0x1, opcode= 0x09
0x308a: mov_imm:
	regs[5] = 0x9f3d2eaf, opcode= 0x02
0x3090: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3093: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3096: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x309c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x30a2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x30a5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x30a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x30ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x30ae: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x30b2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x30bb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30c0: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x30c3: mov_imm:
	regs[5] = 0xe3bc1f0, opcode= 0x02
0x30c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x30cc: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x30cf: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x30d2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x30d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x30d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x30db: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x30de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x30e2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30e7: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x30ea: mov_imm:
	regs[5] = 0xdab8e08d, opcode= 0x02
0x30f1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x30f9: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x30fc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3103: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3108: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x310f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3114: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3117: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x311a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x311e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3123: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3126: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3129: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x312c: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x312f: mov_imm:
	regs[5] = 0x9521de84, opcode= 0x02
0x3135: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3138: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x313b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x313e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3141: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3145: jmp_imm:
	pc += 0x1, opcode= 0x09
0x314a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x314d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3150: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3153: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3157: jmp_imm:
	pc += 0x1, opcode= 0x09
0x315c: mov_imm:
	regs[5] = 0x1e8c7233, opcode= 0x02
0x3162: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3166: jmp_imm:
	pc += 0x1, opcode= 0x09
0x316b: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x316e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3174: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x317a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x317d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3180: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3184: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3189: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x318c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x318f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3192: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3196: jmp_imm:
	pc += 0x1, opcode= 0x09
0x319b: mov_imm:
	regs[5] = 0x95b907eb, opcode= 0x02
0x31a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x31a4: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x31a7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x31aa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x31ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x31b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x31b3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x31b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x31b9: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x31bc: mov_imm:
	regs[5] = 0xfd679d3a, opcode= 0x02
0x31c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x31c5: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x31c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31ce: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x31d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31da: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x31e0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x31e3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x31e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x31ea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x31f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31f8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x31fc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3201: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3205: jmp_imm:
	pc += 0x1, opcode= 0x09
0x320a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x320d: mov_imm:
	regs[5] = 0xe69d9ea6, opcode= 0x02
0x3214: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3219: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x321d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3222: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3225: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3228: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x322b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x322e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3231: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3234: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3237: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x323a: mov_imm:
	regs[5] = 0x11a6c22d, opcode= 0x02
0x3241: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3246: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3249: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x324c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3252: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3259: jmp_imm:
	pc += 0x1, opcode= 0x09
0x325e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3261: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3264: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3267: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x326a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x326d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3270: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3273: mov_imm:
	regs[5] = 0x20d17c71, opcode= 0x02
0x3279: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x327c: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3280: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3285: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3289: jmp_imm:
	pc += 0x1, opcode= 0x09
0x328e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3291: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3294: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3297: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x329a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x329e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32a3: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x32a6: mov_imm:
	regs[5] = 0xa2deb512, opcode= 0x02
0x32ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x32af: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x32b2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x32b8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x32be: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x32c1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x32c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x32c8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x32d0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x32d3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x32d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32dc: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x32df: mov_imm:
	regs[5] = 0xf8734a0e, opcode= 0x02
0x32e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x32e8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x32eb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x32ee: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x32f2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x32fb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3300: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3303: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3306: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3309: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x330c: mov_imm:
	regs[5] = 0x682fe7f5, opcode= 0x02
0x3312: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3315: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3318: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x331e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3324: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3328: jmp_imm:
	pc += 0x1, opcode= 0x09
0x332d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3330: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3333: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3336: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3339: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x333d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3342: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3345: mov_imm:
	regs[5] = 0x8bd35f33, opcode= 0x02
0x334b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x334e: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3351: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3354: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3357: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x335a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x335d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3360: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3363: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3367: jmp_imm:
	pc += 0x1, opcode= 0x09
0x336c: mov_imm:
	regs[5] = 0x9f144998, opcode= 0x02
0x3372: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3375: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3378: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x337e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3385: jmp_imm:
	pc += 0x1, opcode= 0x09
0x338a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x338d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3390: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3393: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3396: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3399: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x339d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33a2: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x33a5: mov_imm:
	regs[5] = 0x5d4157a9, opcode= 0x02
0x33ac: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x33b5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33ba: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x33bd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x33c0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x33c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x33c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x33cf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x33d2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x33d6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33db: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x33de: mov_imm:
	regs[5] = 0xd515e88f, opcode= 0x02
0x33e5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x33ed: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x33f0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x33f6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x33fc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x33ff: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3402: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3405: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3408: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x340b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x340e: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3411: mov_imm:
	regs[5] = 0xf8259675, opcode= 0x02
0x3418: jmp_imm:
	pc += 0x1, opcode= 0x09
0x341d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3420: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3423: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3426: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3429: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x342c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x342f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3432: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3435: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3438: mov_imm:
	regs[5] = 0x6701127e, opcode= 0x02
0x343e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3441: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3444: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x344b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3450: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3457: jmp_imm:
	pc += 0x1, opcode= 0x09
0x345c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x345f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3462: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3465: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3468: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x346c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3471: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3475: jmp_imm:
	pc += 0x1, opcode= 0x09
0x347a: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x347d: mov_imm:
	regs[5] = 0x1304d44d, opcode= 0x02
0x3483: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3486: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3489: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x348c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x348f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3492: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3495: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3498: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x349b: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x349e: mov_imm:
	regs[5] = 0x5165c2d0, opcode= 0x02
0x34a5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x34ad: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x34b0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x34b6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x34bc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x34bf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x34c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x34c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x34c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34ce: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x34d2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x34da: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x34de: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34e3: mov_imm:
	regs[5] = 0x12c0a041, opcode= 0x02
0x34e9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x34ec: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x34ef: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x34f2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x34f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x34f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3502: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3507: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x350a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x350d: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3510: mov_imm:
	regs[5] = 0x40e768e8, opcode= 0x02
0x3517: jmp_imm:
	pc += 0x1, opcode= 0x09
0x351c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x351f: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3522: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3528: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x352e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3531: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3534: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3537: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x353b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3540: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3543: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3546: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x3549: mov_imm:
	regs[5] = 0xc8caf774, opcode= 0x02
0x354f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3552: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3555: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3558: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x355b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x355e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3562: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3567: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x356b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3570: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3573: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3577: jmp_imm:
	pc += 0x1, opcode= 0x09
0x357c: mov_imm:
	regs[5] = 0xb6ef61a1, opcode= 0x02
0x3582: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3585: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3588: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x358e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3594: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3598: jmp_imm:
	pc += 0x1, opcode= 0x09
0x359d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x35a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x35a6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x35a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x35ac: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x35af: mov_imm:
	regs[5] = 0x7574b8d3, opcode= 0x02
0x35b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x35b8: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x35bb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x35bf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35c4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x35c8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x35d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x35d4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35d9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x35dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x35df: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x35e2: mov_imm:
	regs[5] = 0x47ea59fd, opcode= 0x02
0x35e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x35eb: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x35ee: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x35f4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x35fa: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x35fe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3603: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3606: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x3609: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x360c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x360f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3613: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3618: add_regs:
	regs[4] += regs[1], opcode= 0x05
0x361b: mov_imm:
	regs[5] = 0x531f3cfb, opcode= 0x02
0x3621: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3624: add_regs:
	regs[0] += regs[4], opcode= 0x05
0x3627: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x362b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3630: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3634: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3639: shl_regs:
	regs[2] <<= regs[20], opcode= 0x01
0x363d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3642: shr_regs:
	regs[3] >>= regs[21], opcode= 0x07
0x3645: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3649: jmp_imm:
	pc += 0x1, opcode= 0x09
0x364e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0b
0x3651: add_regs:
	regs[4] += regs[0], opcode= 0x05
0x3655: jmp_imm:
	pc += 0x1, opcode= 0x09
0x365a: mov_imm:
	regs[5] = 0x3f39b232, opcode= 0x02
0x3660: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0b
0x3663: add_regs:
	regs[1] += regs[4], opcode= 0x05
0x3666: mov_imm:
	regs[30] = 0x2216d719, opcode= 0x02
0x366c: mov_imm:
	regs[31] = 0x9ec61987, opcode= 0x02
0x3672: xor_regs:
	regs[0] ^= regs[30], opcode= 0x0b
0x3676: jmp_imm:
	pc += 0x1, opcode= 0x09
0x367b: xor_regs:
	regs[1] ^= regs[31], opcode= 0x0b
max register index:31
