#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f9f3fe04700 .scope module, "add16_tb" "add16_tb" 2 32;
 .timescale 0 0;
v0x7f9f3fe1eda0_0 .var "CYI", 0 0;
v0x7f9f3fe1ee70_0 .net "CYO", 0 0, L_0x7f9f3fe695e0;  1 drivers
v0x7f9f3fe1ef00_0 .var "OP_A", 15 0;
v0x7f9f3fe1efb0_0 .var "OP_B", 15 0;
v0x7f9f3fe1f060_0 .net "SUM", 15 0, L_0x7f9f3fe69760;  1 drivers
S_0x7f9f3fe04940 .scope module, "U_add16" "add16" 2 39, 2 2 0, S_0x7f9f3fe04700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CYI";
    .port_info 1 /INPUT 16 "OP_A";
    .port_info 2 /INPUT 16 "OP_B";
    .port_info 3 /OUTPUT 1 "CYO";
    .port_info 4 /OUTPUT 16 "SUM";
v0x7f9f3fe1e910_0 .net "CARRY", 15 0, L_0x7f9f3fe69cd0;  1 drivers
v0x7f9f3fe1e9b0_0 .net "CYI", 0 0, v0x7f9f3fe1eda0_0;  1 drivers
v0x7f9f3fe1ea50_0 .net "CYO", 0 0, L_0x7f9f3fe695e0;  alias, 1 drivers
v0x7f9f3fe1eb00_0 .net "OP_A", 15 0, v0x7f9f3fe1ef00_0;  1 drivers
v0x7f9f3fe1eb90_0 .net "OP_B", 15 0, v0x7f9f3fe1efb0_0;  1 drivers
v0x7f9f3fe1ec70_0 .net "SUM", 15 0, L_0x7f9f3fe69760;  alias, 1 drivers
L_0x7f9f3fe62df0 .part v0x7f9f3fe1ef00_0, 0, 1;
L_0x7f9f3fe62ed0 .part v0x7f9f3fe1efb0_0, 0, 1;
L_0x7f9f3fe63410 .part v0x7f9f3fe1ef00_0, 1, 1;
L_0x7f9f3fe634b0 .part v0x7f9f3fe1efb0_0, 1, 1;
L_0x7f9f3fe63550 .part L_0x7f9f3fe69cd0, 0, 1;
L_0x7f9f3fe63ae0 .part v0x7f9f3fe1ef00_0, 2, 1;
L_0x7f9f3fe63c00 .part v0x7f9f3fe1efb0_0, 2, 1;
L_0x7f9f3fe63d20 .part L_0x7f9f3fe69cd0, 1, 1;
L_0x7f9f3fe64200 .part v0x7f9f3fe1ef00_0, 3, 1;
L_0x7f9f3fe642f0 .part v0x7f9f3fe1efb0_0, 3, 1;
L_0x7f9f3fe64390 .part L_0x7f9f3fe69cd0, 2, 1;
L_0x7f9f3fe648b0 .part v0x7f9f3fe1ef00_0, 4, 1;
L_0x7f9f3fe64950 .part v0x7f9f3fe1efb0_0, 4, 1;
L_0x7f9f3fe64a60 .part L_0x7f9f3fe69cd0, 3, 1;
L_0x7f9f3fe64f80 .part v0x7f9f3fe1ef00_0, 5, 1;
L_0x7f9f3fe650a0 .part v0x7f9f3fe1efb0_0, 5, 1;
L_0x7f9f3fe65140 .part L_0x7f9f3fe69cd0, 4, 1;
L_0x7f9f3fe65620 .part v0x7f9f3fe1ef00_0, 6, 1;
L_0x7f9f3fe657c0 .part v0x7f9f3fe1efb0_0, 6, 1;
L_0x7f9f3fe65a00 .part L_0x7f9f3fe69cd0, 5, 1;
L_0x7f9f3fe65dc0 .part v0x7f9f3fe1ef00_0, 7, 1;
L_0x7f9f3fe65960 .part v0x7f9f3fe1efb0_0, 7, 1;
L_0x7f9f3fe65f10 .part L_0x7f9f3fe69cd0, 6, 1;
L_0x7f9f3fe66460 .part v0x7f9f3fe1ef00_0, 8, 1;
L_0x7f9f3fe66500 .part v0x7f9f3fe1efb0_0, 8, 1;
L_0x7f9f3fe66670 .part L_0x7f9f3fe69cd0, 7, 1;
L_0x7f9f3fe66b90 .part v0x7f9f3fe1ef00_0, 9, 1;
L_0x7f9f3fe66d10 .part v0x7f9f3fe1efb0_0, 9, 1;
L_0x7f9f3fe66db0 .part L_0x7f9f3fe69cd0, 8, 1;
L_0x7f9f3fe67210 .part v0x7f9f3fe1ef00_0, 10, 1;
L_0x7f9f3fe672b0 .part v0x7f9f3fe1efb0_0, 10, 1;
L_0x7f9f3fe67450 .part L_0x7f9f3fe69cd0, 9, 1;
L_0x7f9f3fe678c0 .part v0x7f9f3fe1ef00_0, 11, 1;
L_0x7f9f3fe67350 .part v0x7f9f3fe1efb0_0, 11, 1;
L_0x7f9f3fe67a70 .part L_0x7f9f3fe69cd0, 10, 1;
L_0x7f9f3fe67f70 .part v0x7f9f3fe1ef00_0, 12, 1;
L_0x7f9f3fe68010 .part v0x7f9f3fe1efb0_0, 12, 1;
L_0x7f9f3fe67b10 .part L_0x7f9f3fe69cd0, 11, 1;
L_0x7f9f3fe68610 .part v0x7f9f3fe1ef00_0, 13, 1;
L_0x7f9f3fe680b0 .part v0x7f9f3fe1efb0_0, 13, 1;
L_0x7f9f3fe687f0 .part L_0x7f9f3fe69cd0, 12, 1;
L_0x7f9f3fe68cb0 .part v0x7f9f3fe1ef00_0, 14, 1;
L_0x7f9f3fe656c0 .part v0x7f9f3fe1efb0_0, 14, 1;
L_0x7f9f3fe65860 .part L_0x7f9f3fe69cd0, 13, 1;
L_0x7f9f3fe69540 .part v0x7f9f3fe1ef00_0, 15, 1;
L_0x7f9f3fe69150 .part v0x7f9f3fe1efb0_0, 15, 1;
L_0x7f9f3fe691f0 .part L_0x7f9f3fe69cd0, 14, 1;
LS_0x7f9f3fe69760_0_0 .concat8 [ 1 1 1 1], L_0x7f9f3fe629c0, L_0x7f9f3fe63020, L_0x7f9f3fe636d0, L_0x7f9f3fe63e30;
LS_0x7f9f3fe69760_0_4 .concat8 [ 1 1 1 1], L_0x7f9f3fe64500, L_0x7f9f3fe64bf0, L_0x7f9f3fe65270, L_0x7f9f3fe651e0;
LS_0x7f9f3fe69760_0_8 .concat8 [ 1 1 1 1], L_0x7f9f3fe65e80, L_0x7f9f3fe64b00, L_0x7f9f3fe66c30, L_0x7f9f3fe66e90;
LS_0x7f9f3fe69760_0_12 .concat8 [ 1 1 1 1], L_0x7f9f3fe679d0, L_0x7f9f3fe68200, L_0x7f9f3fe686b0, L_0x7f9f3fe68900;
L_0x7f9f3fe69760 .concat8 [ 4 4 4 4], LS_0x7f9f3fe69760_0_0, LS_0x7f9f3fe69760_0_4, LS_0x7f9f3fe69760_0_8, LS_0x7f9f3fe69760_0_12;
LS_0x7f9f3fe69cd0_0_0 .concat8 [ 1 1 1 1], L_0x7f9f3fe62cd0, L_0x7f9f3fe632f0, L_0x7f9f3fe639c0, L_0x7f9f3fe640e0;
LS_0x7f9f3fe69cd0_0_4 .concat8 [ 1 1 1 1], L_0x7f9f3fe64790, L_0x7f9f3fe64e60, L_0x7f9f3fe65500, L_0x7f9f3fe65ca0;
LS_0x7f9f3fe69cd0_0_8 .concat8 [ 1 1 1 1], L_0x7f9f3fe66340, L_0x7f9f3fe66a70, L_0x7f9f3fe67120, L_0x7f9f3fe677a0;
LS_0x7f9f3fe69cd0_0_12 .concat8 [ 1 1 1 1], L_0x7f9f3fe67e50, L_0x7f9f3fe684f0, L_0x7f9f3fe68b90, L_0x7f9f3fe69420;
L_0x7f9f3fe69cd0 .concat8 [ 4 4 4 4], LS_0x7f9f3fe69cd0_0_0, LS_0x7f9f3fe69cd0_0_4, LS_0x7f9f3fe69cd0_0_8, LS_0x7f9f3fe69cd0_0_12;
L_0x7f9f3fe695e0 .part L_0x7f9f3fe69cd0, 15, 1;
S_0x7f9f3fe06730 .scope module, "C0" "full_adder" 2 11, 3 2 0, S_0x7f9f3fe04940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe628d0 .functor XOR 1, L_0x7f9f3fe62df0, L_0x7f9f3fe62ed0, C4<0>, C4<0>;
L_0x7f9f3fe629c0 .functor XOR 1, L_0x7f9f3fe628d0, v0x7f9f3fe1eda0_0, C4<0>, C4<0>;
L_0x7f9f3fe62ab0 .functor AND 1, L_0x7f9f3fe628d0, v0x7f9f3fe1eda0_0, C4<1>, C4<1>;
L_0x7f9f3fe62be0 .functor AND 1, L_0x7f9f3fe62df0, L_0x7f9f3fe62ed0, C4<1>, C4<1>;
L_0x7f9f3fe62cd0 .functor OR 1, L_0x7f9f3fe62ab0, L_0x7f9f3fe62be0, C4<0>, C4<0>;
v0x7f9f3fe06920_0 .net "A", 0 0, L_0x7f9f3fe62df0;  1 drivers
v0x7f9f3fe16990_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe628d0;  1 drivers
v0x7f9f3fe16a30_0 .net "B", 0 0, L_0x7f9f3fe62ed0;  1 drivers
v0x7f9f3fe16ac0_0 .net "CYI", 0 0, v0x7f9f3fe1eda0_0;  alias, 1 drivers
v0x7f9f3fe16b60_0 .net "CYO", 0 0, L_0x7f9f3fe62cd0;  1 drivers
v0x7f9f3fe16c40_0 .net "SUM", 0 0, L_0x7f9f3fe629c0;  1 drivers
v0x7f9f3fe16ce0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe62ab0;  1 drivers
v0x7f9f3fe16d90_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe62be0;  1 drivers
S_0x7f9f3fe16ec0 .scope module, "C1" "full_adder" 2 12, 3 2 0, S_0x7f9f3fe04940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe62fb0 .functor XOR 1, L_0x7f9f3fe63410, L_0x7f9f3fe634b0, C4<0>, C4<0>;
L_0x7f9f3fe63020 .functor XOR 1, L_0x7f9f3fe62fb0, L_0x7f9f3fe63550, C4<0>, C4<0>;
L_0x7f9f3fe630d0 .functor AND 1, L_0x7f9f3fe62fb0, L_0x7f9f3fe63550, C4<1>, C4<1>;
L_0x7f9f3fe631c0 .functor AND 1, L_0x7f9f3fe63410, L_0x7f9f3fe634b0, C4<1>, C4<1>;
L_0x7f9f3fe632f0 .functor OR 1, L_0x7f9f3fe630d0, L_0x7f9f3fe631c0, C4<0>, C4<0>;
v0x7f9f3fe17100_0 .net "A", 0 0, L_0x7f9f3fe63410;  1 drivers
v0x7f9f3fe17190_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe62fb0;  1 drivers
v0x7f9f3fe17230_0 .net "B", 0 0, L_0x7f9f3fe634b0;  1 drivers
v0x7f9f3fe172e0_0 .net "CYI", 0 0, L_0x7f9f3fe63550;  1 drivers
v0x7f9f3fe17380_0 .net "CYO", 0 0, L_0x7f9f3fe632f0;  1 drivers
v0x7f9f3fe17460_0 .net "SUM", 0 0, L_0x7f9f3fe63020;  1 drivers
v0x7f9f3fe17500_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe630d0;  1 drivers
v0x7f9f3fe175b0_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe631c0;  1 drivers
S_0x7f9f3fe176e0 .scope module, "C10" "full_adder" 2 21, 3 2 0, S_0x7f9f3fe04940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe665a0 .functor XOR 1, L_0x7f9f3fe67210, L_0x7f9f3fe672b0, C4<0>, C4<0>;
L_0x7f9f3fe66c30 .functor XOR 1, L_0x7f9f3fe665a0, L_0x7f9f3fe67450, C4<0>, C4<0>;
L_0x7f9f3fe66f40 .functor AND 1, L_0x7f9f3fe665a0, L_0x7f9f3fe67450, C4<1>, C4<1>;
L_0x7f9f3fe66ff0 .functor AND 1, L_0x7f9f3fe67210, L_0x7f9f3fe672b0, C4<1>, C4<1>;
L_0x7f9f3fe67120 .functor OR 1, L_0x7f9f3fe66f40, L_0x7f9f3fe66ff0, C4<0>, C4<0>;
v0x7f9f3fe17920_0 .net "A", 0 0, L_0x7f9f3fe67210;  1 drivers
v0x7f9f3fe179c0_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe665a0;  1 drivers
v0x7f9f3fe17a60_0 .net "B", 0 0, L_0x7f9f3fe672b0;  1 drivers
v0x7f9f3fe17b10_0 .net "CYI", 0 0, L_0x7f9f3fe67450;  1 drivers
v0x7f9f3fe17bb0_0 .net "CYO", 0 0, L_0x7f9f3fe67120;  1 drivers
v0x7f9f3fe17c90_0 .net "SUM", 0 0, L_0x7f9f3fe66c30;  1 drivers
v0x7f9f3fe17d30_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe66f40;  1 drivers
v0x7f9f3fe17de0_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe66ff0;  1 drivers
S_0x7f9f3fe17f10 .scope module, "C11" "full_adder" 2 22, 3 2 0, S_0x7f9f3fe04940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe674f0 .functor XOR 1, L_0x7f9f3fe678c0, L_0x7f9f3fe67350, C4<0>, C4<0>;
L_0x7f9f3fe66e90 .functor XOR 1, L_0x7f9f3fe674f0, L_0x7f9f3fe67a70, C4<0>, C4<0>;
L_0x7f9f3fe675a0 .functor AND 1, L_0x7f9f3fe674f0, L_0x7f9f3fe67a70, C4<1>, C4<1>;
L_0x7f9f3fe67670 .functor AND 1, L_0x7f9f3fe678c0, L_0x7f9f3fe67350, C4<1>, C4<1>;
L_0x7f9f3fe677a0 .functor OR 1, L_0x7f9f3fe675a0, L_0x7f9f3fe67670, C4<0>, C4<0>;
v0x7f9f3fe18150_0 .net "A", 0 0, L_0x7f9f3fe678c0;  1 drivers
v0x7f9f3fe181e0_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe674f0;  1 drivers
v0x7f9f3fe18280_0 .net "B", 0 0, L_0x7f9f3fe67350;  1 drivers
v0x7f9f3fe18330_0 .net "CYI", 0 0, L_0x7f9f3fe67a70;  1 drivers
v0x7f9f3fe183d0_0 .net "CYO", 0 0, L_0x7f9f3fe677a0;  1 drivers
v0x7f9f3fe184b0_0 .net "SUM", 0 0, L_0x7f9f3fe66e90;  1 drivers
v0x7f9f3fe18550_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe675a0;  1 drivers
v0x7f9f3fe18600_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe67670;  1 drivers
S_0x7f9f3fe18730 .scope module, "C12" "full_adder" 2 23, 3 2 0, S_0x7f9f3fe04940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe67960 .functor XOR 1, L_0x7f9f3fe67f70, L_0x7f9f3fe68010, C4<0>, C4<0>;
L_0x7f9f3fe679d0 .functor XOR 1, L_0x7f9f3fe67960, L_0x7f9f3fe67b10, C4<0>, C4<0>;
L_0x7f9f3fe67c30 .functor AND 1, L_0x7f9f3fe67960, L_0x7f9f3fe67b10, C4<1>, C4<1>;
L_0x7f9f3fe67d20 .functor AND 1, L_0x7f9f3fe67f70, L_0x7f9f3fe68010, C4<1>, C4<1>;
L_0x7f9f3fe67e50 .functor OR 1, L_0x7f9f3fe67c30, L_0x7f9f3fe67d20, C4<0>, C4<0>;
v0x7f9f3fe189b0_0 .net "A", 0 0, L_0x7f9f3fe67f70;  1 drivers
v0x7f9f3fe18a40_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe67960;  1 drivers
v0x7f9f3fe18ae0_0 .net "B", 0 0, L_0x7f9f3fe68010;  1 drivers
v0x7f9f3fe18b70_0 .net "CYI", 0 0, L_0x7f9f3fe67b10;  1 drivers
v0x7f9f3fe18c10_0 .net "CYO", 0 0, L_0x7f9f3fe67e50;  1 drivers
v0x7f9f3fe18cf0_0 .net "SUM", 0 0, L_0x7f9f3fe679d0;  1 drivers
v0x7f9f3fe18d90_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe67c30;  1 drivers
v0x7f9f3fe18e40_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe67d20;  1 drivers
S_0x7f9f3fe18f70 .scope module, "C13" "full_adder" 2 24, 3 2 0, S_0x7f9f3fe04940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe67bb0 .functor XOR 1, L_0x7f9f3fe68610, L_0x7f9f3fe680b0, C4<0>, C4<0>;
L_0x7f9f3fe68200 .functor XOR 1, L_0x7f9f3fe67bb0, L_0x7f9f3fe687f0, C4<0>, C4<0>;
L_0x7f9f3fe682d0 .functor AND 1, L_0x7f9f3fe67bb0, L_0x7f9f3fe687f0, C4<1>, C4<1>;
L_0x7f9f3fe683c0 .functor AND 1, L_0x7f9f3fe68610, L_0x7f9f3fe680b0, C4<1>, C4<1>;
L_0x7f9f3fe684f0 .functor OR 1, L_0x7f9f3fe682d0, L_0x7f9f3fe683c0, C4<0>, C4<0>;
v0x7f9f3fe191b0_0 .net "A", 0 0, L_0x7f9f3fe68610;  1 drivers
v0x7f9f3fe19240_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe67bb0;  1 drivers
v0x7f9f3fe192e0_0 .net "B", 0 0, L_0x7f9f3fe680b0;  1 drivers
v0x7f9f3fe19390_0 .net "CYI", 0 0, L_0x7f9f3fe687f0;  1 drivers
v0x7f9f3fe19430_0 .net "CYO", 0 0, L_0x7f9f3fe684f0;  1 drivers
v0x7f9f3fe19510_0 .net "SUM", 0 0, L_0x7f9f3fe68200;  1 drivers
v0x7f9f3fe195b0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe682d0;  1 drivers
v0x7f9f3fe19660_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe683c0;  1 drivers
S_0x7f9f3fe19790 .scope module, "C14" "full_adder" 2 25, 3 2 0, S_0x7f9f3fe04940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe68150 .functor XOR 1, L_0x7f9f3fe68cb0, L_0x7f9f3fe656c0, C4<0>, C4<0>;
L_0x7f9f3fe686b0 .functor XOR 1, L_0x7f9f3fe68150, L_0x7f9f3fe65860, C4<0>, C4<0>;
L_0x7f9f3fe68780 .functor AND 1, L_0x7f9f3fe68150, L_0x7f9f3fe65860, C4<1>, C4<1>;
L_0x7f9f3fe68a60 .functor AND 1, L_0x7f9f3fe68cb0, L_0x7f9f3fe656c0, C4<1>, C4<1>;
L_0x7f9f3fe68b90 .functor OR 1, L_0x7f9f3fe68780, L_0x7f9f3fe68a60, C4<0>, C4<0>;
v0x7f9f3fe199d0_0 .net "A", 0 0, L_0x7f9f3fe68cb0;  1 drivers
v0x7f9f3fe19a60_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe68150;  1 drivers
v0x7f9f3fe19b00_0 .net "B", 0 0, L_0x7f9f3fe656c0;  1 drivers
v0x7f9f3fe19bb0_0 .net "CYI", 0 0, L_0x7f9f3fe65860;  1 drivers
v0x7f9f3fe19c50_0 .net "CYO", 0 0, L_0x7f9f3fe68b90;  1 drivers
v0x7f9f3fe19d30_0 .net "SUM", 0 0, L_0x7f9f3fe686b0;  1 drivers
v0x7f9f3fe19dd0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe68780;  1 drivers
v0x7f9f3fe19e80_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe68a60;  1 drivers
S_0x7f9f3fe19fb0 .scope module, "C15" "full_adder" 2 26, 3 2 0, S_0x7f9f3fe04940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe68890 .functor XOR 1, L_0x7f9f3fe69540, L_0x7f9f3fe69150, C4<0>, C4<0>;
L_0x7f9f3fe68900 .functor XOR 1, L_0x7f9f3fe68890, L_0x7f9f3fe691f0, C4<0>, C4<0>;
L_0x7f9f3fe68970 .functor AND 1, L_0x7f9f3fe68890, L_0x7f9f3fe691f0, C4<1>, C4<1>;
L_0x7f9f3fe692f0 .functor AND 1, L_0x7f9f3fe69540, L_0x7f9f3fe69150, C4<1>, C4<1>;
L_0x7f9f3fe69420 .functor OR 1, L_0x7f9f3fe68970, L_0x7f9f3fe692f0, C4<0>, C4<0>;
v0x7f9f3fe1a1f0_0 .net "A", 0 0, L_0x7f9f3fe69540;  1 drivers
v0x7f9f3fe1a280_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe68890;  1 drivers
v0x7f9f3fe1a320_0 .net "B", 0 0, L_0x7f9f3fe69150;  1 drivers
v0x7f9f3fe1a3d0_0 .net "CYI", 0 0, L_0x7f9f3fe691f0;  1 drivers
v0x7f9f3fe1a470_0 .net "CYO", 0 0, L_0x7f9f3fe69420;  1 drivers
v0x7f9f3fe1a550_0 .net "SUM", 0 0, L_0x7f9f3fe68900;  1 drivers
v0x7f9f3fe1a5f0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe68970;  1 drivers
v0x7f9f3fe1a6a0_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe692f0;  1 drivers
S_0x7f9f3fe1a7d0 .scope module, "C2" "full_adder" 2 13, 3 2 0, S_0x7f9f3fe04940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe63620 .functor XOR 1, L_0x7f9f3fe63ae0, L_0x7f9f3fe63c00, C4<0>, C4<0>;
L_0x7f9f3fe636d0 .functor XOR 1, L_0x7f9f3fe63620, L_0x7f9f3fe63d20, C4<0>, C4<0>;
L_0x7f9f3fe637a0 .functor AND 1, L_0x7f9f3fe63620, L_0x7f9f3fe63d20, C4<1>, C4<1>;
L_0x7f9f3fe63890 .functor AND 1, L_0x7f9f3fe63ae0, L_0x7f9f3fe63c00, C4<1>, C4<1>;
L_0x7f9f3fe639c0 .functor OR 1, L_0x7f9f3fe637a0, L_0x7f9f3fe63890, C4<0>, C4<0>;
v0x7f9f3fe1aa90_0 .net "A", 0 0, L_0x7f9f3fe63ae0;  1 drivers
v0x7f9f3fe1ab20_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe63620;  1 drivers
v0x7f9f3fe1abc0_0 .net "B", 0 0, L_0x7f9f3fe63c00;  1 drivers
v0x7f9f3fe1ac50_0 .net "CYI", 0 0, L_0x7f9f3fe63d20;  1 drivers
v0x7f9f3fe1ace0_0 .net "CYO", 0 0, L_0x7f9f3fe639c0;  1 drivers
v0x7f9f3fe1adb0_0 .net "SUM", 0 0, L_0x7f9f3fe636d0;  1 drivers
v0x7f9f3fe1ae50_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe637a0;  1 drivers
v0x7f9f3fe1af00_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe63890;  1 drivers
S_0x7f9f3fe1b030 .scope module, "C3" "full_adder" 2 14, 3 2 0, S_0x7f9f3fe04940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe63dc0 .functor XOR 1, L_0x7f9f3fe64200, L_0x7f9f3fe642f0, C4<0>, C4<0>;
L_0x7f9f3fe63e30 .functor XOR 1, L_0x7f9f3fe63dc0, L_0x7f9f3fe64390, C4<0>, C4<0>;
L_0x7f9f3fe63ee0 .functor AND 1, L_0x7f9f3fe63dc0, L_0x7f9f3fe64390, C4<1>, C4<1>;
L_0x7f9f3fe63fb0 .functor AND 1, L_0x7f9f3fe64200, L_0x7f9f3fe642f0, C4<1>, C4<1>;
L_0x7f9f3fe640e0 .functor OR 1, L_0x7f9f3fe63ee0, L_0x7f9f3fe63fb0, C4<0>, C4<0>;
v0x7f9f3fe1b270_0 .net "A", 0 0, L_0x7f9f3fe64200;  1 drivers
v0x7f9f3fe1b300_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe63dc0;  1 drivers
v0x7f9f3fe1b3a0_0 .net "B", 0 0, L_0x7f9f3fe642f0;  1 drivers
v0x7f9f3fe1b450_0 .net "CYI", 0 0, L_0x7f9f3fe64390;  1 drivers
v0x7f9f3fe1b4f0_0 .net "CYO", 0 0, L_0x7f9f3fe640e0;  1 drivers
v0x7f9f3fe1b5d0_0 .net "SUM", 0 0, L_0x7f9f3fe63e30;  1 drivers
v0x7f9f3fe1b670_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe63ee0;  1 drivers
v0x7f9f3fe1b720_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe63fb0;  1 drivers
S_0x7f9f3fe1b850 .scope module, "C4" "full_adder" 2 15, 3 2 0, S_0x7f9f3fe04940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe64490 .functor XOR 1, L_0x7f9f3fe648b0, L_0x7f9f3fe64950, C4<0>, C4<0>;
L_0x7f9f3fe64500 .functor XOR 1, L_0x7f9f3fe64490, L_0x7f9f3fe64a60, C4<0>, C4<0>;
L_0x7f9f3fe64570 .functor AND 1, L_0x7f9f3fe64490, L_0x7f9f3fe64a60, C4<1>, C4<1>;
L_0x7f9f3fe64660 .functor AND 1, L_0x7f9f3fe648b0, L_0x7f9f3fe64950, C4<1>, C4<1>;
L_0x7f9f3fe64790 .functor OR 1, L_0x7f9f3fe64570, L_0x7f9f3fe64660, C4<0>, C4<0>;
v0x7f9f3fe1ba90_0 .net "A", 0 0, L_0x7f9f3fe648b0;  1 drivers
v0x7f9f3fe1bb20_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe64490;  1 drivers
v0x7f9f3fe1bbc0_0 .net "B", 0 0, L_0x7f9f3fe64950;  1 drivers
v0x7f9f3fe1bc70_0 .net "CYI", 0 0, L_0x7f9f3fe64a60;  1 drivers
v0x7f9f3fe1bd10_0 .net "CYO", 0 0, L_0x7f9f3fe64790;  1 drivers
v0x7f9f3fe1bdf0_0 .net "SUM", 0 0, L_0x7f9f3fe64500;  1 drivers
v0x7f9f3fe1be90_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe64570;  1 drivers
v0x7f9f3fe1bf40_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe64660;  1 drivers
S_0x7f9f3fe1c070 .scope module, "C5" "full_adder" 2 16, 3 2 0, S_0x7f9f3fe04940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe64b80 .functor XOR 1, L_0x7f9f3fe64f80, L_0x7f9f3fe650a0, C4<0>, C4<0>;
L_0x7f9f3fe64bf0 .functor XOR 1, L_0x7f9f3fe64b80, L_0x7f9f3fe65140, C4<0>, C4<0>;
L_0x7f9f3fe64c60 .functor AND 1, L_0x7f9f3fe64b80, L_0x7f9f3fe65140, C4<1>, C4<1>;
L_0x7f9f3fe64d30 .functor AND 1, L_0x7f9f3fe64f80, L_0x7f9f3fe650a0, C4<1>, C4<1>;
L_0x7f9f3fe64e60 .functor OR 1, L_0x7f9f3fe64c60, L_0x7f9f3fe64d30, C4<0>, C4<0>;
v0x7f9f3fe1c2b0_0 .net "A", 0 0, L_0x7f9f3fe64f80;  1 drivers
v0x7f9f3fe1c340_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe64b80;  1 drivers
v0x7f9f3fe1c3e0_0 .net "B", 0 0, L_0x7f9f3fe650a0;  1 drivers
v0x7f9f3fe1c490_0 .net "CYI", 0 0, L_0x7f9f3fe65140;  1 drivers
v0x7f9f3fe1c530_0 .net "CYO", 0 0, L_0x7f9f3fe64e60;  1 drivers
v0x7f9f3fe1c610_0 .net "SUM", 0 0, L_0x7f9f3fe64bf0;  1 drivers
v0x7f9f3fe1c6b0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe64c60;  1 drivers
v0x7f9f3fe1c760_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe64d30;  1 drivers
S_0x7f9f3fe1c890 .scope module, "C6" "full_adder" 2 17, 3 2 0, S_0x7f9f3fe04940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe649f0 .functor XOR 1, L_0x7f9f3fe65620, L_0x7f9f3fe657c0, C4<0>, C4<0>;
L_0x7f9f3fe65270 .functor XOR 1, L_0x7f9f3fe649f0, L_0x7f9f3fe65a00, C4<0>, C4<0>;
L_0x7f9f3fe652e0 .functor AND 1, L_0x7f9f3fe649f0, L_0x7f9f3fe65a00, C4<1>, C4<1>;
L_0x7f9f3fe653d0 .functor AND 1, L_0x7f9f3fe65620, L_0x7f9f3fe657c0, C4<1>, C4<1>;
L_0x7f9f3fe65500 .functor OR 1, L_0x7f9f3fe652e0, L_0x7f9f3fe653d0, C4<0>, C4<0>;
v0x7f9f3fe1cad0_0 .net "A", 0 0, L_0x7f9f3fe65620;  1 drivers
v0x7f9f3fe1cb60_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe649f0;  1 drivers
v0x7f9f3fe1cc00_0 .net "B", 0 0, L_0x7f9f3fe657c0;  1 drivers
v0x7f9f3fe1ccb0_0 .net "CYI", 0 0, L_0x7f9f3fe65a00;  1 drivers
v0x7f9f3fe1cd50_0 .net "CYO", 0 0, L_0x7f9f3fe65500;  1 drivers
v0x7f9f3fe1ce30_0 .net "SUM", 0 0, L_0x7f9f3fe65270;  1 drivers
v0x7f9f3fe1ced0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe652e0;  1 drivers
v0x7f9f3fe1cf80_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe653d0;  1 drivers
S_0x7f9f3fe1d0b0 .scope module, "C7" "full_adder" 2 18, 3 2 0, S_0x7f9f3fe04940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe63ca0 .functor XOR 1, L_0x7f9f3fe65dc0, L_0x7f9f3fe65960, C4<0>, C4<0>;
L_0x7f9f3fe651e0 .functor XOR 1, L_0x7f9f3fe63ca0, L_0x7f9f3fe65f10, C4<0>, C4<0>;
L_0x7f9f3fe65aa0 .functor AND 1, L_0x7f9f3fe63ca0, L_0x7f9f3fe65f10, C4<1>, C4<1>;
L_0x7f9f3fe65b70 .functor AND 1, L_0x7f9f3fe65dc0, L_0x7f9f3fe65960, C4<1>, C4<1>;
L_0x7f9f3fe65ca0 .functor OR 1, L_0x7f9f3fe65aa0, L_0x7f9f3fe65b70, C4<0>, C4<0>;
v0x7f9f3fe1d2f0_0 .net "A", 0 0, L_0x7f9f3fe65dc0;  1 drivers
v0x7f9f3fe1d380_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe63ca0;  1 drivers
v0x7f9f3fe1d420_0 .net "B", 0 0, L_0x7f9f3fe65960;  1 drivers
v0x7f9f3fe1d4d0_0 .net "CYI", 0 0, L_0x7f9f3fe65f10;  1 drivers
v0x7f9f3fe1d570_0 .net "CYO", 0 0, L_0x7f9f3fe65ca0;  1 drivers
v0x7f9f3fe1d650_0 .net "SUM", 0 0, L_0x7f9f3fe651e0;  1 drivers
v0x7f9f3fe1d6f0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe65aa0;  1 drivers
v0x7f9f3fe1d7a0_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe65b70;  1 drivers
S_0x7f9f3fe1d8d0 .scope module, "C8" "full_adder" 2 19, 3 2 0, S_0x7f9f3fe04940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe66070 .functor XOR 1, L_0x7f9f3fe66460, L_0x7f9f3fe66500, C4<0>, C4<0>;
L_0x7f9f3fe65e80 .functor XOR 1, L_0x7f9f3fe66070, L_0x7f9f3fe66670, C4<0>, C4<0>;
L_0x7f9f3fe66120 .functor AND 1, L_0x7f9f3fe66070, L_0x7f9f3fe66670, C4<1>, C4<1>;
L_0x7f9f3fe66210 .functor AND 1, L_0x7f9f3fe66460, L_0x7f9f3fe66500, C4<1>, C4<1>;
L_0x7f9f3fe66340 .functor OR 1, L_0x7f9f3fe66120, L_0x7f9f3fe66210, C4<0>, C4<0>;
v0x7f9f3fe1db10_0 .net "A", 0 0, L_0x7f9f3fe66460;  1 drivers
v0x7f9f3fe1dba0_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe66070;  1 drivers
v0x7f9f3fe1dc40_0 .net "B", 0 0, L_0x7f9f3fe66500;  1 drivers
v0x7f9f3fe1dcf0_0 .net "CYI", 0 0, L_0x7f9f3fe66670;  1 drivers
v0x7f9f3fe1dd90_0 .net "CYO", 0 0, L_0x7f9f3fe66340;  1 drivers
v0x7f9f3fe1de70_0 .net "SUM", 0 0, L_0x7f9f3fe65e80;  1 drivers
v0x7f9f3fe1df10_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe66120;  1 drivers
v0x7f9f3fe1dfc0_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe66210;  1 drivers
S_0x7f9f3fe1e0f0 .scope module, "C9" "full_adder" 2 20, 3 2 0, S_0x7f9f3fe04940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe65fb0 .functor XOR 1, L_0x7f9f3fe66b90, L_0x7f9f3fe66d10, C4<0>, C4<0>;
L_0x7f9f3fe64b00 .functor XOR 1, L_0x7f9f3fe65fb0, L_0x7f9f3fe66db0, C4<0>, C4<0>;
L_0x7f9f3fe66850 .functor AND 1, L_0x7f9f3fe65fb0, L_0x7f9f3fe66db0, C4<1>, C4<1>;
L_0x7f9f3fe66940 .functor AND 1, L_0x7f9f3fe66b90, L_0x7f9f3fe66d10, C4<1>, C4<1>;
L_0x7f9f3fe66a70 .functor OR 1, L_0x7f9f3fe66850, L_0x7f9f3fe66940, C4<0>, C4<0>;
v0x7f9f3fe1e330_0 .net "A", 0 0, L_0x7f9f3fe66b90;  1 drivers
v0x7f9f3fe1e3c0_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe65fb0;  1 drivers
v0x7f9f3fe1e460_0 .net "B", 0 0, L_0x7f9f3fe66d10;  1 drivers
v0x7f9f3fe1e510_0 .net "CYI", 0 0, L_0x7f9f3fe66db0;  1 drivers
v0x7f9f3fe1e5b0_0 .net "CYO", 0 0, L_0x7f9f3fe66a70;  1 drivers
v0x7f9f3fe1e690_0 .net "SUM", 0 0, L_0x7f9f3fe64b00;  1 drivers
v0x7f9f3fe1e730_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe66850;  1 drivers
v0x7f9f3fe1e7e0_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe66940;  1 drivers
S_0x7f9f3fe04b80 .scope module, "alu_tb" "alu_tb" 4 20;
 .timescale 0 0;
P_0x7f9f3fe04880 .param/l "TEST_NUM" 0 4 29, +C4<00000000000000000000000001100100>;
v0x7f9f3fe28a00_0 .var "ALUK", 1 0;
v0x7f9f3fe28af0_0 .var "OP_A", 15 0;
v0x7f9f3fe28bc0_0 .var "OP_B", 15 0;
v0x7f9f3fe28c90_0 .net "RESULT", 15 0, v0x7f9f3fe282a0_0;  1 drivers
v0x7f9f3fe28d60_0 .var "compare", 15 0;
v0x7f9f3fe28e30_0 .var/i "i", 31 0;
S_0x7f9f3fe1f130 .scope module, "U_alu" "alu" 4 31, 4 2 0, S_0x7f9f3fe04b80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUK";
    .port_info 1 /INPUT 16 "OP_A";
    .port_info 2 /INPUT 16 "OP_B";
    .port_info 3 /OUTPUT 16 "RESULT";
L_0x7f9f3fe71a40 .functor AND 16, v0x7f9f3fe28af0_0, v0x7f9f3fe28bc0_0, C4<1111111111111111>, C4<1111111111111111>;
L_0x7f9f3fe71ab0 .functor NOT 16, v0x7f9f3fe28af0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f9f3fe284d0_0 .net "ADD_DATA", 15 0, L_0x7f9f3fe70d50;  1 drivers
v0x7f9f3fe285a0_0 .net "ALUK", 1 0, v0x7f9f3fe28a00_0;  1 drivers
v0x7f9f3fe28630_0 .net "AND_DATA", 15 0, L_0x7f9f3fe71a40;  1 drivers
v0x7f9f3fe286e0_0 .net "NOT_DATA", 15 0, L_0x7f9f3fe71ab0;  1 drivers
v0x7f9f3fe28790_0 .net "OP_A", 15 0, v0x7f9f3fe28af0_0;  1 drivers
v0x7f9f3fe28860_0 .net "OP_B", 15 0, v0x7f9f3fe28bc0_0;  1 drivers
v0x7f9f3fe28910_0 .net "RESULT", 15 0, v0x7f9f3fe282a0_0;  alias, 1 drivers
S_0x7f9f3fe1f370 .scope module, "comp_add" "add16" 4 12, 2 2 0, S_0x7f9f3fe1f130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CYI";
    .port_info 1 /INPUT 16 "OP_A";
    .port_info 2 /INPUT 16 "OP_B";
    .port_info 3 /OUTPUT 1 "CYO";
    .port_info 4 /OUTPUT 16 "SUM";
v0x7f9f3fe27890_0 .net "CARRY", 15 0, L_0x7f9f3fe71280;  1 drivers
L_0x7f9f40973008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9f3fe27930_0 .net "CYI", 0 0, L_0x7f9f40973008;  1 drivers
v0x7f9f3fe279d0_0 .net "CYO", 0 0, L_0x7f9f3fe70bd0;  1 drivers
v0x7f9f3fe27a80_0 .net "OP_A", 15 0, v0x7f9f3fe28af0_0;  alias, 1 drivers
v0x7f9f3fe27b10_0 .net "OP_B", 15 0, v0x7f9f3fe28bc0_0;  alias, 1 drivers
v0x7f9f3fe27bf0_0 .net "SUM", 15 0, L_0x7f9f3fe70d50;  alias, 1 drivers
L_0x7f9f3fe6a790 .part v0x7f9f3fe28af0_0, 0, 1;
L_0x7f9f3fe6a830 .part v0x7f9f3fe28bc0_0, 0, 1;
L_0x7f9f3fe6ac80 .part v0x7f9f3fe28af0_0, 1, 1;
L_0x7f9f3fe6ada0 .part v0x7f9f3fe28bc0_0, 1, 1;
L_0x7f9f3fe6aec0 .part L_0x7f9f3fe71280, 0, 1;
L_0x7f9f3fe6b290 .part v0x7f9f3fe28af0_0, 2, 1;
L_0x7f9f3fe6b330 .part v0x7f9f3fe28bc0_0, 2, 1;
L_0x7f9f3fe6b410 .part L_0x7f9f3fe71280, 1, 1;
L_0x7f9f3fe6b860 .part v0x7f9f3fe28af0_0, 3, 1;
L_0x7f9f3fe6b950 .part v0x7f9f3fe28bc0_0, 3, 1;
L_0x7f9f3fe6b9f0 .part L_0x7f9f3fe71280, 2, 1;
L_0x7f9f3fe6be90 .part v0x7f9f3fe28af0_0, 4, 1;
L_0x7f9f3fe6bf30 .part v0x7f9f3fe28bc0_0, 4, 1;
L_0x7f9f3fe6c040 .part L_0x7f9f3fe71280, 3, 1;
L_0x7f9f3fe6c560 .part v0x7f9f3fe28af0_0, 5, 1;
L_0x7f9f3fe6c700 .part v0x7f9f3fe28bc0_0, 5, 1;
L_0x7f9f3fe6c8a0 .part L_0x7f9f3fe71280, 4, 1;
L_0x7f9f3fe6cd10 .part v0x7f9f3fe28af0_0, 6, 1;
L_0x7f9f3fe6cdb0 .part v0x7f9f3fe28bc0_0, 6, 1;
L_0x7f9f3fe6cef0 .part L_0x7f9f3fe71280, 5, 1;
L_0x7f9f3fe6d3a0 .part v0x7f9f3fe28af0_0, 7, 1;
L_0x7f9f3fe6ce50 .part v0x7f9f3fe28bc0_0, 7, 1;
L_0x7f9f3fe6d4f0 .part L_0x7f9f3fe71280, 6, 1;
L_0x7f9f3fe6da40 .part v0x7f9f3fe28af0_0, 8, 1;
L_0x7f9f3fe6dae0 .part v0x7f9f3fe28bc0_0, 8, 1;
L_0x7f9f3fe6dc50 .part L_0x7f9f3fe71280, 7, 1;
L_0x7f9f3fe6e170 .part v0x7f9f3fe28af0_0, 9, 1;
L_0x7f9f3fe6e2f0 .part v0x7f9f3fe28bc0_0, 9, 1;
L_0x7f9f3fe6e390 .part L_0x7f9f3fe71280, 8, 1;
L_0x7f9f3fe6e7f0 .part v0x7f9f3fe28af0_0, 10, 1;
L_0x7f9f3fe6e890 .part v0x7f9f3fe28bc0_0, 10, 1;
L_0x7f9f3fe6ea30 .part L_0x7f9f3fe71280, 9, 1;
L_0x7f9f3fe6eea0 .part v0x7f9f3fe28af0_0, 11, 1;
L_0x7f9f3fe6e930 .part v0x7f9f3fe28bc0_0, 11, 1;
L_0x7f9f3fe6f050 .part L_0x7f9f3fe71280, 10, 1;
L_0x7f9f3fe6f550 .part v0x7f9f3fe28af0_0, 12, 1;
L_0x7f9f3fe6f5f0 .part v0x7f9f3fe28bc0_0, 12, 1;
L_0x7f9f3fe6f0f0 .part L_0x7f9f3fe71280, 11, 1;
L_0x7f9f3fe6fbf0 .part v0x7f9f3fe28af0_0, 13, 1;
L_0x7f9f3fe6c600 .part v0x7f9f3fe28bc0_0, 13, 1;
L_0x7f9f3fe6c7a0 .part L_0x7f9f3fe71280, 12, 1;
L_0x7f9f3fe704c0 .part v0x7f9f3fe28af0_0, 14, 1;
L_0x7f9f3fe70560 .part v0x7f9f3fe28bc0_0, 14, 1;
L_0x7f9f3fe701d0 .part L_0x7f9f3fe71280, 13, 1;
L_0x7f9f3fe70b30 .part v0x7f9f3fe28af0_0, 15, 1;
L_0x7f9f3fe70600 .part v0x7f9f3fe28bc0_0, 15, 1;
L_0x7f9f3fe706a0 .part L_0x7f9f3fe71280, 14, 1;
LS_0x7f9f3fe70d50_0_0 .concat8 [ 1 1 1 1], L_0x7f9f3fe6a450, L_0x7f9f3fe6a940, L_0x7f9f3fe6afd0, L_0x7f9f3fe6b560;
LS_0x7f9f3fe70d50_0_4 .concat8 [ 1 1 1 1], L_0x7f9f3fe6bb60, L_0x7f9f3fe6c1d0, L_0x7f9f3fe6ae40, L_0x7f9f3fe6c960;
LS_0x7f9f3fe70d50_0_8 .concat8 [ 1 1 1 1], L_0x7f9f3fe6d460, L_0x7f9f3fe6c0e0, L_0x7f9f3fe6e210, L_0x7f9f3fe6e470;
LS_0x7f9f3fe70d50_0_12 .concat8 [ 1 1 1 1], L_0x7f9f3fe6efb0, L_0x7f9f3fe6f7e0, L_0x7f9f3fe6f700, L_0x7f9f3fe70760;
L_0x7f9f3fe70d50 .concat8 [ 4 4 4 4], LS_0x7f9f3fe70d50_0_0, LS_0x7f9f3fe70d50_0_4, LS_0x7f9f3fe70d50_0_8, LS_0x7f9f3fe70d50_0_12;
LS_0x7f9f3fe71280_0_0 .concat8 [ 1 1 1 1], L_0x7f9f3fe6a6a0, L_0x7f9f3fe6ab90, L_0x7f9f3fe6b1a0, L_0x7f9f3fe6b770;
LS_0x7f9f3fe71280_0_4 .concat8 [ 1 1 1 1], L_0x7f9f3fe6bd70, L_0x7f9f3fe6c440, L_0x7f9f3fe6cbf0, L_0x7f9f3fe6d280;
LS_0x7f9f3fe71280_0_8 .concat8 [ 1 1 1 1], L_0x7f9f3fe6d920, L_0x7f9f3fe6e050, L_0x7f9f3fe6e700, L_0x7f9f3fe6ed80;
LS_0x7f9f3fe71280_0_12 .concat8 [ 1 1 1 1], L_0x7f9f3fe6f430, L_0x7f9f3fe6fad0, L_0x7f9f3fe703a0, L_0x7f9f3fe70a10;
L_0x7f9f3fe71280 .concat8 [ 4 4 4 4], LS_0x7f9f3fe71280_0_0, LS_0x7f9f3fe71280_0_4, LS_0x7f9f3fe71280_0_8, LS_0x7f9f3fe71280_0_12;
L_0x7f9f3fe70bd0 .part L_0x7f9f3fe71280, 15, 1;
S_0x7f9f3fe1f5e0 .scope module, "C0" "full_adder" 2 11, 3 2 0, S_0x7f9f3fe1f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe696c0 .functor XOR 1, L_0x7f9f3fe6a790, L_0x7f9f3fe6a830, C4<0>, C4<0>;
L_0x7f9f3fe6a450 .functor XOR 1, L_0x7f9f3fe696c0, L_0x7f9f40973008, C4<0>, C4<0>;
L_0x7f9f3fe6a540 .functor AND 1, L_0x7f9f3fe696c0, L_0x7f9f40973008, C4<1>, C4<1>;
L_0x7f9f3fe6a5b0 .functor AND 1, L_0x7f9f3fe6a790, L_0x7f9f3fe6a830, C4<1>, C4<1>;
L_0x7f9f3fe6a6a0 .functor OR 1, L_0x7f9f3fe6a540, L_0x7f9f3fe6a5b0, C4<0>, C4<0>;
v0x7f9f3fe1f850_0 .net "A", 0 0, L_0x7f9f3fe6a790;  1 drivers
v0x7f9f3fe1f8f0_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe696c0;  1 drivers
v0x7f9f3fe1f990_0 .net "B", 0 0, L_0x7f9f3fe6a830;  1 drivers
v0x7f9f3fe1fa40_0 .net "CYI", 0 0, L_0x7f9f40973008;  alias, 1 drivers
v0x7f9f3fe1fae0_0 .net "CYO", 0 0, L_0x7f9f3fe6a6a0;  1 drivers
v0x7f9f3fe1fbc0_0 .net "SUM", 0 0, L_0x7f9f3fe6a450;  1 drivers
v0x7f9f3fe1fc60_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe6a540;  1 drivers
v0x7f9f3fe1fd10_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe6a5b0;  1 drivers
S_0x7f9f3fe1fe40 .scope module, "C1" "full_adder" 2 12, 3 2 0, S_0x7f9f3fe1f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe6a8d0 .functor XOR 1, L_0x7f9f3fe6ac80, L_0x7f9f3fe6ada0, C4<0>, C4<0>;
L_0x7f9f3fe6a940 .functor XOR 1, L_0x7f9f3fe6a8d0, L_0x7f9f3fe6aec0, C4<0>, C4<0>;
L_0x7f9f3fe6a9f0 .functor AND 1, L_0x7f9f3fe6a8d0, L_0x7f9f3fe6aec0, C4<1>, C4<1>;
L_0x7f9f3fe6aaa0 .functor AND 1, L_0x7f9f3fe6ac80, L_0x7f9f3fe6ada0, C4<1>, C4<1>;
L_0x7f9f3fe6ab90 .functor OR 1, L_0x7f9f3fe6a9f0, L_0x7f9f3fe6aaa0, C4<0>, C4<0>;
v0x7f9f3fe20080_0 .net "A", 0 0, L_0x7f9f3fe6ac80;  1 drivers
v0x7f9f3fe20110_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe6a8d0;  1 drivers
v0x7f9f3fe201b0_0 .net "B", 0 0, L_0x7f9f3fe6ada0;  1 drivers
v0x7f9f3fe20260_0 .net "CYI", 0 0, L_0x7f9f3fe6aec0;  1 drivers
v0x7f9f3fe20300_0 .net "CYO", 0 0, L_0x7f9f3fe6ab90;  1 drivers
v0x7f9f3fe203e0_0 .net "SUM", 0 0, L_0x7f9f3fe6a940;  1 drivers
v0x7f9f3fe20480_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe6a9f0;  1 drivers
v0x7f9f3fe20530_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe6aaa0;  1 drivers
S_0x7f9f3fe20660 .scope module, "C10" "full_adder" 2 21, 3 2 0, S_0x7f9f3fe1f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe6db80 .functor XOR 1, L_0x7f9f3fe6e7f0, L_0x7f9f3fe6e890, C4<0>, C4<0>;
L_0x7f9f3fe6e210 .functor XOR 1, L_0x7f9f3fe6db80, L_0x7f9f3fe6ea30, C4<0>, C4<0>;
L_0x7f9f3fe6e520 .functor AND 1, L_0x7f9f3fe6db80, L_0x7f9f3fe6ea30, C4<1>, C4<1>;
L_0x7f9f3fe6e5d0 .functor AND 1, L_0x7f9f3fe6e7f0, L_0x7f9f3fe6e890, C4<1>, C4<1>;
L_0x7f9f3fe6e700 .functor OR 1, L_0x7f9f3fe6e520, L_0x7f9f3fe6e5d0, C4<0>, C4<0>;
v0x7f9f3fe208a0_0 .net "A", 0 0, L_0x7f9f3fe6e7f0;  1 drivers
v0x7f9f3fe20940_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe6db80;  1 drivers
v0x7f9f3fe209e0_0 .net "B", 0 0, L_0x7f9f3fe6e890;  1 drivers
v0x7f9f3fe20a90_0 .net "CYI", 0 0, L_0x7f9f3fe6ea30;  1 drivers
v0x7f9f3fe20b30_0 .net "CYO", 0 0, L_0x7f9f3fe6e700;  1 drivers
v0x7f9f3fe20c10_0 .net "SUM", 0 0, L_0x7f9f3fe6e210;  1 drivers
v0x7f9f3fe20cb0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe6e520;  1 drivers
v0x7f9f3fe20d60_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe6e5d0;  1 drivers
S_0x7f9f3fe20e90 .scope module, "C11" "full_adder" 2 22, 3 2 0, S_0x7f9f3fe1f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe6ead0 .functor XOR 1, L_0x7f9f3fe6eea0, L_0x7f9f3fe6e930, C4<0>, C4<0>;
L_0x7f9f3fe6e470 .functor XOR 1, L_0x7f9f3fe6ead0, L_0x7f9f3fe6f050, C4<0>, C4<0>;
L_0x7f9f3fe6eb80 .functor AND 1, L_0x7f9f3fe6ead0, L_0x7f9f3fe6f050, C4<1>, C4<1>;
L_0x7f9f3fe6ec50 .functor AND 1, L_0x7f9f3fe6eea0, L_0x7f9f3fe6e930, C4<1>, C4<1>;
L_0x7f9f3fe6ed80 .functor OR 1, L_0x7f9f3fe6eb80, L_0x7f9f3fe6ec50, C4<0>, C4<0>;
v0x7f9f3fe210d0_0 .net "A", 0 0, L_0x7f9f3fe6eea0;  1 drivers
v0x7f9f3fe21160_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe6ead0;  1 drivers
v0x7f9f3fe21200_0 .net "B", 0 0, L_0x7f9f3fe6e930;  1 drivers
v0x7f9f3fe212b0_0 .net "CYI", 0 0, L_0x7f9f3fe6f050;  1 drivers
v0x7f9f3fe21350_0 .net "CYO", 0 0, L_0x7f9f3fe6ed80;  1 drivers
v0x7f9f3fe21430_0 .net "SUM", 0 0, L_0x7f9f3fe6e470;  1 drivers
v0x7f9f3fe214d0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe6eb80;  1 drivers
v0x7f9f3fe21580_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe6ec50;  1 drivers
S_0x7f9f3fe216b0 .scope module, "C12" "full_adder" 2 23, 3 2 0, S_0x7f9f3fe1f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe6ef40 .functor XOR 1, L_0x7f9f3fe6f550, L_0x7f9f3fe6f5f0, C4<0>, C4<0>;
L_0x7f9f3fe6efb0 .functor XOR 1, L_0x7f9f3fe6ef40, L_0x7f9f3fe6f0f0, C4<0>, C4<0>;
L_0x7f9f3fe6f210 .functor AND 1, L_0x7f9f3fe6ef40, L_0x7f9f3fe6f0f0, C4<1>, C4<1>;
L_0x7f9f3fe6f300 .functor AND 1, L_0x7f9f3fe6f550, L_0x7f9f3fe6f5f0, C4<1>, C4<1>;
L_0x7f9f3fe6f430 .functor OR 1, L_0x7f9f3fe6f210, L_0x7f9f3fe6f300, C4<0>, C4<0>;
v0x7f9f3fe21930_0 .net "A", 0 0, L_0x7f9f3fe6f550;  1 drivers
v0x7f9f3fe219c0_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe6ef40;  1 drivers
v0x7f9f3fe21a60_0 .net "B", 0 0, L_0x7f9f3fe6f5f0;  1 drivers
v0x7f9f3fe21af0_0 .net "CYI", 0 0, L_0x7f9f3fe6f0f0;  1 drivers
v0x7f9f3fe21b90_0 .net "CYO", 0 0, L_0x7f9f3fe6f430;  1 drivers
v0x7f9f3fe21c70_0 .net "SUM", 0 0, L_0x7f9f3fe6efb0;  1 drivers
v0x7f9f3fe21d10_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe6f210;  1 drivers
v0x7f9f3fe21dc0_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe6f300;  1 drivers
S_0x7f9f3fe21ef0 .scope module, "C13" "full_adder" 2 24, 3 2 0, S_0x7f9f3fe1f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe6f190 .functor XOR 1, L_0x7f9f3fe6fbf0, L_0x7f9f3fe6c600, C4<0>, C4<0>;
L_0x7f9f3fe6f7e0 .functor XOR 1, L_0x7f9f3fe6f190, L_0x7f9f3fe6c7a0, C4<0>, C4<0>;
L_0x7f9f3fe6f8b0 .functor AND 1, L_0x7f9f3fe6f190, L_0x7f9f3fe6c7a0, C4<1>, C4<1>;
L_0x7f9f3fe6f9a0 .functor AND 1, L_0x7f9f3fe6fbf0, L_0x7f9f3fe6c600, C4<1>, C4<1>;
L_0x7f9f3fe6fad0 .functor OR 1, L_0x7f9f3fe6f8b0, L_0x7f9f3fe6f9a0, C4<0>, C4<0>;
v0x7f9f3fe22130_0 .net "A", 0 0, L_0x7f9f3fe6fbf0;  1 drivers
v0x7f9f3fe221c0_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe6f190;  1 drivers
v0x7f9f3fe22260_0 .net "B", 0 0, L_0x7f9f3fe6c600;  1 drivers
v0x7f9f3fe22310_0 .net "CYI", 0 0, L_0x7f9f3fe6c7a0;  1 drivers
v0x7f9f3fe223b0_0 .net "CYO", 0 0, L_0x7f9f3fe6fad0;  1 drivers
v0x7f9f3fe22490_0 .net "SUM", 0 0, L_0x7f9f3fe6f7e0;  1 drivers
v0x7f9f3fe22530_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe6f8b0;  1 drivers
v0x7f9f3fe225e0_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe6f9a0;  1 drivers
S_0x7f9f3fe22710 .scope module, "C14" "full_adder" 2 25, 3 2 0, S_0x7f9f3fe1f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe6f690 .functor XOR 1, L_0x7f9f3fe704c0, L_0x7f9f3fe70560, C4<0>, C4<0>;
L_0x7f9f3fe6f700 .functor XOR 1, L_0x7f9f3fe6f690, L_0x7f9f3fe701d0, C4<0>, C4<0>;
L_0x7f9f3fe6fe90 .functor AND 1, L_0x7f9f3fe6f690, L_0x7f9f3fe701d0, C4<1>, C4<1>;
L_0x7f9f3fe6ff00 .functor AND 1, L_0x7f9f3fe704c0, L_0x7f9f3fe70560, C4<1>, C4<1>;
L_0x7f9f3fe703a0 .functor OR 1, L_0x7f9f3fe6fe90, L_0x7f9f3fe6ff00, C4<0>, C4<0>;
v0x7f9f3fe22950_0 .net "A", 0 0, L_0x7f9f3fe704c0;  1 drivers
v0x7f9f3fe229e0_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe6f690;  1 drivers
v0x7f9f3fe22a80_0 .net "B", 0 0, L_0x7f9f3fe70560;  1 drivers
v0x7f9f3fe22b30_0 .net "CYI", 0 0, L_0x7f9f3fe701d0;  1 drivers
v0x7f9f3fe22bd0_0 .net "CYO", 0 0, L_0x7f9f3fe703a0;  1 drivers
v0x7f9f3fe22cb0_0 .net "SUM", 0 0, L_0x7f9f3fe6f700;  1 drivers
v0x7f9f3fe22d50_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe6fe90;  1 drivers
v0x7f9f3fe22e00_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe6ff00;  1 drivers
S_0x7f9f3fe22f30 .scope module, "C15" "full_adder" 2 26, 3 2 0, S_0x7f9f3fe1f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe70270 .functor XOR 1, L_0x7f9f3fe70b30, L_0x7f9f3fe70600, C4<0>, C4<0>;
L_0x7f9f3fe70760 .functor XOR 1, L_0x7f9f3fe70270, L_0x7f9f3fe706a0, C4<0>, C4<0>;
L_0x7f9f3fe70810 .functor AND 1, L_0x7f9f3fe70270, L_0x7f9f3fe706a0, C4<1>, C4<1>;
L_0x7f9f3fe708e0 .functor AND 1, L_0x7f9f3fe70b30, L_0x7f9f3fe70600, C4<1>, C4<1>;
L_0x7f9f3fe70a10 .functor OR 1, L_0x7f9f3fe70810, L_0x7f9f3fe708e0, C4<0>, C4<0>;
v0x7f9f3fe23170_0 .net "A", 0 0, L_0x7f9f3fe70b30;  1 drivers
v0x7f9f3fe23200_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe70270;  1 drivers
v0x7f9f3fe232a0_0 .net "B", 0 0, L_0x7f9f3fe70600;  1 drivers
v0x7f9f3fe23350_0 .net "CYI", 0 0, L_0x7f9f3fe706a0;  1 drivers
v0x7f9f3fe233f0_0 .net "CYO", 0 0, L_0x7f9f3fe70a10;  1 drivers
v0x7f9f3fe234d0_0 .net "SUM", 0 0, L_0x7f9f3fe70760;  1 drivers
v0x7f9f3fe23570_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe70810;  1 drivers
v0x7f9f3fe23620_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe708e0;  1 drivers
S_0x7f9f3fe23750 .scope module, "C2" "full_adder" 2 13, 3 2 0, S_0x7f9f3fe1f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe6af60 .functor XOR 1, L_0x7f9f3fe6b290, L_0x7f9f3fe6b330, C4<0>, C4<0>;
L_0x7f9f3fe6afd0 .functor XOR 1, L_0x7f9f3fe6af60, L_0x7f9f3fe6b410, C4<0>, C4<0>;
L_0x7f9f3fe6b040 .functor AND 1, L_0x7f9f3fe6af60, L_0x7f9f3fe6b410, C4<1>, C4<1>;
L_0x7f9f3fe6b0b0 .functor AND 1, L_0x7f9f3fe6b290, L_0x7f9f3fe6b330, C4<1>, C4<1>;
L_0x7f9f3fe6b1a0 .functor OR 1, L_0x7f9f3fe6b040, L_0x7f9f3fe6b0b0, C4<0>, C4<0>;
v0x7f9f3fe23a10_0 .net "A", 0 0, L_0x7f9f3fe6b290;  1 drivers
v0x7f9f3fe23aa0_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe6af60;  1 drivers
v0x7f9f3fe23b40_0 .net "B", 0 0, L_0x7f9f3fe6b330;  1 drivers
v0x7f9f3fe23bd0_0 .net "CYI", 0 0, L_0x7f9f3fe6b410;  1 drivers
v0x7f9f3fe23c60_0 .net "CYO", 0 0, L_0x7f9f3fe6b1a0;  1 drivers
v0x7f9f3fe23d30_0 .net "SUM", 0 0, L_0x7f9f3fe6afd0;  1 drivers
v0x7f9f3fe23dd0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe6b040;  1 drivers
v0x7f9f3fe23e80_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe6b0b0;  1 drivers
S_0x7f9f3fe23fb0 .scope module, "C3" "full_adder" 2 14, 3 2 0, S_0x7f9f3fe1f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe6b4f0 .functor XOR 1, L_0x7f9f3fe6b860, L_0x7f9f3fe6b950, C4<0>, C4<0>;
L_0x7f9f3fe6b560 .functor XOR 1, L_0x7f9f3fe6b4f0, L_0x7f9f3fe6b9f0, C4<0>, C4<0>;
L_0x7f9f3fe6b5d0 .functor AND 1, L_0x7f9f3fe6b4f0, L_0x7f9f3fe6b9f0, C4<1>, C4<1>;
L_0x7f9f3fe6b680 .functor AND 1, L_0x7f9f3fe6b860, L_0x7f9f3fe6b950, C4<1>, C4<1>;
L_0x7f9f3fe6b770 .functor OR 1, L_0x7f9f3fe6b5d0, L_0x7f9f3fe6b680, C4<0>, C4<0>;
v0x7f9f3fe241f0_0 .net "A", 0 0, L_0x7f9f3fe6b860;  1 drivers
v0x7f9f3fe24280_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe6b4f0;  1 drivers
v0x7f9f3fe24320_0 .net "B", 0 0, L_0x7f9f3fe6b950;  1 drivers
v0x7f9f3fe243d0_0 .net "CYI", 0 0, L_0x7f9f3fe6b9f0;  1 drivers
v0x7f9f3fe24470_0 .net "CYO", 0 0, L_0x7f9f3fe6b770;  1 drivers
v0x7f9f3fe24550_0 .net "SUM", 0 0, L_0x7f9f3fe6b560;  1 drivers
v0x7f9f3fe245f0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe6b5d0;  1 drivers
v0x7f9f3fe246a0_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe6b680;  1 drivers
S_0x7f9f3fe247d0 .scope module, "C4" "full_adder" 2 15, 3 2 0, S_0x7f9f3fe1f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe6baf0 .functor XOR 1, L_0x7f9f3fe6be90, L_0x7f9f3fe6bf30, C4<0>, C4<0>;
L_0x7f9f3fe6bb60 .functor XOR 1, L_0x7f9f3fe6baf0, L_0x7f9f3fe6c040, C4<0>, C4<0>;
L_0x7f9f3fe6bbd0 .functor AND 1, L_0x7f9f3fe6baf0, L_0x7f9f3fe6c040, C4<1>, C4<1>;
L_0x7f9f3fe6bc40 .functor AND 1, L_0x7f9f3fe6be90, L_0x7f9f3fe6bf30, C4<1>, C4<1>;
L_0x7f9f3fe6bd70 .functor OR 1, L_0x7f9f3fe6bbd0, L_0x7f9f3fe6bc40, C4<0>, C4<0>;
v0x7f9f3fe24a10_0 .net "A", 0 0, L_0x7f9f3fe6be90;  1 drivers
v0x7f9f3fe24aa0_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe6baf0;  1 drivers
v0x7f9f3fe24b40_0 .net "B", 0 0, L_0x7f9f3fe6bf30;  1 drivers
v0x7f9f3fe24bf0_0 .net "CYI", 0 0, L_0x7f9f3fe6c040;  1 drivers
v0x7f9f3fe24c90_0 .net "CYO", 0 0, L_0x7f9f3fe6bd70;  1 drivers
v0x7f9f3fe24d70_0 .net "SUM", 0 0, L_0x7f9f3fe6bb60;  1 drivers
v0x7f9f3fe24e10_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe6bbd0;  1 drivers
v0x7f9f3fe24ec0_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe6bc40;  1 drivers
S_0x7f9f3fe24ff0 .scope module, "C5" "full_adder" 2 16, 3 2 0, S_0x7f9f3fe1f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe6c160 .functor XOR 1, L_0x7f9f3fe6c560, L_0x7f9f3fe6c700, C4<0>, C4<0>;
L_0x7f9f3fe6c1d0 .functor XOR 1, L_0x7f9f3fe6c160, L_0x7f9f3fe6c8a0, C4<0>, C4<0>;
L_0x7f9f3fe6c240 .functor AND 1, L_0x7f9f3fe6c160, L_0x7f9f3fe6c8a0, C4<1>, C4<1>;
L_0x7f9f3fe6c310 .functor AND 1, L_0x7f9f3fe6c560, L_0x7f9f3fe6c700, C4<1>, C4<1>;
L_0x7f9f3fe6c440 .functor OR 1, L_0x7f9f3fe6c240, L_0x7f9f3fe6c310, C4<0>, C4<0>;
v0x7f9f3fe25230_0 .net "A", 0 0, L_0x7f9f3fe6c560;  1 drivers
v0x7f9f3fe252c0_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe6c160;  1 drivers
v0x7f9f3fe25360_0 .net "B", 0 0, L_0x7f9f3fe6c700;  1 drivers
v0x7f9f3fe25410_0 .net "CYI", 0 0, L_0x7f9f3fe6c8a0;  1 drivers
v0x7f9f3fe254b0_0 .net "CYO", 0 0, L_0x7f9f3fe6c440;  1 drivers
v0x7f9f3fe25590_0 .net "SUM", 0 0, L_0x7f9f3fe6c1d0;  1 drivers
v0x7f9f3fe25630_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe6c240;  1 drivers
v0x7f9f3fe256e0_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe6c310;  1 drivers
S_0x7f9f3fe25810 .scope module, "C6" "full_adder" 2 17, 3 2 0, S_0x7f9f3fe1f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe6bfd0 .functor XOR 1, L_0x7f9f3fe6cd10, L_0x7f9f3fe6cdb0, C4<0>, C4<0>;
L_0x7f9f3fe6ae40 .functor XOR 1, L_0x7f9f3fe6bfd0, L_0x7f9f3fe6cef0, C4<0>, C4<0>;
L_0x7f9f3fe6c9d0 .functor AND 1, L_0x7f9f3fe6bfd0, L_0x7f9f3fe6cef0, C4<1>, C4<1>;
L_0x7f9f3fe6cac0 .functor AND 1, L_0x7f9f3fe6cd10, L_0x7f9f3fe6cdb0, C4<1>, C4<1>;
L_0x7f9f3fe6cbf0 .functor OR 1, L_0x7f9f3fe6c9d0, L_0x7f9f3fe6cac0, C4<0>, C4<0>;
v0x7f9f3fe25a50_0 .net "A", 0 0, L_0x7f9f3fe6cd10;  1 drivers
v0x7f9f3fe25ae0_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe6bfd0;  1 drivers
v0x7f9f3fe25b80_0 .net "B", 0 0, L_0x7f9f3fe6cdb0;  1 drivers
v0x7f9f3fe25c30_0 .net "CYI", 0 0, L_0x7f9f3fe6cef0;  1 drivers
v0x7f9f3fe25cd0_0 .net "CYO", 0 0, L_0x7f9f3fe6cbf0;  1 drivers
v0x7f9f3fe25db0_0 .net "SUM", 0 0, L_0x7f9f3fe6ae40;  1 drivers
v0x7f9f3fe25e50_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe6c9d0;  1 drivers
v0x7f9f3fe25f00_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe6cac0;  1 drivers
S_0x7f9f3fe26030 .scope module, "C7" "full_adder" 2 18, 3 2 0, S_0x7f9f3fe1f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe6cf90 .functor XOR 1, L_0x7f9f3fe6d3a0, L_0x7f9f3fe6ce50, C4<0>, C4<0>;
L_0x7f9f3fe6c960 .functor XOR 1, L_0x7f9f3fe6cf90, L_0x7f9f3fe6d4f0, C4<0>, C4<0>;
L_0x7f9f3fe6d060 .functor AND 1, L_0x7f9f3fe6cf90, L_0x7f9f3fe6d4f0, C4<1>, C4<1>;
L_0x7f9f3fe6d150 .functor AND 1, L_0x7f9f3fe6d3a0, L_0x7f9f3fe6ce50, C4<1>, C4<1>;
L_0x7f9f3fe6d280 .functor OR 1, L_0x7f9f3fe6d060, L_0x7f9f3fe6d150, C4<0>, C4<0>;
v0x7f9f3fe26270_0 .net "A", 0 0, L_0x7f9f3fe6d3a0;  1 drivers
v0x7f9f3fe26300_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe6cf90;  1 drivers
v0x7f9f3fe263a0_0 .net "B", 0 0, L_0x7f9f3fe6ce50;  1 drivers
v0x7f9f3fe26450_0 .net "CYI", 0 0, L_0x7f9f3fe6d4f0;  1 drivers
v0x7f9f3fe264f0_0 .net "CYO", 0 0, L_0x7f9f3fe6d280;  1 drivers
v0x7f9f3fe265d0_0 .net "SUM", 0 0, L_0x7f9f3fe6c960;  1 drivers
v0x7f9f3fe26670_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe6d060;  1 drivers
v0x7f9f3fe26720_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe6d150;  1 drivers
S_0x7f9f3fe26850 .scope module, "C8" "full_adder" 2 19, 3 2 0, S_0x7f9f3fe1f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe6d650 .functor XOR 1, L_0x7f9f3fe6da40, L_0x7f9f3fe6dae0, C4<0>, C4<0>;
L_0x7f9f3fe6d460 .functor XOR 1, L_0x7f9f3fe6d650, L_0x7f9f3fe6dc50, C4<0>, C4<0>;
L_0x7f9f3fe6d700 .functor AND 1, L_0x7f9f3fe6d650, L_0x7f9f3fe6dc50, C4<1>, C4<1>;
L_0x7f9f3fe6d7f0 .functor AND 1, L_0x7f9f3fe6da40, L_0x7f9f3fe6dae0, C4<1>, C4<1>;
L_0x7f9f3fe6d920 .functor OR 1, L_0x7f9f3fe6d700, L_0x7f9f3fe6d7f0, C4<0>, C4<0>;
v0x7f9f3fe26a90_0 .net "A", 0 0, L_0x7f9f3fe6da40;  1 drivers
v0x7f9f3fe26b20_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe6d650;  1 drivers
v0x7f9f3fe26bc0_0 .net "B", 0 0, L_0x7f9f3fe6dae0;  1 drivers
v0x7f9f3fe26c70_0 .net "CYI", 0 0, L_0x7f9f3fe6dc50;  1 drivers
v0x7f9f3fe26d10_0 .net "CYO", 0 0, L_0x7f9f3fe6d920;  1 drivers
v0x7f9f3fe26df0_0 .net "SUM", 0 0, L_0x7f9f3fe6d460;  1 drivers
v0x7f9f3fe26e90_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe6d700;  1 drivers
v0x7f9f3fe26f40_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe6d7f0;  1 drivers
S_0x7f9f3fe27070 .scope module, "C9" "full_adder" 2 20, 3 2 0, S_0x7f9f3fe1f370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe6d590 .functor XOR 1, L_0x7f9f3fe6e170, L_0x7f9f3fe6e2f0, C4<0>, C4<0>;
L_0x7f9f3fe6c0e0 .functor XOR 1, L_0x7f9f3fe6d590, L_0x7f9f3fe6e390, C4<0>, C4<0>;
L_0x7f9f3fe6de30 .functor AND 1, L_0x7f9f3fe6d590, L_0x7f9f3fe6e390, C4<1>, C4<1>;
L_0x7f9f3fe6df20 .functor AND 1, L_0x7f9f3fe6e170, L_0x7f9f3fe6e2f0, C4<1>, C4<1>;
L_0x7f9f3fe6e050 .functor OR 1, L_0x7f9f3fe6de30, L_0x7f9f3fe6df20, C4<0>, C4<0>;
v0x7f9f3fe272b0_0 .net "A", 0 0, L_0x7f9f3fe6e170;  1 drivers
v0x7f9f3fe27340_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe6d590;  1 drivers
v0x7f9f3fe273e0_0 .net "B", 0 0, L_0x7f9f3fe6e2f0;  1 drivers
v0x7f9f3fe27490_0 .net "CYI", 0 0, L_0x7f9f3fe6e390;  1 drivers
v0x7f9f3fe27530_0 .net "CYO", 0 0, L_0x7f9f3fe6e050;  1 drivers
v0x7f9f3fe27610_0 .net "SUM", 0 0, L_0x7f9f3fe6c0e0;  1 drivers
v0x7f9f3fe276b0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe6de30;  1 drivers
v0x7f9f3fe27760_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe6df20;  1 drivers
S_0x7f9f3fe27d20 .scope module, "comp_result" "mux16_4to1" 4 16, 5 2 0, S_0x7f9f3fe1f130;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "SEL";
    .port_info 1 /INPUT 16 "D_IN0";
    .port_info 2 /INPUT 16 "D_IN1";
    .port_info 3 /INPUT 16 "D_IN2";
    .port_info 4 /INPUT 16 "D_IN3";
    .port_info 5 /OUTPUT 16 "D_OUT";
v0x7f9f3fe27fd0_0 .net "D_IN0", 15 0, L_0x7f9f3fe70d50;  alias, 1 drivers
v0x7f9f3fe28090_0 .net "D_IN1", 15 0, L_0x7f9f3fe71a40;  alias, 1 drivers
v0x7f9f3fe28130_0 .net "D_IN2", 15 0, L_0x7f9f3fe71ab0;  alias, 1 drivers
L_0x7f9f40973050 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f3fe281f0_0 .net "D_IN3", 15 0, L_0x7f9f40973050;  1 drivers
v0x7f9f3fe282a0_0 .var "D_OUT", 15 0;
v0x7f9f3fe28390_0 .net "SEL", 1 0, v0x7f9f3fe28a00_0;  alias, 1 drivers
E_0x7f9f3fe27f70/0 .event edge, v0x7f9f3fe281f0_0, v0x7f9f3fe28130_0, v0x7f9f3fe28090_0, v0x7f9f3fe27bf0_0;
E_0x7f9f3fe27f70/1 .event edge, v0x7f9f3fe28390_0;
E_0x7f9f3fe27f70 .event/or E_0x7f9f3fe27f70/0, E_0x7f9f3fe27f70/1;
S_0x7f9f3fe04d70 .scope module, "decoder_3to8_tb" "decoder_3to8_tb" 6 24;
 .timescale 0 0;
v0x7f9f3fe29280_0 .var "D_IN", 2 0;
v0x7f9f3fe29340_0 .net "D_OUT", 7 0, v0x7f9f3fe291c0_0;  1 drivers
S_0x7f9f3fe28ec0 .scope module, "U_decoder_3to8" "decoder_3to8" 6 32, 6 1 0, S_0x7f9f3fe04d70;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "D_IN";
    .port_info 1 /OUTPUT 8 "D_OUT";
v0x7f9f3fe29100_0 .net "D_IN", 2 0, v0x7f9f3fe29280_0;  1 drivers
v0x7f9f3fe291c0_0 .var "D_OUT", 7 0;
E_0x7f9f3fe290b0 .event edge, v0x7f9f3fe29100_0;
S_0x7f9f3fe04ee0 .scope module, "fsm_control_tb" "fsm_control_tb" 7 256;
 .timescale 0 0;
v0x7f9f3fe2b870_0 .var "CLK", 0 0;
v0x7f9f3fe299b0_0 .var "RESET", 0 0;
S_0x7f9f3fe293f0 .scope module, "U_fsm_control" "fsm_control" 7 259, 7 7 0, S_0x7f9f3fe04ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 16 "INSTR";
    .port_info 3 /INPUT 1 "N";
    .port_info 4 /INPUT 1 "Z";
    .port_info 5 /INPUT 1 "P";
    .port_info 6 /OUTPUT 1 "MARMUX_SEL";
    .port_info 7 /OUTPUT 1 "GATE_MARMUX_SEL";
    .port_info 8 /OUTPUT 2 "PCMUX_SEL";
    .port_info 9 /OUTPUT 1 "LDPC";
    .port_info 10 /OUTPUT 1 "GATE_PC_SEL";
    .port_info 11 /OUTPUT 3 "SR1";
    .port_info 12 /OUTPUT 3 "SR2";
    .port_info 13 /OUTPUT 3 "DR";
    .port_info 14 /OUTPUT 1 "LDREG";
    .port_info 15 /OUTPUT 1 "SR2MUX_SEL";
    .port_info 16 /OUTPUT 2 "ADDR2MUX_SEL";
    .port_info 17 /OUTPUT 1 "ADDR1MUX_SEL";
    .port_info 18 /OUTPUT 2 "ALUK";
    .port_info 19 /OUTPUT 1 "GATE_ALU_SEL";
    .port_info 20 /OUTPUT 1 "LDIR";
    .port_info 21 /OUTPUT 1 "LDCC";
    .port_info 22 /OUTPUT 2 "LDMDR";
    .port_info 23 /OUTPUT 1 "LDMAR";
    .port_info 24 /OUTPUT 1 "MEM_RW";
    .port_info 25 /OUTPUT 1 "GATE_MDR_SEL";
P_0x7f9f3fe295b0 .param/l "fsm_state_D" 0 7 56, C4<010>;
P_0x7f9f3fe295f0 .param/l "fsm_state_EA" 0 7 57, C4<011>;
P_0x7f9f3fe29630 .param/l "fsm_state_EX" 0 7 59, C4<101>;
P_0x7f9f3fe29670 .param/l "fsm_state_F1" 0 7 54, C4<000>;
P_0x7f9f3fe296b0 .param/l "fsm_state_F2" 0 7 55, C4<001>;
P_0x7f9f3fe296f0 .param/l "fsm_state_OP" 0 7 58, C4<100>;
P_0x7f9f3fe29730 .param/l "fsm_state_S" 0 7 60, C4<110>;
v0x7f9f3fe2a110_0 .net "ADDR1MUX_SEL", 0 0, L_0x7f9f3fe722d0;  1 drivers
v0x7f9f3fe2a1b0_0 .net "ADDR2MUX_SEL", 1 0, L_0x7f9f3fe720e0;  1 drivers
v0x7f9f3fe2a260_0 .var "ALUK", 1 0;
v0x7f9f3fe2a320_0 .net "CLK", 0 0, v0x7f9f3fe2b870_0;  1 drivers
v0x7f9f3fe2a3c0_0 .var "CURRENT_SIGNALS", 18 0;
v0x7f9f3fe2a4b0_0 .var "CURRENT_STATE", 2 0;
v0x7f9f3fe2a560_0 .var "DR", 2 0;
v0x7f9f3fe2a610_0 .net "GATE_ALU_SEL", 0 0, L_0x7f9f3fe72370;  1 drivers
v0x7f9f3fe2a6b0_0 .net "GATE_MARMUX_SEL", 0 0, L_0x7f9f3fe71c60;  1 drivers
v0x7f9f3fe2a7c0_0 .net "GATE_MDR_SEL", 0 0, L_0x7f9f3fe72820;  1 drivers
v0x7f9f3fe2a850_0 .net "GATE_PC_SEL", 0 0, L_0x7f9f3fe71f00;  1 drivers
o0x7f9f409477c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9f3fe2a8f0_0 .net "INSTR", 15 0, o0x7f9f409477c8;  0 drivers
v0x7f9f3fe2a9a0_0 .net "LDCC", 0 0, L_0x7f9f3fe724b0;  1 drivers
v0x7f9f3fe2aa40_0 .net "LDIR", 0 0, L_0x7f9f3fe72410;  1 drivers
v0x7f9f3fe2aae0_0 .net "LDMAR", 0 0, L_0x7f9f3fe72660;  1 drivers
v0x7f9f3fe2ab80_0 .net "LDMDR", 1 0, L_0x7f9f3fe725c0;  1 drivers
v0x7f9f3fe2ac30_0 .net "LDPC", 0 0, L_0x7f9f3fe71de0;  1 drivers
v0x7f9f3fe2adc0_0 .net "LDREG", 0 0, L_0x7f9f3fe71fa0;  1 drivers
v0x7f9f3fe2ae50_0 .net "MARMUX_SEL", 0 0, L_0x7f9f3fe71bc0;  1 drivers
v0x7f9f3fe2aee0_0 .net "MEM_RW", 0 0, L_0x7f9f3fe72780;  1 drivers
o0x7f9f40947978 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9f3fe2af70_0 .net "N", 0 0, o0x7f9f40947978;  0 drivers
v0x7f9f3fe2b010_0 .var "NEXT_STATE", 2 0;
v0x7f9f3fe2b0c0_0 .net "OPCODE", 3 0, L_0x7f9f3fe71b20;  1 drivers
o0x7f9f40947a08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9f3fe2b170_0 .net "P", 0 0, o0x7f9f40947a08;  0 drivers
v0x7f9f3fe2b210_0 .net "PCMUX_SEL", 1 0, L_0x7f9f3fe71d40;  1 drivers
v0x7f9f3fe2b2c0_0 .net "RESET", 0 0, v0x7f9f3fe299b0_0;  1 drivers
v0x7f9f3fe2b360_0 .var "SR1", 2 0;
v0x7f9f3fe2b410_0 .var "SR2", 2 0;
v0x7f9f3fe2b4c0_0 .net "SR2MUX_SEL", 0 0, L_0x7f9f3fe72040;  1 drivers
o0x7f9f40947b28 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f9f3fe2b560_0 .net "Z", 0 0, o0x7f9f40947b28;  0 drivers
E_0x7f9f3fe29cf0 .event edge, v0x7f9f3fe2b2c0_0, v0x7f9f3fe2a4b0_0;
E_0x7f9f3fe29d30 .event posedge, v0x7f9f3fe2b2c0_0, v0x7f9f3fe2a320_0;
L_0x7f9f3fe71b20 .part o0x7f9f409477c8, 12, 4;
L_0x7f9f3fe71bc0 .part v0x7f9f3fe2a3c0_0, 18, 1;
L_0x7f9f3fe71c60 .part v0x7f9f3fe2a3c0_0, 17, 1;
L_0x7f9f3fe71d40 .part v0x7f9f3fe2a3c0_0, 15, 2;
L_0x7f9f3fe71de0 .part v0x7f9f3fe2a3c0_0, 14, 1;
L_0x7f9f3fe71f00 .part v0x7f9f3fe2a3c0_0, 13, 1;
L_0x7f9f3fe71fa0 .part v0x7f9f3fe2a3c0_0, 12, 1;
L_0x7f9f3fe72040 .part v0x7f9f3fe2a3c0_0, 11, 1;
L_0x7f9f3fe720e0 .part v0x7f9f3fe2a3c0_0, 9, 2;
L_0x7f9f3fe722d0 .part v0x7f9f3fe2a3c0_0, 8, 1;
L_0x7f9f3fe72370 .part v0x7f9f3fe2a3c0_0, 7, 1;
L_0x7f9f3fe72410 .part v0x7f9f3fe2a3c0_0, 6, 1;
L_0x7f9f3fe724b0 .part v0x7f9f3fe2a3c0_0, 5, 1;
L_0x7f9f3fe725c0 .part v0x7f9f3fe2a3c0_0, 3, 2;
L_0x7f9f3fe72660 .part v0x7f9f3fe2a3c0_0, 2, 1;
L_0x7f9f3fe72780 .part v0x7f9f3fe2a3c0_0, 1, 1;
L_0x7f9f3fe72820 .part v0x7f9f3fe2a3c0_0, 0, 1;
S_0x7f9f3fe29d70 .scope begin, "comb_proc" "comb_proc" 7 96, 7 96 0, S_0x7f9f3fe293f0;
 .timescale 0 0;
S_0x7f9f3fe29f40 .scope begin, "sync_proc" "sync_proc" 7 87, 7 87 0, S_0x7f9f3fe293f0;
 .timescale 0 0;
S_0x7f9f3fe05050 .scope module, "full_adder_tb" "full_adder_tb" 3 17;
 .timescale 0 0;
v0x7f9f3fe2c0f0_0 .var "A", 0 0;
v0x7f9f3fe2c1a0_0 .var "B", 0 0;
v0x7f9f3fe2c230_0 .var "CYI", 0 0;
v0x7f9f3fe2c2e0_0 .net "CYO", 0 0, L_0x7f9f3fe72ba0;  1 drivers
v0x7f9f3fe2c370_0 .net "SUM", 0 0, L_0x7f9f3fe72700;  1 drivers
S_0x7f9f3fe2b900 .scope module, "U_full_adder" "full_adder" 3 21, 3 2 0, S_0x7f9f3fe05050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe72550 .functor XOR 1, v0x7f9f3fe2c0f0_0, v0x7f9f3fe2c1a0_0, C4<0>, C4<0>;
L_0x7f9f3fe72700 .functor XOR 1, L_0x7f9f3fe72550, v0x7f9f3fe2c230_0, C4<0>, C4<0>;
L_0x7f9f3fe72ac0 .functor AND 1, L_0x7f9f3fe72550, v0x7f9f3fe2c230_0, C4<1>, C4<1>;
L_0x7f9f3fe72b30 .functor AND 1, v0x7f9f3fe2c0f0_0, v0x7f9f3fe2c1a0_0, C4<1>, C4<1>;
L_0x7f9f3fe72ba0 .functor OR 1, L_0x7f9f3fe72ac0, L_0x7f9f3fe72b30, C4<0>, C4<0>;
v0x7f9f3fe2bb20_0 .net "A", 0 0, v0x7f9f3fe2c0f0_0;  1 drivers
v0x7f9f3fe2bbb0_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe72550;  1 drivers
v0x7f9f3fe2bc40_0 .net "B", 0 0, v0x7f9f3fe2c1a0_0;  1 drivers
v0x7f9f3fe2bcf0_0 .net "CYI", 0 0, v0x7f9f3fe2c230_0;  1 drivers
v0x7f9f3fe2bd90_0 .net "CYO", 0 0, L_0x7f9f3fe72ba0;  alias, 1 drivers
v0x7f9f3fe2be70_0 .net "SUM", 0 0, L_0x7f9f3fe72700;  alias, 1 drivers
v0x7f9f3fe2bf10_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe72ac0;  1 drivers
v0x7f9f3fe2bfc0_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe72b30;  1 drivers
S_0x7f9f3fe051c0 .scope module, "half_adder_tb" "half_adder_tb" 8 28;
 .timescale 0 0;
v0x7f9f3fe2c950_0 .var "A", 0 0;
v0x7f9f3fe2c9f0_0 .var "B", 0 0;
v0x7f9f3fe2caa0_0 .net "CYO", 0 0, L_0x7f9f3fe72dc0;  1 drivers
v0x7f9f3fe2cb70_0 .net "SUM", 0 0, L_0x7f9f3fe72c90;  1 drivers
S_0x7f9f3fe2c440 .scope module, "U1" "half_adder" 8 32, 8 17 0, S_0x7f9f3fe051c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "SUM";
    .port_info 3 /OUTPUT 1 "CYO";
L_0x7f9f3fe72c90 .functor XOR 1, v0x7f9f3fe2c950_0, v0x7f9f3fe2c9f0_0, C4<0>, C4<0>;
L_0x7f9f3fe72dc0 .functor AND 1, v0x7f9f3fe2c950_0, v0x7f9f3fe2c9f0_0, C4<1>, C4<1>;
v0x7f9f3fe2c680_0 .net "A", 0 0, v0x7f9f3fe2c950_0;  1 drivers
v0x7f9f3fe2c710_0 .net "B", 0 0, v0x7f9f3fe2c9f0_0;  1 drivers
v0x7f9f3fe2c7a0_0 .net "CYO", 0 0, L_0x7f9f3fe72dc0;  alias, 1 drivers
v0x7f9f3fe2c850_0 .net "SUM", 0 0, L_0x7f9f3fe72c90;  alias, 1 drivers
S_0x7f9f3fe05330 .scope module, "inc1_tb" "inc1_tb" 9 30;
 .timescale 0 0;
v0x7f9f3fe2d040_0 .var "D_IN", 15 0;
v0x7f9f3fe2d100_0 .net "D_OUT", 15 0, L_0x7f9f3fe72e70;  1 drivers
S_0x7f9f3fe2cc20 .scope module, "INC_PC" "inc1" 9 34, 9 2 0, S_0x7f9f3fe05330;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "D_IN";
    .port_info 1 /OUTPUT 16 "D_OUT";
v0x7f9f3fe2ce10_0 .net "D_IN", 15 0, v0x7f9f3fe2d040_0;  1 drivers
v0x7f9f3fe2cea0_0 .net "D_OUT", 15 0, L_0x7f9f3fe72e70;  alias, 1 drivers
L_0x7f9f40973098 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9f3fe2cf50_0 .net/2u *"_ivl_0", 15 0, L_0x7f9f40973098;  1 drivers
L_0x7f9f3fe72e70 .arith/sum 16, v0x7f9f3fe2d040_0, L_0x7f9f40973098;
S_0x7f9f3fe054a0 .scope module, "lc_3_tb" "lc_3_tb" 10 123;
 .timescale 0 0;
v0x7f9f3fe532f0_0 .var "CLK", 0 0;
v0x7f9f3fe53380_0 .var "RESET", 0 0;
S_0x7f9f3fe2d1b0 .scope module, "U_lc_3" "lc_3" 10 126, 10 1 0, S_0x7f9f3fe054a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /INPUT 1 "CLK";
L_0x7f9f3fe75410 .functor BUFZ 16, v0x7f9f3fe4d780_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7f9f3fe75500 .functor BUFZ 16, L_0x7f9f3fe752b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f9f3fe50450_0 .net "ADDR1MUX_OUT", 15 0, L_0x7f9f3fe7cf80;  1 drivers
v0x7f9f3fe50540_0 .net "ADDR1MUX_SEL", 0 0, L_0x7f9f40a09f30;  1 drivers
v0x7f9f3fe50610_0 .net "ADDR2MUX_OUT", 15 0, v0x7f9f3fe2dee0_0;  1 drivers
v0x7f9f3fe506e0_0 .net "ADDR2MUX_SEL", 1 0, L_0x7f9f40a0a2c0;  1 drivers
v0x7f9f3fe507b0_0 .net "ADDR_OUT", 15 0, L_0x7f9f40a08510;  1 drivers
v0x7f9f3fe508c0_0 .net "ALUK", 1 0, v0x7f9f3fe411d0_0;  1 drivers
v0x7f9f3fe50950_0 .net "ALU_OP_A", 15 0, L_0x7f9f3fe75410;  1 drivers
v0x7f9f3fe50a20_0 .net "ALU_OP_B", 15 0, L_0x7f9f3fe75500;  1 drivers
v0x7f9f3fe50af0_0 .net "ALU_OUT", 15 0, v0x7f9f3fe3fbf0_0;  1 drivers
v0x7f9f3fe50c00_0 .net "CLK", 0 0, v0x7f9f3fe532f0_0;  1 drivers
RS_0x7f9f4094e6f8 .resolv tri, L_0x7f9f3fe7ce60, L_0x7f9f40a09390, L_0x7f9f40a09550, L_0x7f9f40a09930;
v0x7f9f3fe50c90_0 .net8 "COMMON_BUS", 15 0, RS_0x7f9f4094e6f8;  4 drivers
v0x7f9f3fe50d20_0 .net "DR", 2 0, v0x7f9f3fe414d0_0;  1 drivers
v0x7f9f3fe50db0_0 .net "GATE_ALU_SEL", 0 0, L_0x7f9f40a0a530;  1 drivers
v0x7f9f3fe50e80_0 .net "GATE_MARMUX_SEL", 0 0, L_0x7f9f40a09c10;  1 drivers
v0x7f9f3fe50f50_0 .net "GATE_MDR_SEL", 0 0, L_0x7f9f40a0ab40;  1 drivers
v0x7f9f3fe51020_0 .net "GATE_PC_SEL", 0 0, L_0x7f9f40a09fe0;  1 drivers
v0x7f9f3fe510f0_0 .net "IR_OUT", 15 0, v0x7f9f3fe44120_0;  1 drivers
v0x7f9f3fe512c0_0 .net "LDCC", 0 0, L_0x7f9f40a0a750;  1 drivers
v0x7f9f3fe51350_0 .net "LDIR", 0 0, L_0x7f9f40a0a6b0;  1 drivers
v0x7f9f3fe513e0_0 .net "LDMAR", 0 0, L_0x7f9f40a0a980;  1 drivers
v0x7f9f3fe514b0_0 .net "LDMDR", 1 0, L_0x7f9f40a0a860;  1 drivers
v0x7f9f3fe51540_0 .net "LDPC", 0 0, L_0x7f9f40a09e90;  1 drivers
v0x7f9f3fe51610_0 .net "LDREG", 0 0, L_0x7f9f40a0a100;  1 drivers
v0x7f9f3fe516e0_0 .net "MARMUX_OUT", 15 0, L_0x7f9f40a09430;  1 drivers
v0x7f9f3fe517b0_0 .net "MARMUX_SEL", 0 0, L_0x7f9f40a09af0;  1 drivers
v0x7f9f3fe51880_0 .net "MAR_OUT", 15 0, v0x7f9f3fe45350_0;  1 drivers
v0x7f9f3fe51950_0 .net "MDR_IN", 15 0, L_0x7f9f40a09670;  1 drivers
v0x7f9f3fe51a20_0 .net "MDR_OUT", 15 0, v0x7f9f3fe44780_0;  1 drivers
v0x7f9f3fe51ab0_0 .net "MEM_OUT", 15 0, v0x7f9f3fe48030_0;  1 drivers
v0x7f9f3fe51b80_0 .net "MEM_RW", 0 0, L_0x7f9f40a0aaa0;  1 drivers
v0x7f9f3fe51c50_0 .net "N", 0 0, v0x7f9f3fe45e60_0;  1 drivers
v0x7f9f3fe51d20_0 .net "P", 0 0, v0x7f9f3fe45f30_0;  1 drivers
o0x7f9f4094f0e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9f3fe51df0_0 .net "PC_DIRECT", 15 0, o0x7f9f4094f0e8;  0 drivers
o0x7f9f4094f0b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9f3fe511c0_0 .net "PC_OFFSET", 15 0, o0x7f9f4094f0b8;  0 drivers
v0x7f9f3fe520c0_0 .net "PC_OUT", 15 0, L_0x7f9f40a09320;  1 drivers
v0x7f9f3fe52150_0 .net "PC_SEL", 1 0, L_0x7f9f40a09d70;  1 drivers
v0x7f9f3fe521e0_0 .net "RESET", 0 0, v0x7f9f3fe53380_0;  1 drivers
v0x7f9f3fe522b0_0 .net "SEXT10", 15 0, L_0x7f9f3fe73ea0;  1 drivers
v0x7f9f3fe52340_0 .net "SEXT4", 15 0, L_0x7f9f3fe731b0;  1 drivers
v0x7f9f3fe523d0_0 .net "SEXT5", 15 0, L_0x7f9f3fe735f0;  1 drivers
v0x7f9f3fe52460_0 .net "SEXT8", 15 0, L_0x7f9f3fe73a00;  1 drivers
v0x7f9f3fe524f0_0 .net "SR1", 2 0, v0x7f9f3fe422d0_0;  1 drivers
v0x7f9f3fe52580_0 .net "SR1_OUT", 15 0, v0x7f9f3fe4d780_0;  1 drivers
v0x7f9f3fe52610_0 .net "SR2", 2 0, v0x7f9f3fe42380_0;  1 drivers
v0x7f9f3fe526a0_0 .net "SR2MUX_OUT", 15 0, L_0x7f9f3fe752b0;  1 drivers
v0x7f9f3fe52730_0 .net "SR2MUX_SEL", 0 0, L_0x7f9f40a0a1a0;  1 drivers
v0x7f9f3fe52800_0 .net "SR2_OUT", 15 0, v0x7f9f3fe4de20_0;  1 drivers
v0x7f9f3fe52890_0 .net "Z", 0 0, v0x7f9f3fe45fe0_0;  1 drivers
v0x7f9f3fe52960_0 .net "ZEXT7", 15 0, L_0x7f9f3fe740a0;  1 drivers
v0x7f9f3fe529f0_0 .net *"_ivl_12", 4 0, L_0x7f9f3fe732d0;  1 drivers
v0x7f9f3fe52a80_0 .net *"_ivl_16", 0 0, L_0x7f9f3fe73430;  1 drivers
v0x7f9f3fe52b10_0 .net *"_ivl_17", 9 0, L_0x7f9f3fe734d0;  1 drivers
L_0x7f9f40973128 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f3fe52ba0_0 .net *"_ivl_20", 8 0, L_0x7f9f40973128;  1 drivers
v0x7f9f3fe52c30_0 .net *"_ivl_25", 5 0, L_0x7f9f3fe73750;  1 drivers
v0x7f9f3fe52cc0_0 .net *"_ivl_29", 0 0, L_0x7f9f3fe73830;  1 drivers
v0x7f9f3fe52d50_0 .net *"_ivl_3", 0 0, L_0x7f9f3fe72ff0;  1 drivers
v0x7f9f3fe52de0_0 .net *"_ivl_30", 6 0, L_0x7f9f3fe73920;  1 drivers
L_0x7f9f40973170 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f3fe52e70_0 .net *"_ivl_33", 5 0, L_0x7f9f40973170;  1 drivers
v0x7f9f3fe52f00_0 .net *"_ivl_38", 8 0, L_0x7f9f3fe73b80;  1 drivers
v0x7f9f3fe52f90_0 .net *"_ivl_4", 10 0, L_0x7f9f3fe73090;  1 drivers
v0x7f9f3fe53020_0 .net *"_ivl_42", 0 0, L_0x7f9f3fe73d60;  1 drivers
v0x7f9f3fe530b0_0 .net *"_ivl_43", 4 0, L_0x7f9f3fe73e00;  1 drivers
L_0x7f9f409731b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f9f3fe53140_0 .net *"_ivl_46", 3 0, L_0x7f9f409731b8;  1 drivers
v0x7f9f3fe531d0_0 .net *"_ivl_51", 10 0, L_0x7f9f3fe73fc0;  1 drivers
L_0x7f9f40973200 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f3fe53260_0 .net/2u *"_ivl_54", 7 0, L_0x7f9f40973200;  1 drivers
v0x7f9f3fe51e90_0 .net *"_ivl_60", 7 0, L_0x7f9f3fe74250;  1 drivers
L_0x7f9f409730e0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f3fe51f40_0 .net *"_ivl_7", 9 0, L_0x7f9f409730e0;  1 drivers
L_0x7f9f3fe72ff0 .part v0x7f9f3fe44120_0, 4, 1;
L_0x7f9f3fe73090 .concat [ 1 10 0 0], L_0x7f9f3fe72ff0, L_0x7f9f409730e0;
L_0x7f9f3fe731b0 .concat8 [ 5 11 0 0], L_0x7f9f3fe732d0, L_0x7f9f3fe73090;
L_0x7f9f3fe732d0 .part v0x7f9f3fe44120_0, 0, 5;
L_0x7f9f3fe73430 .part v0x7f9f3fe44120_0, 5, 1;
L_0x7f9f3fe734d0 .concat [ 1 9 0 0], L_0x7f9f3fe73430, L_0x7f9f40973128;
L_0x7f9f3fe735f0 .concat8 [ 6 10 0 0], L_0x7f9f3fe73750, L_0x7f9f3fe734d0;
L_0x7f9f3fe73750 .part v0x7f9f3fe44120_0, 0, 6;
L_0x7f9f3fe73830 .part v0x7f9f3fe44120_0, 8, 1;
L_0x7f9f3fe73920 .concat [ 1 6 0 0], L_0x7f9f3fe73830, L_0x7f9f40973170;
L_0x7f9f3fe73a00 .concat8 [ 9 7 0 0], L_0x7f9f3fe73b80, L_0x7f9f3fe73920;
L_0x7f9f3fe73b80 .part v0x7f9f3fe44120_0, 0, 9;
L_0x7f9f3fe73d60 .part v0x7f9f3fe44120_0, 10, 1;
L_0x7f9f3fe73e00 .concat [ 1 4 0 0], L_0x7f9f3fe73d60, L_0x7f9f409731b8;
L_0x7f9f3fe73ea0 .concat8 [ 11 5 0 0], L_0x7f9f3fe73fc0, L_0x7f9f3fe73e00;
L_0x7f9f3fe73fc0 .part v0x7f9f3fe44120_0, 0, 11;
L_0x7f9f3fe740a0 .concat8 [ 8 8 0 0], L_0x7f9f3fe74250, L_0x7f9f40973200;
L_0x7f9f3fe74250 .part v0x7f9f3fe44120_0, 0, 8;
L_0x7f9f40a09710 .part L_0x7f9f40a0a860, 0, 1;
L_0x7f9f40a09890 .part L_0x7f9f40a0a860, 1, 1;
S_0x7f9f3fe2d3b0 .scope module, "adDR1mux_l" "mux16_2to1" 10 92, 11 2 0, S_0x7f9f3fe2d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 16 "D_IN0";
    .port_info 2 /INPUT 16 "D_IN1";
    .port_info 3 /OUTPUT 16 "D_OUT";
v0x7f9f3fe2d600_0 .net "D_IN0", 15 0, v0x7f9f3fe4d780_0;  alias, 1 drivers
v0x7f9f3fe2d6c0_0 .net "D_IN1", 15 0, L_0x7f9f40a09320;  alias, 1 drivers
v0x7f9f3fe2d770_0 .net "D_OUT", 15 0, L_0x7f9f3fe7cf80;  alias, 1 drivers
v0x7f9f3fe2d830_0 .net "SEL", 0 0, L_0x7f9f40a09f30;  alias, 1 drivers
L_0x7f9f3fe7cf80 .functor MUXZ 16, v0x7f9f3fe4d780_0, L_0x7f9f40a09320, L_0x7f9f40a09f30, C4<>;
S_0x7f9f3fe2d930 .scope module, "adDR2mux_l" "mux16_4to1" 10 93, 5 2 0, S_0x7f9f3fe2d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "SEL";
    .port_info 1 /INPUT 16 "D_IN0";
    .port_info 2 /INPUT 16 "D_IN1";
    .port_info 3 /INPUT 16 "D_IN2";
    .port_info 4 /INPUT 16 "D_IN3";
    .port_info 5 /OUTPUT 16 "D_OUT";
L_0x7f9f409732d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f3fe2dc20_0 .net "D_IN0", 15 0, L_0x7f9f409732d8;  1 drivers
v0x7f9f3fe2dcc0_0 .net "D_IN1", 15 0, L_0x7f9f3fe735f0;  alias, 1 drivers
v0x7f9f3fe2dd70_0 .net "D_IN2", 15 0, L_0x7f9f3fe73a00;  alias, 1 drivers
v0x7f9f3fe2de30_0 .net "D_IN3", 15 0, L_0x7f9f3fe73ea0;  alias, 1 drivers
v0x7f9f3fe2dee0_0 .var "D_OUT", 15 0;
v0x7f9f3fe2dfd0_0 .net "SEL", 1 0, L_0x7f9f40a0a2c0;  alias, 1 drivers
E_0x7f9f3fe2dbc0/0 .event edge, v0x7f9f3fe2de30_0, v0x7f9f3fe2dd70_0, v0x7f9f3fe2dcc0_0, v0x7f9f3fe2dc20_0;
E_0x7f9f3fe2dbc0/1 .event edge, v0x7f9f3fe2dfd0_0;
E_0x7f9f3fe2dbc0 .event/or E_0x7f9f3fe2dbc0/0, E_0x7f9f3fe2dbc0/1;
S_0x7f9f3fe2e110 .scope module, "adDR_l" "add16" 10 96, 2 2 0, S_0x7f9f3fe2d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CYI";
    .port_info 1 /INPUT 16 "OP_A";
    .port_info 2 /INPUT 16 "OP_B";
    .port_info 3 /OUTPUT 1 "CYO";
    .port_info 4 /OUTPUT 16 "SUM";
v0x7f9f3fe36610_0 .net "CARRY", 15 0, L_0x7f9f40a08a40;  1 drivers
L_0x7f9f40973320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9f3fe366b0_0 .net "CYI", 0 0, L_0x7f9f40973320;  1 drivers
v0x7f9f3fe36750_0 .net "CYO", 0 0, L_0x7f9f40a08390;  1 drivers
v0x7f9f3fe36800_0 .net "OP_A", 15 0, L_0x7f9f3fe7cf80;  alias, 1 drivers
v0x7f9f3fe368b0_0 .net "OP_B", 15 0, v0x7f9f3fe2dee0_0;  alias, 1 drivers
v0x7f9f3fe36980_0 .net "SUM", 15 0, L_0x7f9f40a08510;  alias, 1 drivers
L_0x7f9f3fe7d390 .part L_0x7f9f3fe7cf80, 0, 1;
L_0x7f9f3fe7d4b0 .part v0x7f9f3fe2dee0_0, 0, 1;
L_0x7f9f3fe7d8c0 .part L_0x7f9f3fe7cf80, 1, 1;
L_0x7f9f3fe7d960 .part v0x7f9f3fe2dee0_0, 1, 1;
L_0x7f9f3fe7da80 .part L_0x7f9f40a08a40, 0, 1;
L_0x7f9f3fe7df00 .part L_0x7f9f3fe7cf80, 2, 1;
L_0x7f9f3fe7dfa0 .part v0x7f9f3fe2dee0_0, 2, 1;
L_0x7f9f3fe7e040 .part L_0x7f9f40a08a40, 1, 1;
L_0x7f9f3fe7e4c0 .part L_0x7f9f3fe7cf80, 3, 1;
L_0x7f9f3fe7e5b0 .part v0x7f9f3fe2dee0_0, 3, 1;
L_0x7f9f3fe7e650 .part L_0x7f9f40a08a40, 2, 1;
L_0x7f9f3fe7eaf0 .part L_0x7f9f3fe7cf80, 4, 1;
L_0x7f9f3fe7ec90 .part v0x7f9f3fe2dee0_0, 4, 1;
L_0x7f9f3fe7eda0 .part L_0x7f9f40a08a40, 3, 1;
L_0x7f9f3fe7f240 .part L_0x7f9f3fe7cf80, 5, 1;
L_0x7f9f3fe7f360 .part v0x7f9f3fe2dee0_0, 5, 1;
L_0x7f9f3fe7f500 .part L_0x7f9f40a08a40, 4, 1;
L_0x7f9f3fe7f970 .part L_0x7f9f3fe7cf80, 6, 1;
L_0x7f9f3fe7fa10 .part v0x7f9f3fe2dee0_0, 6, 1;
L_0x7f9f3fe7fb50 .part L_0x7f9f40a08a40, 5, 1;
L_0x7f9f3fe80000 .part L_0x7f9f3fe7cf80, 7, 1;
L_0x7f9f3fe7fab0 .part v0x7f9f3fe2dee0_0, 7, 1;
L_0x7f9f3fe80150 .part L_0x7f9f40a08a40, 6, 1;
L_0x7f9f40a04df0 .part L_0x7f9f3fe7cf80, 8, 1;
L_0x7f9f40a04e90 .part v0x7f9f3fe2dee0_0, 8, 1;
L_0x7f9f40a05000 .part L_0x7f9f40a08a40, 7, 1;
L_0x7f9f40a05670 .part L_0x7f9f3fe7cf80, 9, 1;
L_0x7f9f40a057f0 .part v0x7f9f3fe2dee0_0, 9, 1;
L_0x7f9f40a05890 .part L_0x7f9f40a08a40, 8, 1;
L_0x7f9f40a05d40 .part L_0x7f9f3fe7cf80, 10, 1;
L_0x7f9f40a05de0 .part v0x7f9f3fe2dee0_0, 10, 1;
L_0x7f9f40a05f80 .part L_0x7f9f40a08a40, 9, 1;
L_0x7f9f40a063f0 .part L_0x7f9f3fe7cf80, 11, 1;
L_0x7f9f40a05e80 .part v0x7f9f3fe2dee0_0, 11, 1;
L_0x7f9f40a065a0 .part L_0x7f9f40a08a40, 10, 1;
L_0x7f9f40a06ac0 .part L_0x7f9f3fe7cf80, 12, 1;
L_0x7f9f40a06d60 .part v0x7f9f3fe2dee0_0, 12, 1;
L_0x7f9f40a06640 .part L_0x7f9f40a08a40, 11, 1;
L_0x7f9f40a07380 .part L_0x7f9f3fe7cf80, 13, 1;
L_0x7f9f40a06e00 .part v0x7f9f3fe2dee0_0, 13, 1;
L_0x7f9f40a07760 .part L_0x7f9f40a08a40, 12, 1;
L_0x7f9f40a07c20 .part L_0x7f9f3fe7cf80, 14, 1;
L_0x7f9f40a07cc0 .part v0x7f9f3fe2dee0_0, 14, 1;
L_0x7f9f40a07800 .part L_0x7f9f40a08a40, 13, 1;
L_0x7f9f40a082f0 .part L_0x7f9f3fe7cf80, 15, 1;
L_0x7f9f40a07d60 .part v0x7f9f3fe2dee0_0, 15, 1;
L_0x7f9f40a07e00 .part L_0x7f9f40a08a40, 14, 1;
LS_0x7f9f40a08510_0_0 .concat8 [ 1 1 1 1], L_0x7f9f3fe7d110, L_0x7f9f3fe7d5c0, L_0x7f9f3fe7db90, L_0x7f9f3fe7e190;
LS_0x7f9f40a08510_0_4 .concat8 [ 1 1 1 1], L_0x7f9f3fe7e7c0, L_0x7f9f3fe7eeb0, L_0x7f9f3fe7da00, L_0x7f9f3fe7f5c0;
LS_0x7f9f40a08510_0_8 .concat8 [ 1 1 1 1], L_0x7f9f40a047d0, L_0x7f9f40a05240, L_0x7f9f40a05a20, L_0x7f9f40a060b0;
LS_0x7f9f40a08510_0_12 .concat8 [ 1 1 1 1], L_0x7f9f40a06500, L_0x7f9f40a06f50, L_0x7f9f40a07420, L_0x7f9f40a07ec0;
L_0x7f9f40a08510 .concat8 [ 4 4 4 4], LS_0x7f9f40a08510_0_0, LS_0x7f9f40a08510_0_4, LS_0x7f9f40a08510_0_8, LS_0x7f9f40a08510_0_12;
LS_0x7f9f40a08a40_0_0 .concat8 [ 1 1 1 1], L_0x7f9f3fe7d2a0, L_0x7f9f3fe7d7d0, L_0x7f9f3fe7dde0, L_0x7f9f3fe7e3a0;
LS_0x7f9f40a08a40_0_4 .concat8 [ 1 1 1 1], L_0x7f9f3fe7e9d0, L_0x7f9f3fe7f120, L_0x7f9f3fe7f850, L_0x7f9f3fe7fee0;
LS_0x7f9f40a08a40_0_8 .concat8 [ 1 1 1 1], L_0x7f9f40a04cb0, L_0x7f9f40a05550, L_0x7f9f40a05c20, L_0x7f9f40a062d0;
LS_0x7f9f40a08a40_0_12 .concat8 [ 1 1 1 1], L_0x7f9f40a069a0, L_0x7f9f40a07260, L_0x7f9f40a07b30, L_0x7f9f40a081d0;
L_0x7f9f40a08a40 .concat8 [ 4 4 4 4], LS_0x7f9f40a08a40_0_0, LS_0x7f9f40a08a40_0_4, LS_0x7f9f40a08a40_0_8, LS_0x7f9f40a08a40_0_12;
L_0x7f9f40a08390 .part L_0x7f9f40a08a40, 15, 1;
S_0x7f9f3fe2e350 .scope module, "C0" "full_adder" 2 11, 3 2 0, S_0x7f9f3fe2e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe7d0a0 .functor XOR 1, L_0x7f9f3fe7d390, L_0x7f9f3fe7d4b0, C4<0>, C4<0>;
L_0x7f9f3fe7d110 .functor XOR 1, L_0x7f9f3fe7d0a0, L_0x7f9f40973320, C4<0>, C4<0>;
L_0x7f9f3fe7d180 .functor AND 1, L_0x7f9f3fe7d0a0, L_0x7f9f40973320, C4<1>, C4<1>;
L_0x7f9f3fe7d1f0 .functor AND 1, L_0x7f9f3fe7d390, L_0x7f9f3fe7d4b0, C4<1>, C4<1>;
L_0x7f9f3fe7d2a0 .functor OR 1, L_0x7f9f3fe7d180, L_0x7f9f3fe7d1f0, C4<0>, C4<0>;
v0x7f9f3fe2e5c0_0 .net "A", 0 0, L_0x7f9f3fe7d390;  1 drivers
v0x7f9f3fe2e670_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe7d0a0;  1 drivers
v0x7f9f3fe2e710_0 .net "B", 0 0, L_0x7f9f3fe7d4b0;  1 drivers
v0x7f9f3fe2e7c0_0 .net "CYI", 0 0, L_0x7f9f40973320;  alias, 1 drivers
v0x7f9f3fe2e860_0 .net "CYO", 0 0, L_0x7f9f3fe7d2a0;  1 drivers
v0x7f9f3fe2e940_0 .net "SUM", 0 0, L_0x7f9f3fe7d110;  1 drivers
v0x7f9f3fe2e9e0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe7d180;  1 drivers
v0x7f9f3fe2ea90_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe7d1f0;  1 drivers
S_0x7f9f3fe2ebc0 .scope module, "C1" "full_adder" 2 12, 3 2 0, S_0x7f9f3fe2e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe7d550 .functor XOR 1, L_0x7f9f3fe7d8c0, L_0x7f9f3fe7d960, C4<0>, C4<0>;
L_0x7f9f3fe7d5c0 .functor XOR 1, L_0x7f9f3fe7d550, L_0x7f9f3fe7da80, C4<0>, C4<0>;
L_0x7f9f3fe7d630 .functor AND 1, L_0x7f9f3fe7d550, L_0x7f9f3fe7da80, C4<1>, C4<1>;
L_0x7f9f3fe7d6e0 .functor AND 1, L_0x7f9f3fe7d8c0, L_0x7f9f3fe7d960, C4<1>, C4<1>;
L_0x7f9f3fe7d7d0 .functor OR 1, L_0x7f9f3fe7d630, L_0x7f9f3fe7d6e0, C4<0>, C4<0>;
v0x7f9f3fe2ee00_0 .net "A", 0 0, L_0x7f9f3fe7d8c0;  1 drivers
v0x7f9f3fe2ee90_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe7d550;  1 drivers
v0x7f9f3fe2ef30_0 .net "B", 0 0, L_0x7f9f3fe7d960;  1 drivers
v0x7f9f3fe2efe0_0 .net "CYI", 0 0, L_0x7f9f3fe7da80;  1 drivers
v0x7f9f3fe2f080_0 .net "CYO", 0 0, L_0x7f9f3fe7d7d0;  1 drivers
v0x7f9f3fe2f160_0 .net "SUM", 0 0, L_0x7f9f3fe7d5c0;  1 drivers
v0x7f9f3fe2f200_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe7d630;  1 drivers
v0x7f9f3fe2f2b0_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe7d6e0;  1 drivers
S_0x7f9f3fe2f3e0 .scope module, "C10" "full_adder" 2 21, 3 2 0, S_0x7f9f3fe2e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f40a04f30 .functor XOR 1, L_0x7f9f40a05d40, L_0x7f9f40a05de0, C4<0>, C4<0>;
L_0x7f9f40a05a20 .functor XOR 1, L_0x7f9f40a04f30, L_0x7f9f40a05f80, C4<0>, C4<0>;
L_0x7f9f40a05710 .functor AND 1, L_0x7f9f40a04f30, L_0x7f9f40a05f80, C4<1>, C4<1>;
L_0x7f9f40a05b10 .functor AND 1, L_0x7f9f40a05d40, L_0x7f9f40a05de0, C4<1>, C4<1>;
L_0x7f9f40a05c20 .functor OR 1, L_0x7f9f40a05710, L_0x7f9f40a05b10, C4<0>, C4<0>;
v0x7f9f3fe2f620_0 .net "A", 0 0, L_0x7f9f40a05d40;  1 drivers
v0x7f9f3fe2f6c0_0 .net "A_XOR_B", 0 0, L_0x7f9f40a04f30;  1 drivers
v0x7f9f3fe2f760_0 .net "B", 0 0, L_0x7f9f40a05de0;  1 drivers
v0x7f9f3fe2f810_0 .net "CYI", 0 0, L_0x7f9f40a05f80;  1 drivers
v0x7f9f3fe2f8b0_0 .net "CYO", 0 0, L_0x7f9f40a05c20;  1 drivers
v0x7f9f3fe2f990_0 .net "SUM", 0 0, L_0x7f9f40a05a20;  1 drivers
v0x7f9f3fe2fa30_0 .net *"_ivl_4", 0 0, L_0x7f9f40a05710;  1 drivers
v0x7f9f3fe2fae0_0 .net *"_ivl_6", 0 0, L_0x7f9f40a05b10;  1 drivers
S_0x7f9f3fe2fc10 .scope module, "C11" "full_adder" 2 22, 3 2 0, S_0x7f9f3fe2e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f40a06020 .functor XOR 1, L_0x7f9f40a063f0, L_0x7f9f40a05e80, C4<0>, C4<0>;
L_0x7f9f40a060b0 .functor XOR 1, L_0x7f9f40a06020, L_0x7f9f40a065a0, C4<0>, C4<0>;
L_0x7f9f40a05930 .functor AND 1, L_0x7f9f40a06020, L_0x7f9f40a065a0, C4<1>, C4<1>;
L_0x7f9f40a061a0 .functor AND 1, L_0x7f9f40a063f0, L_0x7f9f40a05e80, C4<1>, C4<1>;
L_0x7f9f40a062d0 .functor OR 1, L_0x7f9f40a05930, L_0x7f9f40a061a0, C4<0>, C4<0>;
v0x7f9f3fe2fe50_0 .net "A", 0 0, L_0x7f9f40a063f0;  1 drivers
v0x7f9f3fe2fee0_0 .net "A_XOR_B", 0 0, L_0x7f9f40a06020;  1 drivers
v0x7f9f3fe2ff80_0 .net "B", 0 0, L_0x7f9f40a05e80;  1 drivers
v0x7f9f3fe30030_0 .net "CYI", 0 0, L_0x7f9f40a065a0;  1 drivers
v0x7f9f3fe300d0_0 .net "CYO", 0 0, L_0x7f9f40a062d0;  1 drivers
v0x7f9f3fe301b0_0 .net "SUM", 0 0, L_0x7f9f40a060b0;  1 drivers
v0x7f9f3fe30250_0 .net *"_ivl_4", 0 0, L_0x7f9f40a05930;  1 drivers
v0x7f9f3fe30300_0 .net *"_ivl_6", 0 0, L_0x7f9f40a061a0;  1 drivers
S_0x7f9f3fe30430 .scope module, "C12" "full_adder" 2 23, 3 2 0, S_0x7f9f3fe2e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f40a06490 .functor XOR 1, L_0x7f9f40a06ac0, L_0x7f9f40a06d60, C4<0>, C4<0>;
L_0x7f9f40a06500 .functor XOR 1, L_0x7f9f40a06490, L_0x7f9f40a06640, C4<0>, C4<0>;
L_0x7f9f40a067a0 .functor AND 1, L_0x7f9f40a06490, L_0x7f9f40a06640, C4<1>, C4<1>;
L_0x7f9f40a06870 .functor AND 1, L_0x7f9f40a06ac0, L_0x7f9f40a06d60, C4<1>, C4<1>;
L_0x7f9f40a069a0 .functor OR 1, L_0x7f9f40a067a0, L_0x7f9f40a06870, C4<0>, C4<0>;
v0x7f9f3fe306b0_0 .net "A", 0 0, L_0x7f9f40a06ac0;  1 drivers
v0x7f9f3fe30740_0 .net "A_XOR_B", 0 0, L_0x7f9f40a06490;  1 drivers
v0x7f9f3fe307e0_0 .net "B", 0 0, L_0x7f9f40a06d60;  1 drivers
v0x7f9f3fe30870_0 .net "CYI", 0 0, L_0x7f9f40a06640;  1 drivers
v0x7f9f3fe30910_0 .net "CYO", 0 0, L_0x7f9f40a069a0;  1 drivers
v0x7f9f3fe309f0_0 .net "SUM", 0 0, L_0x7f9f40a06500;  1 drivers
v0x7f9f3fe30a90_0 .net *"_ivl_4", 0 0, L_0x7f9f40a067a0;  1 drivers
v0x7f9f3fe30b40_0 .net *"_ivl_6", 0 0, L_0x7f9f40a06870;  1 drivers
S_0x7f9f3fe30c70 .scope module, "C13" "full_adder" 2 24, 3 2 0, S_0x7f9f3fe2e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f40a066e0 .functor XOR 1, L_0x7f9f40a07380, L_0x7f9f40a06e00, C4<0>, C4<0>;
L_0x7f9f40a06f50 .functor XOR 1, L_0x7f9f40a066e0, L_0x7f9f40a07760, C4<0>, C4<0>;
L_0x7f9f40a07040 .functor AND 1, L_0x7f9f40a066e0, L_0x7f9f40a07760, C4<1>, C4<1>;
L_0x7f9f40a07130 .functor AND 1, L_0x7f9f40a07380, L_0x7f9f40a06e00, C4<1>, C4<1>;
L_0x7f9f40a07260 .functor OR 1, L_0x7f9f40a07040, L_0x7f9f40a07130, C4<0>, C4<0>;
v0x7f9f3fe30eb0_0 .net "A", 0 0, L_0x7f9f40a07380;  1 drivers
v0x7f9f3fe30f40_0 .net "A_XOR_B", 0 0, L_0x7f9f40a066e0;  1 drivers
v0x7f9f3fe30fe0_0 .net "B", 0 0, L_0x7f9f40a06e00;  1 drivers
v0x7f9f3fe31090_0 .net "CYI", 0 0, L_0x7f9f40a07760;  1 drivers
v0x7f9f3fe31130_0 .net "CYO", 0 0, L_0x7f9f40a07260;  1 drivers
v0x7f9f3fe31210_0 .net "SUM", 0 0, L_0x7f9f40a06f50;  1 drivers
v0x7f9f3fe312b0_0 .net *"_ivl_4", 0 0, L_0x7f9f40a07040;  1 drivers
v0x7f9f3fe31360_0 .net *"_ivl_6", 0 0, L_0x7f9f40a07130;  1 drivers
S_0x7f9f3fe31490 .scope module, "C14" "full_adder" 2 25, 3 2 0, S_0x7f9f3fe2e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f40a06ea0 .functor XOR 1, L_0x7f9f40a07c20, L_0x7f9f40a07cc0, C4<0>, C4<0>;
L_0x7f9f40a07420 .functor XOR 1, L_0x7f9f40a06ea0, L_0x7f9f40a07800, C4<0>, C4<0>;
L_0x7f9f40a07950 .functor AND 1, L_0x7f9f40a06ea0, L_0x7f9f40a07800, C4<1>, C4<1>;
L_0x7f9f40a07a00 .functor AND 1, L_0x7f9f40a07c20, L_0x7f9f40a07cc0, C4<1>, C4<1>;
L_0x7f9f40a07b30 .functor OR 1, L_0x7f9f40a07950, L_0x7f9f40a07a00, C4<0>, C4<0>;
v0x7f9f3fe316d0_0 .net "A", 0 0, L_0x7f9f40a07c20;  1 drivers
v0x7f9f3fe31760_0 .net "A_XOR_B", 0 0, L_0x7f9f40a06ea0;  1 drivers
v0x7f9f3fe31800_0 .net "B", 0 0, L_0x7f9f40a07cc0;  1 drivers
v0x7f9f3fe318b0_0 .net "CYI", 0 0, L_0x7f9f40a07800;  1 drivers
v0x7f9f3fe31950_0 .net "CYO", 0 0, L_0x7f9f40a07b30;  1 drivers
v0x7f9f3fe31a30_0 .net "SUM", 0 0, L_0x7f9f40a07420;  1 drivers
v0x7f9f3fe31ad0_0 .net *"_ivl_4", 0 0, L_0x7f9f40a07950;  1 drivers
v0x7f9f3fe31b80_0 .net *"_ivl_6", 0 0, L_0x7f9f40a07a00;  1 drivers
S_0x7f9f3fe31cb0 .scope module, "C15" "full_adder" 2 26, 3 2 0, S_0x7f9f3fe2e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f40a078a0 .functor XOR 1, L_0x7f9f40a082f0, L_0x7f9f40a07d60, C4<0>, C4<0>;
L_0x7f9f40a07ec0 .functor XOR 1, L_0x7f9f40a078a0, L_0x7f9f40a07e00, C4<0>, C4<0>;
L_0x7f9f40a07fb0 .functor AND 1, L_0x7f9f40a078a0, L_0x7f9f40a07e00, C4<1>, C4<1>;
L_0x7f9f40a080a0 .functor AND 1, L_0x7f9f40a082f0, L_0x7f9f40a07d60, C4<1>, C4<1>;
L_0x7f9f40a081d0 .functor OR 1, L_0x7f9f40a07fb0, L_0x7f9f40a080a0, C4<0>, C4<0>;
v0x7f9f3fe31ef0_0 .net "A", 0 0, L_0x7f9f40a082f0;  1 drivers
v0x7f9f3fe31f80_0 .net "A_XOR_B", 0 0, L_0x7f9f40a078a0;  1 drivers
v0x7f9f3fe32020_0 .net "B", 0 0, L_0x7f9f40a07d60;  1 drivers
v0x7f9f3fe320d0_0 .net "CYI", 0 0, L_0x7f9f40a07e00;  1 drivers
v0x7f9f3fe32170_0 .net "CYO", 0 0, L_0x7f9f40a081d0;  1 drivers
v0x7f9f3fe32250_0 .net "SUM", 0 0, L_0x7f9f40a07ec0;  1 drivers
v0x7f9f3fe322f0_0 .net *"_ivl_4", 0 0, L_0x7f9f40a07fb0;  1 drivers
v0x7f9f3fe323a0_0 .net *"_ivl_6", 0 0, L_0x7f9f40a080a0;  1 drivers
S_0x7f9f3fe324d0 .scope module, "C2" "full_adder" 2 13, 3 2 0, S_0x7f9f3fe2e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe7db20 .functor XOR 1, L_0x7f9f3fe7df00, L_0x7f9f3fe7dfa0, C4<0>, C4<0>;
L_0x7f9f3fe7db90 .functor XOR 1, L_0x7f9f3fe7db20, L_0x7f9f3fe7e040, C4<0>, C4<0>;
L_0x7f9f3fe7dc40 .functor AND 1, L_0x7f9f3fe7db20, L_0x7f9f3fe7e040, C4<1>, C4<1>;
L_0x7f9f3fe7dcf0 .functor AND 1, L_0x7f9f3fe7df00, L_0x7f9f3fe7dfa0, C4<1>, C4<1>;
L_0x7f9f3fe7dde0 .functor OR 1, L_0x7f9f3fe7dc40, L_0x7f9f3fe7dcf0, C4<0>, C4<0>;
v0x7f9f3fe32790_0 .net "A", 0 0, L_0x7f9f3fe7df00;  1 drivers
v0x7f9f3fe32820_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe7db20;  1 drivers
v0x7f9f3fe328c0_0 .net "B", 0 0, L_0x7f9f3fe7dfa0;  1 drivers
v0x7f9f3fe32950_0 .net "CYI", 0 0, L_0x7f9f3fe7e040;  1 drivers
v0x7f9f3fe329e0_0 .net "CYO", 0 0, L_0x7f9f3fe7dde0;  1 drivers
v0x7f9f3fe32ab0_0 .net "SUM", 0 0, L_0x7f9f3fe7db90;  1 drivers
v0x7f9f3fe32b50_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe7dc40;  1 drivers
v0x7f9f3fe32c00_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe7dcf0;  1 drivers
S_0x7f9f3fe32d30 .scope module, "C3" "full_adder" 2 14, 3 2 0, S_0x7f9f3fe2e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe7e120 .functor XOR 1, L_0x7f9f3fe7e4c0, L_0x7f9f3fe7e5b0, C4<0>, C4<0>;
L_0x7f9f3fe7e190 .functor XOR 1, L_0x7f9f3fe7e120, L_0x7f9f3fe7e650, C4<0>, C4<0>;
L_0x7f9f3fe7e200 .functor AND 1, L_0x7f9f3fe7e120, L_0x7f9f3fe7e650, C4<1>, C4<1>;
L_0x7f9f3fe7e2b0 .functor AND 1, L_0x7f9f3fe7e4c0, L_0x7f9f3fe7e5b0, C4<1>, C4<1>;
L_0x7f9f3fe7e3a0 .functor OR 1, L_0x7f9f3fe7e200, L_0x7f9f3fe7e2b0, C4<0>, C4<0>;
v0x7f9f3fe32f70_0 .net "A", 0 0, L_0x7f9f3fe7e4c0;  1 drivers
v0x7f9f3fe33000_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe7e120;  1 drivers
v0x7f9f3fe330a0_0 .net "B", 0 0, L_0x7f9f3fe7e5b0;  1 drivers
v0x7f9f3fe33150_0 .net "CYI", 0 0, L_0x7f9f3fe7e650;  1 drivers
v0x7f9f3fe331f0_0 .net "CYO", 0 0, L_0x7f9f3fe7e3a0;  1 drivers
v0x7f9f3fe332d0_0 .net "SUM", 0 0, L_0x7f9f3fe7e190;  1 drivers
v0x7f9f3fe33370_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe7e200;  1 drivers
v0x7f9f3fe33420_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe7e2b0;  1 drivers
S_0x7f9f3fe33550 .scope module, "C4" "full_adder" 2 15, 3 2 0, S_0x7f9f3fe2e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe7e750 .functor XOR 1, L_0x7f9f3fe7eaf0, L_0x7f9f3fe7ec90, C4<0>, C4<0>;
L_0x7f9f3fe7e7c0 .functor XOR 1, L_0x7f9f3fe7e750, L_0x7f9f3fe7eda0, C4<0>, C4<0>;
L_0x7f9f3fe7e830 .functor AND 1, L_0x7f9f3fe7e750, L_0x7f9f3fe7eda0, C4<1>, C4<1>;
L_0x7f9f3fe7e8a0 .functor AND 1, L_0x7f9f3fe7eaf0, L_0x7f9f3fe7ec90, C4<1>, C4<1>;
L_0x7f9f3fe7e9d0 .functor OR 1, L_0x7f9f3fe7e830, L_0x7f9f3fe7e8a0, C4<0>, C4<0>;
v0x7f9f3fe33790_0 .net "A", 0 0, L_0x7f9f3fe7eaf0;  1 drivers
v0x7f9f3fe33820_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe7e750;  1 drivers
v0x7f9f3fe338c0_0 .net "B", 0 0, L_0x7f9f3fe7ec90;  1 drivers
v0x7f9f3fe33970_0 .net "CYI", 0 0, L_0x7f9f3fe7eda0;  1 drivers
v0x7f9f3fe33a10_0 .net "CYO", 0 0, L_0x7f9f3fe7e9d0;  1 drivers
v0x7f9f3fe33af0_0 .net "SUM", 0 0, L_0x7f9f3fe7e7c0;  1 drivers
v0x7f9f3fe33b90_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe7e830;  1 drivers
v0x7f9f3fe33c40_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe7e8a0;  1 drivers
S_0x7f9f3fe33d70 .scope module, "C5" "full_adder" 2 16, 3 2 0, S_0x7f9f3fe2e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe7ee40 .functor XOR 1, L_0x7f9f3fe7f240, L_0x7f9f3fe7f360, C4<0>, C4<0>;
L_0x7f9f3fe7eeb0 .functor XOR 1, L_0x7f9f3fe7ee40, L_0x7f9f3fe7f500, C4<0>, C4<0>;
L_0x7f9f3fe7ef20 .functor AND 1, L_0x7f9f3fe7ee40, L_0x7f9f3fe7f500, C4<1>, C4<1>;
L_0x7f9f3fe7eff0 .functor AND 1, L_0x7f9f3fe7f240, L_0x7f9f3fe7f360, C4<1>, C4<1>;
L_0x7f9f3fe7f120 .functor OR 1, L_0x7f9f3fe7ef20, L_0x7f9f3fe7eff0, C4<0>, C4<0>;
v0x7f9f3fe33fb0_0 .net "A", 0 0, L_0x7f9f3fe7f240;  1 drivers
v0x7f9f3fe34040_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe7ee40;  1 drivers
v0x7f9f3fe340e0_0 .net "B", 0 0, L_0x7f9f3fe7f360;  1 drivers
v0x7f9f3fe34190_0 .net "CYI", 0 0, L_0x7f9f3fe7f500;  1 drivers
v0x7f9f3fe34230_0 .net "CYO", 0 0, L_0x7f9f3fe7f120;  1 drivers
v0x7f9f3fe34310_0 .net "SUM", 0 0, L_0x7f9f3fe7eeb0;  1 drivers
v0x7f9f3fe343b0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe7ef20;  1 drivers
v0x7f9f3fe34460_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe7eff0;  1 drivers
S_0x7f9f3fe34590 .scope module, "C6" "full_adder" 2 17, 3 2 0, S_0x7f9f3fe2e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe7ed30 .functor XOR 1, L_0x7f9f3fe7f970, L_0x7f9f3fe7fa10, C4<0>, C4<0>;
L_0x7f9f3fe7da00 .functor XOR 1, L_0x7f9f3fe7ed30, L_0x7f9f3fe7fb50, C4<0>, C4<0>;
L_0x7f9f3fe7f630 .functor AND 1, L_0x7f9f3fe7ed30, L_0x7f9f3fe7fb50, C4<1>, C4<1>;
L_0x7f9f3fe7f720 .functor AND 1, L_0x7f9f3fe7f970, L_0x7f9f3fe7fa10, C4<1>, C4<1>;
L_0x7f9f3fe7f850 .functor OR 1, L_0x7f9f3fe7f630, L_0x7f9f3fe7f720, C4<0>, C4<0>;
v0x7f9f3fe347d0_0 .net "A", 0 0, L_0x7f9f3fe7f970;  1 drivers
v0x7f9f3fe34860_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe7ed30;  1 drivers
v0x7f9f3fe34900_0 .net "B", 0 0, L_0x7f9f3fe7fa10;  1 drivers
v0x7f9f3fe349b0_0 .net "CYI", 0 0, L_0x7f9f3fe7fb50;  1 drivers
v0x7f9f3fe34a50_0 .net "CYO", 0 0, L_0x7f9f3fe7f850;  1 drivers
v0x7f9f3fe34b30_0 .net "SUM", 0 0, L_0x7f9f3fe7da00;  1 drivers
v0x7f9f3fe34bd0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe7f630;  1 drivers
v0x7f9f3fe34c80_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe7f720;  1 drivers
S_0x7f9f3fe34db0 .scope module, "C7" "full_adder" 2 18, 3 2 0, S_0x7f9f3fe2e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe7fbf0 .functor XOR 1, L_0x7f9f3fe80000, L_0x7f9f3fe7fab0, C4<0>, C4<0>;
L_0x7f9f3fe7f5c0 .functor XOR 1, L_0x7f9f3fe7fbf0, L_0x7f9f3fe80150, C4<0>, C4<0>;
L_0x7f9f3fe7fcc0 .functor AND 1, L_0x7f9f3fe7fbf0, L_0x7f9f3fe80150, C4<1>, C4<1>;
L_0x7f9f3fe7fdb0 .functor AND 1, L_0x7f9f3fe80000, L_0x7f9f3fe7fab0, C4<1>, C4<1>;
L_0x7f9f3fe7fee0 .functor OR 1, L_0x7f9f3fe7fcc0, L_0x7f9f3fe7fdb0, C4<0>, C4<0>;
v0x7f9f3fe34ff0_0 .net "A", 0 0, L_0x7f9f3fe80000;  1 drivers
v0x7f9f3fe35080_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe7fbf0;  1 drivers
v0x7f9f3fe35120_0 .net "B", 0 0, L_0x7f9f3fe7fab0;  1 drivers
v0x7f9f3fe351d0_0 .net "CYI", 0 0, L_0x7f9f3fe80150;  1 drivers
v0x7f9f3fe35270_0 .net "CYO", 0 0, L_0x7f9f3fe7fee0;  1 drivers
v0x7f9f3fe35350_0 .net "SUM", 0 0, L_0x7f9f3fe7f5c0;  1 drivers
v0x7f9f3fe353f0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe7fcc0;  1 drivers
v0x7f9f3fe354a0_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe7fdb0;  1 drivers
S_0x7f9f3fe355d0 .scope module, "C8" "full_adder" 2 19, 3 2 0, S_0x7f9f3fe2e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe802b0 .functor XOR 1, L_0x7f9f40a04df0, L_0x7f9f40a04e90, C4<0>, C4<0>;
L_0x7f9f40a047d0 .functor XOR 1, L_0x7f9f3fe802b0, L_0x7f9f40a05000, C4<0>, C4<0>;
L_0x7f9f40a04ab0 .functor AND 1, L_0x7f9f3fe802b0, L_0x7f9f40a05000, C4<1>, C4<1>;
L_0x7f9f40a04ba0 .functor AND 1, L_0x7f9f40a04df0, L_0x7f9f40a04e90, C4<1>, C4<1>;
L_0x7f9f40a04cb0 .functor OR 1, L_0x7f9f40a04ab0, L_0x7f9f40a04ba0, C4<0>, C4<0>;
v0x7f9f3fe35810_0 .net "A", 0 0, L_0x7f9f40a04df0;  1 drivers
v0x7f9f3fe358a0_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe802b0;  1 drivers
v0x7f9f3fe35940_0 .net "B", 0 0, L_0x7f9f40a04e90;  1 drivers
v0x7f9f3fe359f0_0 .net "CYI", 0 0, L_0x7f9f40a05000;  1 drivers
v0x7f9f3fe35a90_0 .net "CYO", 0 0, L_0x7f9f40a04cb0;  1 drivers
v0x7f9f3fe35b70_0 .net "SUM", 0 0, L_0x7f9f40a047d0;  1 drivers
v0x7f9f3fe35c10_0 .net *"_ivl_4", 0 0, L_0x7f9f40a04ab0;  1 drivers
v0x7f9f3fe35cc0_0 .net *"_ivl_6", 0 0, L_0x7f9f40a04ba0;  1 drivers
S_0x7f9f3fe35df0 .scope module, "C9" "full_adder" 2 20, 3 2 0, S_0x7f9f3fe2e110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f40a051a0 .functor XOR 1, L_0x7f9f40a05670, L_0x7f9f40a057f0, C4<0>, C4<0>;
L_0x7f9f40a05240 .functor XOR 1, L_0x7f9f40a051a0, L_0x7f9f40a05890, C4<0>, C4<0>;
L_0x7f9f40a05330 .functor AND 1, L_0x7f9f40a051a0, L_0x7f9f40a05890, C4<1>, C4<1>;
L_0x7f9f40a05420 .functor AND 1, L_0x7f9f40a05670, L_0x7f9f40a057f0, C4<1>, C4<1>;
L_0x7f9f40a05550 .functor OR 1, L_0x7f9f40a05330, L_0x7f9f40a05420, C4<0>, C4<0>;
v0x7f9f3fe36030_0 .net "A", 0 0, L_0x7f9f40a05670;  1 drivers
v0x7f9f3fe360c0_0 .net "A_XOR_B", 0 0, L_0x7f9f40a051a0;  1 drivers
v0x7f9f3fe36160_0 .net "B", 0 0, L_0x7f9f40a057f0;  1 drivers
v0x7f9f3fe36210_0 .net "CYI", 0 0, L_0x7f9f40a05890;  1 drivers
v0x7f9f3fe362b0_0 .net "CYO", 0 0, L_0x7f9f40a05550;  1 drivers
v0x7f9f3fe36390_0 .net "SUM", 0 0, L_0x7f9f40a05240;  1 drivers
v0x7f9f3fe36430_0 .net *"_ivl_4", 0 0, L_0x7f9f40a05330;  1 drivers
v0x7f9f3fe364e0_0 .net *"_ivl_6", 0 0, L_0x7f9f40a05420;  1 drivers
S_0x7f9f3fe36a80 .scope module, "alu_l" "alu" 10 85, 4 2 0, S_0x7f9f3fe2d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUK";
    .port_info 1 /INPUT 16 "OP_A";
    .port_info 2 /INPUT 16 "OP_B";
    .port_info 3 /OUTPUT 16 "RESULT";
L_0x7f9f3fe7cd80 .functor AND 16, L_0x7f9f3fe75410, L_0x7f9f3fe75500, C4<1111111111111111>, C4<1111111111111111>;
L_0x7f9f3fe7cdf0 .functor NOT 16, L_0x7f9f3fe75410, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f9f3fe3fe20_0 .net "ADD_DATA", 15 0, L_0x7f9f3fe7c010;  1 drivers
v0x7f9f3fe3fef0_0 .net "ALUK", 1 0, v0x7f9f3fe411d0_0;  alias, 1 drivers
v0x7f9f3fe3ff80_0 .net "AND_DATA", 15 0, L_0x7f9f3fe7cd80;  1 drivers
v0x7f9f3fe40030_0 .net "NOT_DATA", 15 0, L_0x7f9f3fe7cdf0;  1 drivers
v0x7f9f3fe400e0_0 .net "OP_A", 15 0, L_0x7f9f3fe75410;  alias, 1 drivers
v0x7f9f3fe401b0_0 .net "OP_B", 15 0, L_0x7f9f3fe75500;  alias, 1 drivers
v0x7f9f3fe40260_0 .net "RESULT", 15 0, v0x7f9f3fe3fbf0_0;  alias, 1 drivers
S_0x7f9f3fe36cc0 .scope module, "comp_add" "add16" 4 12, 2 2 0, S_0x7f9f3fe36a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CYI";
    .port_info 1 /INPUT 16 "OP_A";
    .port_info 2 /INPUT 16 "OP_B";
    .port_info 3 /OUTPUT 1 "CYO";
    .port_info 4 /OUTPUT 16 "SUM";
v0x7f9f3fe3f1e0_0 .net "CARRY", 15 0, L_0x7f9f3fe7c540;  1 drivers
L_0x7f9f40973248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9f3fe3f280_0 .net "CYI", 0 0, L_0x7f9f40973248;  1 drivers
v0x7f9f3fe3f320_0 .net "CYO", 0 0, L_0x7f9f3fe7be90;  1 drivers
v0x7f9f3fe3f3d0_0 .net "OP_A", 15 0, L_0x7f9f3fe75410;  alias, 1 drivers
v0x7f9f3fe3f460_0 .net "OP_B", 15 0, L_0x7f9f3fe75500;  alias, 1 drivers
v0x7f9f3fe3f540_0 .net "SUM", 15 0, L_0x7f9f3fe7c010;  alias, 1 drivers
L_0x7f9f3fe758a0 .part L_0x7f9f3fe75410, 0, 1;
L_0x7f9f3fe759c0 .part L_0x7f9f3fe75500, 0, 1;
L_0x7f9f3fe75e40 .part L_0x7f9f3fe75410, 1, 1;
L_0x7f9f3fe75ee0 .part L_0x7f9f3fe75500, 1, 1;
L_0x7f9f3fe75f80 .part L_0x7f9f3fe7c540, 0, 1;
L_0x7f9f3fe76430 .part L_0x7f9f3fe75410, 2, 1;
L_0x7f9f3fe764d0 .part L_0x7f9f3fe75500, 2, 1;
L_0x7f9f3fe765b0 .part L_0x7f9f3fe7c540, 1, 1;
L_0x7f9f3fe76ad0 .part L_0x7f9f3fe75410, 3, 1;
L_0x7f9f3fe76bc0 .part L_0x7f9f3fe75500, 3, 1;
L_0x7f9f3fe76c60 .part L_0x7f9f3fe7c540, 2, 1;
L_0x7f9f3fe77180 .part L_0x7f9f3fe75410, 4, 1;
L_0x7f9f3fe77320 .part L_0x7f9f3fe75500, 4, 1;
L_0x7f9f3fe774c0 .part L_0x7f9f3fe7c540, 3, 1;
L_0x7f9f3fe77960 .part L_0x7f9f3fe75410, 5, 1;
L_0x7f9f3fe77a00 .part L_0x7f9f3fe75500, 5, 1;
L_0x7f9f3fe77aa0 .part L_0x7f9f3fe7c540, 4, 1;
L_0x7f9f3fe77ff0 .part L_0x7f9f3fe75410, 6, 1;
L_0x7f9f3fe78090 .part L_0x7f9f3fe75500, 6, 1;
L_0x7f9f3fe781d0 .part L_0x7f9f3fe7c540, 5, 1;
L_0x7f9f3fe78680 .part L_0x7f9f3fe75410, 7, 1;
L_0x7f9f3fe78130 .part L_0x7f9f3fe75500, 7, 1;
L_0x7f9f3fe787d0 .part L_0x7f9f3fe7c540, 6, 1;
L_0x7f9f3fe78d20 .part L_0x7f9f3fe75410, 8, 1;
L_0x7f9f3fe78dc0 .part L_0x7f9f3fe75500, 8, 1;
L_0x7f9f3fe78f30 .part L_0x7f9f3fe7c540, 7, 1;
L_0x7f9f3fe79450 .part L_0x7f9f3fe75410, 9, 1;
L_0x7f9f3fe795d0 .part L_0x7f9f3fe75500, 9, 1;
L_0x7f9f3fe79670 .part L_0x7f9f3fe7c540, 8, 1;
L_0x7f9f3fe79ad0 .part L_0x7f9f3fe75410, 10, 1;
L_0x7f9f3fe79b70 .part L_0x7f9f3fe75500, 10, 1;
L_0x7f9f3fe79d10 .part L_0x7f9f3fe7c540, 9, 1;
L_0x7f9f3fe7a180 .part L_0x7f9f3fe75410, 11, 1;
L_0x7f9f3fe79c10 .part L_0x7f9f3fe75500, 11, 1;
L_0x7f9f3fe7a330 .part L_0x7f9f3fe7c540, 10, 1;
L_0x7f9f3fe7a830 .part L_0x7f9f3fe75410, 12, 1;
L_0x7f9f3fe77220 .part L_0x7f9f3fe75500, 12, 1;
L_0x7f9f3fe773c0 .part L_0x7f9f3fe7c540, 11, 1;
L_0x7f9f3fe7b0c0 .part L_0x7f9f3fe75410, 13, 1;
L_0x7f9f3fe7acd0 .part L_0x7f9f3fe75500, 13, 1;
L_0x7f9f3fe7b2a0 .part L_0x7f9f3fe7c540, 12, 1;
L_0x7f9f3fe7b760 .part L_0x7f9f3fe75410, 14, 1;
L_0x7f9f3fe7b800 .part L_0x7f9f3fe75500, 14, 1;
L_0x7f9f3fe7b340 .part L_0x7f9f3fe7c540, 13, 1;
L_0x7f9f3fe7bdf0 .part L_0x7f9f3fe75410, 15, 1;
L_0x7f9f3fe7b8a0 .part L_0x7f9f3fe75500, 15, 1;
L_0x7f9f3fe7b940 .part L_0x7f9f3fe7c540, 14, 1;
LS_0x7f9f3fe7c010_0_0 .concat8 [ 1 1 1 1], L_0x7f9f3fe755e0, L_0x7f9f3fe75b50, L_0x7f9f3fe760c0, L_0x7f9f3fe76700;
LS_0x7f9f3fe7c010_0_4 .concat8 [ 1 1 1 1], L_0x7f9f3fe76dd0, L_0x7f9f3fe775d0, L_0x7f9f3fe77c40, L_0x7f9f3fe77b60;
LS_0x7f9f3fe7c010_0_8 .concat8 [ 1 1 1 1], L_0x7f9f3fe78740, L_0x7f9f3fe75a60, L_0x7f9f3fe794f0, L_0x7f9f3fe79750;
LS_0x7f9f3fe7c010_0_12 .concat8 [ 1 1 1 1], L_0x7f9f3fe7a290, L_0x7f9f3fe7a440, L_0x7f9f3fe7b160, L_0x7f9f3fe7ba00;
L_0x7f9f3fe7c010 .concat8 [ 4 4 4 4], LS_0x7f9f3fe7c010_0_0, LS_0x7f9f3fe7c010_0_4, LS_0x7f9f3fe7c010_0_8, LS_0x7f9f3fe7c010_0_12;
LS_0x7f9f3fe7c540_0_0 .concat8 [ 1 1 1 1], L_0x7f9f3fe757b0, L_0x7f9f3fe75d20, L_0x7f9f3fe76310, L_0x7f9f3fe769b0;
LS_0x7f9f3fe7c540_0_4 .concat8 [ 1 1 1 1], L_0x7f9f3fe77060, L_0x7f9f3fe77840, L_0x7f9f3fe77ed0, L_0x7f9f3fe78560;
LS_0x7f9f3fe7c540_0_8 .concat8 [ 1 1 1 1], L_0x7f9f3fe78c00, L_0x7f9f3fe79330, L_0x7f9f3fe799e0, L_0x7f9f3fe7a060;
LS_0x7f9f3fe7c540_0_12 .concat8 [ 1 1 1 1], L_0x7f9f3fe7a710, L_0x7f9f3fe7afa0, L_0x7f9f3fe7b640, L_0x7f9f3fe7bcd0;
L_0x7f9f3fe7c540 .concat8 [ 4 4 4 4], LS_0x7f9f3fe7c540_0_0, LS_0x7f9f3fe7c540_0_4, LS_0x7f9f3fe7c540_0_8, LS_0x7f9f3fe7c540_0_12;
L_0x7f9f3fe7be90 .part L_0x7f9f3fe7c540, 15, 1;
S_0x7f9f3fe36f10 .scope module, "C0" "full_adder" 2 11, 3 2 0, S_0x7f9f3fe36cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe75570 .functor XOR 1, L_0x7f9f3fe758a0, L_0x7f9f3fe759c0, C4<0>, C4<0>;
L_0x7f9f3fe755e0 .functor XOR 1, L_0x7f9f3fe75570, L_0x7f9f40973248, C4<0>, C4<0>;
L_0x7f9f3fe75650 .functor AND 1, L_0x7f9f3fe75570, L_0x7f9f40973248, C4<1>, C4<1>;
L_0x7f9f3fe756c0 .functor AND 1, L_0x7f9f3fe758a0, L_0x7f9f3fe759c0, C4<1>, C4<1>;
L_0x7f9f3fe757b0 .functor OR 1, L_0x7f9f3fe75650, L_0x7f9f3fe756c0, C4<0>, C4<0>;
v0x7f9f3fe37190_0 .net "A", 0 0, L_0x7f9f3fe758a0;  1 drivers
v0x7f9f3fe37240_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe75570;  1 drivers
v0x7f9f3fe372e0_0 .net "B", 0 0, L_0x7f9f3fe759c0;  1 drivers
v0x7f9f3fe37390_0 .net "CYI", 0 0, L_0x7f9f40973248;  alias, 1 drivers
v0x7f9f3fe37430_0 .net "CYO", 0 0, L_0x7f9f3fe757b0;  1 drivers
v0x7f9f3fe37510_0 .net "SUM", 0 0, L_0x7f9f3fe755e0;  1 drivers
v0x7f9f3fe375b0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe75650;  1 drivers
v0x7f9f3fe37660_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe756c0;  1 drivers
S_0x7f9f3fe37790 .scope module, "C1" "full_adder" 2 12, 3 2 0, S_0x7f9f3fe36cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe75ae0 .functor XOR 1, L_0x7f9f3fe75e40, L_0x7f9f3fe75ee0, C4<0>, C4<0>;
L_0x7f9f3fe75b50 .functor XOR 1, L_0x7f9f3fe75ae0, L_0x7f9f3fe75f80, C4<0>, C4<0>;
L_0x7f9f3fe75bc0 .functor AND 1, L_0x7f9f3fe75ae0, L_0x7f9f3fe75f80, C4<1>, C4<1>;
L_0x7f9f3fe75c30 .functor AND 1, L_0x7f9f3fe75e40, L_0x7f9f3fe75ee0, C4<1>, C4<1>;
L_0x7f9f3fe75d20 .functor OR 1, L_0x7f9f3fe75bc0, L_0x7f9f3fe75c30, C4<0>, C4<0>;
v0x7f9f3fe379d0_0 .net "A", 0 0, L_0x7f9f3fe75e40;  1 drivers
v0x7f9f3fe37a60_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe75ae0;  1 drivers
v0x7f9f3fe37b00_0 .net "B", 0 0, L_0x7f9f3fe75ee0;  1 drivers
v0x7f9f3fe37bb0_0 .net "CYI", 0 0, L_0x7f9f3fe75f80;  1 drivers
v0x7f9f3fe37c50_0 .net "CYO", 0 0, L_0x7f9f3fe75d20;  1 drivers
v0x7f9f3fe37d30_0 .net "SUM", 0 0, L_0x7f9f3fe75b50;  1 drivers
v0x7f9f3fe37dd0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe75bc0;  1 drivers
v0x7f9f3fe37e80_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe75c30;  1 drivers
S_0x7f9f3fe37fb0 .scope module, "C10" "full_adder" 2 21, 3 2 0, S_0x7f9f3fe36cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe78e60 .functor XOR 1, L_0x7f9f3fe79ad0, L_0x7f9f3fe79b70, C4<0>, C4<0>;
L_0x7f9f3fe794f0 .functor XOR 1, L_0x7f9f3fe78e60, L_0x7f9f3fe79d10, C4<0>, C4<0>;
L_0x7f9f3fe79800 .functor AND 1, L_0x7f9f3fe78e60, L_0x7f9f3fe79d10, C4<1>, C4<1>;
L_0x7f9f3fe798b0 .functor AND 1, L_0x7f9f3fe79ad0, L_0x7f9f3fe79b70, C4<1>, C4<1>;
L_0x7f9f3fe799e0 .functor OR 1, L_0x7f9f3fe79800, L_0x7f9f3fe798b0, C4<0>, C4<0>;
v0x7f9f3fe381f0_0 .net "A", 0 0, L_0x7f9f3fe79ad0;  1 drivers
v0x7f9f3fe38290_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe78e60;  1 drivers
v0x7f9f3fe38330_0 .net "B", 0 0, L_0x7f9f3fe79b70;  1 drivers
v0x7f9f3fe383e0_0 .net "CYI", 0 0, L_0x7f9f3fe79d10;  1 drivers
v0x7f9f3fe38480_0 .net "CYO", 0 0, L_0x7f9f3fe799e0;  1 drivers
v0x7f9f3fe38560_0 .net "SUM", 0 0, L_0x7f9f3fe794f0;  1 drivers
v0x7f9f3fe38600_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe79800;  1 drivers
v0x7f9f3fe386b0_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe798b0;  1 drivers
S_0x7f9f3fe387e0 .scope module, "C11" "full_adder" 2 22, 3 2 0, S_0x7f9f3fe36cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe79db0 .functor XOR 1, L_0x7f9f3fe7a180, L_0x7f9f3fe79c10, C4<0>, C4<0>;
L_0x7f9f3fe79750 .functor XOR 1, L_0x7f9f3fe79db0, L_0x7f9f3fe7a330, C4<0>, C4<0>;
L_0x7f9f3fe79e60 .functor AND 1, L_0x7f9f3fe79db0, L_0x7f9f3fe7a330, C4<1>, C4<1>;
L_0x7f9f3fe79f30 .functor AND 1, L_0x7f9f3fe7a180, L_0x7f9f3fe79c10, C4<1>, C4<1>;
L_0x7f9f3fe7a060 .functor OR 1, L_0x7f9f3fe79e60, L_0x7f9f3fe79f30, C4<0>, C4<0>;
v0x7f9f3fe38a20_0 .net "A", 0 0, L_0x7f9f3fe7a180;  1 drivers
v0x7f9f3fe38ab0_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe79db0;  1 drivers
v0x7f9f3fe38b50_0 .net "B", 0 0, L_0x7f9f3fe79c10;  1 drivers
v0x7f9f3fe38c00_0 .net "CYI", 0 0, L_0x7f9f3fe7a330;  1 drivers
v0x7f9f3fe38ca0_0 .net "CYO", 0 0, L_0x7f9f3fe7a060;  1 drivers
v0x7f9f3fe38d80_0 .net "SUM", 0 0, L_0x7f9f3fe79750;  1 drivers
v0x7f9f3fe38e20_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe79e60;  1 drivers
v0x7f9f3fe38ed0_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe79f30;  1 drivers
S_0x7f9f3fe39000 .scope module, "C12" "full_adder" 2 23, 3 2 0, S_0x7f9f3fe36cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe7a220 .functor XOR 1, L_0x7f9f3fe7a830, L_0x7f9f3fe77220, C4<0>, C4<0>;
L_0x7f9f3fe7a290 .functor XOR 1, L_0x7f9f3fe7a220, L_0x7f9f3fe773c0, C4<0>, C4<0>;
L_0x7f9f3fe7a4f0 .functor AND 1, L_0x7f9f3fe7a220, L_0x7f9f3fe773c0, C4<1>, C4<1>;
L_0x7f9f3fe7a5e0 .functor AND 1, L_0x7f9f3fe7a830, L_0x7f9f3fe77220, C4<1>, C4<1>;
L_0x7f9f3fe7a710 .functor OR 1, L_0x7f9f3fe7a4f0, L_0x7f9f3fe7a5e0, C4<0>, C4<0>;
v0x7f9f3fe39280_0 .net "A", 0 0, L_0x7f9f3fe7a830;  1 drivers
v0x7f9f3fe39310_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe7a220;  1 drivers
v0x7f9f3fe393b0_0 .net "B", 0 0, L_0x7f9f3fe77220;  1 drivers
v0x7f9f3fe39440_0 .net "CYI", 0 0, L_0x7f9f3fe773c0;  1 drivers
v0x7f9f3fe394e0_0 .net "CYO", 0 0, L_0x7f9f3fe7a710;  1 drivers
v0x7f9f3fe395c0_0 .net "SUM", 0 0, L_0x7f9f3fe7a290;  1 drivers
v0x7f9f3fe39660_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe7a4f0;  1 drivers
v0x7f9f3fe39710_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe7a5e0;  1 drivers
S_0x7f9f3fe39840 .scope module, "C13" "full_adder" 2 24, 3 2 0, S_0x7f9f3fe36cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe7a3d0 .functor XOR 1, L_0x7f9f3fe7b0c0, L_0x7f9f3fe7acd0, C4<0>, C4<0>;
L_0x7f9f3fe7a440 .functor XOR 1, L_0x7f9f3fe7a3d0, L_0x7f9f3fe7b2a0, C4<0>, C4<0>;
L_0x7f9f3fe7ae00 .functor AND 1, L_0x7f9f3fe7a3d0, L_0x7f9f3fe7b2a0, C4<1>, C4<1>;
L_0x7f9f3fe7ae70 .functor AND 1, L_0x7f9f3fe7b0c0, L_0x7f9f3fe7acd0, C4<1>, C4<1>;
L_0x7f9f3fe7afa0 .functor OR 1, L_0x7f9f3fe7ae00, L_0x7f9f3fe7ae70, C4<0>, C4<0>;
v0x7f9f3fe39a80_0 .net "A", 0 0, L_0x7f9f3fe7b0c0;  1 drivers
v0x7f9f3fe39b10_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe7a3d0;  1 drivers
v0x7f9f3fe39bb0_0 .net "B", 0 0, L_0x7f9f3fe7acd0;  1 drivers
v0x7f9f3fe39c60_0 .net "CYI", 0 0, L_0x7f9f3fe7b2a0;  1 drivers
v0x7f9f3fe39d00_0 .net "CYO", 0 0, L_0x7f9f3fe7afa0;  1 drivers
v0x7f9f3fe39de0_0 .net "SUM", 0 0, L_0x7f9f3fe7a440;  1 drivers
v0x7f9f3fe39e80_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe7ae00;  1 drivers
v0x7f9f3fe39f30_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe7ae70;  1 drivers
S_0x7f9f3fe3a060 .scope module, "C14" "full_adder" 2 25, 3 2 0, S_0x7f9f3fe36cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe7ad70 .functor XOR 1, L_0x7f9f3fe7b760, L_0x7f9f3fe7b800, C4<0>, C4<0>;
L_0x7f9f3fe7b160 .functor XOR 1, L_0x7f9f3fe7ad70, L_0x7f9f3fe7b340, C4<0>, C4<0>;
L_0x7f9f3fe7b230 .functor AND 1, L_0x7f9f3fe7ad70, L_0x7f9f3fe7b340, C4<1>, C4<1>;
L_0x7f9f3fe7b510 .functor AND 1, L_0x7f9f3fe7b760, L_0x7f9f3fe7b800, C4<1>, C4<1>;
L_0x7f9f3fe7b640 .functor OR 1, L_0x7f9f3fe7b230, L_0x7f9f3fe7b510, C4<0>, C4<0>;
v0x7f9f3fe3a2a0_0 .net "A", 0 0, L_0x7f9f3fe7b760;  1 drivers
v0x7f9f3fe3a330_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe7ad70;  1 drivers
v0x7f9f3fe3a3d0_0 .net "B", 0 0, L_0x7f9f3fe7b800;  1 drivers
v0x7f9f3fe3a480_0 .net "CYI", 0 0, L_0x7f9f3fe7b340;  1 drivers
v0x7f9f3fe3a520_0 .net "CYO", 0 0, L_0x7f9f3fe7b640;  1 drivers
v0x7f9f3fe3a600_0 .net "SUM", 0 0, L_0x7f9f3fe7b160;  1 drivers
v0x7f9f3fe3a6a0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe7b230;  1 drivers
v0x7f9f3fe3a750_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe7b510;  1 drivers
S_0x7f9f3fe3a880 .scope module, "C15" "full_adder" 2 26, 3 2 0, S_0x7f9f3fe36cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe7b3e0 .functor XOR 1, L_0x7f9f3fe7bdf0, L_0x7f9f3fe7b8a0, C4<0>, C4<0>;
L_0x7f9f3fe7ba00 .functor XOR 1, L_0x7f9f3fe7b3e0, L_0x7f9f3fe7b940, C4<0>, C4<0>;
L_0x7f9f3fe7bab0 .functor AND 1, L_0x7f9f3fe7b3e0, L_0x7f9f3fe7b940, C4<1>, C4<1>;
L_0x7f9f3fe7bba0 .functor AND 1, L_0x7f9f3fe7bdf0, L_0x7f9f3fe7b8a0, C4<1>, C4<1>;
L_0x7f9f3fe7bcd0 .functor OR 1, L_0x7f9f3fe7bab0, L_0x7f9f3fe7bba0, C4<0>, C4<0>;
v0x7f9f3fe3aac0_0 .net "A", 0 0, L_0x7f9f3fe7bdf0;  1 drivers
v0x7f9f3fe3ab50_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe7b3e0;  1 drivers
v0x7f9f3fe3abf0_0 .net "B", 0 0, L_0x7f9f3fe7b8a0;  1 drivers
v0x7f9f3fe3aca0_0 .net "CYI", 0 0, L_0x7f9f3fe7b940;  1 drivers
v0x7f9f3fe3ad40_0 .net "CYO", 0 0, L_0x7f9f3fe7bcd0;  1 drivers
v0x7f9f3fe3ae20_0 .net "SUM", 0 0, L_0x7f9f3fe7ba00;  1 drivers
v0x7f9f3fe3aec0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe7bab0;  1 drivers
v0x7f9f3fe3af70_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe7bba0;  1 drivers
S_0x7f9f3fe3b0a0 .scope module, "C2" "full_adder" 2 13, 3 2 0, S_0x7f9f3fe36cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe76050 .functor XOR 1, L_0x7f9f3fe76430, L_0x7f9f3fe764d0, C4<0>, C4<0>;
L_0x7f9f3fe760c0 .functor XOR 1, L_0x7f9f3fe76050, L_0x7f9f3fe765b0, C4<0>, C4<0>;
L_0x7f9f3fe76170 .functor AND 1, L_0x7f9f3fe76050, L_0x7f9f3fe765b0, C4<1>, C4<1>;
L_0x7f9f3fe76220 .functor AND 1, L_0x7f9f3fe76430, L_0x7f9f3fe764d0, C4<1>, C4<1>;
L_0x7f9f3fe76310 .functor OR 1, L_0x7f9f3fe76170, L_0x7f9f3fe76220, C4<0>, C4<0>;
v0x7f9f3fe3b360_0 .net "A", 0 0, L_0x7f9f3fe76430;  1 drivers
v0x7f9f3fe3b3f0_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe76050;  1 drivers
v0x7f9f3fe3b490_0 .net "B", 0 0, L_0x7f9f3fe764d0;  1 drivers
v0x7f9f3fe3b520_0 .net "CYI", 0 0, L_0x7f9f3fe765b0;  1 drivers
v0x7f9f3fe3b5b0_0 .net "CYO", 0 0, L_0x7f9f3fe76310;  1 drivers
v0x7f9f3fe3b680_0 .net "SUM", 0 0, L_0x7f9f3fe760c0;  1 drivers
v0x7f9f3fe3b720_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe76170;  1 drivers
v0x7f9f3fe3b7d0_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe76220;  1 drivers
S_0x7f9f3fe3b900 .scope module, "C3" "full_adder" 2 14, 3 2 0, S_0x7f9f3fe36cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe76690 .functor XOR 1, L_0x7f9f3fe76ad0, L_0x7f9f3fe76bc0, C4<0>, C4<0>;
L_0x7f9f3fe76700 .functor XOR 1, L_0x7f9f3fe76690, L_0x7f9f3fe76c60, C4<0>, C4<0>;
L_0x7f9f3fe767b0 .functor AND 1, L_0x7f9f3fe76690, L_0x7f9f3fe76c60, C4<1>, C4<1>;
L_0x7f9f3fe76880 .functor AND 1, L_0x7f9f3fe76ad0, L_0x7f9f3fe76bc0, C4<1>, C4<1>;
L_0x7f9f3fe769b0 .functor OR 1, L_0x7f9f3fe767b0, L_0x7f9f3fe76880, C4<0>, C4<0>;
v0x7f9f3fe3bb40_0 .net "A", 0 0, L_0x7f9f3fe76ad0;  1 drivers
v0x7f9f3fe3bbd0_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe76690;  1 drivers
v0x7f9f3fe3bc70_0 .net "B", 0 0, L_0x7f9f3fe76bc0;  1 drivers
v0x7f9f3fe3bd20_0 .net "CYI", 0 0, L_0x7f9f3fe76c60;  1 drivers
v0x7f9f3fe3bdc0_0 .net "CYO", 0 0, L_0x7f9f3fe769b0;  1 drivers
v0x7f9f3fe3bea0_0 .net "SUM", 0 0, L_0x7f9f3fe76700;  1 drivers
v0x7f9f3fe3bf40_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe767b0;  1 drivers
v0x7f9f3fe3bff0_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe76880;  1 drivers
S_0x7f9f3fe3c120 .scope module, "C4" "full_adder" 2 15, 3 2 0, S_0x7f9f3fe36cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe76d60 .functor XOR 1, L_0x7f9f3fe77180, L_0x7f9f3fe77320, C4<0>, C4<0>;
L_0x7f9f3fe76dd0 .functor XOR 1, L_0x7f9f3fe76d60, L_0x7f9f3fe774c0, C4<0>, C4<0>;
L_0x7f9f3fe76e40 .functor AND 1, L_0x7f9f3fe76d60, L_0x7f9f3fe774c0, C4<1>, C4<1>;
L_0x7f9f3fe76f30 .functor AND 1, L_0x7f9f3fe77180, L_0x7f9f3fe77320, C4<1>, C4<1>;
L_0x7f9f3fe77060 .functor OR 1, L_0x7f9f3fe76e40, L_0x7f9f3fe76f30, C4<0>, C4<0>;
v0x7f9f3fe3c360_0 .net "A", 0 0, L_0x7f9f3fe77180;  1 drivers
v0x7f9f3fe3c3f0_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe76d60;  1 drivers
v0x7f9f3fe3c490_0 .net "B", 0 0, L_0x7f9f3fe77320;  1 drivers
v0x7f9f3fe3c540_0 .net "CYI", 0 0, L_0x7f9f3fe774c0;  1 drivers
v0x7f9f3fe3c5e0_0 .net "CYO", 0 0, L_0x7f9f3fe77060;  1 drivers
v0x7f9f3fe3c6c0_0 .net "SUM", 0 0, L_0x7f9f3fe76dd0;  1 drivers
v0x7f9f3fe3c760_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe76e40;  1 drivers
v0x7f9f3fe3c810_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe76f30;  1 drivers
S_0x7f9f3fe3c940 .scope module, "C5" "full_adder" 2 16, 3 2 0, S_0x7f9f3fe36cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe77560 .functor XOR 1, L_0x7f9f3fe77960, L_0x7f9f3fe77a00, C4<0>, C4<0>;
L_0x7f9f3fe775d0 .functor XOR 1, L_0x7f9f3fe77560, L_0x7f9f3fe77aa0, C4<0>, C4<0>;
L_0x7f9f3fe77640 .functor AND 1, L_0x7f9f3fe77560, L_0x7f9f3fe77aa0, C4<1>, C4<1>;
L_0x7f9f3fe77710 .functor AND 1, L_0x7f9f3fe77960, L_0x7f9f3fe77a00, C4<1>, C4<1>;
L_0x7f9f3fe77840 .functor OR 1, L_0x7f9f3fe77640, L_0x7f9f3fe77710, C4<0>, C4<0>;
v0x7f9f3fe3cb80_0 .net "A", 0 0, L_0x7f9f3fe77960;  1 drivers
v0x7f9f3fe3cc10_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe77560;  1 drivers
v0x7f9f3fe3ccb0_0 .net "B", 0 0, L_0x7f9f3fe77a00;  1 drivers
v0x7f9f3fe3cd60_0 .net "CYI", 0 0, L_0x7f9f3fe77aa0;  1 drivers
v0x7f9f3fe3ce00_0 .net "CYO", 0 0, L_0x7f9f3fe77840;  1 drivers
v0x7f9f3fe3cee0_0 .net "SUM", 0 0, L_0x7f9f3fe775d0;  1 drivers
v0x7f9f3fe3cf80_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe77640;  1 drivers
v0x7f9f3fe3d030_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe77710;  1 drivers
S_0x7f9f3fe3d160 .scope module, "C6" "full_adder" 2 17, 3 2 0, S_0x7f9f3fe36cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe77bd0 .functor XOR 1, L_0x7f9f3fe77ff0, L_0x7f9f3fe78090, C4<0>, C4<0>;
L_0x7f9f3fe77c40 .functor XOR 1, L_0x7f9f3fe77bd0, L_0x7f9f3fe781d0, C4<0>, C4<0>;
L_0x7f9f3fe77cb0 .functor AND 1, L_0x7f9f3fe77bd0, L_0x7f9f3fe781d0, C4<1>, C4<1>;
L_0x7f9f3fe77da0 .functor AND 1, L_0x7f9f3fe77ff0, L_0x7f9f3fe78090, C4<1>, C4<1>;
L_0x7f9f3fe77ed0 .functor OR 1, L_0x7f9f3fe77cb0, L_0x7f9f3fe77da0, C4<0>, C4<0>;
v0x7f9f3fe3d3a0_0 .net "A", 0 0, L_0x7f9f3fe77ff0;  1 drivers
v0x7f9f3fe3d430_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe77bd0;  1 drivers
v0x7f9f3fe3d4d0_0 .net "B", 0 0, L_0x7f9f3fe78090;  1 drivers
v0x7f9f3fe3d580_0 .net "CYI", 0 0, L_0x7f9f3fe781d0;  1 drivers
v0x7f9f3fe3d620_0 .net "CYO", 0 0, L_0x7f9f3fe77ed0;  1 drivers
v0x7f9f3fe3d700_0 .net "SUM", 0 0, L_0x7f9f3fe77c40;  1 drivers
v0x7f9f3fe3d7a0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe77cb0;  1 drivers
v0x7f9f3fe3d850_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe77da0;  1 drivers
S_0x7f9f3fe3d980 .scope module, "C7" "full_adder" 2 18, 3 2 0, S_0x7f9f3fe36cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe78270 .functor XOR 1, L_0x7f9f3fe78680, L_0x7f9f3fe78130, C4<0>, C4<0>;
L_0x7f9f3fe77b60 .functor XOR 1, L_0x7f9f3fe78270, L_0x7f9f3fe787d0, C4<0>, C4<0>;
L_0x7f9f3fe78340 .functor AND 1, L_0x7f9f3fe78270, L_0x7f9f3fe787d0, C4<1>, C4<1>;
L_0x7f9f3fe78430 .functor AND 1, L_0x7f9f3fe78680, L_0x7f9f3fe78130, C4<1>, C4<1>;
L_0x7f9f3fe78560 .functor OR 1, L_0x7f9f3fe78340, L_0x7f9f3fe78430, C4<0>, C4<0>;
v0x7f9f3fe3dbc0_0 .net "A", 0 0, L_0x7f9f3fe78680;  1 drivers
v0x7f9f3fe3dc50_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe78270;  1 drivers
v0x7f9f3fe3dcf0_0 .net "B", 0 0, L_0x7f9f3fe78130;  1 drivers
v0x7f9f3fe3dda0_0 .net "CYI", 0 0, L_0x7f9f3fe787d0;  1 drivers
v0x7f9f3fe3de40_0 .net "CYO", 0 0, L_0x7f9f3fe78560;  1 drivers
v0x7f9f3fe3df20_0 .net "SUM", 0 0, L_0x7f9f3fe77b60;  1 drivers
v0x7f9f3fe3dfc0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe78340;  1 drivers
v0x7f9f3fe3e070_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe78430;  1 drivers
S_0x7f9f3fe3e1a0 .scope module, "C8" "full_adder" 2 19, 3 2 0, S_0x7f9f3fe36cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe78930 .functor XOR 1, L_0x7f9f3fe78d20, L_0x7f9f3fe78dc0, C4<0>, C4<0>;
L_0x7f9f3fe78740 .functor XOR 1, L_0x7f9f3fe78930, L_0x7f9f3fe78f30, C4<0>, C4<0>;
L_0x7f9f3fe789e0 .functor AND 1, L_0x7f9f3fe78930, L_0x7f9f3fe78f30, C4<1>, C4<1>;
L_0x7f9f3fe78ad0 .functor AND 1, L_0x7f9f3fe78d20, L_0x7f9f3fe78dc0, C4<1>, C4<1>;
L_0x7f9f3fe78c00 .functor OR 1, L_0x7f9f3fe789e0, L_0x7f9f3fe78ad0, C4<0>, C4<0>;
v0x7f9f3fe3e3e0_0 .net "A", 0 0, L_0x7f9f3fe78d20;  1 drivers
v0x7f9f3fe3e470_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe78930;  1 drivers
v0x7f9f3fe3e510_0 .net "B", 0 0, L_0x7f9f3fe78dc0;  1 drivers
v0x7f9f3fe3e5c0_0 .net "CYI", 0 0, L_0x7f9f3fe78f30;  1 drivers
v0x7f9f3fe3e660_0 .net "CYO", 0 0, L_0x7f9f3fe78c00;  1 drivers
v0x7f9f3fe3e740_0 .net "SUM", 0 0, L_0x7f9f3fe78740;  1 drivers
v0x7f9f3fe3e7e0_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe789e0;  1 drivers
v0x7f9f3fe3e890_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe78ad0;  1 drivers
S_0x7f9f3fe3e9c0 .scope module, "C9" "full_adder" 2 20, 3 2 0, S_0x7f9f3fe36cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "CYI";
    .port_info 3 /OUTPUT 1 "SUM";
    .port_info 4 /OUTPUT 1 "CYO";
L_0x7f9f3fe78870 .functor XOR 1, L_0x7f9f3fe79450, L_0x7f9f3fe795d0, C4<0>, C4<0>;
L_0x7f9f3fe75a60 .functor XOR 1, L_0x7f9f3fe78870, L_0x7f9f3fe79670, C4<0>, C4<0>;
L_0x7f9f3fe79110 .functor AND 1, L_0x7f9f3fe78870, L_0x7f9f3fe79670, C4<1>, C4<1>;
L_0x7f9f3fe79200 .functor AND 1, L_0x7f9f3fe79450, L_0x7f9f3fe795d0, C4<1>, C4<1>;
L_0x7f9f3fe79330 .functor OR 1, L_0x7f9f3fe79110, L_0x7f9f3fe79200, C4<0>, C4<0>;
v0x7f9f3fe3ec00_0 .net "A", 0 0, L_0x7f9f3fe79450;  1 drivers
v0x7f9f3fe3ec90_0 .net "A_XOR_B", 0 0, L_0x7f9f3fe78870;  1 drivers
v0x7f9f3fe3ed30_0 .net "B", 0 0, L_0x7f9f3fe795d0;  1 drivers
v0x7f9f3fe3ede0_0 .net "CYI", 0 0, L_0x7f9f3fe79670;  1 drivers
v0x7f9f3fe3ee80_0 .net "CYO", 0 0, L_0x7f9f3fe79330;  1 drivers
v0x7f9f3fe3ef60_0 .net "SUM", 0 0, L_0x7f9f3fe75a60;  1 drivers
v0x7f9f3fe3f000_0 .net *"_ivl_4", 0 0, L_0x7f9f3fe79110;  1 drivers
v0x7f9f3fe3f0b0_0 .net *"_ivl_6", 0 0, L_0x7f9f3fe79200;  1 drivers
S_0x7f9f3fe3f670 .scope module, "comp_result" "mux16_4to1" 4 16, 5 2 0, S_0x7f9f3fe36a80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "SEL";
    .port_info 1 /INPUT 16 "D_IN0";
    .port_info 2 /INPUT 16 "D_IN1";
    .port_info 3 /INPUT 16 "D_IN2";
    .port_info 4 /INPUT 16 "D_IN3";
    .port_info 5 /OUTPUT 16 "D_OUT";
v0x7f9f3fe3f920_0 .net "D_IN0", 15 0, L_0x7f9f3fe7c010;  alias, 1 drivers
v0x7f9f3fe3f9e0_0 .net "D_IN1", 15 0, L_0x7f9f3fe7cd80;  alias, 1 drivers
v0x7f9f3fe3fa80_0 .net "D_IN2", 15 0, L_0x7f9f3fe7cdf0;  alias, 1 drivers
L_0x7f9f40973290 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9f3fe3fb40_0 .net "D_IN3", 15 0, L_0x7f9f40973290;  1 drivers
v0x7f9f3fe3fbf0_0 .var "D_OUT", 15 0;
v0x7f9f3fe3fce0_0 .net "SEL", 1 0, v0x7f9f3fe411d0_0;  alias, 1 drivers
E_0x7f9f3fe3f8c0/0 .event edge, v0x7f9f3fe3fb40_0, v0x7f9f3fe3fa80_0, v0x7f9f3fe3f9e0_0, v0x7f9f3fe3f540_0;
E_0x7f9f3fe3f8c0/1 .event edge, v0x7f9f3fe3fce0_0;
E_0x7f9f3fe3f8c0 .event/or E_0x7f9f3fe3f8c0/0, E_0x7f9f3fe3f8c0/1;
S_0x7f9f3fe40350 .scope module, "fsm_l" "fsm_control" 10 118, 7 7 0, S_0x7f9f3fe2d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 16 "INSTR";
    .port_info 3 /INPUT 1 "N";
    .port_info 4 /INPUT 1 "Z";
    .port_info 5 /INPUT 1 "P";
    .port_info 6 /OUTPUT 1 "MARMUX_SEL";
    .port_info 7 /OUTPUT 1 "GATE_MARMUX_SEL";
    .port_info 8 /OUTPUT 2 "PCMUX_SEL";
    .port_info 9 /OUTPUT 1 "LDPC";
    .port_info 10 /OUTPUT 1 "GATE_PC_SEL";
    .port_info 11 /OUTPUT 3 "SR1";
    .port_info 12 /OUTPUT 3 "SR2";
    .port_info 13 /OUTPUT 3 "DR";
    .port_info 14 /OUTPUT 1 "LDREG";
    .port_info 15 /OUTPUT 1 "SR2MUX_SEL";
    .port_info 16 /OUTPUT 2 "ADDR2MUX_SEL";
    .port_info 17 /OUTPUT 1 "ADDR1MUX_SEL";
    .port_info 18 /OUTPUT 2 "ALUK";
    .port_info 19 /OUTPUT 1 "GATE_ALU_SEL";
    .port_info 20 /OUTPUT 1 "LDIR";
    .port_info 21 /OUTPUT 1 "LDCC";
    .port_info 22 /OUTPUT 2 "LDMDR";
    .port_info 23 /OUTPUT 1 "LDMAR";
    .port_info 24 /OUTPUT 1 "MEM_RW";
    .port_info 25 /OUTPUT 1 "GATE_MDR_SEL";
P_0x7f9f3fe40550 .param/l "fsm_state_D" 0 7 56, C4<010>;
P_0x7f9f3fe40590 .param/l "fsm_state_EA" 0 7 57, C4<011>;
P_0x7f9f3fe405d0 .param/l "fsm_state_EX" 0 7 59, C4<101>;
P_0x7f9f3fe40610 .param/l "fsm_state_F1" 0 7 54, C4<000>;
P_0x7f9f3fe40650 .param/l "fsm_state_F2" 0 7 55, C4<001>;
P_0x7f9f3fe40690 .param/l "fsm_state_OP" 0 7 58, C4<100>;
P_0x7f9f3fe406d0 .param/l "fsm_state_S" 0 7 60, C4<110>;
v0x7f9f3fe41070_0 .net "ADDR1MUX_SEL", 0 0, L_0x7f9f40a09f30;  alias, 1 drivers
v0x7f9f3fe41120_0 .net "ADDR2MUX_SEL", 1 0, L_0x7f9f40a0a2c0;  alias, 1 drivers
v0x7f9f3fe411d0_0 .var "ALUK", 1 0;
v0x7f9f3fe412c0_0 .net "CLK", 0 0, v0x7f9f3fe532f0_0;  alias, 1 drivers
v0x7f9f3fe41350_0 .var "CURRENT_SIGNALS", 18 0;
v0x7f9f3fe41420_0 .var "CURRENT_STATE", 2 0;
v0x7f9f3fe414d0_0 .var "DR", 2 0;
v0x7f9f3fe41580_0 .net "GATE_ALU_SEL", 0 0, L_0x7f9f40a0a530;  alias, 1 drivers
v0x7f9f3fe41620_0 .net "GATE_MARMUX_SEL", 0 0, L_0x7f9f40a09c10;  alias, 1 drivers
v0x7f9f3fe41730_0 .net "GATE_MDR_SEL", 0 0, L_0x7f9f40a0ab40;  alias, 1 drivers
v0x7f9f3fe417c0_0 .net "GATE_PC_SEL", 0 0, L_0x7f9f40a09fe0;  alias, 1 drivers
v0x7f9f3fe41860_0 .net "INSTR", 15 0, v0x7f9f3fe44120_0;  alias, 1 drivers
v0x7f9f3fe41910_0 .net "LDCC", 0 0, L_0x7f9f40a0a750;  alias, 1 drivers
v0x7f9f3fe419b0_0 .net "LDIR", 0 0, L_0x7f9f40a0a6b0;  alias, 1 drivers
v0x7f9f3fe41a50_0 .net "LDMAR", 0 0, L_0x7f9f40a0a980;  alias, 1 drivers
v0x7f9f3fe41af0_0 .net "LDMDR", 1 0, L_0x7f9f40a0a860;  alias, 1 drivers
v0x7f9f3fe41ba0_0 .net "LDPC", 0 0, L_0x7f9f40a09e90;  alias, 1 drivers
v0x7f9f3fe41d30_0 .net "LDREG", 0 0, L_0x7f9f40a0a100;  alias, 1 drivers
v0x7f9f3fe41dc0_0 .net "MARMUX_SEL", 0 0, L_0x7f9f40a09af0;  alias, 1 drivers
v0x7f9f3fe41e50_0 .net "MEM_RW", 0 0, L_0x7f9f40a0aaa0;  alias, 1 drivers
v0x7f9f3fe41ee0_0 .net "N", 0 0, v0x7f9f3fe45e60_0;  alias, 1 drivers
v0x7f9f3fe41f80_0 .var "NEXT_STATE", 2 0;
v0x7f9f3fe42030_0 .net "OPCODE", 3 0, L_0x7f9f40a09a50;  1 drivers
v0x7f9f3fe420e0_0 .net "P", 0 0, v0x7f9f3fe45f30_0;  alias, 1 drivers
v0x7f9f3fe42180_0 .net "PCMUX_SEL", 1 0, L_0x7f9f40a09d70;  alias, 1 drivers
v0x7f9f3fe42230_0 .net "RESET", 0 0, v0x7f9f3fe53380_0;  alias, 1 drivers
v0x7f9f3fe422d0_0 .var "SR1", 2 0;
v0x7f9f3fe42380_0 .var "SR2", 2 0;
v0x7f9f3fe42430_0 .net "SR2MUX_SEL", 0 0, L_0x7f9f40a0a1a0;  alias, 1 drivers
v0x7f9f3fe424d0_0 .net "Z", 0 0, v0x7f9f3fe45fe0_0;  alias, 1 drivers
E_0x7f9f3fe40c50 .event edge, v0x7f9f3fe42230_0, v0x7f9f3fe41420_0;
E_0x7f9f3fe40c90 .event posedge, v0x7f9f3fe42230_0, v0x7f9f3fe412c0_0;
L_0x7f9f40a09a50 .part v0x7f9f3fe44120_0, 12, 4;
L_0x7f9f40a09af0 .part v0x7f9f3fe41350_0, 18, 1;
L_0x7f9f40a09c10 .part v0x7f9f3fe41350_0, 17, 1;
L_0x7f9f40a09d70 .part v0x7f9f3fe41350_0, 15, 2;
L_0x7f9f40a09e90 .part v0x7f9f3fe41350_0, 14, 1;
L_0x7f9f40a09fe0 .part v0x7f9f3fe41350_0, 13, 1;
L_0x7f9f40a0a100 .part v0x7f9f3fe41350_0, 12, 1;
L_0x7f9f40a0a1a0 .part v0x7f9f3fe41350_0, 11, 1;
L_0x7f9f40a0a2c0 .part v0x7f9f3fe41350_0, 9, 2;
L_0x7f9f40a09f30 .part v0x7f9f3fe41350_0, 8, 1;
L_0x7f9f40a0a530 .part v0x7f9f3fe41350_0, 7, 1;
L_0x7f9f40a0a6b0 .part v0x7f9f3fe41350_0, 6, 1;
L_0x7f9f40a0a750 .part v0x7f9f3fe41350_0, 5, 1;
L_0x7f9f40a0a860 .part v0x7f9f3fe41350_0, 3, 2;
L_0x7f9f40a0a980 .part v0x7f9f3fe41350_0, 2, 1;
L_0x7f9f40a0aaa0 .part v0x7f9f3fe41350_0, 1, 1;
L_0x7f9f40a0ab40 .part v0x7f9f3fe41350_0, 0, 1;
S_0x7f9f3fe40cd0 .scope begin, "comb_proc" "comb_proc" 7 96, 7 96 0, S_0x7f9f3fe40350;
 .timescale 0 0;
S_0x7f9f3fe40ea0 .scope begin, "sync_proc" "sync_proc" 7 87, 7 87 0, S_0x7f9f3fe40350;
 .timescale 0 0;
S_0x7f9f3fe427e0 .scope module, "gate_alu_l" "tristate_b16" 10 86, 12 3 0, S_0x7f9f3fe2d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 16 "D_IN";
    .port_info 2 /OUTPUT 16 "D_OUT";
v0x7f9f3fe429a0_0 .net "D_IN", 15 0, v0x7f9f3fe3fbf0_0;  alias, 1 drivers
v0x7f9f3fe40910_0 .net8 "D_OUT", 15 0, RS_0x7f9f4094e6f8;  alias, 4 drivers
v0x7f9f3fe42a80_0 .net "SEL", 0 0, L_0x7f9f40a0a530;  alias, 1 drivers
o0x7f9f4094e728 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f9f3fe42b30_0 name=_ivl_0
L_0x7f9f3fe7ce60 .functor MUXZ 16, o0x7f9f4094e728, v0x7f9f3fe3fbf0_0, L_0x7f9f40a0a530, C4<>;
S_0x7f9f3fe42bf0 .scope module, "gate_mDR_l" "tristate_b16" 10 115, 12 3 0, S_0x7f9f3fe2d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 16 "D_IN";
    .port_info 2 /OUTPUT 16 "D_OUT";
v0x7f9f3fe42e00_0 .net "D_IN", 15 0, v0x7f9f3fe44780_0;  alias, 1 drivers
v0x7f9f3fe42ec0_0 .net8 "D_OUT", 15 0, RS_0x7f9f4094e6f8;  alias, 4 drivers
v0x7f9f3fe42f80_0 .net "SEL", 0 0, L_0x7f9f40a0ab40;  alias, 1 drivers
o0x7f9f4094e818 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f9f3fe43050_0 name=_ivl_0
L_0x7f9f40a09930 .functor MUXZ 16, o0x7f9f4094e818, v0x7f9f3fe44780_0, L_0x7f9f40a0ab40, C4<>;
S_0x7f9f3fe43120 .scope module, "gate_marmux_l" "tristate_b16" 10 105, 12 3 0, S_0x7f9f3fe2d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 16 "D_IN";
    .port_info 2 /OUTPUT 16 "D_OUT";
v0x7f9f3fe43330_0 .net "D_IN", 15 0, L_0x7f9f40a09430;  alias, 1 drivers
v0x7f9f3fe433f0_0 .net8 "D_OUT", 15 0, RS_0x7f9f4094e6f8;  alias, 4 drivers
v0x7f9f3fe434d0_0 .net "SEL", 0 0, L_0x7f9f40a09c10;  alias, 1 drivers
o0x7f9f4094e908 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f9f3fe43580_0 name=_ivl_0
L_0x7f9f40a09550 .functor MUXZ 16, o0x7f9f4094e908, L_0x7f9f40a09430, L_0x7f9f40a09c10, C4<>;
S_0x7f9f3fe43660 .scope module, "gate_pc_l" "tristate_b16" 10 101, 12 3 0, S_0x7f9f3fe2d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 16 "D_IN";
    .port_info 2 /OUTPUT 16 "D_OUT";
v0x7f9f3fe438f0_0 .net "D_IN", 15 0, L_0x7f9f40a09320;  alias, 1 drivers
v0x7f9f3fe439c0_0 .net8 "D_OUT", 15 0, RS_0x7f9f4094e6f8;  alias, 4 drivers
v0x7f9f3fe43a50_0 .net "SEL", 0 0, L_0x7f9f40a09fe0;  alias, 1 drivers
o0x7f9f4094e9c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f9f3fe43ae0_0 name=_ivl_0
L_0x7f9f40a09390 .functor MUXZ 16, o0x7f9f4094e9c8, L_0x7f9f40a09320, L_0x7f9f40a09fe0, C4<>;
S_0x7f9f3fe43bc0 .scope module, "ir_l" "register_16" 10 89, 13 2 0, S_0x7f9f3fe2d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe43ff0_0 .net8 "DATA_IN", 15 0, RS_0x7f9f4094e6f8;  alias, 4 drivers
v0x7f9f3fe44120_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe441c0_0 .net "LD", 0 0, L_0x7f9f40a0a6b0;  alias, 1 drivers
E_0x7f9f3fe43dd0 .event edge, v0x7f9f3fe40910_0, v0x7f9f3fe419b0_0;
S_0x7f9f3fe43e20 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe43bc0;
 .timescale 0 0;
S_0x7f9f3fe44290 .scope module, "mDR_l" "register_16" 10 113, 13 2 0, S_0x7f9f3fe2d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe446c0_0 .net "DATA_IN", 15 0, L_0x7f9f40a09670;  alias, 1 drivers
v0x7f9f3fe44780_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe44840_0 .net "LD", 0 0, L_0x7f9f40a09890;  1 drivers
E_0x7f9f3fe444a0 .event edge, v0x7f9f3fe446c0_0, v0x7f9f3fe44840_0;
S_0x7f9f3fe444f0 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe44290;
 .timescale 0 0;
S_0x7f9f3fe44930 .scope module, "mDR_mux" "mux16_2to1" 10 111, 11 2 0, S_0x7f9f3fe2d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 16 "D_IN0";
    .port_info 2 /INPUT 16 "D_IN1";
    .port_info 3 /OUTPUT 16 "D_OUT";
v0x7f9f3fe44b50_0 .net "D_IN0", 15 0, v0x7f9f3fe48030_0;  alias, 1 drivers
v0x7f9f3fe44c10_0 .net8 "D_IN1", 15 0, RS_0x7f9f4094e6f8;  alias, 4 drivers
v0x7f9f3fe44cb0_0 .net "D_OUT", 15 0, L_0x7f9f40a09670;  alias, 1 drivers
v0x7f9f3fe44d80_0 .net "SEL", 0 0, L_0x7f9f40a09710;  1 drivers
L_0x7f9f40a09670 .functor MUXZ 16, v0x7f9f3fe48030_0, RS_0x7f9f4094e6f8, L_0x7f9f40a09710, C4<>;
S_0x7f9f3fe44e70 .scope module, "mar_l" "register_16" 10 112, 13 2 0, S_0x7f9f3fe2d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe452a0_0 .net8 "DATA_IN", 15 0, RS_0x7f9f4094e6f8;  alias, 4 drivers
v0x7f9f3fe45350_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe45400_0 .net "LD", 0 0, L_0x7f9f40a0a980;  alias, 1 drivers
E_0x7f9f3fe45080 .event edge, v0x7f9f3fe40910_0, v0x7f9f3fe41a50_0;
S_0x7f9f3fe450d0 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe44e70;
 .timescale 0 0;
S_0x7f9f3fe45500 .scope module, "marmux_l" "mux16_2to1" 10 104, 11 2 0, S_0x7f9f3fe2d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 16 "D_IN0";
    .port_info 2 /INPUT 16 "D_IN1";
    .port_info 3 /OUTPUT 16 "D_OUT";
v0x7f9f3fe45720_0 .net "D_IN0", 15 0, L_0x7f9f40a08510;  alias, 1 drivers
v0x7f9f3fe457f0_0 .net "D_IN1", 15 0, L_0x7f9f3fe740a0;  alias, 1 drivers
v0x7f9f3fe45890_0 .net "D_OUT", 15 0, L_0x7f9f40a09430;  alias, 1 drivers
v0x7f9f3fe45960_0 .net "SEL", 0 0, L_0x7f9f40a09af0;  alias, 1 drivers
L_0x7f9f40a09430 .functor MUXZ 16, L_0x7f9f40a08510, L_0x7f9f3fe740a0, L_0x7f9f40a09af0, C4<>;
S_0x7f9f3fe45a50 .scope module, "nzp_l" "nzp" 10 108, 14 7 0, S_0x7f9f3fe2d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "D_IN";
    .port_info 1 /INPUT 1 "LD";
    .port_info 2 /OUTPUT 1 "N";
    .port_info 3 /OUTPUT 1 "Z";
    .port_info 4 /OUTPUT 1 "P";
v0x7f9f3fe45d10_0 .net8 "D_IN", 15 0, RS_0x7f9f4094e6f8;  alias, 4 drivers
v0x7f9f3fe45dc0_0 .net "LD", 0 0, L_0x7f9f40a0a750;  alias, 1 drivers
v0x7f9f3fe45e60_0 .var "N", 0 0;
v0x7f9f3fe45f30_0 .var "P", 0 0;
v0x7f9f3fe45fe0_0 .var "Z", 0 0;
E_0x7f9f3fe45cc0 .event edge, v0x7f9f3fe40910_0, v0x7f9f3fe41910_0;
S_0x7f9f3fe460e0 .scope module, "pc_l" "pc" 10 99, 15 2 0, S_0x7f9f3fe2d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "LD";
    .port_info 3 /INPUT 2 "PCSEL";
    .port_info 4 /INPUT 16 "OFFSET";
    .port_info 5 /INPUT 16 "DIRECT";
    .port_info 6 /OUTPUT 16 "PC_OUT";
L_0x7f9f40a09320 .functor BUFZ 16, v0x7f9f3fe476f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f9f3fe471c0_0 .net "CLK", 0 0, v0x7f9f3fe532f0_0;  alias, 1 drivers
v0x7f9f3fe47250_0 .net "DIRECT", 15 0, o0x7f9f4094f0e8;  alias, 0 drivers
v0x7f9f3fe47300_0 .net "LD", 0 0, L_0x7f9f40a09e90;  alias, 1 drivers
v0x7f9f3fe473d0_0 .net "OFFSET", 15 0, o0x7f9f4094f0b8;  alias, 0 drivers
v0x7f9f3fe47480_0 .net "PCSEL", 1 0, L_0x7f9f40a09d70;  alias, 1 drivers
v0x7f9f3fe47590_0 .net "PC_OUT", 15 0, L_0x7f9f40a09320;  alias, 1 drivers
v0x7f9f3fe47660_0 .net "PC_REG_IN", 15 0, v0x7f9f3fe46dd0_0;  1 drivers
v0x7f9f3fe476f0_0 .var "PC_REG_OUT", 15 0;
v0x7f9f3fe47780_0 .net "PLUS_ONE", 15 0, L_0x7f9f40a09200;  1 drivers
v0x7f9f3fe47890_0 .net "RESET", 0 0, v0x7f9f3fe53380_0;  alias, 1 drivers
E_0x7f9f3fe45c10 .event posedge, v0x7f9f3fe412c0_0;
S_0x7f9f3fe463a0 .scope module, "pc_inc" "inc1" 15 30, 9 2 0, S_0x7f9f3fe460e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "D_IN";
    .port_info 1 /OUTPUT 16 "D_OUT";
v0x7f9f3fe465b0_0 .net "D_IN", 15 0, v0x7f9f3fe476f0_0;  1 drivers
v0x7f9f3fe46670_0 .net "D_OUT", 15 0, L_0x7f9f40a09200;  alias, 1 drivers
L_0x7f9f40973368 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9f3fe46720_0 .net/2u *"_ivl_0", 15 0, L_0x7f9f40973368;  1 drivers
L_0x7f9f40a09200 .arith/sum 16, v0x7f9f3fe476f0_0, L_0x7f9f40973368;
S_0x7f9f3fe46810 .scope module, "pc_mux" "mux16_4to1" 15 17, 5 2 0, S_0x7f9f3fe460e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "SEL";
    .port_info 1 /INPUT 16 "D_IN0";
    .port_info 2 /INPUT 16 "D_IN1";
    .port_info 3 /INPUT 16 "D_IN2";
    .port_info 4 /INPUT 16 "D_IN3";
    .port_info 5 /OUTPUT 16 "D_OUT";
v0x7f9f3fe46af0_0 .net "D_IN0", 15 0, L_0x7f9f40a09200;  alias, 1 drivers
v0x7f9f3fe46bc0_0 .net "D_IN1", 15 0, o0x7f9f4094f0b8;  alias, 0 drivers
v0x7f9f3fe46c60_0 .net "D_IN2", 15 0, o0x7f9f4094f0e8;  alias, 0 drivers
o0x7f9f4094f118 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9f3fe46d20_0 .net "D_IN3", 15 0, o0x7f9f4094f118;  0 drivers
v0x7f9f3fe46dd0_0 .var "D_OUT", 15 0;
v0x7f9f3fe46ec0_0 .net "SEL", 1 0, L_0x7f9f40a09d70;  alias, 1 drivers
E_0x7f9f3fe46a90/0 .event edge, v0x7f9f3fe46d20_0, v0x7f9f3fe46c60_0, v0x7f9f3fe46bc0_0, v0x7f9f3fe46670_0;
E_0x7f9f3fe46a90/1 .event edge, v0x7f9f3fe42180_0;
E_0x7f9f3fe46a90 .event/or E_0x7f9f3fe46a90/0, E_0x7f9f3fe46a90/1;
S_0x7f9f3fe46fe0 .scope begin, "pc_reg" "pc_reg" 15 21, 15 21 0, S_0x7f9f3fe460e0;
 .timescale 0 0;
S_0x7f9f3fe47990 .scope module, "ram_l" "ram" 10 114, 16 1 0, S_0x7f9f3fe2d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WE";
    .port_info 1 /INPUT 16 "ADDRESS";
    .port_info 2 /INPUT 16 "DATA_IN";
    .port_info 3 /OUTPUT 16 "DATA_OUT";
P_0x7f9f3fe47c50 .param/l "ADDR_SIZE" 0 16 1, +C4<00000000000000000000000000010000>;
P_0x7f9f3fe47c90 .param/l "DATA_SIZE" 0 16 2, +C4<00000000000000000000000000010000>;
P_0x7f9f3fe47cd0 .param/l "MEM_DEPTH" 1 16 9, +C4<000000000000000000000000000000010000000000000000>;
v0x7f9f3fe47f20_0 .net "ADDRESS", 15 0, v0x7f9f3fe45350_0;  alias, 1 drivers
v0x7f9f3fe47dd0_0 .net "DATA_IN", 15 0, v0x7f9f3fe44780_0;  alias, 1 drivers
v0x7f9f3fe48030_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe480c0 .array "MEM", 65535 0, 15 0;
v0x7f9f3fe48150_0 .net "WE", 0 0, L_0x7f9f40a0aaa0;  alias, 1 drivers
E_0x7f9f3fe47ec0 .event edge, v0x7f9f3fe44b50_0, v0x7f9f3fe42e00_0, v0x7f9f3fe45350_0, v0x7f9f3fe41e50_0;
S_0x7f9f3fe48260 .scope module, "reg_file_l" "register_file" 10 77, 17 11 0, S_0x7f9f3fe2d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 3 "DR";
    .port_info 2 /INPUT 3 "SR1";
    .port_info 3 /INPUT 3 "SR2";
    .port_info 4 /INPUT 16 "DR_IN";
    .port_info 5 /OUTPUT 16 "SR1_OUT";
    .port_info 6 /OUTPUT 16 "SR2_OUT";
L_0x7f9f3fe743d0 .functor AND 1, L_0x7f9f3fe74330, L_0x7f9f40a0a100, C4<1>, C4<1>;
L_0x7f9f3fe74520 .functor AND 1, L_0x7f9f3fe74480, L_0x7f9f40a0a100, C4<1>, C4<1>;
L_0x7f9f3fe747b0 .functor AND 1, L_0x7f9f3fe74690, L_0x7f9f40a0a100, C4<1>, C4<1>;
L_0x7f9f3fe748c0 .functor AND 1, L_0x7f9f3fe74820, L_0x7f9f40a0a100, C4<1>, C4<1>;
L_0x7f9f3fe74a50 .functor AND 1, L_0x7f9f3fe749b0, L_0x7f9f40a0a100, C4<1>, C4<1>;
L_0x7f9f3fe74be0 .functor AND 1, L_0x7f9f3fe74b40, L_0x7f9f40a0a100, C4<1>, C4<1>;
L_0x7f9f3fe74610 .functor AND 1, L_0x7f9f3fe74dd0, L_0x7f9f40a0a100, C4<1>, C4<1>;
L_0x7f9f3fe75050 .functor AND 1, L_0x7f9f3fe74fb0, L_0x7f9f40a0a100, C4<1>, C4<1>;
L_0x7f9f3fe75140 .functor NOT 1, L_0x7f9f40a0a100, C4<0>, C4<0>, C4<0>;
L_0x7f9f3fe75240 .functor NOT 1, L_0x7f9f40a0a100, C4<0>, C4<0>, C4<0>;
v0x7f9f3fe4e390_0 .net "DEC_LD", 7 0, v0x7f9f3fe4e2c0_0;  1 drivers
v0x7f9f3fe4e450_0 .net "DR", 2 0, v0x7f9f3fe414d0_0;  alias, 1 drivers
v0x7f9f3fe4e520_0 .net8 "DR_IN", 15 0, RS_0x7f9f4094e6f8;  alias, 4 drivers
v0x7f9f3fe4a180_0 .net "LD", 0 0, L_0x7f9f40a0a100;  alias, 1 drivers
v0x7f9f3fe4e7b0_0 .net "R0_LD", 0 0, L_0x7f9f3fe743d0;  1 drivers
v0x7f9f3fe4e840_0 .net "R0_OUT", 15 0, v0x7f9f3fe4a280_0;  1 drivers
v0x7f9f3fe4e8d0_0 .net "R1_LD", 0 0, L_0x7f9f3fe74520;  1 drivers
v0x7f9f3fe4e980_0 .net "R1_OUT", 15 0, v0x7f9f3fe4a8a0_0;  1 drivers
v0x7f9f3fe4ea10_0 .net "R2_LD", 0 0, L_0x7f9f3fe747b0;  1 drivers
v0x7f9f3fe4eb40_0 .net "R2_OUT", 15 0, v0x7f9f3fe4af60_0;  1 drivers
v0x7f9f3fe4ebd0_0 .net "R3_LD", 0 0, L_0x7f9f3fe748c0;  1 drivers
v0x7f9f3fe4ec60_0 .net "R3_OUT", 15 0, v0x7f9f3fe4b600_0;  1 drivers
v0x7f9f3fe4ecf0_0 .net "R4_LD", 0 0, L_0x7f9f3fe74a50;  1 drivers
v0x7f9f3fe4ed80_0 .net "R4_OUT", 15 0, v0x7f9f3fe4bca0_0;  1 drivers
v0x7f9f3fe4ee10_0 .net "R5_LD", 0 0, L_0x7f9f3fe74be0;  1 drivers
v0x7f9f3fe4eec0_0 .net "R5_OUT", 15 0, v0x7f9f3fe4c340_0;  1 drivers
v0x7f9f3fe4ef50_0 .net "R6_LD", 0 0, L_0x7f9f3fe74610;  1 drivers
v0x7f9f3fe4f100_0 .net "R6_OUT", 15 0, v0x7f9f3fe4ca60_0;  1 drivers
v0x7f9f3fe4f190_0 .net "R7_LD", 0 0, L_0x7f9f3fe75050;  1 drivers
v0x7f9f3fe4f220_0 .net "R7_OUT", 15 0, v0x7f9f3fe4d0c0_0;  1 drivers
v0x7f9f3fe4f2b0_0 .net "SR1", 2 0, v0x7f9f3fe422d0_0;  alias, 1 drivers
v0x7f9f3fe4f340_0 .net "SR1_IN", 15 0, v0x7f9f3fe48ec0_0;  1 drivers
v0x7f9f3fe4f410_0 .net "SR1_LD", 0 0, L_0x7f9f3fe75140;  1 drivers
v0x7f9f3fe4f4a0_0 .net "SR1_OUT", 15 0, v0x7f9f3fe4d780_0;  alias, 1 drivers
v0x7f9f3fe4f570_0 .net "SR2", 2 0, v0x7f9f3fe42380_0;  alias, 1 drivers
v0x7f9f3fe4f640_0 .net "SR2_IN", 15 0, v0x7f9f3fe49a50_0;  1 drivers
v0x7f9f3fe4f710_0 .net "SR2_LD", 0 0, L_0x7f9f3fe75240;  1 drivers
v0x7f9f3fe4f7a0_0 .net "SR2_OUT", 15 0, v0x7f9f3fe4de20_0;  alias, 1 drivers
v0x7f9f3fe4f830_0 .net *"_ivl_1", 0 0, L_0x7f9f3fe74330;  1 drivers
v0x7f9f3fe4f8c0_0 .net *"_ivl_13", 0 0, L_0x7f9f3fe74820;  1 drivers
v0x7f9f3fe4f950_0 .net *"_ivl_17", 0 0, L_0x7f9f3fe749b0;  1 drivers
v0x7f9f3fe4f9f0_0 .net *"_ivl_21", 0 0, L_0x7f9f3fe74b40;  1 drivers
v0x7f9f3fe4faa0_0 .net *"_ivl_25", 0 0, L_0x7f9f3fe74dd0;  1 drivers
v0x7f9f3fe4f000_0 .net *"_ivl_29", 0 0, L_0x7f9f3fe74fb0;  1 drivers
v0x7f9f3fe4fd30_0 .net *"_ivl_5", 0 0, L_0x7f9f3fe74480;  1 drivers
v0x7f9f3fe4fdc0_0 .net *"_ivl_9", 0 0, L_0x7f9f3fe74690;  1 drivers
E_0x7f9f3fe48510 .event edge, v0x7f9f3fe41d30_0;
L_0x7f9f3fe74330 .part v0x7f9f3fe4e2c0_0, 0, 1;
L_0x7f9f3fe74480 .part v0x7f9f3fe4e2c0_0, 1, 1;
L_0x7f9f3fe74690 .part v0x7f9f3fe4e2c0_0, 2, 1;
L_0x7f9f3fe74820 .part v0x7f9f3fe4e2c0_0, 3, 1;
L_0x7f9f3fe749b0 .part v0x7f9f3fe4e2c0_0, 4, 1;
L_0x7f9f3fe74b40 .part v0x7f9f3fe4e2c0_0, 5, 1;
L_0x7f9f3fe74dd0 .part v0x7f9f3fe4e2c0_0, 6, 1;
L_0x7f9f3fe74fb0 .part v0x7f9f3fe4e2c0_0, 7, 1;
S_0x7f9f3fe48560 .scope module, "ChoseSR1" "mux16_8to1" 17 68, 18 2 0, S_0x7f9f3fe48260;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "SEL";
    .port_info 1 /INPUT 16 "D_IN0";
    .port_info 2 /INPUT 16 "D_IN1";
    .port_info 3 /INPUT 16 "D_IN2";
    .port_info 4 /INPUT 16 "D_IN3";
    .port_info 5 /INPUT 16 "D_IN4";
    .port_info 6 /INPUT 16 "D_IN5";
    .port_info 7 /INPUT 16 "D_IN6";
    .port_info 8 /INPUT 16 "D_IN7";
    .port_info 9 /OUTPUT 16 "D_OUT";
v0x7f9f3fe48900_0 .net "D_IN0", 15 0, v0x7f9f3fe4a280_0;  alias, 1 drivers
v0x7f9f3fe489c0_0 .net "D_IN1", 15 0, v0x7f9f3fe4a8a0_0;  alias, 1 drivers
v0x7f9f3fe48a60_0 .net "D_IN2", 15 0, v0x7f9f3fe4af60_0;  alias, 1 drivers
v0x7f9f3fe48b10_0 .net "D_IN3", 15 0, v0x7f9f3fe4b600_0;  alias, 1 drivers
v0x7f9f3fe48bc0_0 .net "D_IN4", 15 0, v0x7f9f3fe4bca0_0;  alias, 1 drivers
v0x7f9f3fe48cb0_0 .net "D_IN5", 15 0, v0x7f9f3fe4c340_0;  alias, 1 drivers
v0x7f9f3fe48d60_0 .net "D_IN6", 15 0, v0x7f9f3fe4ca60_0;  alias, 1 drivers
v0x7f9f3fe48e10_0 .net "D_IN7", 15 0, v0x7f9f3fe4d0c0_0;  alias, 1 drivers
v0x7f9f3fe48ec0_0 .var "D_OUT", 15 0;
v0x7f9f3fe48fd0_0 .net "SEL", 2 0, v0x7f9f3fe422d0_0;  alias, 1 drivers
E_0x7f9f3fe48870/0 .event edge, v0x7f9f3fe48e10_0, v0x7f9f3fe48d60_0, v0x7f9f3fe48cb0_0, v0x7f9f3fe48bc0_0;
E_0x7f9f3fe48870/1 .event edge, v0x7f9f3fe48b10_0, v0x7f9f3fe48a60_0, v0x7f9f3fe489c0_0, v0x7f9f3fe48900_0;
E_0x7f9f3fe48870/2 .event edge, v0x7f9f3fe422d0_0;
E_0x7f9f3fe48870 .event/or E_0x7f9f3fe48870/0, E_0x7f9f3fe48870/1, E_0x7f9f3fe48870/2;
S_0x7f9f3fe49130 .scope module, "ChoseSR2" "mux16_8to1" 17 71, 18 2 0, S_0x7f9f3fe48260;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "SEL";
    .port_info 1 /INPUT 16 "D_IN0";
    .port_info 2 /INPUT 16 "D_IN1";
    .port_info 3 /INPUT 16 "D_IN2";
    .port_info 4 /INPUT 16 "D_IN3";
    .port_info 5 /INPUT 16 "D_IN4";
    .port_info 6 /INPUT 16 "D_IN5";
    .port_info 7 /INPUT 16 "D_IN6";
    .port_info 8 /INPUT 16 "D_IN7";
    .port_info 9 /OUTPUT 16 "D_OUT";
v0x7f9f3fe49470_0 .net "D_IN0", 15 0, v0x7f9f3fe4a280_0;  alias, 1 drivers
v0x7f9f3fe49540_0 .net "D_IN1", 15 0, v0x7f9f3fe4a8a0_0;  alias, 1 drivers
v0x7f9f3fe495f0_0 .net "D_IN2", 15 0, v0x7f9f3fe4af60_0;  alias, 1 drivers
v0x7f9f3fe496c0_0 .net "D_IN3", 15 0, v0x7f9f3fe4b600_0;  alias, 1 drivers
v0x7f9f3fe49770_0 .net "D_IN4", 15 0, v0x7f9f3fe4bca0_0;  alias, 1 drivers
v0x7f9f3fe49840_0 .net "D_IN5", 15 0, v0x7f9f3fe4c340_0;  alias, 1 drivers
v0x7f9f3fe498f0_0 .net "D_IN6", 15 0, v0x7f9f3fe4ca60_0;  alias, 1 drivers
v0x7f9f3fe499a0_0 .net "D_IN7", 15 0, v0x7f9f3fe4d0c0_0;  alias, 1 drivers
v0x7f9f3fe49a50_0 .var "D_OUT", 15 0;
v0x7f9f3fe49b60_0 .net "SEL", 2 0, v0x7f9f3fe42380_0;  alias, 1 drivers
E_0x7f9f3fe493f0/0 .event edge, v0x7f9f3fe48e10_0, v0x7f9f3fe48d60_0, v0x7f9f3fe48cb0_0, v0x7f9f3fe48bc0_0;
E_0x7f9f3fe493f0/1 .event edge, v0x7f9f3fe48b10_0, v0x7f9f3fe48a60_0, v0x7f9f3fe489c0_0, v0x7f9f3fe48900_0;
E_0x7f9f3fe493f0/2 .event edge, v0x7f9f3fe42380_0;
E_0x7f9f3fe493f0 .event/or E_0x7f9f3fe493f0/0, E_0x7f9f3fe493f0/1, E_0x7f9f3fe493f0/2;
S_0x7f9f3fe49cc0 .scope module, "R0" "register_16" 17 58, 13 2 0, S_0x7f9f3fe48260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe4a0d0_0 .net8 "DATA_IN", 15 0, RS_0x7f9f4094e6f8;  alias, 4 drivers
v0x7f9f3fe4a280_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe4a320_0 .net "LD", 0 0, L_0x7f9f3fe743d0;  alias, 1 drivers
E_0x7f9f3fe49ec0 .event edge, v0x7f9f3fe40910_0, v0x7f9f3fe4a320_0;
S_0x7f9f3fe49f00 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe49cc0;
 .timescale 0 0;
S_0x7f9f3fe4a3c0 .scope module, "R1" "register_16" 17 59, 13 2 0, S_0x7f9f3fe48260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe4a7f0_0 .net8 "DATA_IN", 15 0, RS_0x7f9f4094e6f8;  alias, 4 drivers
v0x7f9f3fe4a8a0_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe4a980_0 .net "LD", 0 0, L_0x7f9f3fe74520;  alias, 1 drivers
E_0x7f9f3fe4a5d0 .event edge, v0x7f9f3fe40910_0, v0x7f9f3fe4a980_0;
S_0x7f9f3fe4a620 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe4a3c0;
 .timescale 0 0;
S_0x7f9f3fe4aa60 .scope module, "R2" "register_16" 17 60, 13 2 0, S_0x7f9f3fe48260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe4aeb0_0 .net8 "DATA_IN", 15 0, RS_0x7f9f4094e6f8;  alias, 4 drivers
v0x7f9f3fe4af60_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe4b040_0 .net "LD", 0 0, L_0x7f9f3fe747b0;  alias, 1 drivers
E_0x7f9f3fe4acb0 .event edge, v0x7f9f3fe40910_0, v0x7f9f3fe4b040_0;
S_0x7f9f3fe4ace0 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe4aa60;
 .timescale 0 0;
S_0x7f9f3fe4b120 .scope module, "R3" "register_16" 17 61, 13 2 0, S_0x7f9f3fe48260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe4b550_0 .net8 "DATA_IN", 15 0, RS_0x7f9f4094e6f8;  alias, 4 drivers
v0x7f9f3fe4b600_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe4b6e0_0 .net "LD", 0 0, L_0x7f9f3fe748c0;  alias, 1 drivers
E_0x7f9f3fe4b330 .event edge, v0x7f9f3fe40910_0, v0x7f9f3fe4b6e0_0;
S_0x7f9f3fe4b380 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe4b120;
 .timescale 0 0;
S_0x7f9f3fe4b7c0 .scope module, "R4" "register_16" 17 62, 13 2 0, S_0x7f9f3fe48260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe4bbf0_0 .net8 "DATA_IN", 15 0, RS_0x7f9f4094e6f8;  alias, 4 drivers
v0x7f9f3fe4bca0_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe4bd80_0 .net "LD", 0 0, L_0x7f9f3fe74a50;  alias, 1 drivers
E_0x7f9f3fe4b9d0 .event edge, v0x7f9f3fe40910_0, v0x7f9f3fe4bd80_0;
S_0x7f9f3fe4ba20 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe4b7c0;
 .timescale 0 0;
S_0x7f9f3fe4be60 .scope module, "R5" "register_16" 17 63, 13 2 0, S_0x7f9f3fe48260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe4c290_0 .net8 "DATA_IN", 15 0, RS_0x7f9f4094e6f8;  alias, 4 drivers
v0x7f9f3fe4c340_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe4c420_0 .net "LD", 0 0, L_0x7f9f3fe74be0;  alias, 1 drivers
E_0x7f9f3fe4c070 .event edge, v0x7f9f3fe40910_0, v0x7f9f3fe4c420_0;
S_0x7f9f3fe4c0c0 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe4be60;
 .timescale 0 0;
S_0x7f9f3fe4c500 .scope module, "R6" "register_16" 17 64, 13 2 0, S_0x7f9f3fe48260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe4c9b0_0 .net8 "DATA_IN", 15 0, RS_0x7f9f4094e6f8;  alias, 4 drivers
v0x7f9f3fe4ca60_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe4cb00_0 .net "LD", 0 0, L_0x7f9f3fe74610;  alias, 1 drivers
E_0x7f9f3fe4c790 .event edge, v0x7f9f3fe40910_0, v0x7f9f3fe4cb00_0;
S_0x7f9f3fe4c7e0 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe4c500;
 .timescale 0 0;
S_0x7f9f3fe4cbe0 .scope module, "R7" "register_16" 17 65, 13 2 0, S_0x7f9f3fe48260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe4d010_0 .net8 "DATA_IN", 15 0, RS_0x7f9f4094e6f8;  alias, 4 drivers
v0x7f9f3fe4d0c0_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe4d1a0_0 .net "LD", 0 0, L_0x7f9f3fe75050;  alias, 1 drivers
E_0x7f9f3fe4cdf0 .event edge, v0x7f9f3fe40910_0, v0x7f9f3fe4d1a0_0;
S_0x7f9f3fe4ce40 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe4cbe0;
 .timescale 0 0;
S_0x7f9f3fe4d280 .scope module, "SR1_REG" "register_16" 17 78, 13 2 0, S_0x7f9f3fe48260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe4d6b0_0 .net "DATA_IN", 15 0, v0x7f9f3fe48ec0_0;  alias, 1 drivers
v0x7f9f3fe4d780_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe4d830_0 .net "LD", 0 0, L_0x7f9f3fe75140;  alias, 1 drivers
E_0x7f9f3fe4d490 .event edge, v0x7f9f3fe48ec0_0, v0x7f9f3fe4d830_0;
S_0x7f9f3fe4d4e0 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe4d280;
 .timescale 0 0;
S_0x7f9f3fe4d920 .scope module, "SR2_REG" "register_16" 17 79, 13 2 0, S_0x7f9f3fe48260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe4dd50_0 .net "DATA_IN", 15 0, v0x7f9f3fe49a50_0;  alias, 1 drivers
v0x7f9f3fe4de20_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe4dec0_0 .net "LD", 0 0, L_0x7f9f3fe75240;  alias, 1 drivers
E_0x7f9f3fe4db30 .event edge, v0x7f9f3fe49a50_0, v0x7f9f3fe4dec0_0;
S_0x7f9f3fe4db80 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe4d920;
 .timescale 0 0;
S_0x7f9f3fe4dfc0 .scope module, "comp_ld" "decoder_3to8" 17 46, 6 1 0, S_0x7f9f3fe48260;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "D_IN";
    .port_info 1 /OUTPUT 8 "D_OUT";
v0x7f9f3fe4e210_0 .net "D_IN", 2 0, v0x7f9f3fe414d0_0;  alias, 1 drivers
v0x7f9f3fe4e2c0_0 .var "D_OUT", 7 0;
E_0x7f9f3fe4e1c0 .event edge, v0x7f9f3fe414d0_0;
S_0x7f9f3fe4ff10 .scope module, "sr2mux_l" "mux16_2to1" 10 80, 11 2 0, S_0x7f9f3fe2d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 16 "D_IN0";
    .port_info 2 /INPUT 16 "D_IN1";
    .port_info 3 /OUTPUT 16 "D_OUT";
v0x7f9f3fe50150_0 .net "D_IN0", 15 0, v0x7f9f3fe4de20_0;  alias, 1 drivers
v0x7f9f3fe50200_0 .net "D_IN1", 15 0, L_0x7f9f3fe731b0;  alias, 1 drivers
v0x7f9f3fe502a0_0 .net "D_OUT", 15 0, L_0x7f9f3fe752b0;  alias, 1 drivers
v0x7f9f3fe50350_0 .net "SEL", 0 0, L_0x7f9f40a0a1a0;  alias, 1 drivers
L_0x7f9f3fe752b0 .functor MUXZ 16, v0x7f9f3fe4de20_0, L_0x7f9f3fe731b0, L_0x7f9f40a0a1a0, C4<>;
S_0x7f9f3fe05610 .scope module, "mux16_2to1_tb" "mux16_2to1_tb" 11 23;
 .timescale 0 0;
v0x7f9f3fe53930_0 .var "D_IN0", 15 0;
v0x7f9f3fe539e0_0 .var "D_IN1", 15 0;
v0x7f9f3fe53a90_0 .net "D_OUT", 15 0, L_0x7f9f40a0a3f0;  1 drivers
v0x7f9f3fe53b60_0 .var "SEL", 0 0;
S_0x7f9f3fe53410 .scope module, "U_mux16_2to1" "mux16_2to1" 11 29, 11 2 0, S_0x7f9f3fe05610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 16 "D_IN0";
    .port_info 2 /INPUT 16 "D_IN1";
    .port_info 3 /OUTPUT 16 "D_OUT";
v0x7f9f3fe53600_0 .net "D_IN0", 15 0, v0x7f9f3fe53930_0;  1 drivers
v0x7f9f3fe536c0_0 .net "D_IN1", 15 0, v0x7f9f3fe539e0_0;  1 drivers
v0x7f9f3fe53770_0 .net "D_OUT", 15 0, L_0x7f9f40a0a3f0;  alias, 1 drivers
v0x7f9f3fe53830_0 .net "SEL", 0 0, v0x7f9f3fe53b60_0;  1 drivers
L_0x7f9f40a0a3f0 .functor MUXZ 16, v0x7f9f3fe53930_0, v0x7f9f3fe539e0_0, v0x7f9f3fe53b60_0, C4<>;
S_0x7f9f3fe05800 .scope module, "mux16_4to1_tb" "mux16_4to1_tb" 5 34;
 .timescale 0 0;
v0x7f9f3fe543f0_0 .var "D_IN0", 15 0;
v0x7f9f3fe544a0_0 .var "D_IN1", 15 0;
v0x7f9f3fe54530_0 .var "D_IN2", 15 0;
v0x7f9f3fe54600_0 .var "D_IN3", 15 0;
v0x7f9f3fe546b0_0 .net "D_OUT", 15 0, v0x7f9f3fe541c0_0;  1 drivers
v0x7f9f3fe54780_0 .var "SEL", 1 0;
S_0x7f9f3fe53c10 .scope module, "U_mux16_4to1" "mux16_4to1" 5 40, 5 2 0, S_0x7f9f3fe05800;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "SEL";
    .port_info 1 /INPUT 16 "D_IN0";
    .port_info 2 /INPUT 16 "D_IN1";
    .port_info 3 /INPUT 16 "D_IN2";
    .port_info 4 /INPUT 16 "D_IN3";
    .port_info 5 /OUTPUT 16 "D_OUT";
v0x7f9f3fe53ef0_0 .net "D_IN0", 15 0, v0x7f9f3fe543f0_0;  1 drivers
v0x7f9f3fe53fa0_0 .net "D_IN1", 15 0, v0x7f9f3fe544a0_0;  1 drivers
v0x7f9f3fe54050_0 .net "D_IN2", 15 0, v0x7f9f3fe54530_0;  1 drivers
v0x7f9f3fe54110_0 .net "D_IN3", 15 0, v0x7f9f3fe54600_0;  1 drivers
v0x7f9f3fe541c0_0 .var "D_OUT", 15 0;
v0x7f9f3fe542b0_0 .net "SEL", 1 0, v0x7f9f3fe54780_0;  1 drivers
E_0x7f9f3fe53e90/0 .event edge, v0x7f9f3fe54110_0, v0x7f9f3fe54050_0, v0x7f9f3fe53fa0_0, v0x7f9f3fe53ef0_0;
E_0x7f9f3fe53e90/1 .event edge, v0x7f9f3fe542b0_0;
E_0x7f9f3fe53e90 .event/or E_0x7f9f3fe53e90/0, E_0x7f9f3fe53e90/1;
S_0x7f9f3fe05970 .scope module, "mux16_8to1_tb" "mux16_8to1_tb" 18 26;
 .timescale 0 0;
v0x7f9f3fe55430_0 .var "D_IN0", 15 0;
v0x7f9f3fe554c0_0 .var "D_IN1", 15 0;
v0x7f9f3fe55550_0 .var "D_IN2", 15 0;
v0x7f9f3fe55600_0 .var "D_IN3", 15 0;
v0x7f9f3fe556b0_0 .var "D_IN4", 15 0;
v0x7f9f3fe55780_0 .var "D_IN5", 15 0;
v0x7f9f3fe55830_0 .var "D_IN6", 15 0;
v0x7f9f3fe558e0_0 .var "D_IN7", 15 0;
v0x7f9f3fe55990_0 .net "D_OUT", 15 0, v0x7f9f3fe55180_0;  1 drivers
v0x7f9f3fe55ac0_0 .var "SEL", 2 0;
S_0x7f9f3fe54830 .scope module, "U_mux16_8to1" "mux16_8to1" 18 32, 18 2 0, S_0x7f9f3fe05970;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "SEL";
    .port_info 1 /INPUT 16 "D_IN0";
    .port_info 2 /INPUT 16 "D_IN1";
    .port_info 3 /INPUT 16 "D_IN2";
    .port_info 4 /INPUT 16 "D_IN3";
    .port_info 5 /INPUT 16 "D_IN4";
    .port_info 6 /INPUT 16 "D_IN5";
    .port_info 7 /INPUT 16 "D_IN6";
    .port_info 8 /INPUT 16 "D_IN7";
    .port_info 9 /OUTPUT 16 "D_OUT";
v0x7f9f3fe54bb0_0 .net "D_IN0", 15 0, v0x7f9f3fe55430_0;  1 drivers
v0x7f9f3fe54c60_0 .net "D_IN1", 15 0, v0x7f9f3fe554c0_0;  1 drivers
v0x7f9f3fe54d10_0 .net "D_IN2", 15 0, v0x7f9f3fe55550_0;  1 drivers
v0x7f9f3fe54dd0_0 .net "D_IN3", 15 0, v0x7f9f3fe55600_0;  1 drivers
v0x7f9f3fe54e80_0 .net "D_IN4", 15 0, v0x7f9f3fe556b0_0;  1 drivers
v0x7f9f3fe54f70_0 .net "D_IN5", 15 0, v0x7f9f3fe55780_0;  1 drivers
v0x7f9f3fe55020_0 .net "D_IN6", 15 0, v0x7f9f3fe55830_0;  1 drivers
v0x7f9f3fe550d0_0 .net "D_IN7", 15 0, v0x7f9f3fe558e0_0;  1 drivers
v0x7f9f3fe55180_0 .var "D_OUT", 15 0;
v0x7f9f3fe55290_0 .net "SEL", 2 0, v0x7f9f3fe55ac0_0;  1 drivers
E_0x7f9f3fe54b30/0 .event edge, v0x7f9f3fe550d0_0, v0x7f9f3fe55020_0, v0x7f9f3fe54f70_0, v0x7f9f3fe54e80_0;
E_0x7f9f3fe54b30/1 .event edge, v0x7f9f3fe54dd0_0, v0x7f9f3fe54d10_0, v0x7f9f3fe54c60_0, v0x7f9f3fe54bb0_0;
E_0x7f9f3fe54b30/2 .event edge, v0x7f9f3fe55290_0;
E_0x7f9f3fe54b30 .event/or E_0x7f9f3fe54b30/0, E_0x7f9f3fe54b30/1, E_0x7f9f3fe54b30/2;
S_0x7f9f3fe05ae0 .scope module, "nzp_tb" "nzp_tb" 14 41;
 .timescale 0 0;
v0x7f9f3fe561e0_0 .var "D_IN", 15 0;
v0x7f9f3fe56290_0 .var "LD", 0 0;
v0x7f9f3fe56320_0 .net "N", 0 0, v0x7f9f3fe55f30_0;  1 drivers
v0x7f9f3fe563f0_0 .net "P", 0 0, v0x7f9f3fe55fe0_0;  1 drivers
v0x7f9f3fe564a0_0 .net "Z", 0 0, v0x7f9f3fe56080_0;  1 drivers
S_0x7f9f3fe55b50 .scope module, "U_nzp" "nzp" 14 46, 14 7 0, S_0x7f9f3fe05ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "D_IN";
    .port_info 1 /INPUT 1 "LD";
    .port_info 2 /OUTPUT 1 "N";
    .port_info 3 /OUTPUT 1 "Z";
    .port_info 4 /OUTPUT 1 "P";
v0x7f9f3fe55df0_0 .net "D_IN", 15 0, v0x7f9f3fe561e0_0;  1 drivers
v0x7f9f3fe55e90_0 .net "LD", 0 0, v0x7f9f3fe56290_0;  1 drivers
v0x7f9f3fe55f30_0 .var "N", 0 0;
v0x7f9f3fe55fe0_0 .var "P", 0 0;
v0x7f9f3fe56080_0 .var "Z", 0 0;
E_0x7f9f3fe55dc0 .event edge, v0x7f9f3fe55df0_0, v0x7f9f3fe55e90_0;
S_0x7f9f3fe05c50 .scope module, "pc_tb" "pc_tb" 15 36;
 .timescale 0 0;
v0x7f9f3fe57e00_0 .var "CLK", 0 0;
v0x7f9f3fe57eb0_0 .var "DIRECT", 15 0;
v0x7f9f3fe57f40_0 .var "LD", 0 0;
v0x7f9f3fe57ff0_0 .var "OFFSET", 15 0;
v0x7f9f3fe580c0_0 .var "PCSEL", 1 0;
v0x7f9f3fe581d0_0 .net "PC_OUT", 15 0, L_0x7f9f40a0af60;  1 drivers
v0x7f9f3fe58260_0 .var "RESET", 0 0;
v0x7f9f3fe582f0_0 .var "i", 3 0;
S_0x7f9f3fe56570 .scope module, "U_pc" "pc" 15 47, 15 2 0, S_0x7f9f3fe05c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "LD";
    .port_info 3 /INPUT 2 "PCSEL";
    .port_info 4 /INPUT 16 "OFFSET";
    .port_info 5 /INPUT 16 "DIRECT";
    .port_info 6 /OUTPUT 16 "PC_OUT";
L_0x7f9f40a0af60 .functor BUFZ 16, v0x7f9f3fe57af0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f9f3fe57630_0 .net "CLK", 0 0, v0x7f9f3fe57e00_0;  1 drivers
v0x7f9f3fe576c0_0 .net "DIRECT", 15 0, v0x7f9f3fe57eb0_0;  1 drivers
v0x7f9f3fe57770_0 .net "LD", 0 0, v0x7f9f3fe57f40_0;  1 drivers
v0x7f9f3fe57820_0 .net "OFFSET", 15 0, v0x7f9f3fe57ff0_0;  1 drivers
v0x7f9f3fe578d0_0 .net "PCSEL", 1 0, v0x7f9f3fe580c0_0;  1 drivers
v0x7f9f3fe579a0_0 .net "PC_OUT", 15 0, L_0x7f9f40a0af60;  alias, 1 drivers
v0x7f9f3fe57a30_0 .net "PC_REG_IN", 15 0, v0x7f9f3fe57240_0;  1 drivers
v0x7f9f3fe57af0_0 .var "PC_REG_OUT", 15 0;
v0x7f9f3fe57ba0_0 .net "PLUS_ONE", 15 0, L_0x7f9f40a0ae60;  1 drivers
v0x7f9f3fe57cb0_0 .net "RESET", 0 0, v0x7f9f3fe58260_0;  1 drivers
E_0x7f9f3fe56820 .event posedge, v0x7f9f3fe57630_0;
S_0x7f9f3fe56850 .scope module, "pc_inc" "inc1" 15 30, 9 2 0, S_0x7f9f3fe56570;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "D_IN";
    .port_info 1 /OUTPUT 16 "D_OUT";
v0x7f9f3fe56a40_0 .net "D_IN", 15 0, v0x7f9f3fe57af0_0;  1 drivers
v0x7f9f3fe56ae0_0 .net "D_OUT", 15 0, L_0x7f9f40a0ae60;  alias, 1 drivers
L_0x7f9f409733b0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f9f3fe56b90_0 .net/2u *"_ivl_0", 15 0, L_0x7f9f409733b0;  1 drivers
L_0x7f9f40a0ae60 .arith/sum 16, v0x7f9f3fe57af0_0, L_0x7f9f409733b0;
S_0x7f9f3fe56c80 .scope module, "pc_mux" "mux16_4to1" 15 17, 5 2 0, S_0x7f9f3fe56570;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "SEL";
    .port_info 1 /INPUT 16 "D_IN0";
    .port_info 2 /INPUT 16 "D_IN1";
    .port_info 3 /INPUT 16 "D_IN2";
    .port_info 4 /INPUT 16 "D_IN3";
    .port_info 5 /OUTPUT 16 "D_OUT";
v0x7f9f3fe56f60_0 .net "D_IN0", 15 0, L_0x7f9f40a0ae60;  alias, 1 drivers
v0x7f9f3fe57030_0 .net "D_IN1", 15 0, v0x7f9f3fe57ff0_0;  alias, 1 drivers
v0x7f9f3fe570d0_0 .net "D_IN2", 15 0, v0x7f9f3fe57eb0_0;  alias, 1 drivers
o0x7f9f409514e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9f3fe57190_0 .net "D_IN3", 15 0, o0x7f9f409514e8;  0 drivers
v0x7f9f3fe57240_0 .var "D_OUT", 15 0;
v0x7f9f3fe57330_0 .net "SEL", 1 0, v0x7f9f3fe580c0_0;  alias, 1 drivers
E_0x7f9f3fe56f00/0 .event edge, v0x7f9f3fe57190_0, v0x7f9f3fe570d0_0, v0x7f9f3fe57030_0, v0x7f9f3fe56ae0_0;
E_0x7f9f3fe56f00/1 .event edge, v0x7f9f3fe57330_0;
E_0x7f9f3fe56f00 .event/or E_0x7f9f3fe56f00/0, E_0x7f9f3fe56f00/1;
S_0x7f9f3fe57470 .scope begin, "pc_reg" "pc_reg" 15 21, 15 21 0, S_0x7f9f3fe56570;
 .timescale 0 0;
S_0x7f9f3fe05dc0 .scope module, "ram_tb" "ram_tb" 16 40;
 .timescale 0 0;
P_0x7f9f3fe05f30 .param/l "ADDR_SIZE" 0 16 40, +C4<00000000000000000000000000010000>;
P_0x7f9f3fe05f70 .param/l "DATA_SIZE" 0 16 41, +C4<00000000000000000000000000010000>;
v0x7f9f3fe58bf0_0 .var "ADDRESS", 15 0;
v0x7f9f3fe58ca0_0 .var "DATA_IN", 15 0;
v0x7f9f3fe58d50_0 .net "DATA_OUT", 15 0, v0x7f9f3fe58790_0;  1 drivers
v0x7f9f3fe58e20_0 .var "WE", 0 0;
v0x7f9f3fe58ed0_0 .var "i", 15 0;
S_0x7f9f3fe58380 .scope module, "U_ram" "ram" 16 49, 16 1 0, S_0x7f9f3fe05dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "WE";
    .port_info 1 /INPUT 16 "ADDRESS";
    .port_info 2 /INPUT 16 "DATA_IN";
    .port_info 3 /OUTPUT 16 "DATA_OUT";
P_0x7f9f3fe58540 .param/l "ADDR_SIZE" 0 16 1, +C4<00000000000000000000000000010000>;
P_0x7f9f3fe58580 .param/l "DATA_SIZE" 0 16 2, +C4<00000000000000000000000000010000>;
P_0x7f9f3fe585c0 .param/l "MEM_DEPTH" 1 16 9, +C4<000000000000000000000000000000010000000000000000>;
v0x7f9f3fe588c0_0 .net "ADDRESS", 15 0, v0x7f9f3fe58bf0_0;  1 drivers
v0x7f9f3fe58980_0 .net "DATA_IN", 15 0, v0x7f9f3fe58ca0_0;  1 drivers
v0x7f9f3fe58790_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe58a30 .array "MEM", 65535 0, 15 0;
v0x7f9f3fe58ad0_0 .net "WE", 0 0, v0x7f9f3fe58e20_0;  1 drivers
E_0x7f9f3fe58870 .event edge, v0x7f9f3fe58790_0, v0x7f9f3fe58980_0, v0x7f9f3fe588c0_0, v0x7f9f3fe58ad0_0;
S_0x7f9f3fe06070 .scope module, "register_16_tb" "register_16_tb" 13 19;
 .timescale 0 0;
v0x7f9f3fe59640_0 .var "DATA_IN", 15 0;
v0x7f9f3fe596f0_0 .net "DATA_OUT", 15 0, v0x7f9f3fe59490_0;  1 drivers
v0x7f9f3fe597a0_0 .var "LD", 0 0;
S_0x7f9f3fe58fa0 .scope module, "U_register_16" "register_16" 13 24, 13 2 0, S_0x7f9f3fe06070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe593d0_0 .net "DATA_IN", 15 0, v0x7f9f3fe59640_0;  1 drivers
v0x7f9f3fe59490_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe59540_0 .net "LD", 0 0, v0x7f9f3fe597a0_0;  1 drivers
E_0x7f9f3fe591b0 .event edge, v0x7f9f3fe593d0_0, v0x7f9f3fe59540_0;
S_0x7f9f3fe59200 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe58fa0;
 .timescale 0 0;
S_0x7f9f3fe061e0 .scope module, "register_file_tb" "register_file_tb" 17 92;
 .timescale 0 0;
v0x7f9f3fe61460_0 .var "DR", 2 0;
v0x7f9f3fe61510_0 .var "DR_IN", 15 0;
v0x7f9f3fe615b0_0 .var "LD", 0 0;
v0x7f9f3fe61660_0 .var "SR1", 2 0;
v0x7f9f3fe61730_0 .net "SR1_OUT", 15 0, v0x7f9f3fe5ed90_0;  1 drivers
v0x7f9f3fe61840_0 .var "SR2", 2 0;
v0x7f9f3fe61910_0 .net "SR2_OUT", 15 0, v0x7f9f3fe5f430_0;  1 drivers
v0x7f9f3fe619a0_0 .var "i", 3 0;
S_0x7f9f3fe59870 .scope module, "U_register_file" "register_file" 17 103, 17 11 0, S_0x7f9f3fe061e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 3 "DR";
    .port_info 2 /INPUT 3 "SR1";
    .port_info 3 /INPUT 3 "SR2";
    .port_info 4 /INPUT 16 "DR_IN";
    .port_info 5 /OUTPUT 16 "SR1_OUT";
    .port_info 6 /OUTPUT 16 "SR2_OUT";
L_0x7f9f40a0b0b0 .functor AND 1, L_0x7f9f40a0afd0, v0x7f9f3fe615b0_0, C4<1>, C4<1>;
L_0x7f9f40a0b280 .functor AND 1, L_0x7f9f40a0b1e0, v0x7f9f3fe615b0_0, C4<1>, C4<1>;
L_0x7f9f40a0b490 .functor AND 1, L_0x7f9f40a0b370, v0x7f9f3fe615b0_0, C4<1>, C4<1>;
L_0x7f9f40a0b660 .functor AND 1, L_0x7f9f40a0b5c0, v0x7f9f3fe615b0_0, C4<1>, C4<1>;
L_0x7f9f40a0b7b0 .functor AND 1, L_0x7f9f40a0b710, v0x7f9f3fe615b0_0, C4<1>, C4<1>;
L_0x7f9f40a0b970 .functor AND 1, L_0x7f9f40a0b8d0, v0x7f9f3fe615b0_0, C4<1>, C4<1>;
L_0x7f9f40a0b410 .functor AND 1, L_0x7f9f40a0ba60, v0x7f9f3fe615b0_0, C4<1>, C4<1>;
L_0x7f9f40a0b540 .functor AND 1, L_0x7f9f40a0be00, v0x7f9f3fe615b0_0, C4<1>, C4<1>;
L_0x7f9f40a0bf20 .functor NOT 1, v0x7f9f3fe615b0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9f40a0c020 .functor NOT 1, v0x7f9f3fe615b0_0, C4<0>, C4<0>, C4<0>;
v0x7f9f3fe5f9a0_0 .net "DEC_LD", 7 0, v0x7f9f3fe5f8e0_0;  1 drivers
v0x7f9f3fe5fa60_0 .net "DR", 2 0, v0x7f9f3fe61460_0;  1 drivers
v0x7f9f3fe5fb10_0 .net "DR_IN", 15 0, v0x7f9f3fe61510_0;  1 drivers
v0x7f9f3fe5fcc0_0 .net "LD", 0 0, v0x7f9f3fe615b0_0;  1 drivers
v0x7f9f3fe5fd50_0 .net "R0_LD", 0 0, L_0x7f9f40a0b0b0;  1 drivers
v0x7f9f3fe5fe20_0 .net "R0_OUT", 15 0, v0x7f9f3fe5b7a0_0;  1 drivers
v0x7f9f3fe5feb0_0 .net "R1_LD", 0 0, L_0x7f9f40a0b280;  1 drivers
v0x7f9f3fe5ff40_0 .net "R1_OUT", 15 0, v0x7f9f3fe5be60_0;  1 drivers
v0x7f9f3fe5ffd0_0 .net "R2_LD", 0 0, L_0x7f9f40a0b490;  1 drivers
v0x7f9f3fe600e0_0 .net "R2_OUT", 15 0, v0x7f9f3fe5c550_0;  1 drivers
v0x7f9f3fe60170_0 .net "R3_LD", 0 0, L_0x7f9f40a0b660;  1 drivers
v0x7f9f3fe60200_0 .net "R3_OUT", 15 0, v0x7f9f3fe5cbd0_0;  1 drivers
v0x7f9f3fe60290_0 .net "R4_LD", 0 0, L_0x7f9f40a0b7b0;  1 drivers
v0x7f9f3fe60320_0 .net "R4_OUT", 15 0, v0x7f9f3fe5d2f0_0;  1 drivers
v0x7f9f3fe603b0_0 .net "R5_LD", 0 0, L_0x7f9f40a0b970;  1 drivers
v0x7f9f3fe60440_0 .net "R5_OUT", 15 0, v0x7f9f3fe5d950_0;  1 drivers
v0x7f9f3fe604d0_0 .net "R6_LD", 0 0, L_0x7f9f40a0b410;  1 drivers
v0x7f9f3fe60660_0 .net "R6_OUT", 15 0, v0x7f9f3fe5e070_0;  1 drivers
v0x7f9f3fe606f0_0 .net "R7_LD", 0 0, L_0x7f9f40a0b540;  1 drivers
v0x7f9f3fe60780_0 .net "R7_OUT", 15 0, v0x7f9f3fe5e6d0_0;  1 drivers
v0x7f9f3fe60810_0 .net "SR1", 2 0, v0x7f9f3fe61660_0;  1 drivers
v0x7f9f3fe608a0_0 .net "SR1_IN", 15 0, v0x7f9f3fe5a4d0_0;  1 drivers
v0x7f9f3fe60970_0 .net "SR1_LD", 0 0, L_0x7f9f40a0bf20;  1 drivers
v0x7f9f3fe60a00_0 .net "SR1_OUT", 15 0, v0x7f9f3fe5ed90_0;  alias, 1 drivers
v0x7f9f3fe60a90_0 .net "SR2", 2 0, v0x7f9f3fe61840_0;  1 drivers
v0x7f9f3fe60b40_0 .net "SR2_IN", 15 0, v0x7f9f3fe5b060_0;  1 drivers
v0x7f9f3fe60c10_0 .net "SR2_LD", 0 0, L_0x7f9f40a0c020;  1 drivers
v0x7f9f3fe60ca0_0 .net "SR2_OUT", 15 0, v0x7f9f3fe5f430_0;  alias, 1 drivers
v0x7f9f3fe60d50_0 .net *"_ivl_1", 0 0, L_0x7f9f40a0afd0;  1 drivers
v0x7f9f3fe60de0_0 .net *"_ivl_13", 0 0, L_0x7f9f40a0b5c0;  1 drivers
v0x7f9f3fe60e90_0 .net *"_ivl_17", 0 0, L_0x7f9f40a0b710;  1 drivers
v0x7f9f3fe60f40_0 .net *"_ivl_21", 0 0, L_0x7f9f40a0b8d0;  1 drivers
v0x7f9f3fe60ff0_0 .net *"_ivl_25", 0 0, L_0x7f9f40a0ba60;  1 drivers
v0x7f9f3fe60580_0 .net *"_ivl_29", 0 0, L_0x7f9f40a0be00;  1 drivers
v0x7f9f3fe61280_0 .net *"_ivl_5", 0 0, L_0x7f9f40a0b1e0;  1 drivers
v0x7f9f3fe61310_0 .net *"_ivl_9", 0 0, L_0x7f9f40a0b370;  1 drivers
E_0x7f9f3fe59b20 .event edge, v0x7f9f3fe5fcc0_0;
L_0x7f9f40a0afd0 .part v0x7f9f3fe5f8e0_0, 0, 1;
L_0x7f9f40a0b1e0 .part v0x7f9f3fe5f8e0_0, 1, 1;
L_0x7f9f40a0b370 .part v0x7f9f3fe5f8e0_0, 2, 1;
L_0x7f9f40a0b5c0 .part v0x7f9f3fe5f8e0_0, 3, 1;
L_0x7f9f40a0b710 .part v0x7f9f3fe5f8e0_0, 4, 1;
L_0x7f9f40a0b8d0 .part v0x7f9f3fe5f8e0_0, 5, 1;
L_0x7f9f40a0ba60 .part v0x7f9f3fe5f8e0_0, 6, 1;
L_0x7f9f40a0be00 .part v0x7f9f3fe5f8e0_0, 7, 1;
S_0x7f9f3fe59b50 .scope module, "ChoseSR1" "mux16_8to1" 17 68, 18 2 0, S_0x7f9f3fe59870;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "SEL";
    .port_info 1 /INPUT 16 "D_IN0";
    .port_info 2 /INPUT 16 "D_IN1";
    .port_info 3 /INPUT 16 "D_IN2";
    .port_info 4 /INPUT 16 "D_IN3";
    .port_info 5 /INPUT 16 "D_IN4";
    .port_info 6 /INPUT 16 "D_IN5";
    .port_info 7 /INPUT 16 "D_IN6";
    .port_info 8 /INPUT 16 "D_IN7";
    .port_info 9 /OUTPUT 16 "D_OUT";
v0x7f9f3fe59ef0_0 .net "D_IN0", 15 0, v0x7f9f3fe5b7a0_0;  alias, 1 drivers
v0x7f9f3fe59fb0_0 .net "D_IN1", 15 0, v0x7f9f3fe5be60_0;  alias, 1 drivers
v0x7f9f3fe5a060_0 .net "D_IN2", 15 0, v0x7f9f3fe5c550_0;  alias, 1 drivers
v0x7f9f3fe5a120_0 .net "D_IN3", 15 0, v0x7f9f3fe5cbd0_0;  alias, 1 drivers
v0x7f9f3fe5a1d0_0 .net "D_IN4", 15 0, v0x7f9f3fe5d2f0_0;  alias, 1 drivers
v0x7f9f3fe5a2c0_0 .net "D_IN5", 15 0, v0x7f9f3fe5d950_0;  alias, 1 drivers
v0x7f9f3fe5a370_0 .net "D_IN6", 15 0, v0x7f9f3fe5e070_0;  alias, 1 drivers
v0x7f9f3fe5a420_0 .net "D_IN7", 15 0, v0x7f9f3fe5e6d0_0;  alias, 1 drivers
v0x7f9f3fe5a4d0_0 .var "D_OUT", 15 0;
v0x7f9f3fe5a5e0_0 .net "SEL", 2 0, v0x7f9f3fe61660_0;  alias, 1 drivers
E_0x7f9f3fe59e60/0 .event edge, v0x7f9f3fe5a420_0, v0x7f9f3fe5a370_0, v0x7f9f3fe5a2c0_0, v0x7f9f3fe5a1d0_0;
E_0x7f9f3fe59e60/1 .event edge, v0x7f9f3fe5a120_0, v0x7f9f3fe5a060_0, v0x7f9f3fe59fb0_0, v0x7f9f3fe59ef0_0;
E_0x7f9f3fe59e60/2 .event edge, v0x7f9f3fe5a5e0_0;
E_0x7f9f3fe59e60 .event/or E_0x7f9f3fe59e60/0, E_0x7f9f3fe59e60/1, E_0x7f9f3fe59e60/2;
S_0x7f9f3fe5a780 .scope module, "ChoseSR2" "mux16_8to1" 17 71, 18 2 0, S_0x7f9f3fe59870;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "SEL";
    .port_info 1 /INPUT 16 "D_IN0";
    .port_info 2 /INPUT 16 "D_IN1";
    .port_info 3 /INPUT 16 "D_IN2";
    .port_info 4 /INPUT 16 "D_IN3";
    .port_info 5 /INPUT 16 "D_IN4";
    .port_info 6 /INPUT 16 "D_IN5";
    .port_info 7 /INPUT 16 "D_IN6";
    .port_info 8 /INPUT 16 "D_IN7";
    .port_info 9 /OUTPUT 16 "D_OUT";
v0x7f9f3fe5aa80_0 .net "D_IN0", 15 0, v0x7f9f3fe5b7a0_0;  alias, 1 drivers
v0x7f9f3fe5ab50_0 .net "D_IN1", 15 0, v0x7f9f3fe5be60_0;  alias, 1 drivers
v0x7f9f3fe5ac00_0 .net "D_IN2", 15 0, v0x7f9f3fe5c550_0;  alias, 1 drivers
v0x7f9f3fe5acd0_0 .net "D_IN3", 15 0, v0x7f9f3fe5cbd0_0;  alias, 1 drivers
v0x7f9f3fe5ad80_0 .net "D_IN4", 15 0, v0x7f9f3fe5d2f0_0;  alias, 1 drivers
v0x7f9f3fe5ae50_0 .net "D_IN5", 15 0, v0x7f9f3fe5d950_0;  alias, 1 drivers
v0x7f9f3fe5af00_0 .net "D_IN6", 15 0, v0x7f9f3fe5e070_0;  alias, 1 drivers
v0x7f9f3fe5afb0_0 .net "D_IN7", 15 0, v0x7f9f3fe5e6d0_0;  alias, 1 drivers
v0x7f9f3fe5b060_0 .var "D_OUT", 15 0;
v0x7f9f3fe5b170_0 .net "SEL", 2 0, v0x7f9f3fe61840_0;  alias, 1 drivers
E_0x7f9f3fe5a270/0 .event edge, v0x7f9f3fe5a420_0, v0x7f9f3fe5a370_0, v0x7f9f3fe5a2c0_0, v0x7f9f3fe5a1d0_0;
E_0x7f9f3fe5a270/1 .event edge, v0x7f9f3fe5a120_0, v0x7f9f3fe5a060_0, v0x7f9f3fe59fb0_0, v0x7f9f3fe59ef0_0;
E_0x7f9f3fe5a270/2 .event edge, v0x7f9f3fe5b170_0;
E_0x7f9f3fe5a270 .event/or E_0x7f9f3fe5a270/0, E_0x7f9f3fe5a270/1, E_0x7f9f3fe5a270/2;
S_0x7f9f3fe5b310 .scope module, "R0" "register_16" 17 58, 13 2 0, S_0x7f9f3fe59870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe5b6e0_0 .net "DATA_IN", 15 0, v0x7f9f3fe61510_0;  alias, 1 drivers
v0x7f9f3fe5b7a0_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe5b880_0 .net "LD", 0 0, L_0x7f9f40a0b0b0;  alias, 1 drivers
E_0x7f9f3fe5b4d0 .event edge, v0x7f9f3fe5b6e0_0, v0x7f9f3fe5b880_0;
S_0x7f9f3fe5b510 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe5b310;
 .timescale 0 0;
S_0x7f9f3fe5b960 .scope module, "R1" "register_16" 17 59, 13 2 0, S_0x7f9f3fe59870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe5bd90_0 .net "DATA_IN", 15 0, v0x7f9f3fe61510_0;  alias, 1 drivers
v0x7f9f3fe5be60_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe5bf30_0 .net "LD", 0 0, L_0x7f9f40a0b280;  alias, 1 drivers
E_0x7f9f3fe5bb70 .event edge, v0x7f9f3fe5b6e0_0, v0x7f9f3fe5bf30_0;
S_0x7f9f3fe5bbc0 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe5b960;
 .timescale 0 0;
S_0x7f9f3fe5c010 .scope module, "R2" "register_16" 17 60, 13 2 0, S_0x7f9f3fe59870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe5c460_0 .net "DATA_IN", 15 0, v0x7f9f3fe61510_0;  alias, 1 drivers
v0x7f9f3fe5c550_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe5c630_0 .net "LD", 0 0, L_0x7f9f40a0b490;  alias, 1 drivers
E_0x7f9f3fe5c260 .event edge, v0x7f9f3fe5b6e0_0, v0x7f9f3fe5c630_0;
S_0x7f9f3fe5c290 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe5c010;
 .timescale 0 0;
S_0x7f9f3fe5c6f0 .scope module, "R3" "register_16" 17 61, 13 2 0, S_0x7f9f3fe59870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe5cb20_0 .net "DATA_IN", 15 0, v0x7f9f3fe61510_0;  alias, 1 drivers
v0x7f9f3fe5cbd0_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe5ccb0_0 .net "LD", 0 0, L_0x7f9f40a0b660;  alias, 1 drivers
E_0x7f9f3fe5c900 .event edge, v0x7f9f3fe5b6e0_0, v0x7f9f3fe5ccb0_0;
S_0x7f9f3fe5c950 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe5c6f0;
 .timescale 0 0;
S_0x7f9f3fe5cd90 .scope module, "R4" "register_16" 17 62, 13 2 0, S_0x7f9f3fe59870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe5d1c0_0 .net "DATA_IN", 15 0, v0x7f9f3fe61510_0;  alias, 1 drivers
v0x7f9f3fe5d2f0_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe5d390_0 .net "LD", 0 0, L_0x7f9f40a0b7b0;  alias, 1 drivers
E_0x7f9f3fe5cfa0 .event edge, v0x7f9f3fe5b6e0_0, v0x7f9f3fe5d390_0;
S_0x7f9f3fe5cff0 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe5cd90;
 .timescale 0 0;
S_0x7f9f3fe5d470 .scope module, "R5" "register_16" 17 63, 13 2 0, S_0x7f9f3fe59870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe5d8a0_0 .net "DATA_IN", 15 0, v0x7f9f3fe61510_0;  alias, 1 drivers
v0x7f9f3fe5d950_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe5da30_0 .net "LD", 0 0, L_0x7f9f40a0b970;  alias, 1 drivers
E_0x7f9f3fe5d680 .event edge, v0x7f9f3fe5b6e0_0, v0x7f9f3fe5da30_0;
S_0x7f9f3fe5d6d0 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe5d470;
 .timescale 0 0;
S_0x7f9f3fe5db10 .scope module, "R6" "register_16" 17 64, 13 2 0, S_0x7f9f3fe59870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe5dfc0_0 .net "DATA_IN", 15 0, v0x7f9f3fe61510_0;  alias, 1 drivers
v0x7f9f3fe5e070_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe5e110_0 .net "LD", 0 0, L_0x7f9f40a0b410;  alias, 1 drivers
E_0x7f9f3fe5dda0 .event edge, v0x7f9f3fe5b6e0_0, v0x7f9f3fe5e110_0;
S_0x7f9f3fe5ddf0 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe5db10;
 .timescale 0 0;
S_0x7f9f3fe5e1f0 .scope module, "R7" "register_16" 17 65, 13 2 0, S_0x7f9f3fe59870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe5e620_0 .net "DATA_IN", 15 0, v0x7f9f3fe61510_0;  alias, 1 drivers
v0x7f9f3fe5e6d0_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe5e7b0_0 .net "LD", 0 0, L_0x7f9f40a0b540;  alias, 1 drivers
E_0x7f9f3fe5e400 .event edge, v0x7f9f3fe5b6e0_0, v0x7f9f3fe5e7b0_0;
S_0x7f9f3fe5e450 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe5e1f0;
 .timescale 0 0;
S_0x7f9f3fe5e890 .scope module, "SR1_REG" "register_16" 17 78, 13 2 0, S_0x7f9f3fe59870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe5ecc0_0 .net "DATA_IN", 15 0, v0x7f9f3fe5a4d0_0;  alias, 1 drivers
v0x7f9f3fe5ed90_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe5ee30_0 .net "LD", 0 0, L_0x7f9f40a0bf20;  alias, 1 drivers
E_0x7f9f3fe5eaa0 .event edge, v0x7f9f3fe5a4d0_0, v0x7f9f3fe5ee30_0;
S_0x7f9f3fe5eaf0 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe5e890;
 .timescale 0 0;
S_0x7f9f3fe5ef30 .scope module, "SR2_REG" "register_16" 17 79, 13 2 0, S_0x7f9f3fe59870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "LD";
    .port_info 1 /INPUT 16 "DATA_IN";
    .port_info 2 /OUTPUT 16 "DATA_OUT";
v0x7f9f3fe5f360_0 .net "DATA_IN", 15 0, v0x7f9f3fe5b060_0;  alias, 1 drivers
v0x7f9f3fe5f430_0 .var "DATA_OUT", 15 0;
v0x7f9f3fe5f4d0_0 .net "LD", 0 0, L_0x7f9f40a0c020;  alias, 1 drivers
E_0x7f9f3fe5f140 .event edge, v0x7f9f3fe5b060_0, v0x7f9f3fe5f4d0_0;
S_0x7f9f3fe5f190 .scope begin, "load" "load" 13 10, 13 10 0, S_0x7f9f3fe5ef30;
 .timescale 0 0;
S_0x7f9f3fe5f5d0 .scope module, "comp_ld" "decoder_3to8" 17 46, 6 1 0, S_0x7f9f3fe59870;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "D_IN";
    .port_info 1 /OUTPUT 8 "D_OUT";
v0x7f9f3fe5f820_0 .net "D_IN", 2 0, v0x7f9f3fe61460_0;  alias, 1 drivers
v0x7f9f3fe5f8e0_0 .var "D_OUT", 7 0;
E_0x7f9f3fe5f7d0 .event edge, v0x7f9f3fe5f820_0;
S_0x7f9f3fe06350 .scope module, "tristate_b16_tb" "tristate_b16_tb" 12 24;
 .timescale 0 0;
v0x7f9f3fe61f70_0 .var "D_IN", 15 0;
v0x7f9f3fe62020_0 .net "D_OUT", 15 0, L_0x7f9f40a0c090;  1 drivers
v0x7f9f3fe620d0_0 .var "SEL", 0 0;
S_0x7f9f3fe61a30 .scope module, "U_tristate_b16" "tristate_b16" 12 30, 12 3 0, S_0x7f9f3fe06350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SEL";
    .port_info 1 /INPUT 16 "D_IN";
    .port_info 2 /OUTPUT 16 "D_OUT";
v0x7f9f3fe61c50_0 .net "D_IN", 15 0, v0x7f9f3fe61f70_0;  1 drivers
v0x7f9f3fe61d10_0 .net "D_OUT", 15 0, L_0x7f9f40a0c090;  alias, 1 drivers
v0x7f9f3fe61dc0_0 .net "SEL", 0 0, v0x7f9f3fe620d0_0;  1 drivers
o0x7f9f40952e38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7f9f3fe61e70_0 name=_ivl_0
L_0x7f9f40a0c090 .functor MUXZ 16, o0x7f9f40952e38, v0x7f9f3fe61f70_0, v0x7f9f3fe620d0_0, C4<>;
S_0x7f9f3fe065c0 .scope module, "tristate_b_tb" "tristate_b_tb" 19 22;
 .timescale 0 0;
v0x7f9f3fe626b0_0 .var "D_IN", 0 0;
v0x7f9f3fe62750_0 .net "D_OUT", 0 0, L_0x7f9f40a0c1f0;  1 drivers
v0x7f9f3fe62800_0 .var "SEL", 0 0;
S_0x7f9f3fe621a0 .scope module, "U_tristate_b" "tristate_b" 19 28, 19 2 0, S_0x7f9f3fe065c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D_IN";
    .port_info 1 /INPUT 1 "SEL";
    .port_info 2 /OUTPUT 1 "D_OUT";
v0x7f9f3fe623d0_0 .net "D_IN", 0 0, v0x7f9f3fe626b0_0;  1 drivers
v0x7f9f3fe62460_0 .net "D_OUT", 0 0, L_0x7f9f40a0c1f0;  alias, 1 drivers
v0x7f9f3fe62500_0 .net "SEL", 0 0, v0x7f9f3fe62800_0;  1 drivers
o0x7f9f40952f88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x7f9f3fe625b0_0 name=_ivl_0
L_0x7f9f40a0c1f0 .functor MUXZ 1, o0x7f9f40952f88, v0x7f9f3fe626b0_0, v0x7f9f3fe62800_0, C4<>;
    .scope S_0x7f9f3fe04700;
T_0 ;
    %vpi_call 2 42 "$monitor", "CYI=%h, OP_A=%h, OP_B=%h, CYO=%h, SUM=%h", v0x7f9f3fe1eda0_0, v0x7f9f3fe1ef00_0, v0x7f9f3fe1efb0_0, v0x7f9f3fe1ee70_0, v0x7f9f3fe1f060_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 4369, 0, 16;
    %store/vec4 v0x7f9f3fe1ef00_0, 0, 16;
    %pushi/vec4 4369, 0, 16;
    %store/vec4 v0x7f9f3fe1efb0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe1eda0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4369, 0, 16;
    %store/vec4 v0x7f9f3fe1ef00_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9f3fe1efb0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe1eda0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4369, 0, 16;
    %store/vec4 v0x7f9f3fe1ef00_0, 0, 16;
    %pushi/vec4 4352, 0, 16;
    %store/vec4 v0x7f9f3fe1efb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe1eda0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4369, 0, 16;
    %store/vec4 v0x7f9f3fe1ef00_0, 0, 16;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x7f9f3fe1efb0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe1eda0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7f9f3fe27d20;
T_1 ;
    %wait E_0x7f9f3fe27f70;
    %load/vec4 v0x7f9f3fe28390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9f3fe282a0_0, 0;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x7f9f3fe27fd0_0;
    %assign/vec4 v0x7f9f3fe282a0_0, 0;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x7f9f3fe28090_0;
    %assign/vec4 v0x7f9f3fe282a0_0, 0;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x7f9f3fe28130_0;
    %assign/vec4 v0x7f9f3fe282a0_0, 0;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x7f9f3fe281f0_0;
    %assign/vec4 v0x7f9f3fe282a0_0, 0;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f9f3fe04b80;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9f3fe28e30_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x7f9f3fe04b80;
T_3 ;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 4 36 "$random" 32 {0 0 0};
    %pushi/vec4 65536, 0, 32;
    %mod;
    %pad/u 16;
    %store/vec4 v0x7f9f3fe28af0_0, 0, 16;
    %vpi_func 4 37 "$random" 32 {0 0 0};
    %pushi/vec4 65536, 0, 32;
    %mod;
    %pad/u 16;
    %store/vec4 v0x7f9f3fe28bc0_0, 0, 16;
    %vpi_func 4 38 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod;
    %pad/u 2;
    %store/vec4 v0x7f9f3fe28a00_0, 0, 2;
    %delay 1, 0;
    %load/vec4 v0x7f9f3fe28a00_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_3.2, 8;
    %load/vec4 v0x7f9f3fe28af0_0;
    %load/vec4 v0x7f9f3fe28bc0_0;
    %add;
    %jmp/1 T_3.3, 8;
T_3.2 ; End of true expr.
    %load/vec4 v0x7f9f3fe28a00_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x7f9f3fe28af0_0;
    %load/vec4 v0x7f9f3fe28bc0_0;
    %and;
    %jmp/1 T_3.5, 9;
T_3.4 ; End of true expr.
    %load/vec4 v0x7f9f3fe28a00_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_3.6, 10;
    %load/vec4 v0x7f9f3fe28af0_0;
    %inv;
    %jmp/1 T_3.7, 10;
T_3.6 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_3.7, 10;
 ; End of false expr.
    %blend;
T_3.7;
    %jmp/0 T_3.5, 9;
 ; End of false expr.
    %blend;
T_3.5;
    %jmp/0 T_3.3, 8;
 ; End of false expr.
    %blend;
T_3.3;
    %store/vec4 v0x7f9f3fe28d60_0, 0, 16;
    %load/vec4 v0x7f9f3fe28d60_0;
    %load/vec4 v0x7f9f3fe28c90_0;
    %cmp/e;
    %jmp/0xz  T_3.8, 4;
    %jmp T_3.9;
T_3.8 ;
    %vpi_call 4 47 "$display", "%m: at time %0t: ERROR!!! \012 LUK=%h, OP_A=%h, OP_B=%h, RESULT=%h, compare=%h\012", $time, v0x7f9f3fe28a00_0, v0x7f9f3fe28af0_0, v0x7f9f3fe28bc0_0, v0x7f9f3fe28c90_0, v0x7f9f3fe28d60_0 {0 0 0};
    %load/vec4 v0x7f9f3fe28e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9f3fe28e30_0, 0, 32;
T_3.9 ;
    %delay 9, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call 4 52 "$display", "the test is finished! There are %d error!", v0x7f9f3fe28e30_0 {0 0 0};
    %vpi_call 4 53 "$stop" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7f9f3fe28ec0;
T_4 ;
    %wait E_0x7f9f3fe290b0;
    %load/vec4 v0x7f9f3fe29100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9f3fe291c0_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f9f3fe291c0_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7f9f3fe291c0_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x7f9f3fe291c0_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x7f9f3fe291c0_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x7f9f3fe291c0_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x7f9f3fe291c0_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x7f9f3fe291c0_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x7f9f3fe291c0_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f9f3fe04d70;
T_5 ;
    %vpi_call 6 38 "$monitor", "D_IN = %h , D_OUT = %h", v0x7f9f3fe29280_0, v0x7f9f3fe29340_0 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9f3fe29280_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f9f3fe29280_0, 0;
    %delay 100, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f9f3fe29280_0, 0;
    %delay 100, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f9f3fe29280_0, 0;
    %delay 100, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f9f3fe29280_0, 0;
    %delay 100, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7f9f3fe29280_0, 0;
    %delay 100, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7f9f3fe29280_0, 0;
    %delay 100, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7f9f3fe29280_0, 0;
    %end;
    .thread T_5;
    .scope S_0x7f9f3fe293f0;
T_6 ;
    %wait E_0x7f9f3fe29d30;
    %fork t_1, S_0x7f9f3fe29f40;
    %jmp t_0;
    .scope S_0x7f9f3fe29f40;
t_1 ;
    %load/vec4 v0x7f9f3fe2b2c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9f3fe2a4b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7f9f3fe2b010_0;
    %assign/vec4 v0x7f9f3fe2a4b0_0, 0;
T_6.1 ;
    %end;
    .scope S_0x7f9f3fe293f0;
t_0 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f9f3fe293f0;
T_7 ;
    %wait E_0x7f9f3fe29cf0;
    %fork t_3, S_0x7f9f3fe29d70;
    %jmp t_2;
    .scope S_0x7f9f3fe29d70;
t_3 ;
    %load/vec4 v0x7f9f3fe2b2c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 122880, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9f3fe2b010_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %vpi_call 7 105 "$display", "\012 %m: At time %0t : CURRENT_STATE = %d", $time, v0x7f9f3fe2a4b0_0 {0 0 0};
    %load/vec4 v0x7f9f3fe2a4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9f3fe2b010_0, 0;
    %jmp T_7.10;
T_7.2 ;
    %pushi/vec4 8212, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f9f3fe2b010_0, 0;
    %jmp T_7.10;
T_7.3 ;
    %pushi/vec4 16449, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f9f3fe2b010_0, 0;
    %jmp T_7.10;
T_7.4 ;
    %vpi_call 7 126 "$display", "%m: At time %0t : OPCODE = %b", $time, v0x7f9f3fe2b0c0_0 {0 0 0};
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %load/vec4 v0x7f9f3fe2b0c0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9f3fe2b0c0_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f9f3fe2b0c0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f9f3fe2b010_0, 0;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7f9f3fe2b010_0, 0;
T_7.12 ;
    %load/vec4 v0x7f9f3fe2a8f0_0;
    %parti/s 2, 14, 5;
    %assign/vec4 v0x7f9f3fe2a260_0, 0;
    %load/vec4 v0x7f9f3fe2a8f0_0;
    %parti/s 3, 6, 4;
    %assign/vec4 v0x7f9f3fe2b360_0, 0;
    %load/vec4 v0x7f9f3fe2a8f0_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x7f9f3fe2b410_0, 0;
    %load/vec4 v0x7f9f3fe2b0c0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_7.13, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7f9f3fe2a560_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x7f9f3fe2a8f0_0;
    %parti/s 3, 9, 5;
    %assign/vec4 v0x7f9f3fe2a560_0, 0;
T_7.14 ;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0x7f9f3fe2b0c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.23;
T_7.15 ;
    %pushi/vec4 132372, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.23;
T_7.16 ;
    %pushi/vec4 132356, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.23;
T_7.17 ;
    %pushi/vec4 131604, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.23;
T_7.18 ;
    %pushi/vec4 131588, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.23;
T_7.19 ;
    %pushi/vec4 132372, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.23;
T_7.20 ;
    %pushi/vec4 132372, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.23;
T_7.21 ;
    %pushi/vec4 136496, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.23;
T_7.23 ;
    %pop/vec4 1;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f9f3fe2b010_0, 0;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0x7f9f3fe2b0c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.32;
T_7.24 ;
    %pushi/vec4 4129, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.32;
T_7.25 ;
    %pushi/vec4 131096, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.32;
T_7.26 ;
    %pushi/vec4 4129, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.32;
T_7.27 ;
    %pushi/vec4 131096, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.32;
T_7.28 ;
    %pushi/vec4 5, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.32;
T_7.29 ;
    %pushi/vec4 5, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.32;
T_7.30 ;
    %pushi/vec4 136496, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.32;
T_7.32 ;
    %pop/vec4 1;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7f9f3fe2b010_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v0x7f9f3fe2b0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.41;
T_7.33 ;
    %pushi/vec4 34048, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.41;
T_7.34 ;
    %pushi/vec4 160, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.41;
T_7.35 ;
    %pushi/vec4 12288, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.41;
T_7.36 ;
    %pushi/vec4 160, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.41;
T_7.37 ;
    %pushi/vec4 160, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.41;
T_7.38 ;
    %pushi/vec4 49152, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.41;
T_7.39 ;
    %pushi/vec4 61440, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.41;
T_7.41 ;
    %pop/vec4 1;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7f9f3fe2b010_0, 0;
    %load/vec4 v0x7f9f3fe2b0c0_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9f3fe2b0c0_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f9f3fe2a8f0_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9f3fe2a3c0_0, 4, 5;
T_7.42 ;
    %load/vec4 v0x7f9f3fe2a8f0_0;
    %parti/s 3, 9, 5;
    %load/vec4 v0x7f9f3fe2af70_0;
    %load/vec4 v0x7f9f3fe2b560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9f3fe2b170_0;
    %concat/vec4; draw_concat_vec4
    %cmp/e;
    %jmp/0xz  T_7.44, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9f3fe2a3c0_0, 4, 5;
T_7.44 ;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v0x7f9f3fe2b0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.47, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.48, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.49, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.50, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.51, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.52, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.53, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.54, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.55, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.56, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.57, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.58, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.59, 6;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.61;
T_7.46 ;
    %pushi/vec4 34048, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.61;
T_7.47 ;
    %pushi/vec4 4256, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.61;
T_7.48 ;
    %pushi/vec4 4097, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.61;
T_7.49 ;
    %pushi/vec4 2, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.61;
T_7.50 ;
    %pushi/vec4 49152, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.61;
T_7.51 ;
    %pushi/vec4 4256, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.61;
T_7.52 ;
    %pushi/vec4 4097, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.61;
T_7.53 ;
    %pushi/vec4 2, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.61;
T_7.54 ;
    %pushi/vec4 4256, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.61;
T_7.55 ;
    %pushi/vec4 4145, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.61;
T_7.56 ;
    %pushi/vec4 131098, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.61;
T_7.57 ;
    %pushi/vec4 32768, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.61;
T_7.58 ;
    %pushi/vec4 136448, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.61;
T_7.59 ;
    %pushi/vec4 61440, 0, 19;
    %assign/vec4 v0x7f9f3fe2a3c0_0, 0;
    %jmp T_7.61;
T_7.61 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9f3fe2b010_0, 0;
    %load/vec4 v0x7f9f3fe2b0c0_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9f3fe2b0c0_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f9f3fe2a8f0_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.62, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9f3fe2a3c0_0, 4, 5;
T_7.62 ;
    %load/vec4 v0x7f9f3fe2b0c0_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9f3fe2a8f0_0;
    %parti/s 1, 11, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.64, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9f3fe2a3c0_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9f3fe2a3c0_0, 4, 5;
T_7.64 ;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
T_7.1 ;
    %end;
    .scope S_0x7f9f3fe293f0;
t_2 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f9f3fe04ee0;
T_8 ;
    %delay 10, 0;
    %load/vec4 v0x7f9f3fe2b870_0;
    %inv;
    %store/vec4 v0x7f9f3fe2b870_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f9f3fe04ee0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe2b870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe299b0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe299b0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x7f9f3fe05050;
T_10 ;
    %vpi_call 3 24 "$monitor", "A = %b , B = %b CYI = %b, SUM = %b , CYO = %b", v0x7f9f3fe2c0f0_0, v0x7f9f3fe2c1a0_0, v0x7f9f3fe2c230_0, v0x7f9f3fe2c370_0, v0x7f9f3fe2c2e0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe2c0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe2c1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe2c230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe2c0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe2c1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe2c230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe2c0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe2c1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe2c230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe2c0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe2c1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe2c230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe2c0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe2c1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe2c230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe2c0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe2c1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe2c230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe2c0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe2c1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe2c230_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe2c0f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe2c1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe2c230_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x7f9f3fe051c0;
T_11 ;
    %vpi_call 8 35 "$monitor", "A = %b , B = %b , SUM = %b , CYO = %b", v0x7f9f3fe2c950_0, v0x7f9f3fe2c9f0_0, v0x7f9f3fe2cb70_0, v0x7f9f3fe2caa0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe2c950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe2c9f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe2c950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe2c9f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe2c950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe2c9f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe2c950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe2c9f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x7f9f3fe05330;
T_12 ;
    %vpi_call 9 37 "$monitor", "D_IN = %h , D_OUT = %h", v0x7f9f3fe2d040_0, v0x7f9f3fe2d100_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x7f9f3fe2d040_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9f3fe2d040_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x7f9f3fe2d040_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x7f9f3fe2d040_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x7f9f3fe4dfc0;
T_13 ;
    %wait E_0x7f9f3fe4e1c0;
    %load/vec4 v0x7f9f3fe4e210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9f3fe4e2c0_0, 0, 8;
    %jmp T_13.9;
T_13.0 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f9f3fe4e2c0_0, 0, 8;
    %jmp T_13.9;
T_13.1 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7f9f3fe4e2c0_0, 0, 8;
    %jmp T_13.9;
T_13.2 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x7f9f3fe4e2c0_0, 0, 8;
    %jmp T_13.9;
T_13.3 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x7f9f3fe4e2c0_0, 0, 8;
    %jmp T_13.9;
T_13.4 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x7f9f3fe4e2c0_0, 0, 8;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x7f9f3fe4e2c0_0, 0, 8;
    %jmp T_13.9;
T_13.6 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x7f9f3fe4e2c0_0, 0, 8;
    %jmp T_13.9;
T_13.7 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x7f9f3fe4e2c0_0, 0, 8;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7f9f3fe49cc0;
T_14 ;
    %wait E_0x7f9f3fe49ec0;
    %fork t_5, S_0x7f9f3fe49f00;
    %jmp t_4;
    .scope S_0x7f9f3fe49f00;
t_5 ;
    %load/vec4 v0x7f9f3fe4a320_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x7f9f3fe4a0d0_0;
    %assign/vec4 v0x7f9f3fe4a280_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7f9f3fe4a280_0;
    %assign/vec4 v0x7f9f3fe4a280_0, 0;
T_14.1 ;
    %end;
    .scope S_0x7f9f3fe49cc0;
t_4 %join;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7f9f3fe4a3c0;
T_15 ;
    %wait E_0x7f9f3fe4a5d0;
    %fork t_7, S_0x7f9f3fe4a620;
    %jmp t_6;
    .scope S_0x7f9f3fe4a620;
t_7 ;
    %load/vec4 v0x7f9f3fe4a980_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7f9f3fe4a7f0_0;
    %assign/vec4 v0x7f9f3fe4a8a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7f9f3fe4a8a0_0;
    %assign/vec4 v0x7f9f3fe4a8a0_0, 0;
T_15.1 ;
    %end;
    .scope S_0x7f9f3fe4a3c0;
t_6 %join;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7f9f3fe4aa60;
T_16 ;
    %wait E_0x7f9f3fe4acb0;
    %fork t_9, S_0x7f9f3fe4ace0;
    %jmp t_8;
    .scope S_0x7f9f3fe4ace0;
t_9 ;
    %load/vec4 v0x7f9f3fe4b040_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7f9f3fe4aeb0_0;
    %assign/vec4 v0x7f9f3fe4af60_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7f9f3fe4af60_0;
    %assign/vec4 v0x7f9f3fe4af60_0, 0;
T_16.1 ;
    %end;
    .scope S_0x7f9f3fe4aa60;
t_8 %join;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7f9f3fe4b120;
T_17 ;
    %wait E_0x7f9f3fe4b330;
    %fork t_11, S_0x7f9f3fe4b380;
    %jmp t_10;
    .scope S_0x7f9f3fe4b380;
t_11 ;
    %load/vec4 v0x7f9f3fe4b6e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x7f9f3fe4b550_0;
    %assign/vec4 v0x7f9f3fe4b600_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7f9f3fe4b600_0;
    %assign/vec4 v0x7f9f3fe4b600_0, 0;
T_17.1 ;
    %end;
    .scope S_0x7f9f3fe4b120;
t_10 %join;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7f9f3fe4b7c0;
T_18 ;
    %wait E_0x7f9f3fe4b9d0;
    %fork t_13, S_0x7f9f3fe4ba20;
    %jmp t_12;
    .scope S_0x7f9f3fe4ba20;
t_13 ;
    %load/vec4 v0x7f9f3fe4bd80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x7f9f3fe4bbf0_0;
    %assign/vec4 v0x7f9f3fe4bca0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7f9f3fe4bca0_0;
    %assign/vec4 v0x7f9f3fe4bca0_0, 0;
T_18.1 ;
    %end;
    .scope S_0x7f9f3fe4b7c0;
t_12 %join;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7f9f3fe4be60;
T_19 ;
    %wait E_0x7f9f3fe4c070;
    %fork t_15, S_0x7f9f3fe4c0c0;
    %jmp t_14;
    .scope S_0x7f9f3fe4c0c0;
t_15 ;
    %load/vec4 v0x7f9f3fe4c420_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x7f9f3fe4c290_0;
    %assign/vec4 v0x7f9f3fe4c340_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7f9f3fe4c340_0;
    %assign/vec4 v0x7f9f3fe4c340_0, 0;
T_19.1 ;
    %end;
    .scope S_0x7f9f3fe4be60;
t_14 %join;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7f9f3fe4c500;
T_20 ;
    %wait E_0x7f9f3fe4c790;
    %fork t_17, S_0x7f9f3fe4c7e0;
    %jmp t_16;
    .scope S_0x7f9f3fe4c7e0;
t_17 ;
    %load/vec4 v0x7f9f3fe4cb00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x7f9f3fe4c9b0_0;
    %assign/vec4 v0x7f9f3fe4ca60_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7f9f3fe4ca60_0;
    %assign/vec4 v0x7f9f3fe4ca60_0, 0;
T_20.1 ;
    %end;
    .scope S_0x7f9f3fe4c500;
t_16 %join;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7f9f3fe4cbe0;
T_21 ;
    %wait E_0x7f9f3fe4cdf0;
    %fork t_19, S_0x7f9f3fe4ce40;
    %jmp t_18;
    .scope S_0x7f9f3fe4ce40;
t_19 ;
    %load/vec4 v0x7f9f3fe4d1a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x7f9f3fe4d010_0;
    %assign/vec4 v0x7f9f3fe4d0c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7f9f3fe4d0c0_0;
    %assign/vec4 v0x7f9f3fe4d0c0_0, 0;
T_21.1 ;
    %end;
    .scope S_0x7f9f3fe4cbe0;
t_18 %join;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7f9f3fe48560;
T_22 ;
    %wait E_0x7f9f3fe48870;
    %load/vec4 v0x7f9f3fe48fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9f3fe48ec0_0, 0, 16;
    %jmp T_22.9;
T_22.0 ;
    %load/vec4 v0x7f9f3fe48900_0;
    %store/vec4 v0x7f9f3fe48ec0_0, 0, 16;
    %jmp T_22.9;
T_22.1 ;
    %load/vec4 v0x7f9f3fe489c0_0;
    %store/vec4 v0x7f9f3fe48ec0_0, 0, 16;
    %jmp T_22.9;
T_22.2 ;
    %load/vec4 v0x7f9f3fe48a60_0;
    %store/vec4 v0x7f9f3fe48ec0_0, 0, 16;
    %jmp T_22.9;
T_22.3 ;
    %load/vec4 v0x7f9f3fe48b10_0;
    %store/vec4 v0x7f9f3fe48ec0_0, 0, 16;
    %jmp T_22.9;
T_22.4 ;
    %load/vec4 v0x7f9f3fe48bc0_0;
    %store/vec4 v0x7f9f3fe48ec0_0, 0, 16;
    %jmp T_22.9;
T_22.5 ;
    %load/vec4 v0x7f9f3fe48cb0_0;
    %store/vec4 v0x7f9f3fe48ec0_0, 0, 16;
    %jmp T_22.9;
T_22.6 ;
    %load/vec4 v0x7f9f3fe48d60_0;
    %store/vec4 v0x7f9f3fe48ec0_0, 0, 16;
    %jmp T_22.9;
T_22.7 ;
    %load/vec4 v0x7f9f3fe48e10_0;
    %store/vec4 v0x7f9f3fe48ec0_0, 0, 16;
    %jmp T_22.9;
T_22.9 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7f9f3fe49130;
T_23 ;
    %wait E_0x7f9f3fe493f0;
    %load/vec4 v0x7f9f3fe49b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9f3fe49a50_0, 0, 16;
    %jmp T_23.9;
T_23.0 ;
    %load/vec4 v0x7f9f3fe49470_0;
    %store/vec4 v0x7f9f3fe49a50_0, 0, 16;
    %jmp T_23.9;
T_23.1 ;
    %load/vec4 v0x7f9f3fe49540_0;
    %store/vec4 v0x7f9f3fe49a50_0, 0, 16;
    %jmp T_23.9;
T_23.2 ;
    %load/vec4 v0x7f9f3fe495f0_0;
    %store/vec4 v0x7f9f3fe49a50_0, 0, 16;
    %jmp T_23.9;
T_23.3 ;
    %load/vec4 v0x7f9f3fe496c0_0;
    %store/vec4 v0x7f9f3fe49a50_0, 0, 16;
    %jmp T_23.9;
T_23.4 ;
    %load/vec4 v0x7f9f3fe49770_0;
    %store/vec4 v0x7f9f3fe49a50_0, 0, 16;
    %jmp T_23.9;
T_23.5 ;
    %load/vec4 v0x7f9f3fe49840_0;
    %store/vec4 v0x7f9f3fe49a50_0, 0, 16;
    %jmp T_23.9;
T_23.6 ;
    %load/vec4 v0x7f9f3fe498f0_0;
    %store/vec4 v0x7f9f3fe49a50_0, 0, 16;
    %jmp T_23.9;
T_23.7 ;
    %load/vec4 v0x7f9f3fe499a0_0;
    %store/vec4 v0x7f9f3fe49a50_0, 0, 16;
    %jmp T_23.9;
T_23.9 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7f9f3fe4d280;
T_24 ;
    %wait E_0x7f9f3fe4d490;
    %fork t_21, S_0x7f9f3fe4d4e0;
    %jmp t_20;
    .scope S_0x7f9f3fe4d4e0;
t_21 ;
    %load/vec4 v0x7f9f3fe4d830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x7f9f3fe4d6b0_0;
    %assign/vec4 v0x7f9f3fe4d780_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7f9f3fe4d780_0;
    %assign/vec4 v0x7f9f3fe4d780_0, 0;
T_24.1 ;
    %end;
    .scope S_0x7f9f3fe4d280;
t_20 %join;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7f9f3fe4d920;
T_25 ;
    %wait E_0x7f9f3fe4db30;
    %fork t_23, S_0x7f9f3fe4db80;
    %jmp t_22;
    .scope S_0x7f9f3fe4db80;
t_23 ;
    %load/vec4 v0x7f9f3fe4dec0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x7f9f3fe4dd50_0;
    %assign/vec4 v0x7f9f3fe4de20_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7f9f3fe4de20_0;
    %assign/vec4 v0x7f9f3fe4de20_0, 0;
T_25.1 ;
    %end;
    .scope S_0x7f9f3fe4d920;
t_22 %join;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7f9f3fe48260;
T_26 ;
    %wait E_0x7f9f3fe48510;
    %load/vec4 v0x7f9f3fe4f410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %vpi_call 17 83 "$display", "%m:At time %0t: SR1_LD= %b , SR1= %b, SR1_OUT= %b", $time, v0x7f9f3fe4f410_0, v0x7f9f3fe4f2b0_0, v0x7f9f3fe4f4a0_0 {0 0 0};
T_26.0 ;
    %load/vec4 v0x7f9f3fe4f710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %vpi_call 17 84 "$display", "%m:At time %0t: SR2_LD= %b , SR2= %b, SR2_OUT= %b", $time, v0x7f9f3fe4f710_0, v0x7f9f3fe4f2b0_0, v0x7f9f3fe4f7a0_0 {0 0 0};
T_26.2 ;
    %load/vec4 v0x7f9f3fe4a180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %vpi_call 17 85 "$display", "%m:At time %0t: LD= %b , DR= %b, DR_IN= %b", $time, v0x7f9f3fe4a180_0, v0x7f9f3fe4e450_0, v0x7f9f3fe4e520_0 {0 0 0};
T_26.4 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7f9f3fe3f670;
T_27 ;
    %wait E_0x7f9f3fe3f8c0;
    %load/vec4 v0x7f9f3fe3fce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9f3fe3fbf0_0, 0;
    %jmp T_27.5;
T_27.0 ;
    %load/vec4 v0x7f9f3fe3f920_0;
    %assign/vec4 v0x7f9f3fe3fbf0_0, 0;
    %jmp T_27.5;
T_27.1 ;
    %load/vec4 v0x7f9f3fe3f9e0_0;
    %assign/vec4 v0x7f9f3fe3fbf0_0, 0;
    %jmp T_27.5;
T_27.2 ;
    %load/vec4 v0x7f9f3fe3fa80_0;
    %assign/vec4 v0x7f9f3fe3fbf0_0, 0;
    %jmp T_27.5;
T_27.3 ;
    %load/vec4 v0x7f9f3fe3fb40_0;
    %assign/vec4 v0x7f9f3fe3fbf0_0, 0;
    %jmp T_27.5;
T_27.5 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7f9f3fe43bc0;
T_28 ;
    %wait E_0x7f9f3fe43dd0;
    %fork t_25, S_0x7f9f3fe43e20;
    %jmp t_24;
    .scope S_0x7f9f3fe43e20;
t_25 ;
    %load/vec4 v0x7f9f3fe441c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x7f9f3fe43ff0_0;
    %assign/vec4 v0x7f9f3fe44120_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7f9f3fe44120_0;
    %assign/vec4 v0x7f9f3fe44120_0, 0;
T_28.1 ;
    %end;
    .scope S_0x7f9f3fe43bc0;
t_24 %join;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7f9f3fe2d930;
T_29 ;
    %wait E_0x7f9f3fe2dbc0;
    %load/vec4 v0x7f9f3fe2dfd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9f3fe2dee0_0, 0;
    %jmp T_29.5;
T_29.0 ;
    %load/vec4 v0x7f9f3fe2dc20_0;
    %assign/vec4 v0x7f9f3fe2dee0_0, 0;
    %jmp T_29.5;
T_29.1 ;
    %load/vec4 v0x7f9f3fe2dcc0_0;
    %assign/vec4 v0x7f9f3fe2dee0_0, 0;
    %jmp T_29.5;
T_29.2 ;
    %load/vec4 v0x7f9f3fe2dd70_0;
    %assign/vec4 v0x7f9f3fe2dee0_0, 0;
    %jmp T_29.5;
T_29.3 ;
    %load/vec4 v0x7f9f3fe2de30_0;
    %assign/vec4 v0x7f9f3fe2dee0_0, 0;
    %jmp T_29.5;
T_29.5 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7f9f3fe46810;
T_30 ;
    %wait E_0x7f9f3fe46a90;
    %load/vec4 v0x7f9f3fe46ec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9f3fe46dd0_0, 0;
    %jmp T_30.5;
T_30.0 ;
    %load/vec4 v0x7f9f3fe46af0_0;
    %assign/vec4 v0x7f9f3fe46dd0_0, 0;
    %jmp T_30.5;
T_30.1 ;
    %load/vec4 v0x7f9f3fe46bc0_0;
    %assign/vec4 v0x7f9f3fe46dd0_0, 0;
    %jmp T_30.5;
T_30.2 ;
    %load/vec4 v0x7f9f3fe46c60_0;
    %assign/vec4 v0x7f9f3fe46dd0_0, 0;
    %jmp T_30.5;
T_30.3 ;
    %load/vec4 v0x7f9f3fe46d20_0;
    %assign/vec4 v0x7f9f3fe46dd0_0, 0;
    %jmp T_30.5;
T_30.5 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7f9f3fe460e0;
T_31 ;
    %wait E_0x7f9f3fe45c10;
    %fork t_27, S_0x7f9f3fe46fe0;
    %jmp t_26;
    .scope S_0x7f9f3fe46fe0;
t_27 ;
    %load/vec4 v0x7f9f3fe47890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9f3fe476f0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x7f9f3fe47300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_31.2, 4;
    %load/vec4 v0x7f9f3fe47660_0;
    %assign/vec4 v0x7f9f3fe476f0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x7f9f3fe476f0_0;
    %assign/vec4 v0x7f9f3fe476f0_0, 0;
T_31.3 ;
T_31.1 ;
    %end;
    .scope S_0x7f9f3fe460e0;
t_26 %join;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7f9f3fe45a50;
T_32 ;
    %wait E_0x7f9f3fe45cc0;
    %load/vec4 v0x7f9f3fe45dc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v0x7f9f3fe45d10_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_32.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f3fe45e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9f3fe45fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f3fe45f30_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x7f9f3fe45d10_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_32.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9f3fe45e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f3fe45fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f3fe45f30_0, 0;
    %jmp T_32.5;
T_32.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f3fe45e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f3fe45fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9f3fe45f30_0, 0;
T_32.5 ;
T_32.3 ;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x7f9f3fe45e60_0;
    %assign/vec4 v0x7f9f3fe45e60_0, 0;
    %load/vec4 v0x7f9f3fe45fe0_0;
    %assign/vec4 v0x7f9f3fe45fe0_0, 0;
    %load/vec4 v0x7f9f3fe45f30_0;
    %assign/vec4 v0x7f9f3fe45f30_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7f9f3fe44e70;
T_33 ;
    %wait E_0x7f9f3fe45080;
    %fork t_29, S_0x7f9f3fe450d0;
    %jmp t_28;
    .scope S_0x7f9f3fe450d0;
t_29 ;
    %load/vec4 v0x7f9f3fe45400_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v0x7f9f3fe452a0_0;
    %assign/vec4 v0x7f9f3fe45350_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x7f9f3fe45350_0;
    %assign/vec4 v0x7f9f3fe45350_0, 0;
T_33.1 ;
    %end;
    .scope S_0x7f9f3fe44e70;
t_28 %join;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x7f9f3fe44290;
T_34 ;
    %wait E_0x7f9f3fe444a0;
    %fork t_31, S_0x7f9f3fe444f0;
    %jmp t_30;
    .scope S_0x7f9f3fe444f0;
t_31 ;
    %load/vec4 v0x7f9f3fe44840_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v0x7f9f3fe446c0_0;
    %assign/vec4 v0x7f9f3fe44780_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x7f9f3fe44780_0;
    %assign/vec4 v0x7f9f3fe44780_0, 0;
T_34.1 ;
    %end;
    .scope S_0x7f9f3fe44290;
t_30 %join;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7f9f3fe47990;
T_35 ;
    %wait E_0x7f9f3fe47ec0;
    %load/vec4 v0x7f9f3fe48150_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_35.0, 4;
    %load/vec4 v0x7f9f3fe47dd0_0;
    %load/vec4 v0x7f9f3fe47f20_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9f3fe480c0, 0, 4;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x7f9f3fe47f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 16;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 16;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 16;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 16;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 16;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 16;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 16;
    %cmp/u;
    %jmp/1 T_35.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 16;
    %cmp/u;
    %jmp/1 T_35.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 16;
    %cmp/u;
    %jmp/1 T_35.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 16;
    %cmp/u;
    %jmp/1 T_35.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 16;
    %cmp/u;
    %jmp/1 T_35.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 16;
    %cmp/u;
    %jmp/1 T_35.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 16;
    %cmp/u;
    %jmp/1 T_35.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 16;
    %cmp/u;
    %jmp/1 T_35.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 16;
    %cmp/u;
    %jmp/1 T_35.16, 6;
    %load/vec4 v0x7f9f3fe48030_0;
    %assign/vec4 v0x7f9f3fe48030_0, 0;
    %jmp T_35.18;
T_35.2 ;
    %pushi/vec4 20960, 0, 16;
    %assign/vec4 v0x7f9f3fe48030_0, 0;
    %vpi_call 16 19 "$display", "\012 At time %0t :  AND R0 R7 0  => R0=0 ", $time {0 0 0};
    %jmp T_35.18;
T_35.3 ;
    %pushi/vec4 21472, 0, 16;
    %assign/vec4 v0x7f9f3fe48030_0, 0;
    %vpi_call 16 20 "$display", "\012 At time %0t :  AND R1 R7 0  => R1=0", $time {0 0 0};
    %jmp T_35.18;
T_35.4 ;
    %pushi/vec4 21984, 0, 16;
    %assign/vec4 v0x7f9f3fe48030_0, 0;
    %vpi_call 16 21 "$display", "\012 At time %0t :  AND R2 R7 0  => R2=0 ", $time {0 0 0};
    %jmp T_35.18;
T_35.5 ;
    %pushi/vec4 22496, 0, 16;
    %assign/vec4 v0x7f9f3fe48030_0, 0;
    %vpi_call 16 22 "$display", "\012 At time %0t :  AND R3 R7 0  => R3=0  ", $time {0 0 0};
    %jmp T_35.18;
T_35.6 ;
    %pushi/vec4 23008, 0, 16;
    %assign/vec4 v0x7f9f3fe48030_0, 0;
    %vpi_call 16 23 "$display", "\012 At time %0t :  AND R4 R7 0  => R4=0  ", $time {0 0 0};
    %jmp T_35.18;
T_35.7 ;
    %pushi/vec4 23520, 0, 16;
    %assign/vec4 v0x7f9f3fe48030_0, 0;
    %vpi_call 16 24 "$display", "\012 At time %0t :  AND R5 R7 0  => R5=0 ", $time {0 0 0};
    %jmp T_35.18;
T_35.8 ;
    %pushi/vec4 24032, 0, 16;
    %assign/vec4 v0x7f9f3fe48030_0, 0;
    %vpi_call 16 25 "$display", "\012 At time %0t :  AND R6 R7 0  => R6=0 ", $time {0 0 0};
    %jmp T_35.18;
T_35.9 ;
    %pushi/vec4 24096, 0, 16;
    %assign/vec4 v0x7f9f3fe48030_0, 0;
    %vpi_call 16 26 "$display", "\012 At time %0t :  AND R7 R0 0  => R7=0 ", $time {0 0 0};
    %jmp T_35.18;
T_35.10 ;
    %pushi/vec4 4646, 0, 16;
    %assign/vec4 v0x7f9f3fe48030_0, 0;
    %vpi_call 16 28 "$display", "\012 At time %0t :  ADD R1 R0 imme:6 => R1=6", $time {0 0 0};
    %jmp T_35.18;
T_35.11 ;
    %pushi/vec4 5157, 0, 16;
    %assign/vec4 v0x7f9f3fe48030_0, 0;
    %vpi_call 16 29 "$display", "\012 At time %0t :  ADD R2 R0 imme:5 => R2=5", $time {0 0 0};
    %jmp T_35.18;
T_35.12 ;
    %pushi/vec4 5698, 0, 16;
    %assign/vec4 v0x7f9f3fe48030_0, 0;
    %vpi_call 16 30 "$display", "\012 At time %0t :  ADD R3 R1 R2 => R3=11 ", $time {0 0 0};
    %jmp T_35.18;
T_35.13 ;
    %pushi/vec4 22594, 0, 16;
    %assign/vec4 v0x7f9f3fe48030_0, 0;
    %vpi_call 16 31 "$display", "\012 At time %0t :  AND R4 R1 R2 => R4=b1111_1111_1111_1100 ", $time {0 0 0};
    %jmp T_35.18;
T_35.14 ;
    %pushi/vec4 49604, 0, 16;
    %assign/vec4 v0x7f9f3fe48030_0, 0;
    %vpi_call 16 32 "$display", "\012 At time %0t :  JMP R7 4 ", $time {0 0 0};
    %jmp T_35.18;
T_35.15 ;
    %pushi/vec4 6, 0, 16;
    %assign/vec4 v0x7f9f3fe48030_0, 0;
    %vpi_call 16 33 "$display", "\012 At time %0t : imme:6 ", $time {0 0 0};
    %jmp T_35.18;
T_35.16 ;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0x7f9f3fe48030_0, 0;
    %vpi_call 16 34 "$display", "\012 At time %0t : imme:5 ", $time {0 0 0};
    %jmp T_35.18;
T_35.18 ;
    %pop/vec4 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x7f9f3fe40350;
T_36 ;
    %wait E_0x7f9f3fe40c90;
    %fork t_33, S_0x7f9f3fe40ea0;
    %jmp t_32;
    .scope S_0x7f9f3fe40ea0;
t_33 ;
    %load/vec4 v0x7f9f3fe42230_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_36.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9f3fe41420_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x7f9f3fe41f80_0;
    %assign/vec4 v0x7f9f3fe41420_0, 0;
T_36.1 ;
    %end;
    .scope S_0x7f9f3fe40350;
t_32 %join;
    %jmp T_36;
    .thread T_36;
    .scope S_0x7f9f3fe40350;
T_37 ;
    %wait E_0x7f9f3fe40c50;
    %fork t_35, S_0x7f9f3fe40cd0;
    %jmp t_34;
    .scope S_0x7f9f3fe40cd0;
t_35 ;
    %load/vec4 v0x7f9f3fe42230_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 122880, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9f3fe41f80_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %vpi_call 7 105 "$display", "\012 %m: At time %0t : CURRENT_STATE = %d", $time, v0x7f9f3fe41420_0 {0 0 0};
    %load/vec4 v0x7f9f3fe41420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_37.8, 6;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9f3fe41f80_0, 0;
    %jmp T_37.10;
T_37.2 ;
    %pushi/vec4 8212, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f9f3fe41f80_0, 0;
    %jmp T_37.10;
T_37.3 ;
    %pushi/vec4 16449, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f9f3fe41f80_0, 0;
    %jmp T_37.10;
T_37.4 ;
    %vpi_call 7 126 "$display", "%m: At time %0t : OPCODE = %b", $time, v0x7f9f3fe42030_0 {0 0 0};
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %load/vec4 v0x7f9f3fe42030_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9f3fe42030_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f9f3fe42030_0;
    %pushi/vec4 15, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.11, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f9f3fe41f80_0, 0;
    %jmp T_37.12;
T_37.11 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7f9f3fe41f80_0, 0;
T_37.12 ;
    %load/vec4 v0x7f9f3fe41860_0;
    %parti/s 2, 14, 5;
    %assign/vec4 v0x7f9f3fe411d0_0, 0;
    %load/vec4 v0x7f9f3fe41860_0;
    %parti/s 3, 6, 4;
    %assign/vec4 v0x7f9f3fe422d0_0, 0;
    %load/vec4 v0x7f9f3fe41860_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x7f9f3fe42380_0, 0;
    %load/vec4 v0x7f9f3fe42030_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_37.13, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7f9f3fe414d0_0, 0;
    %jmp T_37.14;
T_37.13 ;
    %load/vec4 v0x7f9f3fe41860_0;
    %parti/s 3, 9, 5;
    %assign/vec4 v0x7f9f3fe414d0_0, 0;
T_37.14 ;
    %jmp T_37.10;
T_37.5 ;
    %load/vec4 v0x7f9f3fe42030_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_37.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_37.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_37.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_37.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_37.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_37.20, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_37.21, 6;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.23;
T_37.15 ;
    %pushi/vec4 132372, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.23;
T_37.16 ;
    %pushi/vec4 132356, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.23;
T_37.17 ;
    %pushi/vec4 131604, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.23;
T_37.18 ;
    %pushi/vec4 131588, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.23;
T_37.19 ;
    %pushi/vec4 132372, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.23;
T_37.20 ;
    %pushi/vec4 132372, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.23;
T_37.21 ;
    %pushi/vec4 136496, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.23;
T_37.23 ;
    %pop/vec4 1;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f9f3fe41f80_0, 0;
    %jmp T_37.10;
T_37.6 ;
    %load/vec4 v0x7f9f3fe42030_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_37.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_37.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_37.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_37.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_37.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_37.29, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_37.30, 6;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.32;
T_37.24 ;
    %pushi/vec4 4129, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.32;
T_37.25 ;
    %pushi/vec4 131096, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.32;
T_37.26 ;
    %pushi/vec4 4129, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.32;
T_37.27 ;
    %pushi/vec4 131096, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.32;
T_37.28 ;
    %pushi/vec4 5, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.32;
T_37.29 ;
    %pushi/vec4 5, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.32;
T_37.30 ;
    %pushi/vec4 136496, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.32;
T_37.32 ;
    %pop/vec4 1;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7f9f3fe41f80_0, 0;
    %jmp T_37.10;
T_37.7 ;
    %load/vec4 v0x7f9f3fe42030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_37.33, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_37.34, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_37.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_37.36, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_37.37, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_37.38, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_37.39, 6;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.41;
T_37.33 ;
    %pushi/vec4 34048, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.41;
T_37.34 ;
    %pushi/vec4 160, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.41;
T_37.35 ;
    %pushi/vec4 12288, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.41;
T_37.36 ;
    %pushi/vec4 160, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.41;
T_37.37 ;
    %pushi/vec4 160, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.41;
T_37.38 ;
    %pushi/vec4 49152, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.41;
T_37.39 ;
    %pushi/vec4 61440, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.41;
T_37.41 ;
    %pop/vec4 1;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7f9f3fe41f80_0, 0;
    %load/vec4 v0x7f9f3fe42030_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9f3fe42030_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f9f3fe41860_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9f3fe41350_0, 4, 5;
T_37.42 ;
    %load/vec4 v0x7f9f3fe41860_0;
    %parti/s 3, 9, 5;
    %load/vec4 v0x7f9f3fe41ee0_0;
    %load/vec4 v0x7f9f3fe424d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f9f3fe420e0_0;
    %concat/vec4; draw_concat_vec4
    %cmp/e;
    %jmp/0xz  T_37.44, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9f3fe41350_0, 4, 5;
T_37.44 ;
    %jmp T_37.10;
T_37.8 ;
    %load/vec4 v0x7f9f3fe42030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_37.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_37.47, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_37.48, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_37.49, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_37.50, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_37.51, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_37.52, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_37.53, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_37.54, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_37.55, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_37.56, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_37.57, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_37.58, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_37.59, 6;
    %pushi/vec4 0, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.61;
T_37.46 ;
    %pushi/vec4 34048, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.61;
T_37.47 ;
    %pushi/vec4 4256, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.61;
T_37.48 ;
    %pushi/vec4 4097, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.61;
T_37.49 ;
    %pushi/vec4 2, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.61;
T_37.50 ;
    %pushi/vec4 49152, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.61;
T_37.51 ;
    %pushi/vec4 4256, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.61;
T_37.52 ;
    %pushi/vec4 4097, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.61;
T_37.53 ;
    %pushi/vec4 2, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.61;
T_37.54 ;
    %pushi/vec4 4256, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.61;
T_37.55 ;
    %pushi/vec4 4145, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.61;
T_37.56 ;
    %pushi/vec4 131098, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.61;
T_37.57 ;
    %pushi/vec4 32768, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.61;
T_37.58 ;
    %pushi/vec4 136448, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.61;
T_37.59 ;
    %pushi/vec4 61440, 0, 19;
    %assign/vec4 v0x7f9f3fe41350_0, 0;
    %jmp T_37.61;
T_37.61 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9f3fe41f80_0, 0;
    %load/vec4 v0x7f9f3fe42030_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9f3fe42030_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7f9f3fe41860_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.62, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9f3fe41350_0, 4, 5;
T_37.62 ;
    %load/vec4 v0x7f9f3fe42030_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9f3fe41860_0;
    %parti/s 1, 11, 5;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.64, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9f3fe41350_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f9f3fe41350_0, 4, 5;
T_37.64 ;
    %jmp T_37.10;
T_37.10 ;
    %pop/vec4 1;
T_37.1 ;
    %end;
    .scope S_0x7f9f3fe40350;
t_34 %join;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x7f9f3fe054a0;
T_38 ;
    %delay 10, 0;
    %load/vec4 v0x7f9f3fe532f0_0;
    %inv;
    %store/vec4 v0x7f9f3fe532f0_0, 0, 1;
    %jmp T_38;
    .thread T_38;
    .scope S_0x7f9f3fe054a0;
T_39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe532f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe53380_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe53380_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x7f9f3fe05610;
T_40 ;
    %vpi_call 11 35 "$monitor", "SEL = %h , D_IN0 = %h ,D_IN1 = %h , D_OUT = %h", v0x7f9f3fe53b60_0, v0x7f9f3fe53930_0, v0x7f9f3fe539e0_0, v0x7f9f3fe53a90_0 {0 0 0};
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x7f9f3fe53930_0, 0, 16;
    %pushi/vec4 4369, 0, 16;
    %store/vec4 v0x7f9f3fe539e0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe53b60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe53b60_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x7f9f3fe53c10;
T_41 ;
    %wait E_0x7f9f3fe53e90;
    %load/vec4 v0x7f9f3fe542b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9f3fe541c0_0, 0;
    %jmp T_41.5;
T_41.0 ;
    %load/vec4 v0x7f9f3fe53ef0_0;
    %assign/vec4 v0x7f9f3fe541c0_0, 0;
    %jmp T_41.5;
T_41.1 ;
    %load/vec4 v0x7f9f3fe53fa0_0;
    %assign/vec4 v0x7f9f3fe541c0_0, 0;
    %jmp T_41.5;
T_41.2 ;
    %load/vec4 v0x7f9f3fe54050_0;
    %assign/vec4 v0x7f9f3fe541c0_0, 0;
    %jmp T_41.5;
T_41.3 ;
    %load/vec4 v0x7f9f3fe54110_0;
    %assign/vec4 v0x7f9f3fe541c0_0, 0;
    %jmp T_41.5;
T_41.5 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x7f9f3fe05800;
T_42 ;
    %vpi_call 5 47 "$monitor", "SEL = %h , D_IN0 = %h ,D_IN1 = %h ,D_IN2 = %h ,D_IN3 = %h ,D_OUT = %h", v0x7f9f3fe54780_0, v0x7f9f3fe543f0_0, v0x7f9f3fe544a0_0, v0x7f9f3fe54530_0, v0x7f9f3fe54600_0, v0x7f9f3fe546b0_0 {0 0 0};
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x7f9f3fe543f0_0, 0, 16;
    %pushi/vec4 4369, 0, 16;
    %store/vec4 v0x7f9f3fe544a0_0, 0, 16;
    %pushi/vec4 17, 0, 16;
    %store/vec4 v0x7f9f3fe54530_0, 0, 16;
    %pushi/vec4 4097, 0, 16;
    %store/vec4 v0x7f9f3fe54600_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f3fe54780_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9f3fe54780_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9f3fe54780_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9f3fe54780_0, 0, 2;
    %end;
    .thread T_42;
    .scope S_0x7f9f3fe54830;
T_43 ;
    %wait E_0x7f9f3fe54b30;
    %load/vec4 v0x7f9f3fe55290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9f3fe55180_0, 0, 16;
    %jmp T_43.9;
T_43.0 ;
    %load/vec4 v0x7f9f3fe54bb0_0;
    %store/vec4 v0x7f9f3fe55180_0, 0, 16;
    %jmp T_43.9;
T_43.1 ;
    %load/vec4 v0x7f9f3fe54c60_0;
    %store/vec4 v0x7f9f3fe55180_0, 0, 16;
    %jmp T_43.9;
T_43.2 ;
    %load/vec4 v0x7f9f3fe54d10_0;
    %store/vec4 v0x7f9f3fe55180_0, 0, 16;
    %jmp T_43.9;
T_43.3 ;
    %load/vec4 v0x7f9f3fe54dd0_0;
    %store/vec4 v0x7f9f3fe55180_0, 0, 16;
    %jmp T_43.9;
T_43.4 ;
    %load/vec4 v0x7f9f3fe54e80_0;
    %store/vec4 v0x7f9f3fe55180_0, 0, 16;
    %jmp T_43.9;
T_43.5 ;
    %load/vec4 v0x7f9f3fe54f70_0;
    %store/vec4 v0x7f9f3fe55180_0, 0, 16;
    %jmp T_43.9;
T_43.6 ;
    %load/vec4 v0x7f9f3fe55020_0;
    %store/vec4 v0x7f9f3fe55180_0, 0, 16;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x7f9f3fe550d0_0;
    %store/vec4 v0x7f9f3fe55180_0, 0, 16;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x7f9f3fe05970;
T_44 ;
    %vpi_call 18 35 "$monitor", "SEL = %b ,D_OUT = %h", v0x7f9f3fe55ac0_0, v0x7f9f3fe55990_0 {0 0 0};
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x7f9f3fe55430_0, 0, 16;
    %pushi/vec4 291, 0, 16;
    %store/vec4 v0x7f9f3fe554c0_0, 0, 16;
    %pushi/vec4 18, 0, 16;
    %store/vec4 v0x7f9f3fe55550_0, 0, 16;
    %pushi/vec4 4097, 0, 16;
    %store/vec4 v0x7f9f3fe55600_0, 0, 16;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x7f9f3fe556b0_0, 0, 16;
    %pushi/vec4 291, 0, 16;
    %store/vec4 v0x7f9f3fe55780_0, 0, 16;
    %pushi/vec4 18, 0, 16;
    %store/vec4 v0x7f9f3fe55830_0, 0, 16;
    %pushi/vec4 4097, 0, 16;
    %store/vec4 v0x7f9f3fe558e0_0, 0, 16;
    %vpi_call 18 44 "$display", "D_IN0 = %h ,D_IN1 = %h ,D_IN2 = %h ,D_IN3 = %h", v0x7f9f3fe55430_0, v0x7f9f3fe554c0_0, v0x7f9f3fe55550_0, v0x7f9f3fe55600_0 {0 0 0};
    %vpi_call 18 45 "$display", "D_IN4 = %h ,D_IN5 = %h ,D_IN6 = %h ,D_IN7 = %h", v0x7f9f3fe556b0_0, v0x7f9f3fe55780_0, v0x7f9f3fe55830_0, v0x7f9f3fe558e0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9f3fe55ac0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f9f3fe55ac0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f9f3fe55ac0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f9f3fe55ac0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f9f3fe55ac0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f9f3fe55ac0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7f9f3fe55ac0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7f9f3fe55ac0_0, 0, 3;
    %end;
    .thread T_44;
    .scope S_0x7f9f3fe55b50;
T_45 ;
    %wait E_0x7f9f3fe55dc0;
    %load/vec4 v0x7f9f3fe55e90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.0, 4;
    %load/vec4 v0x7f9f3fe55df0_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_45.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f3fe55f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9f3fe56080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f3fe55fe0_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x7f9f3fe55df0_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_45.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9f3fe55f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f3fe56080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f3fe55fe0_0, 0;
    %jmp T_45.5;
T_45.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f3fe55f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9f3fe56080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9f3fe55fe0_0, 0;
T_45.5 ;
T_45.3 ;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x7f9f3fe55f30_0;
    %assign/vec4 v0x7f9f3fe55f30_0, 0;
    %load/vec4 v0x7f9f3fe56080_0;
    %assign/vec4 v0x7f9f3fe56080_0, 0;
    %load/vec4 v0x7f9f3fe55fe0_0;
    %assign/vec4 v0x7f9f3fe55fe0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x7f9f3fe05ae0;
T_46 ;
    %vpi_call 14 49 "$monitor", "D_IN = %h ,LD = %h, N=%b,Z=%b,P=%b", v0x7f9f3fe561e0_0, v0x7f9f3fe56290_0, v0x7f9f3fe56320_0, v0x7f9f3fe564a0_0, v0x7f9f3fe563f0_0 {0 0 0};
    %pushi/vec4 61457, 0, 16;
    %store/vec4 v0x7f9f3fe561e0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe56290_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe56290_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 273, 0, 16;
    %store/vec4 v0x7f9f3fe561e0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe56290_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe56290_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9f3fe561e0_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe56290_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x7f9f3fe56c80;
T_47 ;
    %wait E_0x7f9f3fe56f00;
    %load/vec4 v0x7f9f3fe57330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9f3fe57240_0, 0;
    %jmp T_47.5;
T_47.0 ;
    %load/vec4 v0x7f9f3fe56f60_0;
    %assign/vec4 v0x7f9f3fe57240_0, 0;
    %jmp T_47.5;
T_47.1 ;
    %load/vec4 v0x7f9f3fe57030_0;
    %assign/vec4 v0x7f9f3fe57240_0, 0;
    %jmp T_47.5;
T_47.2 ;
    %load/vec4 v0x7f9f3fe570d0_0;
    %assign/vec4 v0x7f9f3fe57240_0, 0;
    %jmp T_47.5;
T_47.3 ;
    %load/vec4 v0x7f9f3fe57190_0;
    %assign/vec4 v0x7f9f3fe57240_0, 0;
    %jmp T_47.5;
T_47.5 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x7f9f3fe56570;
T_48 ;
    %wait E_0x7f9f3fe56820;
    %fork t_37, S_0x7f9f3fe57470;
    %jmp t_36;
    .scope S_0x7f9f3fe57470;
t_37 ;
    %load/vec4 v0x7f9f3fe57cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f9f3fe57af0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x7f9f3fe57770_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_48.2, 4;
    %load/vec4 v0x7f9f3fe57a30_0;
    %assign/vec4 v0x7f9f3fe57af0_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x7f9f3fe57af0_0;
    %assign/vec4 v0x7f9f3fe57af0_0, 0;
T_48.3 ;
T_48.1 ;
    %end;
    .scope S_0x7f9f3fe56570;
t_36 %join;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7f9f3fe05c50;
T_49 ;
    %delay 10, 0;
    %load/vec4 v0x7f9f3fe57e00_0;
    %inv;
    %store/vec4 v0x7f9f3fe57e00_0, 0, 1;
    %jmp T_49;
    .thread T_49;
    .scope S_0x7f9f3fe05c50;
T_50 ;
    %vpi_call 15 51 "$monitor", "LD=%b, PCSEL=%b, OFFSET=%b, DIRECT=%b, PC_OUT=%b", v0x7f9f3fe57f40_0, v0x7f9f3fe580c0_0, v0x7f9f3fe57ff0_0, v0x7f9f3fe57eb0_0, v0x7f9f3fe581d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe57e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe58260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe57f40_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe57f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe58260_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9f3fe580c0_0, 0, 2;
    %pushi/vec4 31, 0, 16;
    %store/vec4 v0x7f9f3fe57ff0_0, 0, 16;
    %pushi/vec4 123, 0, 16;
    %store/vec4 v0x7f9f3fe57eb0_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9f3fe582f0_0, 0, 4;
T_50.0 ;
    %load/vec4 v0x7f9f3fe582f0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_50.1, 5;
    %delay 40, 0;
    %load/vec4 v0x7f9f3fe580c0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x7f9f3fe580c0_0, 0, 2;
    %load/vec4 v0x7f9f3fe582f0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7f9f3fe582f0_0, 0, 4;
    %jmp T_50.0;
T_50.1 ;
    %end;
    .thread T_50;
    .scope S_0x7f9f3fe58380;
T_51 ;
    %wait E_0x7f9f3fe58870;
    %load/vec4 v0x7f9f3fe58ad0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_51.0, 4;
    %load/vec4 v0x7f9f3fe58980_0;
    %load/vec4 v0x7f9f3fe588c0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9f3fe58a30, 0, 4;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x7f9f3fe588c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 16;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 16;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 16;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 16;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 16;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 16;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 16;
    %cmp/u;
    %jmp/1 T_51.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 16;
    %cmp/u;
    %jmp/1 T_51.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 16;
    %cmp/u;
    %jmp/1 T_51.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 16;
    %cmp/u;
    %jmp/1 T_51.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 16;
    %cmp/u;
    %jmp/1 T_51.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 16;
    %cmp/u;
    %jmp/1 T_51.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 16;
    %cmp/u;
    %jmp/1 T_51.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 16;
    %cmp/u;
    %jmp/1 T_51.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 16;
    %cmp/u;
    %jmp/1 T_51.16, 6;
    %load/vec4 v0x7f9f3fe58790_0;
    %assign/vec4 v0x7f9f3fe58790_0, 0;
    %jmp T_51.18;
T_51.2 ;
    %pushi/vec4 20960, 0, 16;
    %assign/vec4 v0x7f9f3fe58790_0, 0;
    %vpi_call 16 19 "$display", "\012 At time %0t :  AND R0 R7 0  => R0=0 ", $time {0 0 0};
    %jmp T_51.18;
T_51.3 ;
    %pushi/vec4 21472, 0, 16;
    %assign/vec4 v0x7f9f3fe58790_0, 0;
    %vpi_call 16 20 "$display", "\012 At time %0t :  AND R1 R7 0  => R1=0", $time {0 0 0};
    %jmp T_51.18;
T_51.4 ;
    %pushi/vec4 21984, 0, 16;
    %assign/vec4 v0x7f9f3fe58790_0, 0;
    %vpi_call 16 21 "$display", "\012 At time %0t :  AND R2 R7 0  => R2=0 ", $time {0 0 0};
    %jmp T_51.18;
T_51.5 ;
    %pushi/vec4 22496, 0, 16;
    %assign/vec4 v0x7f9f3fe58790_0, 0;
    %vpi_call 16 22 "$display", "\012 At time %0t :  AND R3 R7 0  => R3=0  ", $time {0 0 0};
    %jmp T_51.18;
T_51.6 ;
    %pushi/vec4 23008, 0, 16;
    %assign/vec4 v0x7f9f3fe58790_0, 0;
    %vpi_call 16 23 "$display", "\012 At time %0t :  AND R4 R7 0  => R4=0  ", $time {0 0 0};
    %jmp T_51.18;
T_51.7 ;
    %pushi/vec4 23520, 0, 16;
    %assign/vec4 v0x7f9f3fe58790_0, 0;
    %vpi_call 16 24 "$display", "\012 At time %0t :  AND R5 R7 0  => R5=0 ", $time {0 0 0};
    %jmp T_51.18;
T_51.8 ;
    %pushi/vec4 24032, 0, 16;
    %assign/vec4 v0x7f9f3fe58790_0, 0;
    %vpi_call 16 25 "$display", "\012 At time %0t :  AND R6 R7 0  => R6=0 ", $time {0 0 0};
    %jmp T_51.18;
T_51.9 ;
    %pushi/vec4 24096, 0, 16;
    %assign/vec4 v0x7f9f3fe58790_0, 0;
    %vpi_call 16 26 "$display", "\012 At time %0t :  AND R7 R0 0  => R7=0 ", $time {0 0 0};
    %jmp T_51.18;
T_51.10 ;
    %pushi/vec4 4646, 0, 16;
    %assign/vec4 v0x7f9f3fe58790_0, 0;
    %vpi_call 16 28 "$display", "\012 At time %0t :  ADD R1 R0 imme:6 => R1=6", $time {0 0 0};
    %jmp T_51.18;
T_51.11 ;
    %pushi/vec4 5157, 0, 16;
    %assign/vec4 v0x7f9f3fe58790_0, 0;
    %vpi_call 16 29 "$display", "\012 At time %0t :  ADD R2 R0 imme:5 => R2=5", $time {0 0 0};
    %jmp T_51.18;
T_51.12 ;
    %pushi/vec4 5698, 0, 16;
    %assign/vec4 v0x7f9f3fe58790_0, 0;
    %vpi_call 16 30 "$display", "\012 At time %0t :  ADD R3 R1 R2 => R3=11 ", $time {0 0 0};
    %jmp T_51.18;
T_51.13 ;
    %pushi/vec4 22594, 0, 16;
    %assign/vec4 v0x7f9f3fe58790_0, 0;
    %vpi_call 16 31 "$display", "\012 At time %0t :  AND R4 R1 R2 => R4=b1111_1111_1111_1100 ", $time {0 0 0};
    %jmp T_51.18;
T_51.14 ;
    %pushi/vec4 49604, 0, 16;
    %assign/vec4 v0x7f9f3fe58790_0, 0;
    %vpi_call 16 32 "$display", "\012 At time %0t :  JMP R7 4 ", $time {0 0 0};
    %jmp T_51.18;
T_51.15 ;
    %pushi/vec4 6, 0, 16;
    %assign/vec4 v0x7f9f3fe58790_0, 0;
    %vpi_call 16 33 "$display", "\012 At time %0t : imme:6 ", $time {0 0 0};
    %jmp T_51.18;
T_51.16 ;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0x7f9f3fe58790_0, 0;
    %vpi_call 16 34 "$display", "\012 At time %0t : imme:5 ", $time {0 0 0};
    %jmp T_51.18;
T_51.18 ;
    %pop/vec4 1;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x7f9f3fe05dc0;
T_52 ;
    %vpi_call 16 52 "$monitor", "WE = %h, ADDRESS = %h,  DATA_IN = %h, DATA_OUT = %h", v0x7f9f3fe58e20_0, v0x7f9f3fe58bf0_0, v0x7f9f3fe58ca0_0, v0x7f9f3fe58d50_0 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9f3fe58ed0_0, 0, 16;
T_52.0 ;
    %load/vec4 v0x7f9f3fe58ed0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_52.1, 5;
    %vpi_call 16 54 "$display", "write:" {0 0 0};
    %load/vec4 v0x7f9f3fe58ed0_0;
    %store/vec4 v0x7f9f3fe58bf0_0, 0, 16;
    %load/vec4 v0x7f9f3fe58ed0_0;
    %store/vec4 v0x7f9f3fe58ca0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe58e20_0, 0, 1;
    %delay 10, 0;
    %vpi_call 16 60 "$display", "read:" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe58e20_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7f9f3fe58ed0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x7f9f3fe58ed0_0, 0, 16;
    %jmp T_52.0;
T_52.1 ;
    %vpi_call 16 64 "$display", "random test:" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9f3fe58ed0_0, 0, 16;
T_52.2 ;
    %load/vec4 v0x7f9f3fe58ed0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_52.3, 5;
    %vpi_call 16 66 "$display", "write:" {0 0 0};
    %vpi_func 16 67 "$random" 32 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %mod;
    %pad/u 16;
    %store/vec4 v0x7f9f3fe58bf0_0, 0, 16;
    %vpi_func 16 68 "$random" 32 {0 0 0};
    %pushi/vec4 65536, 0, 32;
    %mod;
    %pad/u 16;
    %store/vec4 v0x7f9f3fe58ca0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe58e20_0, 0, 1;
    %delay 10, 0;
    %vpi_call 16 72 "$display", "read:" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe58e20_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7f9f3fe58ed0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x7f9f3fe58ed0_0, 0, 16;
    %jmp T_52.2;
T_52.3 ;
    %end;
    .thread T_52;
    .scope S_0x7f9f3fe58fa0;
T_53 ;
    %wait E_0x7f9f3fe591b0;
    %fork t_39, S_0x7f9f3fe59200;
    %jmp t_38;
    .scope S_0x7f9f3fe59200;
t_39 ;
    %load/vec4 v0x7f9f3fe59540_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v0x7f9f3fe593d0_0;
    %assign/vec4 v0x7f9f3fe59490_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x7f9f3fe59490_0;
    %assign/vec4 v0x7f9f3fe59490_0, 0;
T_53.1 ;
    %end;
    .scope S_0x7f9f3fe58fa0;
t_38 %join;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x7f9f3fe06070;
T_54 ;
    %vpi_call 13 27 "$monitor", "LD =%h, DATA_IN =%h,DATA_OUT =%h", v0x7f9f3fe597a0_0, v0x7f9f3fe59640_0, v0x7f9f3fe596f0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe597a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x7f9f3fe59640_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe597a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9f3fe59640_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe597a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4369, 0, 16;
    %store/vec4 v0x7f9f3fe59640_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe597a0_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x7f9f3fe5f5d0;
T_55 ;
    %wait E_0x7f9f3fe5f7d0;
    %load/vec4 v0x7f9f3fe5f820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9f3fe5f8e0_0, 0, 8;
    %jmp T_55.9;
T_55.0 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f9f3fe5f8e0_0, 0, 8;
    %jmp T_55.9;
T_55.1 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7f9f3fe5f8e0_0, 0, 8;
    %jmp T_55.9;
T_55.2 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x7f9f3fe5f8e0_0, 0, 8;
    %jmp T_55.9;
T_55.3 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x7f9f3fe5f8e0_0, 0, 8;
    %jmp T_55.9;
T_55.4 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x7f9f3fe5f8e0_0, 0, 8;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x7f9f3fe5f8e0_0, 0, 8;
    %jmp T_55.9;
T_55.6 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x7f9f3fe5f8e0_0, 0, 8;
    %jmp T_55.9;
T_55.7 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x7f9f3fe5f8e0_0, 0, 8;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x7f9f3fe5b310;
T_56 ;
    %wait E_0x7f9f3fe5b4d0;
    %fork t_41, S_0x7f9f3fe5b510;
    %jmp t_40;
    .scope S_0x7f9f3fe5b510;
t_41 ;
    %load/vec4 v0x7f9f3fe5b880_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_56.0, 4;
    %load/vec4 v0x7f9f3fe5b6e0_0;
    %assign/vec4 v0x7f9f3fe5b7a0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x7f9f3fe5b7a0_0;
    %assign/vec4 v0x7f9f3fe5b7a0_0, 0;
T_56.1 ;
    %end;
    .scope S_0x7f9f3fe5b310;
t_40 %join;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x7f9f3fe5b960;
T_57 ;
    %wait E_0x7f9f3fe5bb70;
    %fork t_43, S_0x7f9f3fe5bbc0;
    %jmp t_42;
    .scope S_0x7f9f3fe5bbc0;
t_43 ;
    %load/vec4 v0x7f9f3fe5bf30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_57.0, 4;
    %load/vec4 v0x7f9f3fe5bd90_0;
    %assign/vec4 v0x7f9f3fe5be60_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x7f9f3fe5be60_0;
    %assign/vec4 v0x7f9f3fe5be60_0, 0;
T_57.1 ;
    %end;
    .scope S_0x7f9f3fe5b960;
t_42 %join;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x7f9f3fe5c010;
T_58 ;
    %wait E_0x7f9f3fe5c260;
    %fork t_45, S_0x7f9f3fe5c290;
    %jmp t_44;
    .scope S_0x7f9f3fe5c290;
t_45 ;
    %load/vec4 v0x7f9f3fe5c630_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_58.0, 4;
    %load/vec4 v0x7f9f3fe5c460_0;
    %assign/vec4 v0x7f9f3fe5c550_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x7f9f3fe5c550_0;
    %assign/vec4 v0x7f9f3fe5c550_0, 0;
T_58.1 ;
    %end;
    .scope S_0x7f9f3fe5c010;
t_44 %join;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x7f9f3fe5c6f0;
T_59 ;
    %wait E_0x7f9f3fe5c900;
    %fork t_47, S_0x7f9f3fe5c950;
    %jmp t_46;
    .scope S_0x7f9f3fe5c950;
t_47 ;
    %load/vec4 v0x7f9f3fe5ccb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_59.0, 4;
    %load/vec4 v0x7f9f3fe5cb20_0;
    %assign/vec4 v0x7f9f3fe5cbd0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x7f9f3fe5cbd0_0;
    %assign/vec4 v0x7f9f3fe5cbd0_0, 0;
T_59.1 ;
    %end;
    .scope S_0x7f9f3fe5c6f0;
t_46 %join;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x7f9f3fe5cd90;
T_60 ;
    %wait E_0x7f9f3fe5cfa0;
    %fork t_49, S_0x7f9f3fe5cff0;
    %jmp t_48;
    .scope S_0x7f9f3fe5cff0;
t_49 ;
    %load/vec4 v0x7f9f3fe5d390_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_60.0, 4;
    %load/vec4 v0x7f9f3fe5d1c0_0;
    %assign/vec4 v0x7f9f3fe5d2f0_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x7f9f3fe5d2f0_0;
    %assign/vec4 v0x7f9f3fe5d2f0_0, 0;
T_60.1 ;
    %end;
    .scope S_0x7f9f3fe5cd90;
t_48 %join;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x7f9f3fe5d470;
T_61 ;
    %wait E_0x7f9f3fe5d680;
    %fork t_51, S_0x7f9f3fe5d6d0;
    %jmp t_50;
    .scope S_0x7f9f3fe5d6d0;
t_51 ;
    %load/vec4 v0x7f9f3fe5da30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_61.0, 4;
    %load/vec4 v0x7f9f3fe5d8a0_0;
    %assign/vec4 v0x7f9f3fe5d950_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x7f9f3fe5d950_0;
    %assign/vec4 v0x7f9f3fe5d950_0, 0;
T_61.1 ;
    %end;
    .scope S_0x7f9f3fe5d470;
t_50 %join;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x7f9f3fe5db10;
T_62 ;
    %wait E_0x7f9f3fe5dda0;
    %fork t_53, S_0x7f9f3fe5ddf0;
    %jmp t_52;
    .scope S_0x7f9f3fe5ddf0;
t_53 ;
    %load/vec4 v0x7f9f3fe5e110_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_62.0, 4;
    %load/vec4 v0x7f9f3fe5dfc0_0;
    %assign/vec4 v0x7f9f3fe5e070_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x7f9f3fe5e070_0;
    %assign/vec4 v0x7f9f3fe5e070_0, 0;
T_62.1 ;
    %end;
    .scope S_0x7f9f3fe5db10;
t_52 %join;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x7f9f3fe5e1f0;
T_63 ;
    %wait E_0x7f9f3fe5e400;
    %fork t_55, S_0x7f9f3fe5e450;
    %jmp t_54;
    .scope S_0x7f9f3fe5e450;
t_55 ;
    %load/vec4 v0x7f9f3fe5e7b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_63.0, 4;
    %load/vec4 v0x7f9f3fe5e620_0;
    %assign/vec4 v0x7f9f3fe5e6d0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x7f9f3fe5e6d0_0;
    %assign/vec4 v0x7f9f3fe5e6d0_0, 0;
T_63.1 ;
    %end;
    .scope S_0x7f9f3fe5e1f0;
t_54 %join;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x7f9f3fe59b50;
T_64 ;
    %wait E_0x7f9f3fe59e60;
    %load/vec4 v0x7f9f3fe5a5e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_64.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_64.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_64.7, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9f3fe5a4d0_0, 0, 16;
    %jmp T_64.9;
T_64.0 ;
    %load/vec4 v0x7f9f3fe59ef0_0;
    %store/vec4 v0x7f9f3fe5a4d0_0, 0, 16;
    %jmp T_64.9;
T_64.1 ;
    %load/vec4 v0x7f9f3fe59fb0_0;
    %store/vec4 v0x7f9f3fe5a4d0_0, 0, 16;
    %jmp T_64.9;
T_64.2 ;
    %load/vec4 v0x7f9f3fe5a060_0;
    %store/vec4 v0x7f9f3fe5a4d0_0, 0, 16;
    %jmp T_64.9;
T_64.3 ;
    %load/vec4 v0x7f9f3fe5a120_0;
    %store/vec4 v0x7f9f3fe5a4d0_0, 0, 16;
    %jmp T_64.9;
T_64.4 ;
    %load/vec4 v0x7f9f3fe5a1d0_0;
    %store/vec4 v0x7f9f3fe5a4d0_0, 0, 16;
    %jmp T_64.9;
T_64.5 ;
    %load/vec4 v0x7f9f3fe5a2c0_0;
    %store/vec4 v0x7f9f3fe5a4d0_0, 0, 16;
    %jmp T_64.9;
T_64.6 ;
    %load/vec4 v0x7f9f3fe5a370_0;
    %store/vec4 v0x7f9f3fe5a4d0_0, 0, 16;
    %jmp T_64.9;
T_64.7 ;
    %load/vec4 v0x7f9f3fe5a420_0;
    %store/vec4 v0x7f9f3fe5a4d0_0, 0, 16;
    %jmp T_64.9;
T_64.9 ;
    %pop/vec4 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x7f9f3fe5a780;
T_65 ;
    %wait E_0x7f9f3fe5a270;
    %load/vec4 v0x7f9f3fe5b170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_65.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_65.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_65.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_65.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_65.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_65.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_65.7, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f9f3fe5b060_0, 0, 16;
    %jmp T_65.9;
T_65.0 ;
    %load/vec4 v0x7f9f3fe5aa80_0;
    %store/vec4 v0x7f9f3fe5b060_0, 0, 16;
    %jmp T_65.9;
T_65.1 ;
    %load/vec4 v0x7f9f3fe5ab50_0;
    %store/vec4 v0x7f9f3fe5b060_0, 0, 16;
    %jmp T_65.9;
T_65.2 ;
    %load/vec4 v0x7f9f3fe5ac00_0;
    %store/vec4 v0x7f9f3fe5b060_0, 0, 16;
    %jmp T_65.9;
T_65.3 ;
    %load/vec4 v0x7f9f3fe5acd0_0;
    %store/vec4 v0x7f9f3fe5b060_0, 0, 16;
    %jmp T_65.9;
T_65.4 ;
    %load/vec4 v0x7f9f3fe5ad80_0;
    %store/vec4 v0x7f9f3fe5b060_0, 0, 16;
    %jmp T_65.9;
T_65.5 ;
    %load/vec4 v0x7f9f3fe5ae50_0;
    %store/vec4 v0x7f9f3fe5b060_0, 0, 16;
    %jmp T_65.9;
T_65.6 ;
    %load/vec4 v0x7f9f3fe5af00_0;
    %store/vec4 v0x7f9f3fe5b060_0, 0, 16;
    %jmp T_65.9;
T_65.7 ;
    %load/vec4 v0x7f9f3fe5afb0_0;
    %store/vec4 v0x7f9f3fe5b060_0, 0, 16;
    %jmp T_65.9;
T_65.9 ;
    %pop/vec4 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x7f9f3fe5e890;
T_66 ;
    %wait E_0x7f9f3fe5eaa0;
    %fork t_57, S_0x7f9f3fe5eaf0;
    %jmp t_56;
    .scope S_0x7f9f3fe5eaf0;
t_57 ;
    %load/vec4 v0x7f9f3fe5ee30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_66.0, 4;
    %load/vec4 v0x7f9f3fe5ecc0_0;
    %assign/vec4 v0x7f9f3fe5ed90_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x7f9f3fe5ed90_0;
    %assign/vec4 v0x7f9f3fe5ed90_0, 0;
T_66.1 ;
    %end;
    .scope S_0x7f9f3fe5e890;
t_56 %join;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x7f9f3fe5ef30;
T_67 ;
    %wait E_0x7f9f3fe5f140;
    %fork t_59, S_0x7f9f3fe5f190;
    %jmp t_58;
    .scope S_0x7f9f3fe5f190;
t_59 ;
    %load/vec4 v0x7f9f3fe5f4d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_67.0, 4;
    %load/vec4 v0x7f9f3fe5f360_0;
    %assign/vec4 v0x7f9f3fe5f430_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x7f9f3fe5f430_0;
    %assign/vec4 v0x7f9f3fe5f430_0, 0;
T_67.1 ;
    %end;
    .scope S_0x7f9f3fe5ef30;
t_58 %join;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x7f9f3fe59870;
T_68 ;
    %wait E_0x7f9f3fe59b20;
    %load/vec4 v0x7f9f3fe60970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %vpi_call 17 83 "$display", "%m:At time %0t: SR1_LD= %b , SR1= %b, SR1_OUT= %b", $time, v0x7f9f3fe60970_0, v0x7f9f3fe60810_0, v0x7f9f3fe60a00_0 {0 0 0};
T_68.0 ;
    %load/vec4 v0x7f9f3fe60c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %vpi_call 17 84 "$display", "%m:At time %0t: SR2_LD= %b , SR2= %b, SR2_OUT= %b", $time, v0x7f9f3fe60c10_0, v0x7f9f3fe60810_0, v0x7f9f3fe60ca0_0 {0 0 0};
T_68.2 ;
    %load/vec4 v0x7f9f3fe5fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.4, 8;
    %vpi_call 17 85 "$display", "%m:At time %0t: LD= %b , DR= %b, DR_IN= %b", $time, v0x7f9f3fe5fcc0_0, v0x7f9f3fe5fa60_0, v0x7f9f3fe5fb10_0 {0 0 0};
T_68.4 ;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x7f9f3fe061e0;
T_69 ;
    %vpi_call 17 106 "$monitor", "LD = %h, DR = %h, SR1 = %h, SR2 = %h, DR_IN = %h, SR1_OUT = %h, SR2_OUT = %h", v0x7f9f3fe615b0_0, v0x7f9f3fe61460_0, v0x7f9f3fe61660_0, v0x7f9f3fe61840_0, v0x7f9f3fe61510_0, v0x7f9f3fe61730_0, v0x7f9f3fe61910_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe615b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9f3fe619a0_0, 0, 4;
T_69.0 ;
    %load/vec4 v0x7f9f3fe619a0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_69.1, 5;
    %vpi_call 17 109 "$display", "write:" {0 0 0};
    %load/vec4 v0x7f9f3fe619a0_0;
    %pad/u 3;
    %store/vec4 v0x7f9f3fe61460_0, 0, 3;
    %load/vec4 v0x7f9f3fe619a0_0;
    %pad/u 16;
    %store/vec4 v0x7f9f3fe61510_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe615b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 17 115 "$display", "read:" {0 0 0};
    %load/vec4 v0x7f9f3fe619a0_0;
    %pad/u 3;
    %store/vec4 v0x7f9f3fe61660_0, 0, 3;
    %load/vec4 v0x7f9f3fe619a0_0;
    %subi 1, 0, 4;
    %pad/u 3;
    %store/vec4 v0x7f9f3fe61840_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe615b0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7f9f3fe619a0_0;
    %pad/u 16;
    %addi 8, 0, 16;
    %store/vec4 v0x7f9f3fe61510_0, 0, 16;
    %delay 10, 0;
    %load/vec4 v0x7f9f3fe619a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7f9f3fe619a0_0, 0, 4;
    %jmp T_69.0;
T_69.1 ;
    %vpi_call 17 124 "$display", "random test:" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9f3fe619a0_0, 0, 4;
T_69.2 ;
    %load/vec4 v0x7f9f3fe619a0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_69.3, 5;
    %vpi_call 17 126 "$display", "write:" {0 0 0};
    %vpi_func 17 127 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 3;
    %store/vec4 v0x7f9f3fe61460_0, 0, 3;
    %vpi_func 17 128 "$random" 32 {0 0 0};
    %pushi/vec4 65536, 0, 32;
    %mod;
    %pad/u 16;
    %store/vec4 v0x7f9f3fe61510_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe615b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 17 132 "$display", "read:" {0 0 0};
    %vpi_func 17 133 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 3;
    %store/vec4 v0x7f9f3fe61660_0, 0, 3;
    %vpi_func 17 134 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 3;
    %store/vec4 v0x7f9f3fe61840_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe615b0_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7f9f3fe619a0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7f9f3fe619a0_0, 0, 4;
    %jmp T_69.2;
T_69.3 ;
    %end;
    .thread T_69;
    .scope S_0x7f9f3fe06350;
T_70 ;
    %vpi_call 12 34 "$monitor", "SEL = %h , D_IN = %h , D_OUT = %h", v0x7f9f3fe620d0_0, v0x7f9f3fe61f70_0, v0x7f9f3fe62020_0 {0 0 0};
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x7f9f3fe61f70_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe620d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe620d0_0, 0, 1;
    %end;
    .thread T_70;
    .scope S_0x7f9f3fe065c0;
T_71 ;
    %vpi_call 19 32 "$monitor", "SEL = %h , D_IN = %h , D_OUT = %h", v0x7f9f3fe62800_0, v0x7f9f3fe626b0_0, v0x7f9f3fe62750_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe626b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe62800_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe62800_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe626b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9f3fe62800_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9f3fe62800_0, 0, 1;
    %end;
    .thread T_71;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "./LC-3-master-verilog/add16.v";
    "./LC-3-master-verilog/full_adder.v";
    "./LC-3-master-verilog/alu.v";
    "./LC-3-master-verilog/mux16_4to1.v";
    "./LC-3-master-verilog/decode38.v";
    "./LC-3-master-verilog/fsm_control.v";
    "./LC-3-master-verilog/half_adder.v";
    "./LC-3-master-verilog/inc1.v";
    "./LC-3-master-verilog/lc_3.v";
    "./LC-3-master-verilog/mux16_2to1.v";
    "./LC-3-master-verilog/tristate_b16.v";
    "./LC-3-master-verilog/register_16.v";
    "./LC-3-master-verilog/nzp.v";
    "./LC-3-master-verilog/pc.v";
    "./LC-3-master-verilog/ram.v";
    "./LC-3-master-verilog/register_file.v";
    "./LC-3-master-verilog/mux16_8to1.v";
    "./LC-3-master-verilog/tristate_b.v";
