
Proy_SEU_IoT_00PROF03bis34.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f624  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c60  0800f7c8  0800f7c8  0001f7c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010428  08010428  000301e4  2**0
                  CONTENTS
  4 .ARM          00000008  08010428  08010428  00020428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010430  08010430  000301e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010430  08010430  00020430  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010434  08010434  00020434  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08010438  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000172ac  200001e4  0801061c  000301e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20017490  0801061c  00037490  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001be47  00000000  00000000  00030214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004599  00000000  00000000  0004c05b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f0  00000000  00000000  000505f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001138  00000000  00000000  000518e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c899  00000000  00000000  00052a20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a958  00000000  00000000  0006f2b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f21b  00000000  00000000  00089c11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00128e2c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006290  00000000  00000000  00128e7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800f7ac 	.word	0x0800f7ac

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	0800f7ac 	.word	0x0800f7ac

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9aa 	b.w	8001024 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	; (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	468e      	mov	lr, r1
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d14d      	bne.n	8000dfe <__udivmoddi4+0xaa>
 8000d62:	428a      	cmp	r2, r1
 8000d64:	4694      	mov	ip, r2
 8000d66:	d969      	bls.n	8000e3c <__udivmoddi4+0xe8>
 8000d68:	fab2 f282 	clz	r2, r2
 8000d6c:	b152      	cbz	r2, 8000d84 <__udivmoddi4+0x30>
 8000d6e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d72:	f1c2 0120 	rsb	r1, r2, #32
 8000d76:	fa20 f101 	lsr.w	r1, r0, r1
 8000d7a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d7e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d82:	4094      	lsls	r4, r2
 8000d84:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d88:	0c21      	lsrs	r1, r4, #16
 8000d8a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d8e:	fa1f f78c 	uxth.w	r7, ip
 8000d92:	fb08 e316 	mls	r3, r8, r6, lr
 8000d96:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d9a:	fb06 f107 	mul.w	r1, r6, r7
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x64>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000daa:	f080 811f 	bcs.w	8000fec <__udivmoddi4+0x298>
 8000dae:	4299      	cmp	r1, r3
 8000db0:	f240 811c 	bls.w	8000fec <__udivmoddi4+0x298>
 8000db4:	3e02      	subs	r6, #2
 8000db6:	4463      	add	r3, ip
 8000db8:	1a5b      	subs	r3, r3, r1
 8000dba:	b2a4      	uxth	r4, r4
 8000dbc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dc8:	fb00 f707 	mul.w	r7, r0, r7
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	d90a      	bls.n	8000de6 <__udivmoddi4+0x92>
 8000dd0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd8:	f080 810a 	bcs.w	8000ff0 <__udivmoddi4+0x29c>
 8000ddc:	42a7      	cmp	r7, r4
 8000dde:	f240 8107 	bls.w	8000ff0 <__udivmoddi4+0x29c>
 8000de2:	4464      	add	r4, ip
 8000de4:	3802      	subs	r0, #2
 8000de6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dea:	1be4      	subs	r4, r4, r7
 8000dec:	2600      	movs	r6, #0
 8000dee:	b11d      	cbz	r5, 8000df8 <__udivmoddi4+0xa4>
 8000df0:	40d4      	lsrs	r4, r2
 8000df2:	2300      	movs	r3, #0
 8000df4:	e9c5 4300 	strd	r4, r3, [r5]
 8000df8:	4631      	mov	r1, r6
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d909      	bls.n	8000e16 <__udivmoddi4+0xc2>
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	f000 80ef 	beq.w	8000fe6 <__udivmoddi4+0x292>
 8000e08:	2600      	movs	r6, #0
 8000e0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e0e:	4630      	mov	r0, r6
 8000e10:	4631      	mov	r1, r6
 8000e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e16:	fab3 f683 	clz	r6, r3
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	d14a      	bne.n	8000eb4 <__udivmoddi4+0x160>
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d302      	bcc.n	8000e28 <__udivmoddi4+0xd4>
 8000e22:	4282      	cmp	r2, r0
 8000e24:	f200 80f9 	bhi.w	800101a <__udivmoddi4+0x2c6>
 8000e28:	1a84      	subs	r4, r0, r2
 8000e2a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e2e:	2001      	movs	r0, #1
 8000e30:	469e      	mov	lr, r3
 8000e32:	2d00      	cmp	r5, #0
 8000e34:	d0e0      	beq.n	8000df8 <__udivmoddi4+0xa4>
 8000e36:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e3a:	e7dd      	b.n	8000df8 <__udivmoddi4+0xa4>
 8000e3c:	b902      	cbnz	r2, 8000e40 <__udivmoddi4+0xec>
 8000e3e:	deff      	udf	#255	; 0xff
 8000e40:	fab2 f282 	clz	r2, r2
 8000e44:	2a00      	cmp	r2, #0
 8000e46:	f040 8092 	bne.w	8000f6e <__udivmoddi4+0x21a>
 8000e4a:	eba1 010c 	sub.w	r1, r1, ip
 8000e4e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e52:	fa1f fe8c 	uxth.w	lr, ip
 8000e56:	2601      	movs	r6, #1
 8000e58:	0c20      	lsrs	r0, r4, #16
 8000e5a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e5e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e62:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e66:	fb0e f003 	mul.w	r0, lr, r3
 8000e6a:	4288      	cmp	r0, r1
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x12c>
 8000e6e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e72:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x12a>
 8000e78:	4288      	cmp	r0, r1
 8000e7a:	f200 80cb 	bhi.w	8001014 <__udivmoddi4+0x2c0>
 8000e7e:	4643      	mov	r3, r8
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e88:	fb07 1110 	mls	r1, r7, r0, r1
 8000e8c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e90:	fb0e fe00 	mul.w	lr, lr, r0
 8000e94:	45a6      	cmp	lr, r4
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x156>
 8000e98:	eb1c 0404 	adds.w	r4, ip, r4
 8000e9c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ea0:	d202      	bcs.n	8000ea8 <__udivmoddi4+0x154>
 8000ea2:	45a6      	cmp	lr, r4
 8000ea4:	f200 80bb 	bhi.w	800101e <__udivmoddi4+0x2ca>
 8000ea8:	4608      	mov	r0, r1
 8000eaa:	eba4 040e 	sub.w	r4, r4, lr
 8000eae:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000eb2:	e79c      	b.n	8000dee <__udivmoddi4+0x9a>
 8000eb4:	f1c6 0720 	rsb	r7, r6, #32
 8000eb8:	40b3      	lsls	r3, r6
 8000eba:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ebe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ec2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ec6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eca:	431c      	orrs	r4, r3
 8000ecc:	40f9      	lsrs	r1, r7
 8000ece:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ed2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ed6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eda:	0c20      	lsrs	r0, r4, #16
 8000edc:	fa1f fe8c 	uxth.w	lr, ip
 8000ee0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ee4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ee8:	fb08 f00e 	mul.w	r0, r8, lr
 8000eec:	4288      	cmp	r0, r1
 8000eee:	fa02 f206 	lsl.w	r2, r2, r6
 8000ef2:	d90b      	bls.n	8000f0c <__udivmoddi4+0x1b8>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000efc:	f080 8088 	bcs.w	8001010 <__udivmoddi4+0x2bc>
 8000f00:	4288      	cmp	r0, r1
 8000f02:	f240 8085 	bls.w	8001010 <__udivmoddi4+0x2bc>
 8000f06:	f1a8 0802 	sub.w	r8, r8, #2
 8000f0a:	4461      	add	r1, ip
 8000f0c:	1a09      	subs	r1, r1, r0
 8000f0e:	b2a4      	uxth	r4, r4
 8000f10:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f14:	fb09 1110 	mls	r1, r9, r0, r1
 8000f18:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f1c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f20:	458e      	cmp	lr, r1
 8000f22:	d908      	bls.n	8000f36 <__udivmoddi4+0x1e2>
 8000f24:	eb1c 0101 	adds.w	r1, ip, r1
 8000f28:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f2c:	d26c      	bcs.n	8001008 <__udivmoddi4+0x2b4>
 8000f2e:	458e      	cmp	lr, r1
 8000f30:	d96a      	bls.n	8001008 <__udivmoddi4+0x2b4>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4461      	add	r1, ip
 8000f36:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f3a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f3e:	eba1 010e 	sub.w	r1, r1, lr
 8000f42:	42a1      	cmp	r1, r4
 8000f44:	46c8      	mov	r8, r9
 8000f46:	46a6      	mov	lr, r4
 8000f48:	d356      	bcc.n	8000ff8 <__udivmoddi4+0x2a4>
 8000f4a:	d053      	beq.n	8000ff4 <__udivmoddi4+0x2a0>
 8000f4c:	b15d      	cbz	r5, 8000f66 <__udivmoddi4+0x212>
 8000f4e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f52:	eb61 010e 	sbc.w	r1, r1, lr
 8000f56:	fa01 f707 	lsl.w	r7, r1, r7
 8000f5a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f5e:	40f1      	lsrs	r1, r6
 8000f60:	431f      	orrs	r7, r3
 8000f62:	e9c5 7100 	strd	r7, r1, [r5]
 8000f66:	2600      	movs	r6, #0
 8000f68:	4631      	mov	r1, r6
 8000f6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f6e:	f1c2 0320 	rsb	r3, r2, #32
 8000f72:	40d8      	lsrs	r0, r3
 8000f74:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f78:	fa21 f303 	lsr.w	r3, r1, r3
 8000f7c:	4091      	lsls	r1, r2
 8000f7e:	4301      	orrs	r1, r0
 8000f80:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f84:	fa1f fe8c 	uxth.w	lr, ip
 8000f88:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f8c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f90:	0c0b      	lsrs	r3, r1, #16
 8000f92:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f96:	fb00 f60e 	mul.w	r6, r0, lr
 8000f9a:	429e      	cmp	r6, r3
 8000f9c:	fa04 f402 	lsl.w	r4, r4, r2
 8000fa0:	d908      	bls.n	8000fb4 <__udivmoddi4+0x260>
 8000fa2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000faa:	d22f      	bcs.n	800100c <__udivmoddi4+0x2b8>
 8000fac:	429e      	cmp	r6, r3
 8000fae:	d92d      	bls.n	800100c <__udivmoddi4+0x2b8>
 8000fb0:	3802      	subs	r0, #2
 8000fb2:	4463      	add	r3, ip
 8000fb4:	1b9b      	subs	r3, r3, r6
 8000fb6:	b289      	uxth	r1, r1
 8000fb8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fbc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fc4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fc8:	428b      	cmp	r3, r1
 8000fca:	d908      	bls.n	8000fde <__udivmoddi4+0x28a>
 8000fcc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fd0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fd4:	d216      	bcs.n	8001004 <__udivmoddi4+0x2b0>
 8000fd6:	428b      	cmp	r3, r1
 8000fd8:	d914      	bls.n	8001004 <__udivmoddi4+0x2b0>
 8000fda:	3e02      	subs	r6, #2
 8000fdc:	4461      	add	r1, ip
 8000fde:	1ac9      	subs	r1, r1, r3
 8000fe0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fe4:	e738      	b.n	8000e58 <__udivmoddi4+0x104>
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e705      	b.n	8000df8 <__udivmoddi4+0xa4>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e3      	b.n	8000db8 <__udivmoddi4+0x64>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6f8      	b.n	8000de6 <__udivmoddi4+0x92>
 8000ff4:	454b      	cmp	r3, r9
 8000ff6:	d2a9      	bcs.n	8000f4c <__udivmoddi4+0x1f8>
 8000ff8:	ebb9 0802 	subs.w	r8, r9, r2
 8000ffc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001000:	3801      	subs	r0, #1
 8001002:	e7a3      	b.n	8000f4c <__udivmoddi4+0x1f8>
 8001004:	4646      	mov	r6, r8
 8001006:	e7ea      	b.n	8000fde <__udivmoddi4+0x28a>
 8001008:	4620      	mov	r0, r4
 800100a:	e794      	b.n	8000f36 <__udivmoddi4+0x1e2>
 800100c:	4640      	mov	r0, r8
 800100e:	e7d1      	b.n	8000fb4 <__udivmoddi4+0x260>
 8001010:	46d0      	mov	r8, sl
 8001012:	e77b      	b.n	8000f0c <__udivmoddi4+0x1b8>
 8001014:	3b02      	subs	r3, #2
 8001016:	4461      	add	r1, ip
 8001018:	e732      	b.n	8000e80 <__udivmoddi4+0x12c>
 800101a:	4630      	mov	r0, r6
 800101c:	e709      	b.n	8000e32 <__udivmoddi4+0xde>
 800101e:	4464      	add	r4, ip
 8001020:	3802      	subs	r0, #2
 8001022:	e742      	b.n	8000eaa <__udivmoddi4+0x156>

08001024 <__aeabi_idiv0>:
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop

08001028 <Task_HW>:
extern BUFF_BUFFER_t * IObuff_rx;




void Task_HW( void *pvParameters ){
 8001028:	b590      	push	{r4, r7, lr}
 800102a:	b0a1      	sub	sp, #132	; 0x84
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]


	int t;
	uint32_t valueAD;
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001030:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001034:	2200      	movs	r2, #0
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	605a      	str	r2, [r3, #4]
 800103a:	609a      	str	r2, [r3, #8]
 800103c:	60da      	str	r2, [r3, #12]
	char buff[80];
    float aux;
    TickType_t last_time_global_mode_change;


    last_time_global_mode_change=0;
 800103e:	2300      	movs	r3, #0
 8001040:	673b      	str	r3, [r7, #112]	; 0x70
	switch_1_ant = GPIO_PIN_SET;
 8001042:	2301      	movs	r3, #1
 8001044:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
	switch_2_ant = GPIO_PIN_SET;
 8001048:	2301      	movs	r3, #1
 800104a:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
	global_hw_it = 0;
 800104e:	4b85      	ldr	r3, [pc, #532]	; (8001264 <Task_HW+0x23c>)
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]

	while (1) {
		global_hw_it++;
 8001054:	4b83      	ldr	r3, [pc, #524]	; (8001264 <Task_HW+0x23c>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	3301      	adds	r3, #1
 800105a:	4a82      	ldr	r2, [pc, #520]	; (8001264 <Task_HW+0x23c>)
 800105c:	6013      	str	r3, [r2, #0]

		//leer los microinterruptores
		switch_1 = HAL_GPIO_ReadPin(PULSADOR1_GPIO_Port, PULSADOR1_Pin);
 800105e:	2180      	movs	r1, #128	; 0x80
 8001060:	4881      	ldr	r0, [pc, #516]	; (8001268 <Task_HW+0x240>)
 8001062:	f005 f93d 	bl	80062e0 <HAL_GPIO_ReadPin>
 8001066:	4603      	mov	r3, r0
 8001068:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		switch_2 = HAL_GPIO_ReadPin(PULSADOR2_GPIO_Port, PULSADOR2_Pin);
 800106c:	2140      	movs	r1, #64	; 0x40
 800106e:	487f      	ldr	r0, [pc, #508]	; (800126c <Task_HW+0x244>)
 8001070:	f005 f936 	bl	80062e0 <HAL_GPIO_ReadPin>
 8001074:	4603      	mov	r3, r0
 8001076:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e

		global_switch_1 = switch_1;
 800107a:	4a7d      	ldr	r2, [pc, #500]	; (8001270 <Task_HW+0x248>)
 800107c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001080:	7013      	strb	r3, [r2, #0]
		global_switch_2 = switch_2;
 8001082:	4a7c      	ldr	r2, [pc, #496]	; (8001274 <Task_HW+0x24c>)
 8001084:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8001088:	7013      	strb	r3, [r2, #0]

		// detectar situaciones de bloqueo y realizar un reset del micro.



		if (switch_2 == GPIO_PIN_RESET) {
 800108a:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 800108e:	2b00      	cmp	r3, #0
 8001090:	d12d      	bne.n	80010ee <Task_HW+0xc6>
			if ((switch_1_ant == GPIO_PIN_SET) && (switch_1 == GPIO_PIN_RESET)) {
 8001092:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8001096:	2b01      	cmp	r3, #1
 8001098:	d129      	bne.n	80010ee <Task_HW+0xc6>
 800109a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d125      	bne.n	80010ee <Task_HW+0xc6>
				if ((xTaskGetTickCount()-last_time_global_mode_change)>(10/portTICK_RATE_MS)){
 80010a2:	f008 f929 	bl	80092f8 <xTaskGetTickCount>
 80010a6:	4602      	mov	r2, r0
 80010a8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80010aa:	1ad3      	subs	r3, r2, r3
 80010ac:	2b0a      	cmp	r3, #10
 80010ae:	d91e      	bls.n	80010ee <Task_HW+0xc6>
				last_time_global_mode_change = xTaskGetTickCount();
 80010b0:	f008 f922 	bl	80092f8 <xTaskGetTickCount>
 80010b4:	6738      	str	r0, [r7, #112]	; 0x70
				if ((global_mode!=2)&&(global_mode!=3))
 80010b6:	4b70      	ldr	r3, [pc, #448]	; (8001278 <Task_HW+0x250>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	2b02      	cmp	r3, #2
 80010bc:	d014      	beq.n	80010e8 <Task_HW+0xc0>
 80010be:	4b6e      	ldr	r3, [pc, #440]	; (8001278 <Task_HW+0x250>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	2b03      	cmp	r3, #3
 80010c4:	d010      	beq.n	80010e8 <Task_HW+0xc0>
					global_mode = (global_mode + 1) % 5; // 0 a 4
 80010c6:	4b6c      	ldr	r3, [pc, #432]	; (8001278 <Task_HW+0x250>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	1c5a      	adds	r2, r3, #1
 80010cc:	4b6b      	ldr	r3, [pc, #428]	; (800127c <Task_HW+0x254>)
 80010ce:	fb83 1302 	smull	r1, r3, r3, r2
 80010d2:	1059      	asrs	r1, r3, #1
 80010d4:	17d3      	asrs	r3, r2, #31
 80010d6:	1ac9      	subs	r1, r1, r3
 80010d8:	460b      	mov	r3, r1
 80010da:	009b      	lsls	r3, r3, #2
 80010dc:	440b      	add	r3, r1
 80010de:	1ad1      	subs	r1, r2, r3
 80010e0:	b2ca      	uxtb	r2, r1
 80010e2:	4b65      	ldr	r3, [pc, #404]	; (8001278 <Task_HW+0x250>)
 80010e4:	701a      	strb	r2, [r3, #0]
 80010e6:	e002      	b.n	80010ee <Task_HW+0xc6>
				else
					global_try_change_mode=1;
 80010e8:	4b65      	ldr	r3, [pc, #404]	; (8001280 <Task_HW+0x258>)
 80010ea:	2201      	movs	r2, #1
 80010ec:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		if (switch_2 == GPIO_PIN_SET) {
 80010ee:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d112      	bne.n	800111c <Task_HW+0xf4>
			if ((switch_1_ant == GPIO_PIN_SET) && (switch_1 == GPIO_PIN_RESET)) {
 80010f6:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 80010fa:	2b01      	cmp	r3, #1
 80010fc:	d10e      	bne.n	800111c <Task_HW+0xf4>
 80010fe:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001102:	2b00      	cmp	r3, #0
 8001104:	d10a      	bne.n	800111c <Task_HW+0xf4>
				global_sensor = (global_sensor + 1) % 2; // 0 a 1
 8001106:	4b5f      	ldr	r3, [pc, #380]	; (8001284 <Task_HW+0x25c>)
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	3301      	adds	r3, #1
 800110c:	2b00      	cmp	r3, #0
 800110e:	f003 0301 	and.w	r3, r3, #1
 8001112:	bfb8      	it	lt
 8001114:	425b      	neglt	r3, r3
 8001116:	b2da      	uxtb	r2, r3
 8001118:	4b5a      	ldr	r3, [pc, #360]	; (8001284 <Task_HW+0x25c>)
 800111a:	701a      	strb	r2, [r3, #0]

			}
		}

		if (global_mode==4) // modo local cambia global_sensor
 800111c:	4b56      	ldr	r3, [pc, #344]	; (8001278 <Task_HW+0x250>)
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	2b04      	cmp	r3, #4
 8001122:	d13d      	bne.n	80011a0 <Task_HW+0x178>
				if (switch_2 == GPIO_PIN_SET) {
 8001124:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8001128:	2b01      	cmp	r3, #1
 800112a:	d139      	bne.n	80011a0 <Task_HW+0x178>
					global_sensor_level_alarm[global_sel_alarm_sensor]=map(global_pot,0.0,3.3,global_sensor_level_max[global_sel_alarm_sensor],global_sensor_level_min[global_sel_alarm_sensor]);
 800112c:	4b56      	ldr	r3, [pc, #344]	; (8001288 <Task_HW+0x260>)
 800112e:	edd3 7a00 	vldr	s15, [r3]
 8001132:	4b56      	ldr	r3, [pc, #344]	; (800128c <Task_HW+0x264>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	4a56      	ldr	r2, [pc, #344]	; (8001290 <Task_HW+0x268>)
 8001138:	009b      	lsls	r3, r3, #2
 800113a:	4413      	add	r3, r2
 800113c:	ed93 7a00 	vldr	s14, [r3]
 8001140:	4b52      	ldr	r3, [pc, #328]	; (800128c <Task_HW+0x264>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	4a53      	ldr	r2, [pc, #332]	; (8001294 <Task_HW+0x26c>)
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	4413      	add	r3, r2
 800114a:	edd3 6a00 	vldr	s13, [r3]
 800114e:	4b4f      	ldr	r3, [pc, #316]	; (800128c <Task_HW+0x264>)
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	461c      	mov	r4, r3
 8001154:	eeb0 2a66 	vmov.f32	s4, s13
 8001158:	eef0 1a47 	vmov.f32	s3, s14
 800115c:	ed9f 1a4e 	vldr	s2, [pc, #312]	; 8001298 <Task_HW+0x270>
 8001160:	eddf 0a4e 	vldr	s1, [pc, #312]	; 800129c <Task_HW+0x274>
 8001164:	eeb0 0a67 	vmov.f32	s0, s15
 8001168:	f003 f9ae 	bl	80044c8 <map>
 800116c:	eef0 7a40 	vmov.f32	s15, s0
 8001170:	4a4b      	ldr	r2, [pc, #300]	; (80012a0 <Task_HW+0x278>)
 8001172:	00a3      	lsls	r3, r4, #2
 8001174:	4413      	add	r3, r2
 8001176:	edc3 7a00 	vstr	s15, [r3]
					if ((switch_1_ant == GPIO_PIN_SET) && (switch_1 == GPIO_PIN_RESET)) {
 800117a:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 800117e:	2b01      	cmp	r3, #1
 8001180:	d10e      	bne.n	80011a0 <Task_HW+0x178>
 8001182:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001186:	2b00      	cmp	r3, #0
 8001188:	d10a      	bne.n	80011a0 <Task_HW+0x178>
						global_sel_alarm_sensor = (global_sel_alarm_sensor  + 1) % 2; // 0 a 1
 800118a:	4b40      	ldr	r3, [pc, #256]	; (800128c <Task_HW+0x264>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	3301      	adds	r3, #1
 8001190:	2b00      	cmp	r3, #0
 8001192:	f003 0301 	and.w	r3, r3, #1
 8001196:	bfb8      	it	lt
 8001198:	425b      	neglt	r3, r3
 800119a:	b2da      	uxtb	r2, r3
 800119c:	4b3b      	ldr	r3, [pc, #236]	; (800128c <Task_HW+0x264>)
 800119e:	701a      	strb	r2, [r3, #0]
					}
				}


		for (t = 0; t < 8; t++)
 80011a0:	2300      	movs	r3, #0
 80011a2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80011a4:	e08f      	b.n	80012c6 <Task_HW+0x29e>
			switch (t) {
 80011a6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80011a8:	2b07      	cmp	r3, #7
 80011aa:	f200 8089 	bhi.w	80012c0 <Task_HW+0x298>
 80011ae:	a201      	add	r2, pc, #4	; (adr r2, 80011b4 <Task_HW+0x18c>)
 80011b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011b4:	080011d5 	.word	0x080011d5
 80011b8:	080011e9 	.word	0x080011e9
 80011bc:	080011ff 	.word	0x080011ff
 80011c0:	08001215 	.word	0x08001215
 80011c4:	08001229 	.word	0x08001229
 80011c8:	0800123d 	.word	0x0800123d
 80011cc:	08001251 	.word	0x08001251
 80011d0:	080012ad 	.word	0x080012ad
			case 0:
				HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, global_LEDS[t]);
 80011d4:	4a33      	ldr	r2, [pc, #204]	; (80012a4 <Task_HW+0x27c>)
 80011d6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80011d8:	4413      	add	r3, r2
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	461a      	mov	r2, r3
 80011de:	2110      	movs	r1, #16
 80011e0:	4822      	ldr	r0, [pc, #136]	; (800126c <Task_HW+0x244>)
 80011e2:	f005 f895 	bl	8006310 <HAL_GPIO_WritePin>
				break;
 80011e6:	e06b      	b.n	80012c0 <Task_HW+0x298>
			case 1:
				HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, global_LEDS[t]);
 80011e8:	4a2e      	ldr	r2, [pc, #184]	; (80012a4 <Task_HW+0x27c>)
 80011ea:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80011ec:	4413      	add	r3, r2
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	461a      	mov	r2, r3
 80011f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011f6:	481d      	ldr	r0, [pc, #116]	; (800126c <Task_HW+0x244>)
 80011f8:	f005 f88a 	bl	8006310 <HAL_GPIO_WritePin>
				break;
 80011fc:	e060      	b.n	80012c0 <Task_HW+0x298>
			case 2:
				HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, global_LEDS[t]);
 80011fe:	4a29      	ldr	r2, [pc, #164]	; (80012a4 <Task_HW+0x27c>)
 8001200:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001202:	4413      	add	r3, r2
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	461a      	mov	r2, r3
 8001208:	f44f 7180 	mov.w	r1, #256	; 0x100
 800120c:	4826      	ldr	r0, [pc, #152]	; (80012a8 <Task_HW+0x280>)
 800120e:	f005 f87f 	bl	8006310 <HAL_GPIO_WritePin>
				break;
 8001212:	e055      	b.n	80012c0 <Task_HW+0x298>
			case 3:
				HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, global_LEDS[t]);
 8001214:	4a23      	ldr	r2, [pc, #140]	; (80012a4 <Task_HW+0x27c>)
 8001216:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001218:	4413      	add	r3, r2
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	461a      	mov	r2, r3
 800121e:	2120      	movs	r1, #32
 8001220:	4812      	ldr	r0, [pc, #72]	; (800126c <Task_HW+0x244>)
 8001222:	f005 f875 	bl	8006310 <HAL_GPIO_WritePin>
				break;
 8001226:	e04b      	b.n	80012c0 <Task_HW+0x298>
			case 4:
				HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, global_LEDS[t]);
 8001228:	4a1e      	ldr	r2, [pc, #120]	; (80012a4 <Task_HW+0x27c>)
 800122a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800122c:	4413      	add	r3, r2
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	461a      	mov	r2, r3
 8001232:	2108      	movs	r1, #8
 8001234:	480d      	ldr	r0, [pc, #52]	; (800126c <Task_HW+0x244>)
 8001236:	f005 f86b 	bl	8006310 <HAL_GPIO_WritePin>
				break;
 800123a:	e041      	b.n	80012c0 <Task_HW+0x298>
			case 5:
				HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, global_LEDS[t]);
 800123c:	4a19      	ldr	r2, [pc, #100]	; (80012a4 <Task_HW+0x27c>)
 800123e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001240:	4413      	add	r3, r2
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	461a      	mov	r2, r3
 8001246:	2140      	movs	r1, #64	; 0x40
 8001248:	4817      	ldr	r0, [pc, #92]	; (80012a8 <Task_HW+0x280>)
 800124a:	f005 f861 	bl	8006310 <HAL_GPIO_WritePin>
				break;
 800124e:	e037      	b.n	80012c0 <Task_HW+0x298>
			case 6:
				HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, global_LEDS[t]);
 8001250:	4a14      	ldr	r2, [pc, #80]	; (80012a4 <Task_HW+0x27c>)
 8001252:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001254:	4413      	add	r3, r2
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	461a      	mov	r2, r3
 800125a:	2101      	movs	r1, #1
 800125c:	4803      	ldr	r0, [pc, #12]	; (800126c <Task_HW+0x244>)
 800125e:	f005 f857 	bl	8006310 <HAL_GPIO_WritePin>
				break;
 8001262:	e02d      	b.n	80012c0 <Task_HW+0x298>
 8001264:	2000047c 	.word	0x2000047c
 8001268:	40020800 	.word	0x40020800
 800126c:	40020400 	.word	0x40020400
 8001270:	200004c5 	.word	0x200004c5
 8001274:	200004c6 	.word	0x200004c6
 8001278:	2000053c 	.word	0x2000053c
 800127c:	66666667 	.word	0x66666667
 8001280:	2000053e 	.word	0x2000053e
 8001284:	20000494 	.word	0x20000494
 8001288:	200004b8 	.word	0x200004b8
 800128c:	2000053f 	.word	0x2000053f
 8001290:	20000498 	.word	0x20000498
 8001294:	200004a0 	.word	0x200004a0
 8001298:	40533333 	.word	0x40533333
 800129c:	00000000 	.word	0x00000000
 80012a0:	200004a8 	.word	0x200004a8
 80012a4:	200004bc 	.word	0x200004bc
 80012a8:	40020000 	.word	0x40020000
			case 7:
				HAL_GPIO_WritePin(D8_GPIO_Port, D8_Pin, global_LEDS[t]);
 80012ac:	4ac2      	ldr	r2, [pc, #776]	; (80015b8 <Task_HW+0x590>)
 80012ae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80012b0:	4413      	add	r3, r2
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	461a      	mov	r2, r3
 80012b6:	2120      	movs	r1, #32
 80012b8:	48c0      	ldr	r0, [pc, #768]	; (80015bc <Task_HW+0x594>)
 80012ba:	f005 f829 	bl	8006310 <HAL_GPIO_WritePin>
				break;
 80012be:	bf00      	nop
		for (t = 0; t < 8; t++)
 80012c0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80012c2:	3301      	adds	r3, #1
 80012c4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80012c6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80012c8:	2b07      	cmp	r3, #7
 80012ca:	f77f af6c 	ble.w	80011a6 <Task_HW+0x17e>
			}

	 		HAL_GPIO_WritePin(Buzzer_GPIO_Port,Buzzer_Pin, global_buzzer);
 80012ce:	4bbc      	ldr	r3, [pc, #752]	; (80015c0 <Task_HW+0x598>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	461a      	mov	r2, r3
 80012d4:	2180      	movs	r1, #128	; 0x80
 80012d6:	48b9      	ldr	r0, [pc, #740]	; (80015bc <Task_HW+0x594>)
 80012d8:	f005 f81a 	bl	8006310 <HAL_GPIO_WritePin>

	 		if (global_mode!=3)//clon no toma medidas de sensores
 80012dc:	4bb9      	ldr	r3, [pc, #740]	; (80015c4 <Task_HW+0x59c>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	2b03      	cmp	r3, #3
 80012e2:	f000 810b 	beq.w	80014fc <Task_HW+0x4d4>
	 		{
			// POT

			// configuracion del canal de entrada A/D
			sConfig.Channel = ADC_CHANNEL_4;
 80012e6:	2304      	movs	r3, #4
 80012e8:	65bb      	str	r3, [r7, #88]	; 0x58
			sConfig.Rank = 1;
 80012ea:	2301      	movs	r3, #1
 80012ec:	65fb      	str	r3, [r7, #92]	; 0x5c
			sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80012ee:	2307      	movs	r3, #7
 80012f0:	663b      	str	r3, [r7, #96]	; 0x60

			HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80012f2:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80012f6:	4619      	mov	r1, r3
 80012f8:	48b3      	ldr	r0, [pc, #716]	; (80015c8 <Task_HW+0x5a0>)
 80012fa:	f003 ff33 	bl	8005164 <HAL_ADC_ConfigChannel>
			// Disparo la conversion
			HAL_ADC_Start(&hadc1);
 80012fe:	48b2      	ldr	r0, [pc, #712]	; (80015c8 <Task_HW+0x5a0>)
 8001300:	f003 fde4 	bl	8004ecc <HAL_ADC_Start>
			// Espero la finalizacin
			HAL_ADC_PollForConversion(&hadc1, 10000);
 8001304:	f242 7110 	movw	r1, #10000	; 0x2710
 8001308:	48af      	ldr	r0, [pc, #700]	; (80015c8 <Task_HW+0x5a0>)
 800130a:	f003 fe93 	bl	8005034 <HAL_ADC_PollForConversion>
			// Leo el valor de la conversin 4095 y 0
			valueAD = HAL_ADC_GetValue(&hadc1);
 800130e:	48ae      	ldr	r0, [pc, #696]	; (80015c8 <Task_HW+0x5a0>)
 8001310:	f003 ff1b 	bl	800514a <HAL_ADC_GetValue>
 8001314:	66b8      	str	r0, [r7, #104]	; 0x68

			global_pot=valueAD * 3.3 / 4095.0;
 8001316:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001318:	f7ff f90c 	bl	8000534 <__aeabi_ui2d>
 800131c:	a394      	add	r3, pc, #592	; (adr r3, 8001570 <Task_HW+0x548>)
 800131e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001322:	f7ff f981 	bl	8000628 <__aeabi_dmul>
 8001326:	4602      	mov	r2, r0
 8001328:	460b      	mov	r3, r1
 800132a:	4610      	mov	r0, r2
 800132c:	4619      	mov	r1, r3
 800132e:	a392      	add	r3, pc, #584	; (adr r3, 8001578 <Task_HW+0x550>)
 8001330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001334:	f7ff faa2 	bl	800087c <__aeabi_ddiv>
 8001338:	4602      	mov	r2, r0
 800133a:	460b      	mov	r3, r1
 800133c:	4610      	mov	r0, r2
 800133e:	4619      	mov	r1, r3
 8001340:	f7ff fc6a 	bl	8000c18 <__aeabi_d2f>
 8001344:	4603      	mov	r3, r0
 8001346:	4aa1      	ldr	r2, [pc, #644]	; (80015cc <Task_HW+0x5a4>)
 8001348:	6013      	str	r3, [r2, #0]

			// LDR

			// configuracion del canal de entrada A/D
			sConfig.Channel = ADC_CHANNEL_0;
 800134a:	2300      	movs	r3, #0
 800134c:	65bb      	str	r3, [r7, #88]	; 0x58
			sConfig.Rank = 1;
 800134e:	2301      	movs	r3, #1
 8001350:	65fb      	str	r3, [r7, #92]	; 0x5c
			sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001352:	2307      	movs	r3, #7
 8001354:	663b      	str	r3, [r7, #96]	; 0x60

			HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8001356:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800135a:	4619      	mov	r1, r3
 800135c:	489a      	ldr	r0, [pc, #616]	; (80015c8 <Task_HW+0x5a0>)
 800135e:	f003 ff01 	bl	8005164 <HAL_ADC_ConfigChannel>
			// Disparo la conversion
			HAL_ADC_Start(&hadc1);
 8001362:	4899      	ldr	r0, [pc, #612]	; (80015c8 <Task_HW+0x5a0>)
 8001364:	f003 fdb2 	bl	8004ecc <HAL_ADC_Start>
			// Espero la finalizacin
			HAL_ADC_PollForConversion(&hadc1, 10000);
 8001368:	f242 7110 	movw	r1, #10000	; 0x2710
 800136c:	4896      	ldr	r0, [pc, #600]	; (80015c8 <Task_HW+0x5a0>)
 800136e:	f003 fe61 	bl	8005034 <HAL_ADC_PollForConversion>
			// Leo el valor de la conversin 4095 y 0
			valueAD = HAL_ADC_GetValue(&hadc1);
 8001372:	4895      	ldr	r0, [pc, #596]	; (80015c8 <Task_HW+0x5a0>)
 8001374:	f003 fee9 	bl	800514a <HAL_ADC_GetValue>
 8001378:	66b8      	str	r0, [r7, #104]	; 0x68

			aux=(3.1-valueAD * 3.3 / 4095.0)*100.0/3.1;
 800137a:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800137c:	f7ff f8da 	bl	8000534 <__aeabi_ui2d>
 8001380:	a37b      	add	r3, pc, #492	; (adr r3, 8001570 <Task_HW+0x548>)
 8001382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001386:	f7ff f94f 	bl	8000628 <__aeabi_dmul>
 800138a:	4602      	mov	r2, r0
 800138c:	460b      	mov	r3, r1
 800138e:	4610      	mov	r0, r2
 8001390:	4619      	mov	r1, r3
 8001392:	a379      	add	r3, pc, #484	; (adr r3, 8001578 <Task_HW+0x550>)
 8001394:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001398:	f7ff fa70 	bl	800087c <__aeabi_ddiv>
 800139c:	4602      	mov	r2, r0
 800139e:	460b      	mov	r3, r1
 80013a0:	a177      	add	r1, pc, #476	; (adr r1, 8001580 <Task_HW+0x558>)
 80013a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80013a6:	f7fe ff87 	bl	80002b8 <__aeabi_dsub>
 80013aa:	4602      	mov	r2, r0
 80013ac:	460b      	mov	r3, r1
 80013ae:	4610      	mov	r0, r2
 80013b0:	4619      	mov	r1, r3
 80013b2:	f04f 0200 	mov.w	r2, #0
 80013b6:	4b86      	ldr	r3, [pc, #536]	; (80015d0 <Task_HW+0x5a8>)
 80013b8:	f7ff f936 	bl	8000628 <__aeabi_dmul>
 80013bc:	4602      	mov	r2, r0
 80013be:	460b      	mov	r3, r1
 80013c0:	4610      	mov	r0, r2
 80013c2:	4619      	mov	r1, r3
 80013c4:	a36e      	add	r3, pc, #440	; (adr r3, 8001580 <Task_HW+0x558>)
 80013c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ca:	f7ff fa57 	bl	800087c <__aeabi_ddiv>
 80013ce:	4602      	mov	r2, r0
 80013d0:	460b      	mov	r3, r1
 80013d2:	4610      	mov	r0, r2
 80013d4:	4619      	mov	r1, r3
 80013d6:	f7ff fc1f 	bl	8000c18 <__aeabi_d2f>
 80013da:	4603      	mov	r3, r0
 80013dc:	677b      	str	r3, [r7, #116]	; 0x74
					if (aux<0.0)
 80013de:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80013e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ea:	d502      	bpl.n	80013f2 <Task_HW+0x3ca>
						aux=0.0;
 80013ec:	f04f 0300 	mov.w	r3, #0
 80013f0:	677b      	str	r3, [r7, #116]	; 0x74
					if (aux>100.0)
 80013f2:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80013f6:	ed9f 7a77 	vldr	s14, [pc, #476]	; 80015d4 <Task_HW+0x5ac>
 80013fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001402:	dd01      	ble.n	8001408 <Task_HW+0x3e0>
						aux=100.0;
 8001404:	4b74      	ldr	r3, [pc, #464]	; (80015d8 <Task_HW+0x5b0>)
 8001406:	677b      	str	r3, [r7, #116]	; 0x74

			global_sensor_level[1]=aux;   	   // nivel de sensor
 8001408:	4a74      	ldr	r2, [pc, #464]	; (80015dc <Task_HW+0x5b4>)
 800140a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800140c:	6053      	str	r3, [r2, #4]

			// Temperatura

			sConfig.Channel = ADC_CHANNEL_1;
 800140e:	2301      	movs	r3, #1
 8001410:	65bb      	str	r3, [r7, #88]	; 0x58
			sConfig.Rank = 1;
 8001412:	2301      	movs	r3, #1
 8001414:	65fb      	str	r3, [r7, #92]	; 0x5c
			sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001416:	2307      	movs	r3, #7
 8001418:	663b      	str	r3, [r7, #96]	; 0x60

			HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 800141a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800141e:	4619      	mov	r1, r3
 8001420:	4869      	ldr	r0, [pc, #420]	; (80015c8 <Task_HW+0x5a0>)
 8001422:	f003 fe9f 	bl	8005164 <HAL_ADC_ConfigChannel>
			// Disparo la conversion
			HAL_ADC_Start(&hadc1);
 8001426:	4868      	ldr	r0, [pc, #416]	; (80015c8 <Task_HW+0x5a0>)
 8001428:	f003 fd50 	bl	8004ecc <HAL_ADC_Start>
			// Espero la finalizacin
			HAL_ADC_PollForConversion(&hadc1, 10000);
 800142c:	f242 7110 	movw	r1, #10000	; 0x2710
 8001430:	4865      	ldr	r0, [pc, #404]	; (80015c8 <Task_HW+0x5a0>)
 8001432:	f003 fdff 	bl	8005034 <HAL_ADC_PollForConversion>
			// Leo el valor de la conversin 4095 y 0
			valueAD = HAL_ADC_GetValue(&hadc1);
 8001436:	4864      	ldr	r0, [pc, #400]	; (80015c8 <Task_HW+0x5a0>)
 8001438:	f003 fe87 	bl	800514a <HAL_ADC_GetValue>
 800143c:	66b8      	str	r0, [r7, #104]	; 0x68

			aux = BETA
					/ (log(
							(-10000.0 * 3.3 / (valueAD * 3.3 / 4095.9 - 3.3)
 800143e:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8001440:	f7ff f878 	bl	8000534 <__aeabi_ui2d>
 8001444:	a34a      	add	r3, pc, #296	; (adr r3, 8001570 <Task_HW+0x548>)
 8001446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800144a:	f7ff f8ed 	bl	8000628 <__aeabi_dmul>
 800144e:	4602      	mov	r2, r0
 8001450:	460b      	mov	r3, r1
 8001452:	4610      	mov	r0, r2
 8001454:	4619      	mov	r1, r3
 8001456:	a34c      	add	r3, pc, #304	; (adr r3, 8001588 <Task_HW+0x560>)
 8001458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800145c:	f7ff fa0e 	bl	800087c <__aeabi_ddiv>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	4610      	mov	r0, r2
 8001466:	4619      	mov	r1, r3
 8001468:	a341      	add	r3, pc, #260	; (adr r3, 8001570 <Task_HW+0x548>)
 800146a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800146e:	f7fe ff23 	bl	80002b8 <__aeabi_dsub>
 8001472:	4602      	mov	r2, r0
 8001474:	460b      	mov	r3, r1
 8001476:	a146      	add	r1, pc, #280	; (adr r1, 8001590 <Task_HW+0x568>)
 8001478:	e9d1 0100 	ldrd	r0, r1, [r1]
 800147c:	f7ff f9fe 	bl	800087c <__aeabi_ddiv>
 8001480:	4602      	mov	r2, r0
 8001482:	460b      	mov	r3, r1
 8001484:	4610      	mov	r0, r2
 8001486:	4619      	mov	r1, r3
									- 10000.0) / R25) + BETA / T25) - 273.18;
 8001488:	a343      	add	r3, pc, #268	; (adr r3, 8001598 <Task_HW+0x570>)
 800148a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800148e:	f7fe ff13 	bl	80002b8 <__aeabi_dsub>
 8001492:	4602      	mov	r2, r0
 8001494:	460b      	mov	r3, r1
 8001496:	4610      	mov	r0, r2
 8001498:	4619      	mov	r1, r3
					/ (log(
 800149a:	a33f      	add	r3, pc, #252	; (adr r3, 8001598 <Task_HW+0x570>)
 800149c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014a0:	f7ff f9ec 	bl	800087c <__aeabi_ddiv>
 80014a4:	4602      	mov	r2, r0
 80014a6:	460b      	mov	r3, r1
 80014a8:	ec43 2b17 	vmov	d7, r2, r3
 80014ac:	eeb0 0a47 	vmov.f32	s0, s14
 80014b0:	eef0 0a67 	vmov.f32	s1, s15
 80014b4:	f00d ff80 	bl	800f3b8 <log>
 80014b8:	ec51 0b10 	vmov	r0, r1, d0
									- 10000.0) / R25) + BETA / T25) - 273.18;
 80014bc:	a338      	add	r3, pc, #224	; (adr r3, 80015a0 <Task_HW+0x578>)
 80014be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014c2:	f7fe fefb 	bl	80002bc <__adddf3>
 80014c6:	4602      	mov	r2, r0
 80014c8:	460b      	mov	r3, r1
					/ (log(
 80014ca:	a137      	add	r1, pc, #220	; (adr r1, 80015a8 <Task_HW+0x580>)
 80014cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80014d0:	f7ff f9d4 	bl	800087c <__aeabi_ddiv>
 80014d4:	4602      	mov	r2, r0
 80014d6:	460b      	mov	r3, r1
 80014d8:	4610      	mov	r0, r2
 80014da:	4619      	mov	r1, r3
									- 10000.0) / R25) + BETA / T25) - 273.18;
 80014dc:	a334      	add	r3, pc, #208	; (adr r3, 80015b0 <Task_HW+0x588>)
 80014de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e2:	f7fe fee9 	bl	80002b8 <__aeabi_dsub>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
			aux = BETA
 80014ea:	4610      	mov	r0, r2
 80014ec:	4619      	mov	r1, r3
 80014ee:	f7ff fb93 	bl	8000c18 <__aeabi_d2f>
 80014f2:	4603      	mov	r3, r0
 80014f4:	677b      	str	r3, [r7, #116]	; 0x74
			global_sensor_level[0]=aux;   	   // nivel de sensor
 80014f6:	4a39      	ldr	r2, [pc, #228]	; (80015dc <Task_HW+0x5b4>)
 80014f8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80014fa:	6013      	str	r3, [r2, #0]
	 		}

	// gestin de alarmas
		if (global_alarm_trigger_value=='1'){
 80014fc:	4b38      	ldr	r3, [pc, #224]	; (80015e0 <Task_HW+0x5b8>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b31      	cmp	r3, #49	; 0x31
 8001502:	d10f      	bne.n	8001524 <Task_HW+0x4fc>
				global_alarm_trigger_value='0'; // borra el disparo
 8001504:	4b36      	ldr	r3, [pc, #216]	; (80015e0 <Task_HW+0x5b8>)
 8001506:	2230      	movs	r2, #48	; 0x30
 8001508:	701a      	strb	r2, [r3, #0]
				if (((xTaskGetTickCount()-global_alarm_trigger_time)/portTICK_RATE_MS)>10000)
 800150a:	f007 fef5 	bl	80092f8 <xTaskGetTickCount>
 800150e:	4602      	mov	r2, r0
 8001510:	4b34      	ldr	r3, [pc, #208]	; (80015e4 <Task_HW+0x5bc>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	f242 7210 	movw	r2, #10000	; 0x2710
 800151a:	4293      	cmp	r3, r2
 800151c:	d902      	bls.n	8001524 <Task_HW+0x4fc>
				/* solo se dispara si han pasado ms de 10 segundos despues de la desconexion */
					global_buzzer=1;
 800151e:	4b28      	ldr	r3, [pc, #160]	; (80015c0 <Task_HW+0x598>)
 8001520:	2201      	movs	r2, #1
 8001522:	701a      	strb	r2, [r3, #0]
			}

		if (global_buzzer==1){
 8001524:	4b26      	ldr	r3, [pc, #152]	; (80015c0 <Task_HW+0x598>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	2b01      	cmp	r3, #1
 800152a:	d116      	bne.n	800155a <Task_HW+0x532>
			if ((switch_2_ant == GPIO_PIN_SET) && (switch_2 == GPIO_PIN_RESET)) {
 800152c:	f897 307a 	ldrb.w	r3, [r7, #122]	; 0x7a
 8001530:	2b01      	cmp	r3, #1
 8001532:	d112      	bne.n	800155a <Task_HW+0x532>
 8001534:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 8001538:	2b00      	cmp	r3, #0
 800153a:	d10e      	bne.n	800155a <Task_HW+0x532>
				/*al pulsar boton derecha se apaga y se toma el tiempo, no se puede encender si han pasado menos de 10 segundos*/
				global_alarm_trigger_time=xTaskGetTickCount();
 800153c:	f007 fedc 	bl	80092f8 <xTaskGetTickCount>
 8001540:	4603      	mov	r3, r0
 8001542:	4a28      	ldr	r2, [pc, #160]	; (80015e4 <Task_HW+0x5bc>)
 8001544:	6013      	str	r3, [r2, #0]
				global_buzzer=0;
 8001546:	4b1e      	ldr	r3, [pc, #120]	; (80015c0 <Task_HW+0x598>)
 8001548:	2200      	movs	r2, #0
 800154a:	701a      	strb	r2, [r3, #0]
				if (global_mode==3)
 800154c:	4b1d      	ldr	r3, [pc, #116]	; (80015c4 <Task_HW+0x59c>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	2b03      	cmp	r3, #3
 8001552:	d102      	bne.n	800155a <Task_HW+0x532>
					global_alarm_remote_disconnect=1;
 8001554:	4b24      	ldr	r3, [pc, #144]	; (80015e8 <Task_HW+0x5c0>)
 8001556:	2201      	movs	r2, #1
 8001558:	701a      	strb	r2, [r3, #0]




		//deteccin de flancos
			switch_2_ant = switch_2;
 800155a:	f897 306e 	ldrb.w	r3, [r7, #110]	; 0x6e
 800155e:	f887 307a 	strb.w	r3, [r7, #122]	; 0x7a
			switch_1_ant = switch_1;
 8001562:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8001566:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
		global_hw_it++;
 800156a:	e573      	b.n	8001054 <Task_HW+0x2c>
 800156c:	f3af 8000 	nop.w
 8001570:	66666666 	.word	0x66666666
 8001574:	400a6666 	.word	0x400a6666
 8001578:	00000000 	.word	0x00000000
 800157c:	40affe00 	.word	0x40affe00
 8001580:	cccccccd 	.word	0xcccccccd
 8001584:	4008cccc 	.word	0x4008cccc
 8001588:	cccccccd 	.word	0xcccccccd
 800158c:	40afffcc 	.word	0x40afffcc
 8001590:	00000000 	.word	0x00000000
 8001594:	c0e01d00 	.word	0xc0e01d00
 8001598:	00000000 	.word	0x00000000
 800159c:	40c38800 	.word	0x40c38800
 80015a0:	cde627c2 	.word	0xcde627c2
 80015a4:	402a294c 	.word	0x402a294c
 80015a8:	00000000 	.word	0x00000000
 80015ac:	40ae7800 	.word	0x40ae7800
 80015b0:	47ae147b 	.word	0x47ae147b
 80015b4:	407112e1 	.word	0x407112e1
 80015b8:	200004bc 	.word	0x200004bc
 80015bc:	40020000 	.word	0x40020000
 80015c0:	200004c4 	.word	0x200004c4
 80015c4:	2000053c 	.word	0x2000053c
 80015c8:	20000224 	.word	0x20000224
 80015cc:	200004b8 	.word	0x200004b8
 80015d0:	40590000 	.word	0x40590000
 80015d4:	42c80000 	.word	0x42c80000
 80015d8:	42c80000 	.word	0x42c80000
 80015dc:	200004b0 	.word	0x200004b0
 80015e0:	200004c8 	.word	0x200004c8
 80015e4:	200004cc 	.word	0x200004cc
 80015e8:	200004d0 	.word	0x200004d0

080015ec <print_bufferln>:
	//vTaskDelay(1/portTICK_RATE_MS );
	}
}


void print_bufferln(char * name,char * cad){
 80015ec:	b5b0      	push	{r4, r5, r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	6039      	str	r1, [r7, #0]
int res;
	 res=IObuff->puts(IObuff,(BUFF_ITEM_t *)name,strlen(name));
 80015f6:	4b1b      	ldr	r3, [pc, #108]	; (8001664 <print_bufferln+0x78>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	691c      	ldr	r4, [r3, #16]
 80015fc:	4b19      	ldr	r3, [pc, #100]	; (8001664 <print_bufferln+0x78>)
 80015fe:	681d      	ldr	r5, [r3, #0]
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f7fe fdf7 	bl	80001f4 <strlen>
 8001606:	4603      	mov	r3, r0
 8001608:	461a      	mov	r2, r3
 800160a:	6879      	ldr	r1, [r7, #4]
 800160c:	4628      	mov	r0, r5
 800160e:	47a0      	blx	r4
 8001610:	4603      	mov	r3, r0
 8001612:	60fb      	str	r3, [r7, #12]
	 res=IObuff->puts(IObuff,(BUFF_ITEM_t *)": ",2);
 8001614:	4b13      	ldr	r3, [pc, #76]	; (8001664 <print_bufferln+0x78>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	691b      	ldr	r3, [r3, #16]
 800161a:	4a12      	ldr	r2, [pc, #72]	; (8001664 <print_bufferln+0x78>)
 800161c:	6810      	ldr	r0, [r2, #0]
 800161e:	2202      	movs	r2, #2
 8001620:	4911      	ldr	r1, [pc, #68]	; (8001668 <print_bufferln+0x7c>)
 8001622:	4798      	blx	r3
 8001624:	4603      	mov	r3, r0
 8001626:	60fb      	str	r3, [r7, #12]
	 res=IObuff->puts(IObuff,(BUFF_ITEM_t *)cad,strlen(cad));
 8001628:	4b0e      	ldr	r3, [pc, #56]	; (8001664 <print_bufferln+0x78>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	691c      	ldr	r4, [r3, #16]
 800162e:	4b0d      	ldr	r3, [pc, #52]	; (8001664 <print_bufferln+0x78>)
 8001630:	681d      	ldr	r5, [r3, #0]
 8001632:	6838      	ldr	r0, [r7, #0]
 8001634:	f7fe fdde 	bl	80001f4 <strlen>
 8001638:	4603      	mov	r3, r0
 800163a:	461a      	mov	r2, r3
 800163c:	6839      	ldr	r1, [r7, #0]
 800163e:	4628      	mov	r0, r5
 8001640:	47a0      	blx	r4
 8001642:	4603      	mov	r3, r0
 8001644:	60fb      	str	r3, [r7, #12]
	 res=IObuff->puts(IObuff,(BUFF_ITEM_t *)"\r\n",2);
 8001646:	4b07      	ldr	r3, [pc, #28]	; (8001664 <print_bufferln+0x78>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	691b      	ldr	r3, [r3, #16]
 800164c:	4a05      	ldr	r2, [pc, #20]	; (8001664 <print_bufferln+0x78>)
 800164e:	6810      	ldr	r0, [r2, #0]
 8001650:	2202      	movs	r2, #2
 8001652:	4906      	ldr	r1, [pc, #24]	; (800166c <print_bufferln+0x80>)
 8001654:	4798      	blx	r3
 8001656:	4603      	mov	r3, r0
 8001658:	60fb      	str	r3, [r7, #12]

}
 800165a:	bf00      	nop
 800165c:	3710      	adds	r7, #16
 800165e:	46bd      	mov	sp, r7
 8001660:	bdb0      	pop	{r4, r5, r7, pc}
 8001662:	bf00      	nop
 8001664:	200029d8 	.word	0x200029d8
 8001668:	0800f7c8 	.word	0x0800f7c8
 800166c:	0800f7cc 	.word	0x0800f7cc

08001670 <print_buffer>:

void print_buffer(char * name,char * cad){
 8001670:	b5b0      	push	{r4, r5, r7, lr}
 8001672:	b084      	sub	sp, #16
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	6039      	str	r1, [r7, #0]
int res;
	 res=IObuff->puts(IObuff,(BUFF_ITEM_t *)name,strlen(name));
 800167a:	4b16      	ldr	r3, [pc, #88]	; (80016d4 <print_buffer+0x64>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	691c      	ldr	r4, [r3, #16]
 8001680:	4b14      	ldr	r3, [pc, #80]	; (80016d4 <print_buffer+0x64>)
 8001682:	681d      	ldr	r5, [r3, #0]
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f7fe fdb5 	bl	80001f4 <strlen>
 800168a:	4603      	mov	r3, r0
 800168c:	461a      	mov	r2, r3
 800168e:	6879      	ldr	r1, [r7, #4]
 8001690:	4628      	mov	r0, r5
 8001692:	47a0      	blx	r4
 8001694:	4603      	mov	r3, r0
 8001696:	60fb      	str	r3, [r7, #12]
	 res=IObuff->puts(IObuff,(BUFF_ITEM_t *)": ",2);
 8001698:	4b0e      	ldr	r3, [pc, #56]	; (80016d4 <print_buffer+0x64>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	691b      	ldr	r3, [r3, #16]
 800169e:	4a0d      	ldr	r2, [pc, #52]	; (80016d4 <print_buffer+0x64>)
 80016a0:	6810      	ldr	r0, [r2, #0]
 80016a2:	2202      	movs	r2, #2
 80016a4:	490c      	ldr	r1, [pc, #48]	; (80016d8 <print_buffer+0x68>)
 80016a6:	4798      	blx	r3
 80016a8:	4603      	mov	r3, r0
 80016aa:	60fb      	str	r3, [r7, #12]
	 res=IObuff->puts(IObuff,(BUFF_ITEM_t *)cad,strlen(cad));
 80016ac:	4b09      	ldr	r3, [pc, #36]	; (80016d4 <print_buffer+0x64>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	691c      	ldr	r4, [r3, #16]
 80016b2:	4b08      	ldr	r3, [pc, #32]	; (80016d4 <print_buffer+0x64>)
 80016b4:	681d      	ldr	r5, [r3, #0]
 80016b6:	6838      	ldr	r0, [r7, #0]
 80016b8:	f7fe fd9c 	bl	80001f4 <strlen>
 80016bc:	4603      	mov	r3, r0
 80016be:	461a      	mov	r2, r3
 80016c0:	6839      	ldr	r1, [r7, #0]
 80016c2:	4628      	mov	r0, r5
 80016c4:	47a0      	blx	r4
 80016c6:	4603      	mov	r3, r0
 80016c8:	60fb      	str	r3, [r7, #12]
}
 80016ca:	bf00      	nop
 80016cc:	3710      	adds	r7, #16
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bdb0      	pop	{r4, r5, r7, pc}
 80016d2:	bf00      	nop
 80016d4:	200029d8 	.word	0x200029d8
 80016d8:	0800f7c8 	.word	0x0800f7c8

080016dc <test_function>:
//*****************************************************************
// funcion test
// ****************************************************************


void test_function ( void ){
 80016dc:	b580      	push	{r7, lr}
 80016de:	b09e      	sub	sp, #120	; 0x78
 80016e0:	af02      	add	r7, sp, #8
int ct,res;
static int it;
float aux;
ADC_ChannelConfTypeDef sConfig = {0};
 80016e2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80016e6:	2200      	movs	r2, #0
 80016e8:	601a      	str	r2, [r3, #0]
 80016ea:	605a      	str	r2, [r3, #4]
 80016ec:	609a      	str	r2, [r3, #8]
 80016ee:	60da      	str	r2, [r3, #12]
uint32_t valueAD;
char buffer[80];
GPIO_PinState switch_1,switch_2,switch_1_ant,switch_2_ant;

	if (global_mode!=global_mode_ant){
 80016f0:	4b65      	ldr	r3, [pc, #404]	; (8001888 <test_function+0x1ac>)
 80016f2:	781a      	ldrb	r2, [r3, #0]
 80016f4:	4b65      	ldr	r3, [pc, #404]	; (800188c <test_function+0x1b0>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d010      	beq.n	800171e <test_function+0x42>
		global_mode_ant=global_mode;
 80016fc:	4b62      	ldr	r3, [pc, #392]	; (8001888 <test_function+0x1ac>)
 80016fe:	781a      	ldrb	r2, [r3, #0]
 8001700:	4b62      	ldr	r3, [pc, #392]	; (800188c <test_function+0x1b0>)
 8001702:	701a      	strb	r2, [r3, #0]
	    res=IObuff->puts(IObuff,(BUFF_ITEM_t *)"Modo TEST\r\n",11);
 8001704:	4b62      	ldr	r3, [pc, #392]	; (8001890 <test_function+0x1b4>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	691b      	ldr	r3, [r3, #16]
 800170a:	4a61      	ldr	r2, [pc, #388]	; (8001890 <test_function+0x1b4>)
 800170c:	6810      	ldr	r0, [r2, #0]
 800170e:	220b      	movs	r2, #11
 8001710:	4960      	ldr	r1, [pc, #384]	; (8001894 <test_function+0x1b8>)
 8001712:	4798      	blx	r3
 8001714:	4603      	mov	r3, r0
 8001716:	663b      	str	r3, [r7, #96]	; 0x60
	    it=1;
 8001718:	4b5f      	ldr	r3, [pc, #380]	; (8001898 <test_function+0x1bc>)
 800171a:	2201      	movs	r2, #1
 800171c:	601a      	str	r2, [r3, #0]
	}

	 if ((it%5)==0) ESP8266_Boot();
 800171e:	4b5e      	ldr	r3, [pc, #376]	; (8001898 <test_function+0x1bc>)
 8001720:	6819      	ldr	r1, [r3, #0]
 8001722:	4b5e      	ldr	r3, [pc, #376]	; (800189c <test_function+0x1c0>)
 8001724:	fb83 2301 	smull	r2, r3, r3, r1
 8001728:	105a      	asrs	r2, r3, #1
 800172a:	17cb      	asrs	r3, r1, #31
 800172c:	1ad2      	subs	r2, r2, r3
 800172e:	4613      	mov	r3, r2
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	4413      	add	r3, r2
 8001734:	1aca      	subs	r2, r1, r3
 8001736:	2a00      	cmp	r2, #0
 8001738:	d101      	bne.n	800173e <test_function+0x62>
 800173a:	f000 fce7 	bl	800210c <ESP8266_Boot>
	 it++;
 800173e:	4b56      	ldr	r3, [pc, #344]	; (8001898 <test_function+0x1bc>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	3301      	adds	r3, #1
 8001744:	4a54      	ldr	r2, [pc, #336]	; (8001898 <test_function+0x1bc>)
 8001746:	6013      	str	r3, [r2, #0]
	 // D3-D4-D5-D6-D7-D12-A3-D13
	 // PB3 PB5 PB4 PB10 PA8 PA6 PB0 PA5
	 int t,h,j;
     j=0;
 8001748:	2300      	movs	r3, #0
 800174a:	667b      	str	r3, [r7, #100]	; 0x64
	 while(j++<1)
 800174c:	e037      	b.n	80017be <test_function+0xe2>
	 for (t=0;t<9;t++){
 800174e:	2300      	movs	r3, #0
 8001750:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001752:	e031      	b.n	80017b8 <test_function+0xdc>

     switch (t) {
 8001754:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001756:	2b07      	cmp	r3, #7
 8001758:	dc03      	bgt.n	8001762 <test_function+0x86>
 800175a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800175c:	2b00      	cmp	r3, #0
 800175e:	da04      	bge.n	800176a <test_function+0x8e>
 8001760:	e00c      	b.n	800177c <test_function+0xa0>
 8001762:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001764:	2b08      	cmp	r3, #8
 8001766:	d006      	beq.n	8001776 <test_function+0x9a>
 8001768:	e008      	b.n	800177c <test_function+0xa0>
			     	case 2:
			     	case 3:
			     	case 4:
			     	case 5:
			     	case 6:
			       	case 7:  global_LEDS[t]=1; break;
 800176a:	4a4d      	ldr	r2, [pc, #308]	; (80018a0 <test_function+0x1c4>)
 800176c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800176e:	4413      	add	r3, r2
 8001770:	2201      	movs	r2, #1
 8001772:	701a      	strb	r2, [r3, #0]
 8001774:	e002      	b.n	800177c <test_function+0xa0>
			       	case 8:  global_buzzer=1;
 8001776:	4b4b      	ldr	r3, [pc, #300]	; (80018a4 <test_function+0x1c8>)
 8001778:	2201      	movs	r2, #1
 800177a:	701a      	strb	r2, [r3, #0]
			     }
     for (h=0;h<500000;h++);
 800177c:	2300      	movs	r3, #0
 800177e:	66bb      	str	r3, [r7, #104]	; 0x68
 8001780:	e002      	b.n	8001788 <test_function+0xac>
 8001782:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001784:	3301      	adds	r3, #1
 8001786:	66bb      	str	r3, [r7, #104]	; 0x68
 8001788:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800178a:	4a47      	ldr	r2, [pc, #284]	; (80018a8 <test_function+0x1cc>)
 800178c:	4293      	cmp	r3, r2
 800178e:	ddf8      	ble.n	8001782 <test_function+0xa6>
			    for (h=0;h<8;h++) global_LEDS[h]=0;
 8001790:	2300      	movs	r3, #0
 8001792:	66bb      	str	r3, [r7, #104]	; 0x68
 8001794:	e007      	b.n	80017a6 <test_function+0xca>
 8001796:	4a42      	ldr	r2, [pc, #264]	; (80018a0 <test_function+0x1c4>)
 8001798:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800179a:	4413      	add	r3, r2
 800179c:	2200      	movs	r2, #0
 800179e:	701a      	strb	r2, [r3, #0]
 80017a0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80017a2:	3301      	adds	r3, #1
 80017a4:	66bb      	str	r3, [r7, #104]	; 0x68
 80017a6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80017a8:	2b07      	cmp	r3, #7
 80017aa:	ddf4      	ble.n	8001796 <test_function+0xba>
			    global_buzzer=0;
 80017ac:	4b3d      	ldr	r3, [pc, #244]	; (80018a4 <test_function+0x1c8>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	701a      	strb	r2, [r3, #0]
	 for (t=0;t<9;t++){
 80017b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80017b4:	3301      	adds	r3, #1
 80017b6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80017b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80017ba:	2b08      	cmp	r3, #8
 80017bc:	ddca      	ble.n	8001754 <test_function+0x78>
	 while(j++<1)
 80017be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80017c0:	1c5a      	adds	r2, r3, #1
 80017c2:	667a      	str	r2, [r7, #100]	; 0x64
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	ddc2      	ble.n	800174e <test_function+0x72>

			    }

		// POT
	    res=IObuff->puts(IObuff,(BUFF_ITEM_t *)"Modo TEST\r\n",11);
 80017c8:	4b31      	ldr	r3, [pc, #196]	; (8001890 <test_function+0x1b4>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	691b      	ldr	r3, [r3, #16]
 80017ce:	4a30      	ldr	r2, [pc, #192]	; (8001890 <test_function+0x1b4>)
 80017d0:	6810      	ldr	r0, [r2, #0]
 80017d2:	220b      	movs	r2, #11
 80017d4:	492f      	ldr	r1, [pc, #188]	; (8001894 <test_function+0x1b8>)
 80017d6:	4798      	blx	r3
 80017d8:	4603      	mov	r3, r0
 80017da:	663b      	str	r3, [r7, #96]	; 0x60
		sprintf(buffer, "POT(TEMP): %3.2f %cC",global_sensor_level_alarm[0],0xf8);
 80017dc:	4b33      	ldr	r3, [pc, #204]	; (80018ac <test_function+0x1d0>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7fe fec9 	bl	8000578 <__aeabi_f2d>
 80017e6:	4602      	mov	r2, r0
 80017e8:	460b      	mov	r3, r1
 80017ea:	4638      	mov	r0, r7
 80017ec:	21f8      	movs	r1, #248	; 0xf8
 80017ee:	9100      	str	r1, [sp, #0]
 80017f0:	492f      	ldr	r1, [pc, #188]	; (80018b0 <test_function+0x1d4>)
 80017f2:	f00a fabf 	bl	800bd74 <siprintf>
		print_bufferln("TEST", buffer);
 80017f6:	463b      	mov	r3, r7
 80017f8:	4619      	mov	r1, r3
 80017fa:	482e      	ldr	r0, [pc, #184]	; (80018b4 <test_function+0x1d8>)
 80017fc:	f7ff fef6 	bl	80015ec <print_bufferln>
		sprintf(buffer, "POT(LDR).: %3.2f %%",global_sensor_level_alarm[1]);
 8001800:	4b2a      	ldr	r3, [pc, #168]	; (80018ac <test_function+0x1d0>)
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	4618      	mov	r0, r3
 8001806:	f7fe feb7 	bl	8000578 <__aeabi_f2d>
 800180a:	4602      	mov	r2, r0
 800180c:	460b      	mov	r3, r1
 800180e:	4638      	mov	r0, r7
 8001810:	4929      	ldr	r1, [pc, #164]	; (80018b8 <test_function+0x1dc>)
 8001812:	f00a faaf 	bl	800bd74 <siprintf>
		print_bufferln("TEST", buffer);
 8001816:	463b      	mov	r3, r7
 8001818:	4619      	mov	r1, r3
 800181a:	4826      	ldr	r0, [pc, #152]	; (80018b4 <test_function+0x1d8>)
 800181c:	f7ff fee6 	bl	80015ec <print_bufferln>

	    // LDR
		sprintf(buffer, "LDR: %3.2f %%",global_sensor_level[1] );
 8001820:	4b26      	ldr	r3, [pc, #152]	; (80018bc <test_function+0x1e0>)
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	4618      	mov	r0, r3
 8001826:	f7fe fea7 	bl	8000578 <__aeabi_f2d>
 800182a:	4602      	mov	r2, r0
 800182c:	460b      	mov	r3, r1
 800182e:	4638      	mov	r0, r7
 8001830:	4923      	ldr	r1, [pc, #140]	; (80018c0 <test_function+0x1e4>)
 8001832:	f00a fa9f 	bl	800bd74 <siprintf>
		print_bufferln("TEST", buffer);
 8001836:	463b      	mov	r3, r7
 8001838:	4619      	mov	r1, r3
 800183a:	481e      	ldr	r0, [pc, #120]	; (80018b4 <test_function+0x1d8>)
 800183c:	f7ff fed6 	bl	80015ec <print_bufferln>

		// Temperatura
		sprintf(buffer, "TMP: %3.2f %cC", global_sensor_level[0],0xf8);
 8001840:	4b1e      	ldr	r3, [pc, #120]	; (80018bc <test_function+0x1e0>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4618      	mov	r0, r3
 8001846:	f7fe fe97 	bl	8000578 <__aeabi_f2d>
 800184a:	4602      	mov	r2, r0
 800184c:	460b      	mov	r3, r1
 800184e:	4638      	mov	r0, r7
 8001850:	21f8      	movs	r1, #248	; 0xf8
 8001852:	9100      	str	r1, [sp, #0]
 8001854:	491b      	ldr	r1, [pc, #108]	; (80018c4 <test_function+0x1e8>)
 8001856:	f00a fa8d 	bl	800bd74 <siprintf>
		print_bufferln("TEST", buffer);
 800185a:	463b      	mov	r3, r7
 800185c:	4619      	mov	r1, r3
 800185e:	4815      	ldr	r0, [pc, #84]	; (80018b4 <test_function+0x1d8>)
 8001860:	f7ff fec4 	bl	80015ec <print_bufferln>

		//leer los microinterruptores

		sprintf(buffer, "PUL: %d %d ", global_switch_1,global_switch_2);
 8001864:	4b18      	ldr	r3, [pc, #96]	; (80018c8 <test_function+0x1ec>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	461a      	mov	r2, r3
 800186a:	4b18      	ldr	r3, [pc, #96]	; (80018cc <test_function+0x1f0>)
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	4638      	mov	r0, r7
 8001870:	4917      	ldr	r1, [pc, #92]	; (80018d0 <test_function+0x1f4>)
 8001872:	f00a fa7f 	bl	800bd74 <siprintf>
    		print_bufferln("TEST", buffer);
 8001876:	463b      	mov	r3, r7
 8001878:	4619      	mov	r1, r3
 800187a:	480e      	ldr	r0, [pc, #56]	; (80018b4 <test_function+0x1d8>)
 800187c:	f7ff feb6 	bl	80015ec <print_bufferln>
    			  res=IObuff->puts(IObuff,(BUFF_ITEM_t *)buffer,strlen(buffer));

    		  }
			}
			*/
}
 8001880:	bf00      	nop
 8001882:	3770      	adds	r7, #112	; 0x70
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	2000053c 	.word	0x2000053c
 800188c:	2000053d 	.word	0x2000053d
 8001890:	200029d8 	.word	0x200029d8
 8001894:	0800f7d0 	.word	0x0800f7d0
 8001898:	20000200 	.word	0x20000200
 800189c:	66666667 	.word	0x66666667
 80018a0:	200004bc 	.word	0x200004bc
 80018a4:	200004c4 	.word	0x200004c4
 80018a8:	0007a11f 	.word	0x0007a11f
 80018ac:	200004a8 	.word	0x200004a8
 80018b0:	0800f7dc 	.word	0x0800f7dc
 80018b4:	0800f7f4 	.word	0x0800f7f4
 80018b8:	0800f7fc 	.word	0x0800f7fc
 80018bc:	200004b0 	.word	0x200004b0
 80018c0:	0800f810 	.word	0x0800f810
 80018c4:	0800f820 	.word	0x0800f820
 80018c8:	200004c5 	.word	0x200004c5
 80018cc:	200004c6 	.word	0x200004c6
 80018d0:	0800f830 	.word	0x0800f830

080018d4 <local_setpoint>:

//*****************************************************************
// funcion set point
// ****************************************************************

void  local_setpoint ( void ){
 80018d4:	b5b0      	push	{r4, r5, r7, lr}
 80018d6:	b096      	sub	sp, #88	; 0x58
 80018d8:	af00      	add	r7, sp, #0
	int res;
	static uint32_t it;
	static TickType_t last_time_print;
	char buffer[80];

	if (global_mode!=global_mode_ant){
 80018da:	4b27      	ldr	r3, [pc, #156]	; (8001978 <local_setpoint+0xa4>)
 80018dc:	781a      	ldrb	r2, [r3, #0]
 80018de:	4b27      	ldr	r3, [pc, #156]	; (800197c <local_setpoint+0xa8>)
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	429a      	cmp	r2, r3
 80018e4:	d015      	beq.n	8001912 <local_setpoint+0x3e>
		global_mode_ant=global_mode;
 80018e6:	4b24      	ldr	r3, [pc, #144]	; (8001978 <local_setpoint+0xa4>)
 80018e8:	781a      	ldrb	r2, [r3, #0]
 80018ea:	4b24      	ldr	r3, [pc, #144]	; (800197c <local_setpoint+0xa8>)
 80018ec:	701a      	strb	r2, [r3, #0]
	    res=IObuff->puts(IObuff,(BUFF_ITEM_t *)"\r\n",2);
 80018ee:	4b24      	ldr	r3, [pc, #144]	; (8001980 <local_setpoint+0xac>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	691b      	ldr	r3, [r3, #16]
 80018f4:	4a22      	ldr	r2, [pc, #136]	; (8001980 <local_setpoint+0xac>)
 80018f6:	6810      	ldr	r0, [r2, #0]
 80018f8:	2202      	movs	r2, #2
 80018fa:	4922      	ldr	r1, [pc, #136]	; (8001984 <local_setpoint+0xb0>)
 80018fc:	4798      	blx	r3
 80018fe:	4603      	mov	r3, r0
 8001900:	657b      	str	r3, [r7, #84]	; 0x54
	    last_time_print=xTaskGetTickCount();
 8001902:	f007 fcf9 	bl	80092f8 <xTaskGetTickCount>
 8001906:	4603      	mov	r3, r0
 8001908:	4a1f      	ldr	r2, [pc, #124]	; (8001988 <local_setpoint+0xb4>)
 800190a:	6013      	str	r3, [r2, #0]
	    it=0;
 800190c:	4b1f      	ldr	r3, [pc, #124]	; (800198c <local_setpoint+0xb8>)
 800190e:	2200      	movs	r2, #0
 8001910:	601a      	str	r2, [r3, #0]
	}
	it++;
 8001912:	4b1e      	ldr	r3, [pc, #120]	; (800198c <local_setpoint+0xb8>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	3301      	adds	r3, #1
 8001918:	4a1c      	ldr	r2, [pc, #112]	; (800198c <local_setpoint+0xb8>)
 800191a:	6013      	str	r3, [r2, #0]

	pon_Nivel(global_sel_alarm_sensor,30);
 800191c:	4b1c      	ldr	r3, [pc, #112]	; (8001990 <local_setpoint+0xbc>)
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	211e      	movs	r1, #30
 8001922:	4618      	mov	r0, r3
 8001924:	f002 fe80 	bl	8004628 <pon_Nivel>

	if ((xTaskGetTickCount()-last_time_print)>(100/portTICK_RATE_MS)){
 8001928:	f007 fce6 	bl	80092f8 <xTaskGetTickCount>
 800192c:	4602      	mov	r2, r0
 800192e:	4b16      	ldr	r3, [pc, #88]	; (8001988 <local_setpoint+0xb4>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	2b64      	cmp	r3, #100	; 0x64
 8001936:	d91b      	bls.n	8001970 <local_setpoint+0x9c>
		last_time_print = xTaskGetTickCount();
 8001938:	f007 fcde 	bl	80092f8 <xTaskGetTickCount>
 800193c:	4603      	mov	r3, r0
 800193e:	4a12      	ldr	r2, [pc, #72]	; (8001988 <local_setpoint+0xb4>)
 8001940:	6013      	str	r3, [r2, #0]
		sprintf(buffer,( unsigned char *)"SETPOINT %8x \r",it);
 8001942:	4b12      	ldr	r3, [pc, #72]	; (800198c <local_setpoint+0xb8>)
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	1d3b      	adds	r3, r7, #4
 8001948:	4912      	ldr	r1, [pc, #72]	; (8001994 <local_setpoint+0xc0>)
 800194a:	4618      	mov	r0, r3
 800194c:	f00a fa12 	bl	800bd74 <siprintf>
		res=IObuff->puts(IObuff,(BUFF_ITEM_t *)buffer,strlen(buffer));
 8001950:	4b0b      	ldr	r3, [pc, #44]	; (8001980 <local_setpoint+0xac>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	691c      	ldr	r4, [r3, #16]
 8001956:	4b0a      	ldr	r3, [pc, #40]	; (8001980 <local_setpoint+0xac>)
 8001958:	681d      	ldr	r5, [r3, #0]
 800195a:	1d3b      	adds	r3, r7, #4
 800195c:	4618      	mov	r0, r3
 800195e:	f7fe fc49 	bl	80001f4 <strlen>
 8001962:	4602      	mov	r2, r0
 8001964:	1d3b      	adds	r3, r7, #4
 8001966:	4619      	mov	r1, r3
 8001968:	4628      	mov	r0, r5
 800196a:	47a0      	blx	r4
 800196c:	4603      	mov	r3, r0
 800196e:	657b      	str	r3, [r7, #84]	; 0x54
	}
}
 8001970:	bf00      	nop
 8001972:	3758      	adds	r7, #88	; 0x58
 8001974:	46bd      	mov	sp, r7
 8001976:	bdb0      	pop	{r4, r5, r7, pc}
 8001978:	2000053c 	.word	0x2000053c
 800197c:	2000053d 	.word	0x2000053d
 8001980:	200029d8 	.word	0x200029d8
 8001984:	0800f7cc 	.word	0x0800f7cc
 8001988:	20000204 	.word	0x20000204
 800198c:	20000208 	.word	0x20000208
 8001990:	2000053f 	.word	0x2000053f
 8001994:	0800f83c 	.word	0x0800f83c

08001998 <local_fase_2>:

//*****************************************************************
// funcion local
// ****************************************************************

void local_fase_2(void){
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0

	pon_Nivel(global_sensor,5);
 800199c:	4b15      	ldr	r3, [pc, #84]	; (80019f4 <local_fase_2+0x5c>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	2105      	movs	r1, #5
 80019a2:	4618      	mov	r0, r3
 80019a4:	f002 fe40 	bl	8004628 <pon_Nivel>

	// comprobar el nivel de alarma

	//temp
	if (global_sensor_level_alarm[0]<global_sensor_level[0])
 80019a8:	4b13      	ldr	r3, [pc, #76]	; (80019f8 <local_fase_2+0x60>)
 80019aa:	ed93 7a00 	vldr	s14, [r3]
 80019ae:	4b13      	ldr	r3, [pc, #76]	; (80019fc <local_fase_2+0x64>)
 80019b0:	edd3 7a00 	vldr	s15, [r3]
 80019b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019bc:	d505      	bpl.n	80019ca <local_fase_2+0x32>
	{	global_sensor=0; // se selecciona el sensor que est disparando
 80019be:	4b0d      	ldr	r3, [pc, #52]	; (80019f4 <local_fase_2+0x5c>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	701a      	strb	r2, [r3, #0]
		global_alarm_trigger_value='1';
 80019c4:	4b0e      	ldr	r3, [pc, #56]	; (8001a00 <local_fase_2+0x68>)
 80019c6:	2231      	movs	r2, #49	; 0x31
 80019c8:	701a      	strb	r2, [r3, #0]
	}

	//ldr
	if (global_sensor_level_alarm[1]<global_sensor_level[1]){
 80019ca:	4b0b      	ldr	r3, [pc, #44]	; (80019f8 <local_fase_2+0x60>)
 80019cc:	ed93 7a01 	vldr	s14, [r3, #4]
 80019d0:	4b0a      	ldr	r3, [pc, #40]	; (80019fc <local_fase_2+0x64>)
 80019d2:	edd3 7a01 	vldr	s15, [r3, #4]
 80019d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019de:	d400      	bmi.n	80019e2 <local_fase_2+0x4a>
		global_sensor=1; // se selecciona el sensor que est disparando
		global_alarm_trigger_value='1';
	}
}
 80019e0:	e005      	b.n	80019ee <local_fase_2+0x56>
		global_sensor=1; // se selecciona el sensor que est disparando
 80019e2:	4b04      	ldr	r3, [pc, #16]	; (80019f4 <local_fase_2+0x5c>)
 80019e4:	2201      	movs	r2, #1
 80019e6:	701a      	strb	r2, [r3, #0]
		global_alarm_trigger_value='1';
 80019e8:	4b05      	ldr	r3, [pc, #20]	; (8001a00 <local_fase_2+0x68>)
 80019ea:	2231      	movs	r2, #49	; 0x31
 80019ec:	701a      	strb	r2, [r3, #0]
}
 80019ee:	bf00      	nop
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	20000494 	.word	0x20000494
 80019f8:	200004a8 	.word	0x200004a8
 80019fc:	200004b0 	.word	0x200004b0
 8001a00:	200004c8 	.word	0x200004c8

08001a04 <local_operativa>:

void  local_operativa ( void ){
 8001a04:	b5b0      	push	{r4, r5, r7, lr}
 8001a06:	b096      	sub	sp, #88	; 0x58
 8001a08:	af00      	add	r7, sp, #0
    int res;
	char buffer[80];
	static TickType_t last_time_print;
	static uint32_t it;

	if (global_mode!=global_mode_ant){
 8001a0a:	4b25      	ldr	r3, [pc, #148]	; (8001aa0 <local_operativa+0x9c>)
 8001a0c:	781a      	ldrb	r2, [r3, #0]
 8001a0e:	4b25      	ldr	r3, [pc, #148]	; (8001aa4 <local_operativa+0xa0>)
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d015      	beq.n	8001a42 <local_operativa+0x3e>
		global_mode_ant=global_mode;
 8001a16:	4b22      	ldr	r3, [pc, #136]	; (8001aa0 <local_operativa+0x9c>)
 8001a18:	781a      	ldrb	r2, [r3, #0]
 8001a1a:	4b22      	ldr	r3, [pc, #136]	; (8001aa4 <local_operativa+0xa0>)
 8001a1c:	701a      	strb	r2, [r3, #0]
	    res=IObuff->puts(IObuff,(BUFF_ITEM_t *)"\r\n",2);
 8001a1e:	4b22      	ldr	r3, [pc, #136]	; (8001aa8 <local_operativa+0xa4>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	691b      	ldr	r3, [r3, #16]
 8001a24:	4a20      	ldr	r2, [pc, #128]	; (8001aa8 <local_operativa+0xa4>)
 8001a26:	6810      	ldr	r0, [r2, #0]
 8001a28:	2202      	movs	r2, #2
 8001a2a:	4920      	ldr	r1, [pc, #128]	; (8001aac <local_operativa+0xa8>)
 8001a2c:	4798      	blx	r3
 8001a2e:	4603      	mov	r3, r0
 8001a30:	657b      	str	r3, [r7, #84]	; 0x54
	    last_time_print=xTaskGetTickCount();
 8001a32:	f007 fc61 	bl	80092f8 <xTaskGetTickCount>
 8001a36:	4603      	mov	r3, r0
 8001a38:	4a1d      	ldr	r2, [pc, #116]	; (8001ab0 <local_operativa+0xac>)
 8001a3a:	6013      	str	r3, [r2, #0]
	    it=0;
 8001a3c:	4b1d      	ldr	r3, [pc, #116]	; (8001ab4 <local_operativa+0xb0>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]
	}
    it++;
 8001a42:	4b1c      	ldr	r3, [pc, #112]	; (8001ab4 <local_operativa+0xb0>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	3301      	adds	r3, #1
 8001a48:	4a1a      	ldr	r2, [pc, #104]	; (8001ab4 <local_operativa+0xb0>)
 8001a4a:	6013      	str	r3, [r2, #0]


	local_fase_2();
 8001a4c:	f7ff ffa4 	bl	8001998 <local_fase_2>

	if ((xTaskGetTickCount()-last_time_print)>(100/portTICK_RATE_MS)){
 8001a50:	f007 fc52 	bl	80092f8 <xTaskGetTickCount>
 8001a54:	4602      	mov	r2, r0
 8001a56:	4b16      	ldr	r3, [pc, #88]	; (8001ab0 <local_operativa+0xac>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	1ad3      	subs	r3, r2, r3
 8001a5c:	2b64      	cmp	r3, #100	; 0x64
 8001a5e:	d91b      	bls.n	8001a98 <local_operativa+0x94>
		last_time_print = xTaskGetTickCount();
 8001a60:	f007 fc4a 	bl	80092f8 <xTaskGetTickCount>
 8001a64:	4603      	mov	r3, r0
 8001a66:	4a12      	ldr	r2, [pc, #72]	; (8001ab0 <local_operativa+0xac>)
 8001a68:	6013      	str	r3, [r2, #0]
		sprintf(buffer,( unsigned char *)"LOCAL %8x \r",it);
 8001a6a:	4b12      	ldr	r3, [pc, #72]	; (8001ab4 <local_operativa+0xb0>)
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	1d3b      	adds	r3, r7, #4
 8001a70:	4911      	ldr	r1, [pc, #68]	; (8001ab8 <local_operativa+0xb4>)
 8001a72:	4618      	mov	r0, r3
 8001a74:	f00a f97e 	bl	800bd74 <siprintf>
		res=IObuff->puts(IObuff,(BUFF_ITEM_t *)buffer,strlen(buffer));
 8001a78:	4b0b      	ldr	r3, [pc, #44]	; (8001aa8 <local_operativa+0xa4>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	691c      	ldr	r4, [r3, #16]
 8001a7e:	4b0a      	ldr	r3, [pc, #40]	; (8001aa8 <local_operativa+0xa4>)
 8001a80:	681d      	ldr	r5, [r3, #0]
 8001a82:	1d3b      	adds	r3, r7, #4
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7fe fbb5 	bl	80001f4 <strlen>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	1d3b      	adds	r3, r7, #4
 8001a8e:	4619      	mov	r1, r3
 8001a90:	4628      	mov	r0, r5
 8001a92:	47a0      	blx	r4
 8001a94:	4603      	mov	r3, r0
 8001a96:	657b      	str	r3, [r7, #84]	; 0x54
	}

}
 8001a98:	bf00      	nop
 8001a9a:	3758      	adds	r7, #88	; 0x58
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bdb0      	pop	{r4, r5, r7, pc}
 8001aa0:	2000053c 	.word	0x2000053c
 8001aa4:	2000053d 	.word	0x2000053d
 8001aa8:	200029d8 	.word	0x200029d8
 8001aac:	0800f7cc 	.word	0x0800f7cc
 8001ab0:	2000020c 	.word	0x2000020c
 8001ab4:	20000210 	.word	0x20000210
 8001ab8:	0800f84c 	.word	0x0800f84c

08001abc <clon>:
//*****************************************************************
// funcin clon
// ****************************************************************
// TODO

void clon ( void ){
 8001abc:	b5b0      	push	{r4, r5, r7, lr}
 8001abe:	b09a      	sub	sp, #104	; 0x68
 8001ac0:	af04      	add	r7, sp, #16

char buffer[80];
static TickType_t last_time_print;

	int res;
	if (global_mode!=global_mode_ant){
 8001ac2:	4b2f      	ldr	r3, [pc, #188]	; (8001b80 <clon+0xc4>)
 8001ac4:	781a      	ldrb	r2, [r3, #0]
 8001ac6:	4b2f      	ldr	r3, [pc, #188]	; (8001b84 <clon+0xc8>)
 8001ac8:	781b      	ldrb	r3, [r3, #0]
 8001aca:	429a      	cmp	r2, r3
 8001acc:	d015      	beq.n	8001afa <clon+0x3e>
		global_mode_ant=global_mode;
 8001ace:	4b2c      	ldr	r3, [pc, #176]	; (8001b80 <clon+0xc4>)
 8001ad0:	781a      	ldrb	r2, [r3, #0]
 8001ad2:	4b2c      	ldr	r3, [pc, #176]	; (8001b84 <clon+0xc8>)
 8001ad4:	701a      	strb	r2, [r3, #0]
	    res=IObuff->puts(IObuff,(BUFF_ITEM_t *)"\r\n",2);
 8001ad6:	4b2c      	ldr	r3, [pc, #176]	; (8001b88 <clon+0xcc>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	691b      	ldr	r3, [r3, #16]
 8001adc:	4a2a      	ldr	r2, [pc, #168]	; (8001b88 <clon+0xcc>)
 8001ade:	6810      	ldr	r0, [r2, #0]
 8001ae0:	2202      	movs	r2, #2
 8001ae2:	492a      	ldr	r1, [pc, #168]	; (8001b8c <clon+0xd0>)
 8001ae4:	4798      	blx	r3
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	657b      	str	r3, [r7, #84]	; 0x54
	    last_time_print=xTaskGetTickCount();
 8001aea:	f007 fc05 	bl	80092f8 <xTaskGetTickCount>
 8001aee:	4603      	mov	r3, r0
 8001af0:	4a27      	ldr	r2, [pc, #156]	; (8001b90 <clon+0xd4>)
 8001af2:	6013      	str	r3, [r2, #0]
	    it=0;
 8001af4:	4b27      	ldr	r3, [pc, #156]	; (8001b94 <clon+0xd8>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	601a      	str	r2, [r3, #0]
	}


	pon_Nivel(global_sensor,30);
 8001afa:	4b27      	ldr	r3, [pc, #156]	; (8001b98 <clon+0xdc>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	211e      	movs	r1, #30
 8001b00:	4618      	mov	r0, r3
 8001b02:	f002 fd91 	bl	8004628 <pon_Nivel>
	it++;
 8001b06:	4b23      	ldr	r3, [pc, #140]	; (8001b94 <clon+0xd8>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	4a21      	ldr	r2, [pc, #132]	; (8001b94 <clon+0xd8>)
 8001b0e:	6013      	str	r3, [r2, #0]

	if ((xTaskGetTickCount()-last_time_print)>(100/portTICK_RATE_MS)){
 8001b10:	f007 fbf2 	bl	80092f8 <xTaskGetTickCount>
 8001b14:	4602      	mov	r2, r0
 8001b16:	4b1e      	ldr	r3, [pc, #120]	; (8001b90 <clon+0xd4>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	2b64      	cmp	r3, #100	; 0x64
 8001b1e:	d927      	bls.n	8001b70 <clon+0xb4>
		last_time_print = xTaskGetTickCount();
 8001b20:	f007 fbea 	bl	80092f8 <xTaskGetTickCount>
 8001b24:	4603      	mov	r3, r0
 8001b26:	4a1a      	ldr	r2, [pc, #104]	; (8001b90 <clon+0xd4>)
 8001b28:	6013      	str	r3, [r2, #0]
		sprintf(buffer,( unsigned char *)"CLON %8x %d %d %d %d \r",it,	global_Orion_it,	global_Orion_success,global_recv_clone,global_recv_connect);
 8001b2a:	4b1a      	ldr	r3, [pc, #104]	; (8001b94 <clon+0xd8>)
 8001b2c:	681c      	ldr	r4, [r3, #0]
 8001b2e:	4b1b      	ldr	r3, [pc, #108]	; (8001b9c <clon+0xe0>)
 8001b30:	681d      	ldr	r5, [r3, #0]
 8001b32:	4b1b      	ldr	r3, [pc, #108]	; (8001ba0 <clon+0xe4>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4a1b      	ldr	r2, [pc, #108]	; (8001ba4 <clon+0xe8>)
 8001b38:	6812      	ldr	r2, [r2, #0]
 8001b3a:	491b      	ldr	r1, [pc, #108]	; (8001ba8 <clon+0xec>)
 8001b3c:	6809      	ldr	r1, [r1, #0]
 8001b3e:	1d38      	adds	r0, r7, #4
 8001b40:	9102      	str	r1, [sp, #8]
 8001b42:	9201      	str	r2, [sp, #4]
 8001b44:	9300      	str	r3, [sp, #0]
 8001b46:	462b      	mov	r3, r5
 8001b48:	4622      	mov	r2, r4
 8001b4a:	4918      	ldr	r1, [pc, #96]	; (8001bac <clon+0xf0>)
 8001b4c:	f00a f912 	bl	800bd74 <siprintf>
		res=IObuff->puts(IObuff,(BUFF_ITEM_t *)buffer,strlen(buffer));
 8001b50:	4b0d      	ldr	r3, [pc, #52]	; (8001b88 <clon+0xcc>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	691c      	ldr	r4, [r3, #16]
 8001b56:	4b0c      	ldr	r3, [pc, #48]	; (8001b88 <clon+0xcc>)
 8001b58:	681d      	ldr	r5, [r3, #0]
 8001b5a:	1d3b      	adds	r3, r7, #4
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f7fe fb49 	bl	80001f4 <strlen>
 8001b62:	4602      	mov	r2, r0
 8001b64:	1d3b      	adds	r3, r7, #4
 8001b66:	4619      	mov	r1, r3
 8001b68:	4628      	mov	r0, r5
 8001b6a:	47a0      	blx	r4
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	657b      	str	r3, [r7, #84]	; 0x54
	}

	// TODO falta la LDR
	// TODO falta la ALARMAS
	vTaskDelay(1/portTICK_RATE_MS );
 8001b70:	2001      	movs	r0, #1
 8001b72:	f007 fa71 	bl	8009058 <vTaskDelay>

}
 8001b76:	bf00      	nop
 8001b78:	3758      	adds	r7, #88	; 0x58
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bdb0      	pop	{r4, r5, r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	2000053c 	.word	0x2000053c
 8001b84:	2000053d 	.word	0x2000053d
 8001b88:	200029d8 	.word	0x200029d8
 8001b8c:	0800f7cc 	.word	0x0800f7cc
 8001b90:	20000214 	.word	0x20000214
 8001b94:	20000218 	.word	0x20000218
 8001b98:	20000494 	.word	0x20000494
 8001b9c:	2000048c 	.word	0x2000048c
 8001ba0:	20000490 	.word	0x20000490
 8001ba4:	20000484 	.word	0x20000484
 8001ba8:	20000488 	.word	0x20000488
 8001bac:	0800f858 	.word	0x0800f858

08001bb0 <conectado>:
//*****************************************************************
// funcin conectado
// ****************************************************************
// Conectado funciona como en local pero publica los datos y se puede actuar sobre la alarma

void conectado ( void ){
 8001bb0:	b5b0      	push	{r4, r5, r7, lr}
 8001bb2:	b098      	sub	sp, #96	; 0x60
 8001bb4:	af02      	add	r7, sp, #8
	char buffer[80];

	static TickType_t last_time_print;


	if (global_mode!=global_mode_ant){
 8001bb6:	4b2b      	ldr	r3, [pc, #172]	; (8001c64 <conectado+0xb4>)
 8001bb8:	781a      	ldrb	r2, [r3, #0]
 8001bba:	4b2b      	ldr	r3, [pc, #172]	; (8001c68 <conectado+0xb8>)
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d015      	beq.n	8001bee <conectado+0x3e>
		global_mode_ant=global_mode;
 8001bc2:	4b28      	ldr	r3, [pc, #160]	; (8001c64 <conectado+0xb4>)
 8001bc4:	781a      	ldrb	r2, [r3, #0]
 8001bc6:	4b28      	ldr	r3, [pc, #160]	; (8001c68 <conectado+0xb8>)
 8001bc8:	701a      	strb	r2, [r3, #0]
	    res=IObuff->puts(IObuff,(BUFF_ITEM_t *)"\r\n",2);
 8001bca:	4b28      	ldr	r3, [pc, #160]	; (8001c6c <conectado+0xbc>)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	691b      	ldr	r3, [r3, #16]
 8001bd0:	4a26      	ldr	r2, [pc, #152]	; (8001c6c <conectado+0xbc>)
 8001bd2:	6810      	ldr	r0, [r2, #0]
 8001bd4:	2202      	movs	r2, #2
 8001bd6:	4926      	ldr	r1, [pc, #152]	; (8001c70 <conectado+0xc0>)
 8001bd8:	4798      	blx	r3
 8001bda:	4603      	mov	r3, r0
 8001bdc:	657b      	str	r3, [r7, #84]	; 0x54
	    last_time_print=xTaskGetTickCount();
 8001bde:	f007 fb8b 	bl	80092f8 <xTaskGetTickCount>
 8001be2:	4603      	mov	r3, r0
 8001be4:	4a23      	ldr	r2, [pc, #140]	; (8001c74 <conectado+0xc4>)
 8001be6:	6013      	str	r3, [r2, #0]
	    it=0;
 8001be8:	4b23      	ldr	r3, [pc, #140]	; (8001c78 <conectado+0xc8>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	601a      	str	r2, [r3, #0]
	}
	it++;
 8001bee:	4b22      	ldr	r3, [pc, #136]	; (8001c78 <conectado+0xc8>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	4a20      	ldr	r2, [pc, #128]	; (8001c78 <conectado+0xc8>)
 8001bf6:	6013      	str	r3, [r2, #0]
	// En modo conectado hace lo mismo que en local +
	local_fase_2();
 8001bf8:	f7ff fece 	bl	8001998 <local_fase_2>
	// time, Task Time pide a la tarea Orion la hora cada 10000 segundos la tarea time obtiene el tiempo
	// temp, Task temp publica la temperatura
	// alarm, la tarea LEDS_ALARM mira si alguien ha lanzado la alarma.7

	if ((xTaskGetTickCount()-last_time_print)>(100/portTICK_RATE_MS)){
 8001bfc:	f007 fb7c 	bl	80092f8 <xTaskGetTickCount>
 8001c00:	4602      	mov	r2, r0
 8001c02:	4b1c      	ldr	r3, [pc, #112]	; (8001c74 <conectado+0xc4>)
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	2b64      	cmp	r3, #100	; 0x64
 8001c0a:	d924      	bls.n	8001c56 <conectado+0xa6>
		last_time_print = xTaskGetTickCount();
 8001c0c:	f007 fb74 	bl	80092f8 <xTaskGetTickCount>
 8001c10:	4603      	mov	r3, r0
 8001c12:	4a18      	ldr	r2, [pc, #96]	; (8001c74 <conectado+0xc4>)
 8001c14:	6013      	str	r3, [r2, #0]
		sprintf(buffer,( unsigned char *)"CONECTADO %6x %d %d %d  \r",it,	global_Orion_it,	global_Orion_success,global_recv_connect);
 8001c16:	4b18      	ldr	r3, [pc, #96]	; (8001c78 <conectado+0xc8>)
 8001c18:	6819      	ldr	r1, [r3, #0]
 8001c1a:	4b18      	ldr	r3, [pc, #96]	; (8001c7c <conectado+0xcc>)
 8001c1c:	681c      	ldr	r4, [r3, #0]
 8001c1e:	4b18      	ldr	r3, [pc, #96]	; (8001c80 <conectado+0xd0>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a18      	ldr	r2, [pc, #96]	; (8001c84 <conectado+0xd4>)
 8001c24:	6812      	ldr	r2, [r2, #0]
 8001c26:	1d38      	adds	r0, r7, #4
 8001c28:	9201      	str	r2, [sp, #4]
 8001c2a:	9300      	str	r3, [sp, #0]
 8001c2c:	4623      	mov	r3, r4
 8001c2e:	460a      	mov	r2, r1
 8001c30:	4915      	ldr	r1, [pc, #84]	; (8001c88 <conectado+0xd8>)
 8001c32:	f00a f89f 	bl	800bd74 <siprintf>
		res=IObuff->puts(IObuff,(BUFF_ITEM_t *)buffer,strlen(buffer));
 8001c36:	4b0d      	ldr	r3, [pc, #52]	; (8001c6c <conectado+0xbc>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	691c      	ldr	r4, [r3, #16]
 8001c3c:	4b0b      	ldr	r3, [pc, #44]	; (8001c6c <conectado+0xbc>)
 8001c3e:	681d      	ldr	r5, [r3, #0]
 8001c40:	1d3b      	adds	r3, r7, #4
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7fe fad6 	bl	80001f4 <strlen>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	1d3b      	adds	r3, r7, #4
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	4628      	mov	r0, r5
 8001c50:	47a0      	blx	r4
 8001c52:	4603      	mov	r3, r0
 8001c54:	657b      	str	r3, [r7, #84]	; 0x54
	}


	vTaskDelay(1/portTICK_RATE_MS );
 8001c56:	2001      	movs	r0, #1
 8001c58:	f007 f9fe 	bl	8009058 <vTaskDelay>

}
 8001c5c:	bf00      	nop
 8001c5e:	3758      	adds	r7, #88	; 0x58
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bdb0      	pop	{r4, r5, r7, pc}
 8001c64:	2000053c 	.word	0x2000053c
 8001c68:	2000053d 	.word	0x2000053d
 8001c6c:	200029d8 	.word	0x200029d8
 8001c70:	0800f7cc 	.word	0x0800f7cc
 8001c74:	2000021c 	.word	0x2000021c
 8001c78:	20000220 	.word	0x20000220
 8001c7c:	2000048c 	.word	0x2000048c
 8001c80:	20000490 	.word	0x20000490
 8001c84:	20000488 	.word	0x20000488
 8001c88:	0800f870 	.word	0x0800f870

08001c8c <Task_Operativa>:
#include "tareas.h"

void conectado ( void );
void clon ( void );

void Task_Operativa( void *pvParameters ){
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]



while(1){
	switch(global_mode){
 8001c94:	4b12      	ldr	r3, [pc, #72]	; (8001ce0 <Task_Operativa+0x54>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	2b04      	cmp	r3, #4
 8001c9a:	d81c      	bhi.n	8001cd6 <Task_Operativa+0x4a>
 8001c9c:	a201      	add	r2, pc, #4	; (adr r2, 8001ca4 <Task_Operativa+0x18>)
 8001c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ca2:	bf00      	nop
 8001ca4:	08001cb9 	.word	0x08001cb9
 8001ca8:	08001cbf 	.word	0x08001cbf
 8001cac:	08001cc5 	.word	0x08001cc5
 8001cb0:	08001ccb 	.word	0x08001ccb
 8001cb4:	08001cd1 	.word	0x08001cd1
	case 0:// local
			local_operativa ();
 8001cb8:	f7ff fea4 	bl	8001a04 <local_operativa>
	 		break;
 8001cbc:	e00b      	b.n	8001cd6 <Task_Operativa+0x4a>
	case 1:// test
			test_function();
 8001cbe:	f7ff fd0d 	bl	80016dc <test_function>
	 		break;
 8001cc2:	e008      	b.n	8001cd6 <Task_Operativa+0x4a>
	case 2:// conectado
			conectado();
 8001cc4:	f7ff ff74 	bl	8001bb0 <conectado>
	 		break;
 8001cc8:	e005      	b.n	8001cd6 <Task_Operativa+0x4a>
	case 3: // clon
			clon();
 8001cca:	f7ff fef7 	bl	8001abc <clon>


		 	break;
 8001cce:	e002      	b.n	8001cd6 <Task_Operativa+0x4a>
	case 4: // setup alarmas
			local_setpoint ();
 8001cd0:	f7ff fe00 	bl	80018d4 <local_setpoint>
			break;
 8001cd4:	bf00      	nop
	}
	vTaskDelay(1/portTICK_RATE_MS );
 8001cd6:	2001      	movs	r0, #1
 8001cd8:	f007 f9be 	bl	8009058 <vTaskDelay>
	switch(global_mode){
 8001cdc:	e7da      	b.n	8001c94 <Task_Operativa+0x8>
 8001cde:	bf00      	nop
 8001ce0:	2000053c 	.word	0x2000053c

08001ce4 <Task_Orion>:





void Task_Orion( void *pvParameters ){
 8001ce4:	b590      	push	{r4, r7, lr}
 8001ce6:	b087      	sub	sp, #28
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
	int localtimeout;



	while(1){
		while (xSemaphoreTake(ORION_xSem, 20000/portTICK_RATE_MS  ) != pdTRUE )
 8001cec:	e008      	b.n	8001d00 <Task_Orion+0x1c>
		{   // si en 20 segundos no he entrado en orion mmm mal rollito harakiri
			print_buffer("\r\n\n\nHARAKIRI!!\n\n\n",buff_recv);
 8001cee:	4993      	ldr	r1, [pc, #588]	; (8001f3c <Task_Orion+0x258>)
 8001cf0:	4893      	ldr	r0, [pc, #588]	; (8001f40 <Task_Orion+0x25c>)
 8001cf2:	f7ff fcbd 	bl	8001670 <print_buffer>
			//xSemaphoreGive(ORION_xSem);
			HAL_NVIC_SystemReset();
 8001cf6:	f003 fd7e 	bl	80057f6 <HAL_NVIC_SystemReset>
			i=i+1;
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	613b      	str	r3, [r7, #16]
		while (xSemaphoreTake(ORION_xSem, 20000/portTICK_RATE_MS  ) != pdTRUE )
 8001d00:	4b90      	ldr	r3, [pc, #576]	; (8001f44 <Task_Orion+0x260>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f644 6120 	movw	r1, #20000	; 0x4e20
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f006 fd5b 	bl	80087c4 <xQueueSemaphoreTake>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d1ec      	bne.n	8001cee <Task_Orion+0xa>
		}

		if (ORION_req.status==0){ // cambia de modo si no hay ninguna peticin en marcha
 8001d14:	4b8c      	ldr	r3, [pc, #560]	; (8001f48 <Task_Orion+0x264>)
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d121      	bne.n	8001d60 <Task_Orion+0x7c>
		   if (global_try_change_mode==1){
 8001d1c:	4b8b      	ldr	r3, [pc, #556]	; (8001f4c <Task_Orion+0x268>)
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d11d      	bne.n	8001d60 <Task_Orion+0x7c>
			   global_try_change_mode=0;
 8001d24:	4b89      	ldr	r3, [pc, #548]	; (8001f4c <Task_Orion+0x268>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	701a      	strb	r2, [r3, #0]
			   global_mode = (global_mode + 1) % 5; // 0 a 4
 8001d2a:	4b89      	ldr	r3, [pc, #548]	; (8001f50 <Task_Orion+0x26c>)
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	1c5a      	adds	r2, r3, #1
 8001d30:	4b88      	ldr	r3, [pc, #544]	; (8001f54 <Task_Orion+0x270>)
 8001d32:	fb83 1302 	smull	r1, r3, r3, r2
 8001d36:	1059      	asrs	r1, r3, #1
 8001d38:	17d3      	asrs	r3, r2, #31
 8001d3a:	1ac9      	subs	r1, r1, r3
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	440b      	add	r3, r1
 8001d42:	1ad1      	subs	r1, r2, r3
 8001d44:	b2ca      	uxtb	r2, r1
 8001d46:	4b82      	ldr	r3, [pc, #520]	; (8001f50 <Task_Orion+0x26c>)
 8001d48:	701a      	strb	r2, [r3, #0]
			   xSemaphoreGive(ORION_xSem);
 8001d4a:	4b7e      	ldr	r3, [pc, #504]	; (8001f44 <Task_Orion+0x260>)
 8001d4c:	6818      	ldr	r0, [r3, #0]
 8001d4e:	2300      	movs	r3, #0
 8001d50:	2200      	movs	r2, #0
 8001d52:	2100      	movs	r1, #0
 8001d54:	f006 fabc 	bl	80082d0 <xQueueGenericSend>
			   osDelay(100);
 8001d58:	2064      	movs	r0, #100	; 0x64
 8001d5a:	f006 f845 	bl	8007de8 <osDelay>
			   continue;
 8001d5e:	e1aa      	b.n	80020b6 <Task_Orion+0x3d2>
		   }
		}

		if (!((global_mode==2)||(global_mode==3))){ // cuenda no esta en modo conectado o. clon no hace nada
 8001d60:	4b7b      	ldr	r3, [pc, #492]	; (8001f50 <Task_Orion+0x26c>)
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	d00e      	beq.n	8001d86 <Task_Orion+0xa2>
 8001d68:	4b79      	ldr	r3, [pc, #484]	; (8001f50 <Task_Orion+0x26c>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	2b03      	cmp	r3, #3
 8001d6e:	d00a      	beq.n	8001d86 <Task_Orion+0xa2>
			xSemaphoreGive(ORION_xSem);
 8001d70:	4b74      	ldr	r3, [pc, #464]	; (8001f44 <Task_Orion+0x260>)
 8001d72:	6818      	ldr	r0, [r3, #0]
 8001d74:	2300      	movs	r3, #0
 8001d76:	2200      	movs	r2, #0
 8001d78:	2100      	movs	r1, #0
 8001d7a:	f006 faa9 	bl	80082d0 <xQueueGenericSend>
			osDelay(100);
 8001d7e:	2064      	movs	r0, #100	; 0x64
 8001d80:	f006 f832 	bl	8007de8 <osDelay>
			continue;
 8001d84:	e197      	b.n	80020b6 <Task_Orion+0x3d2>
		}

        if (ORION_req.status==1){
 8001d86:	4b70      	ldr	r3, [pc, #448]	; (8001f48 <Task_Orion+0x264>)
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	f040 8189 	bne.w	80020a2 <Task_Orion+0x3be>
        	 global_Orion_it++;
 8001d90:	4b71      	ldr	r3, [pc, #452]	; (8001f58 <Task_Orion+0x274>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	3301      	adds	r3, #1
 8001d96:	4a70      	ldr	r2, [pc, #448]	; (8001f58 <Task_Orion+0x274>)
 8001d98:	6013      	str	r3, [r2, #0]
        	 // open connection
        	 //print_buffer("ORION1","REQ=1\r\n");
        	 HAL_UART_Init(UART_ESP8266);
 8001d9a:	4870      	ldr	r0, [pc, #448]	; (8001f5c <Task_Orion+0x278>)
 8001d9c:	f004 ff6a 	bl	8006c74 <HAL_UART_Init>
        	 for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 8001da0:	2300      	movs	r3, #0
 8001da2:	617b      	str	r3, [r7, #20]
 8001da4:	e007      	b.n	8001db6 <Task_Orion+0xd2>
 8001da6:	4a65      	ldr	r2, [pc, #404]	; (8001f3c <Task_Orion+0x258>)
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	4413      	add	r3, r2
 8001dac:	2200      	movs	r2, #0
 8001dae:	701a      	strb	r2, [r3, #0]
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	3301      	adds	r3, #1
 8001db4:	617b      	str	r3, [r7, #20]
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001dbc:	dbf3      	blt.n	8001da6 <Task_Orion+0xc2>
        	 HAL_UART_Receive_DMA(UART_ESP8266, buff_recv,2048);
 8001dbe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001dc2:	495e      	ldr	r1, [pc, #376]	; (8001f3c <Task_Orion+0x258>)
 8001dc4:	4865      	ldr	r0, [pc, #404]	; (8001f5c <Task_Orion+0x278>)
 8001dc6:	f005 f8b3 	bl	8006f30 <HAL_UART_Receive_DMA>
      	   	 sprintf(buff_sprintf100,"AT+CIPSTART=\"TCP\",\"%s\",%d\r\n",ORION_req.machine_dest,ORION_req.port_dest);
 8001dca:	4b5f      	ldr	r3, [pc, #380]	; (8001f48 <Task_Orion+0x264>)
 8001dcc:	685a      	ldr	r2, [r3, #4]
 8001dce:	4b5e      	ldr	r3, [pc, #376]	; (8001f48 <Task_Orion+0x264>)
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	4963      	ldr	r1, [pc, #396]	; (8001f60 <Task_Orion+0x27c>)
 8001dd4:	4863      	ldr	r0, [pc, #396]	; (8001f64 <Task_Orion+0x280>)
 8001dd6:	f009 ffcd 	bl	800bd74 <siprintf>
      	   	 HAL_UART_Transmit_DMA(UART_ESP8266, ( unsigned char *) buff_sprintf100, strlen( buff_sprintf100));
 8001dda:	4862      	ldr	r0, [pc, #392]	; (8001f64 <Task_Orion+0x280>)
 8001ddc:	f7fe fa0a 	bl	80001f4 <strlen>
 8001de0:	4603      	mov	r3, r0
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	461a      	mov	r2, r3
 8001de6:	495f      	ldr	r1, [pc, #380]	; (8001f64 <Task_Orion+0x280>)
 8001de8:	485c      	ldr	r0, [pc, #368]	; (8001f5c <Task_Orion+0x278>)
 8001dea:	f005 f823 	bl	8006e34 <HAL_UART_Transmit_DMA>

      	   	 //HAL_UART_Transmit(UART_ESP8266,( unsigned char *) buff_sprintf100, strlen( buff_sprintf100),100000); // cabecera
        	 //osDelay(100);
        	 localtimeout=xTaskGetTickCount();
 8001dee:	f007 fa83 	bl	80092f8 <xTaskGetTickCount>
 8001df2:	4603      	mov	r3, r0
 8001df4:	60fb      	str	r3, [r7, #12]
        	 while ((strstr(buff_recv,"CONNECT\r\n")==NULL)&&((xTaskGetTickCount()-localtimeout)<(2000/portTICK_RATE_MS)));
 8001df6:	bf00      	nop
 8001df8:	495b      	ldr	r1, [pc, #364]	; (8001f68 <Task_Orion+0x284>)
 8001dfa:	4850      	ldr	r0, [pc, #320]	; (8001f3c <Task_Orion+0x258>)
 8001dfc:	f00a f845 	bl	800be8a <strstr>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d107      	bne.n	8001e16 <Task_Orion+0x132>
 8001e06:	f007 fa77 	bl	80092f8 <xTaskGetTickCount>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	1ad3      	subs	r3, r2, r3
 8001e10:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001e14:	d3f0      	bcc.n	8001df8 <Task_Orion+0x114>

        	 if ((xTaskGetTickCount()-localtimeout)>=(2000/portTICK_RATE_MS)){
 8001e16:	f007 fa6f 	bl	80092f8 <xTaskGetTickCount>
 8001e1a:	4602      	mov	r2, r0
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001e24:	d318      	bcc.n	8001e58 <Task_Orion+0x174>
        		 ESP8266_RESET();
 8001e26:	f000 f959 	bl	80020dc <ESP8266_RESET>
        		 vTaskDelay(4000/portTICK_RATE_MS );
 8001e2a:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8001e2e:	f007 f913 	bl	8009058 <vTaskDelay>
        		 HAL_UART_DMAStop(UART_ESP8266);
 8001e32:	484a      	ldr	r0, [pc, #296]	; (8001f5c <Task_Orion+0x278>)
 8001e34:	f005 f8ac 	bl	8006f90 <HAL_UART_DMAStop>
        		 print_buffer("CONNECT", buff_recv);
 8001e38:	4940      	ldr	r1, [pc, #256]	; (8001f3c <Task_Orion+0x258>)
 8001e3a:	484c      	ldr	r0, [pc, #304]	; (8001f6c <Task_Orion+0x288>)
 8001e3c:	f7ff fc18 	bl	8001670 <print_buffer>
        		 vTaskDelay(1000/portTICK_RATE_MS );
 8001e40:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001e44:	f007 f908 	bl	8009058 <vTaskDelay>

        		 xSemaphoreGive(ORION_xSem);
 8001e48:	4b3e      	ldr	r3, [pc, #248]	; (8001f44 <Task_Orion+0x260>)
 8001e4a:	6818      	ldr	r0, [r3, #0]
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	2200      	movs	r2, #0
 8001e50:	2100      	movs	r1, #0
 8001e52:	f006 fa3d 	bl	80082d0 <xQueueGenericSend>
        		 continue;
 8001e56:	e12e      	b.n	80020b6 <Task_Orion+0x3d2>
        	 }

        	 HAL_UART_DMAStop(UART_ESP8266);
 8001e58:	4840      	ldr	r0, [pc, #256]	; (8001f5c <Task_Orion+0x278>)
 8001e5a:	f005 f899 	bl	8006f90 <HAL_UART_DMAStop>
        	 //print_buffer("ORION2", buff_recv);
        	 HAL_UART_Init(UART_ESP8266);
 8001e5e:	483f      	ldr	r0, [pc, #252]	; (8001f5c <Task_Orion+0x278>)
 8001e60:	f004 ff08 	bl	8006c74 <HAL_UART_Init>
        	 for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]
 8001e68:	e007      	b.n	8001e7a <Task_Orion+0x196>
 8001e6a:	4a34      	ldr	r2, [pc, #208]	; (8001f3c <Task_Orion+0x258>)
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	4413      	add	r3, r2
 8001e70:	2200      	movs	r2, #0
 8001e72:	701a      	strb	r2, [r3, #0]
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	3301      	adds	r3, #1
 8001e78:	617b      	str	r3, [r7, #20]
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001e80:	dbf3      	blt.n	8001e6a <Task_Orion+0x186>
        	 HAL_UART_Receive_DMA(UART_ESP8266, buff_recv,2048);
 8001e82:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e86:	492d      	ldr	r1, [pc, #180]	; (8001f3c <Task_Orion+0x258>)
 8001e88:	4834      	ldr	r0, [pc, #208]	; (8001f5c <Task_Orion+0x278>)
 8001e8a:	f005 f851 	bl	8006f30 <HAL_UART_Receive_DMA>
             sprintf(buff_sprintf100_1,( unsigned char *)"AT+CIPSEND=%d\r\n",strlen(ORION_req.HTTP_request));
 8001e8e:	4b2e      	ldr	r3, [pc, #184]	; (8001f48 <Task_Orion+0x264>)
 8001e90:	68db      	ldr	r3, [r3, #12]
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7fe f9ae 	bl	80001f4 <strlen>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	4934      	ldr	r1, [pc, #208]	; (8001f70 <Task_Orion+0x28c>)
 8001e9e:	4835      	ldr	r0, [pc, #212]	; (8001f74 <Task_Orion+0x290>)
 8001ea0:	f009 ff68 	bl	800bd74 <siprintf>
        	 //HAL_UART_Transmit(UART_ESP8266,( unsigned char *) buff_sprintf100_1, strlen( buff_sprintf100_1),100000); // cabecera
             HAL_UART_Transmit_DMA(UART_ESP8266, ( unsigned char *) buff_sprintf100_1, strlen( buff_sprintf100_1));
 8001ea4:	4833      	ldr	r0, [pc, #204]	; (8001f74 <Task_Orion+0x290>)
 8001ea6:	f7fe f9a5 	bl	80001f4 <strlen>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	461a      	mov	r2, r3
 8001eb0:	4930      	ldr	r1, [pc, #192]	; (8001f74 <Task_Orion+0x290>)
 8001eb2:	482a      	ldr	r0, [pc, #168]	; (8001f5c <Task_Orion+0x278>)
 8001eb4:	f004 ffbe 	bl	8006e34 <HAL_UART_Transmit_DMA>

             osDelay(10);
 8001eb8:	200a      	movs	r0, #10
 8001eba:	f005 ff95 	bl	8007de8 <osDelay>
        	 localtimeout=xTaskGetTickCount();
 8001ebe:	f007 fa1b 	bl	80092f8 <xTaskGetTickCount>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	60fb      	str	r3, [r7, #12]
        	 while ((strstr(buff_recv,">")==NULL)&&((xTaskGetTickCount()-localtimeout)<(1000/portTICK_RATE_MS)));
 8001ec6:	bf00      	nop
 8001ec8:	213e      	movs	r1, #62	; 0x3e
 8001eca:	481c      	ldr	r0, [pc, #112]	; (8001f3c <Task_Orion+0x258>)
 8001ecc:	f009 ffb5 	bl	800be3a <strchr>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d107      	bne.n	8001ee6 <Task_Orion+0x202>
 8001ed6:	f007 fa0f 	bl	80092f8 <xTaskGetTickCount>
 8001eda:	4602      	mov	r2, r0
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ee4:	d3f0      	bcc.n	8001ec8 <Task_Orion+0x1e4>

        	 if ((xTaskGetTickCount()-localtimeout)>=(1000/portTICK_RATE_MS)){
 8001ee6:	f007 fa07 	bl	80092f8 <xTaskGetTickCount>
 8001eea:	4602      	mov	r2, r0
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ef4:	d318      	bcc.n	8001f28 <Task_Orion+0x244>
        		 	 	 	 ESP8266_RESET();
 8001ef6:	f000 f8f1 	bl	80020dc <ESP8266_RESET>
        		        	 vTaskDelay(4000/portTICK_RATE_MS );
 8001efa:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8001efe:	f007 f8ab 	bl	8009058 <vTaskDelay>
        		        	 HAL_UART_DMAStop(UART_ESP8266);
 8001f02:	4816      	ldr	r0, [pc, #88]	; (8001f5c <Task_Orion+0x278>)
 8001f04:	f005 f844 	bl	8006f90 <HAL_UART_DMAStop>
        		        	 print_buffer("SEND", buff_recv);
 8001f08:	490c      	ldr	r1, [pc, #48]	; (8001f3c <Task_Orion+0x258>)
 8001f0a:	481b      	ldr	r0, [pc, #108]	; (8001f78 <Task_Orion+0x294>)
 8001f0c:	f7ff fbb0 	bl	8001670 <print_buffer>
        	        		 vTaskDelay(1000/portTICK_RATE_MS );
 8001f10:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f14:	f007 f8a0 	bl	8009058 <vTaskDelay>
        	        		 xSemaphoreGive(ORION_xSem);
 8001f18:	4b0a      	ldr	r3, [pc, #40]	; (8001f44 <Task_Orion+0x260>)
 8001f1a:	6818      	ldr	r0, [r3, #0]
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	2200      	movs	r2, #0
 8001f20:	2100      	movs	r1, #0
 8001f22:	f006 f9d5 	bl	80082d0 <xQueueGenericSend>
        	        		 continue;
 8001f26:	e0c6      	b.n	80020b6 <Task_Orion+0x3d2>
        	        	 }else
         	 HAL_UART_DMAStop(UART_ESP8266);
 8001f28:	480c      	ldr	r0, [pc, #48]	; (8001f5c <Task_Orion+0x278>)
 8001f2a:	f005 f831 	bl	8006f90 <HAL_UART_DMAStop>

        	 //print_buffer("ORION3", buff_recv);
        	 //print_buffer("ORION33", buff_sprintf1024);
        	 HAL_UART_Init(UART_ESP8266);
 8001f2e:	480b      	ldr	r0, [pc, #44]	; (8001f5c <Task_Orion+0x278>)
 8001f30:	f004 fea0 	bl	8006c74 <HAL_UART_Init>
        	 for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 8001f34:	2300      	movs	r3, #0
 8001f36:	617b      	str	r3, [r7, #20]
 8001f38:	e028      	b.n	8001f8c <Task_Orion+0x2a8>
 8001f3a:	bf00      	nop
 8001f3c:	20000684 	.word	0x20000684
 8001f40:	0800f88c 	.word	0x0800f88c
 8001f44:	200029d4 	.word	0x200029d4
 8001f48:	200005a8 	.word	0x200005a8
 8001f4c:	2000053e 	.word	0x2000053e
 8001f50:	2000053c 	.word	0x2000053c
 8001f54:	66666667 	.word	0x66666667
 8001f58:	2000048c 	.word	0x2000048c
 8001f5c:	2000026c 	.word	0x2000026c
 8001f60:	0800f8a0 	.word	0x0800f8a0
 8001f64:	200005bc 	.word	0x200005bc
 8001f68:	0800f8bc 	.word	0x0800f8bc
 8001f6c:	0800f8c8 	.word	0x0800f8c8
 8001f70:	0800f8d0 	.word	0x0800f8d0
 8001f74:	20000620 	.word	0x20000620
 8001f78:	0800f8e0 	.word	0x0800f8e0
 8001f7c:	4a4e      	ldr	r2, [pc, #312]	; (80020b8 <Task_Orion+0x3d4>)
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	4413      	add	r3, r2
 8001f82:	2200      	movs	r2, #0
 8001f84:	701a      	strb	r2, [r3, #0]
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	3301      	adds	r3, #1
 8001f8a:	617b      	str	r3, [r7, #20]
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001f92:	dbf3      	blt.n	8001f7c <Task_Orion+0x298>
        	 HAL_UART_Receive_DMA(UART_ESP8266, buff_recv,2048);
 8001f94:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f98:	4947      	ldr	r1, [pc, #284]	; (80020b8 <Task_Orion+0x3d4>)
 8001f9a:	4848      	ldr	r0, [pc, #288]	; (80020bc <Task_Orion+0x3d8>)
 8001f9c:	f004 ffc8 	bl	8006f30 <HAL_UART_Receive_DMA>
        	 HAL_UART_Transmit_DMA(UART_ESP8266,  ORION_req.HTTP_request, strlen(  ORION_req.HTTP_request));
 8001fa0:	4b47      	ldr	r3, [pc, #284]	; (80020c0 <Task_Orion+0x3dc>)
 8001fa2:	68dc      	ldr	r4, [r3, #12]
 8001fa4:	4b46      	ldr	r3, [pc, #280]	; (80020c0 <Task_Orion+0x3dc>)
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7fe f923 	bl	80001f4 <strlen>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	461a      	mov	r2, r3
 8001fb4:	4621      	mov	r1, r4
 8001fb6:	4841      	ldr	r0, [pc, #260]	; (80020bc <Task_Orion+0x3d8>)
 8001fb8:	f004 ff3c 	bl	8006e34 <HAL_UART_Transmit_DMA>
//       	 HAL_UART_Transmit(UART_ESP8266,( unsigned char *)  ORION_req.HTTP_request, strlen(  ORION_req.HTTP_request),100000); // cabecera
        	 //haz un bucle hasta que el buffer no crezca debido al comportamiento de orion
        	 //while(strstr(buff_recv,">")==NULL);
        	 osDelay(50);
 8001fbc:	2032      	movs	r0, #50	; 0x32
 8001fbe:	f005 ff13 	bl	8007de8 <osDelay>
         	 localtimeout=xTaskGetTickCount();
 8001fc2:	f007 f999 	bl	80092f8 <xTaskGetTickCount>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	60fb      	str	r3, [r7, #12]
             while ((strstr(buff_recv,"reasonPhrase")==NULL)&&((xTaskGetTickCount()-localtimeout)<(2000/portTICK_RATE_MS)));
 8001fca:	bf00      	nop
 8001fcc:	493d      	ldr	r1, [pc, #244]	; (80020c4 <Task_Orion+0x3e0>)
 8001fce:	483a      	ldr	r0, [pc, #232]	; (80020b8 <Task_Orion+0x3d4>)
 8001fd0:	f009 ff5b 	bl	800be8a <strstr>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d107      	bne.n	8001fea <Task_Orion+0x306>
 8001fda:	f007 f98d 	bl	80092f8 <xTaskGetTickCount>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001fe8:	d3f0      	bcc.n	8001fcc <Task_Orion+0x2e8>
        	 osDelay(10);
 8001fea:	200a      	movs	r0, #10
 8001fec:	f005 fefc 	bl	8007de8 <osDelay>
             if ((xTaskGetTickCount() - localtimeout)>= (2000 / portTICK_RATE_MS)) {
 8001ff0:	f007 f982 	bl	80092f8 <xTaskGetTickCount>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001ffe:	d318      	bcc.n	8002032 <Task_Orion+0x34e>

            					ESP8266_RESET();
 8002000:	f000 f86c 	bl	80020dc <ESP8266_RESET>
            					vTaskDelay(4000 / portTICK_RATE_MS);
 8002004:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8002008:	f007 f826 	bl	8009058 <vTaskDelay>
            					HAL_UART_DMAStop(UART_ESP8266);
 800200c:	482b      	ldr	r0, [pc, #172]	; (80020bc <Task_Orion+0x3d8>)
 800200e:	f004 ffbf 	bl	8006f90 <HAL_UART_DMAStop>

            					 print_buffer("REASON", buff_recv);
 8002012:	4929      	ldr	r1, [pc, #164]	; (80020b8 <Task_Orion+0x3d4>)
 8002014:	482c      	ldr	r0, [pc, #176]	; (80020c8 <Task_Orion+0x3e4>)
 8002016:	f7ff fb2b 	bl	8001670 <print_buffer>
            				     vTaskDelay(1000/portTICK_RATE_MS );
 800201a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800201e:	f007 f81b 	bl	8009058 <vTaskDelay>

            				     xSemaphoreGive(ORION_xSem);
 8002022:	4b2a      	ldr	r3, [pc, #168]	; (80020cc <Task_Orion+0x3e8>)
 8002024:	6818      	ldr	r0, [r3, #0]
 8002026:	2300      	movs	r3, #0
 8002028:	2200      	movs	r2, #0
 800202a:	2100      	movs	r1, #0
 800202c:	f006 f950 	bl	80082d0 <xQueueGenericSend>
				continue;
 8002030:	e041      	b.n	80020b6 <Task_Orion+0x3d2>
			 }else
				 HAL_UART_DMAStop(UART_ESP8266);
 8002032:	4822      	ldr	r0, [pc, #136]	; (80020bc <Task_Orion+0x3d8>)
 8002034:	f004 ffac 	bl	8006f90 <HAL_UART_DMAStop>
        	 //print_buffer("ORION3", buff_recv);
        	 cleanResponse(( unsigned char *)buff_recv,2048);
 8002038:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800203c:	481e      	ldr	r0, [pc, #120]	; (80020b8 <Task_Orion+0x3d4>)
 800203e:	f002 faa7 	bl	8004590 <cleanResponse>
     		 //print_buffer("ORION4", buff_recv);

        	 if (ORION_req.HTTP_response!=NULL) {
 8002042:	4b1f      	ldr	r3, [pc, #124]	; (80020c0 <Task_Orion+0x3dc>)
 8002044:	691b      	ldr	r3, [r3, #16]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d00c      	beq.n	8002064 <Task_Orion+0x380>
        	      			 strncpy(ORION_req.HTTP_response,buff_recv,2048);
 800204a:	4b1d      	ldr	r3, [pc, #116]	; (80020c0 <Task_Orion+0x3dc>)
 800204c:	691b      	ldr	r3, [r3, #16]
 800204e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002052:	4919      	ldr	r1, [pc, #100]	; (80020b8 <Task_Orion+0x3d4>)
 8002054:	4618      	mov	r0, r3
 8002056:	f009 ff05 	bl	800be64 <strncpy>

        	      			global_Orion_success++;
 800205a:	4b1d      	ldr	r3, [pc, #116]	; (80020d0 <Task_Orion+0x3ec>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	3301      	adds	r3, #1
 8002060:	4a1b      	ldr	r2, [pc, #108]	; (80020d0 <Task_Orion+0x3ec>)
 8002062:	6013      	str	r3, [r2, #0]
        	      		 }

        	 HAL_UART_Init(UART_ESP8266);
 8002064:	4815      	ldr	r0, [pc, #84]	; (80020bc <Task_Orion+0x3d8>)
 8002066:	f004 fe05 	bl	8006c74 <HAL_UART_Init>
        	 sprintf(buff_sprintf100_1,( unsigned char *)"AT+CIPCLOSE\r\n");
 800206a:	491a      	ldr	r1, [pc, #104]	; (80020d4 <Task_Orion+0x3f0>)
 800206c:	481a      	ldr	r0, [pc, #104]	; (80020d8 <Task_Orion+0x3f4>)
 800206e:	f009 fe81 	bl	800bd74 <siprintf>
        	 //HAL_UART_Transmit(UART_ESP8266,( unsigned char *) buff_sprintf100_1, strlen( buff_sprintf100_1),100000); // cabecera
        	 HAL_UART_Transmit_DMA(UART_ESP8266, ( unsigned char *) buff_sprintf100_1, strlen( buff_sprintf100_1));
 8002072:	4819      	ldr	r0, [pc, #100]	; (80020d8 <Task_Orion+0x3f4>)
 8002074:	f7fe f8be 	bl	80001f4 <strlen>
 8002078:	4603      	mov	r3, r0
 800207a:	b29b      	uxth	r3, r3
 800207c:	461a      	mov	r2, r3
 800207e:	4916      	ldr	r1, [pc, #88]	; (80020d8 <Task_Orion+0x3f4>)
 8002080:	480e      	ldr	r0, [pc, #56]	; (80020bc <Task_Orion+0x3d8>)
 8002082:	f004 fed7 	bl	8006e34 <HAL_UART_Transmit_DMA>
        	 osDelay(10);
 8002086:	200a      	movs	r0, #10
 8002088:	f005 feae 	bl	8007de8 <osDelay>
				xSemaphoreGive(ORION_xSem);
				continue;
			}
         	 HAL_UART_DMAStop(UART_ESP8266);
*/
     		 ORION_req.status=2;
 800208c:	4b0c      	ldr	r3, [pc, #48]	; (80020c0 <Task_Orion+0x3dc>)
 800208e:	2202      	movs	r2, #2
 8002090:	701a      	strb	r2, [r3, #0]
     		 //print_buffer("ORION4", "He terminado\r\n");
     		 xSemaphoreGive(ORION_xSem);
 8002092:	4b0e      	ldr	r3, [pc, #56]	; (80020cc <Task_Orion+0x3e8>)
 8002094:	6818      	ldr	r0, [r3, #0]
 8002096:	2300      	movs	r3, #0
 8002098:	2200      	movs	r2, #0
 800209a:	2100      	movs	r1, #0
 800209c:	f006 f918 	bl	80082d0 <xQueueGenericSend>
 80020a0:	e62e      	b.n	8001d00 <Task_Orion+0x1c>

             }
        else{
            xSemaphoreGive(ORION_xSem);
 80020a2:	4b0a      	ldr	r3, [pc, #40]	; (80020cc <Task_Orion+0x3e8>)
 80020a4:	6818      	ldr	r0, [r3, #0]
 80020a6:	2300      	movs	r3, #0
 80020a8:	2200      	movs	r2, #0
 80020aa:	2100      	movs	r1, #0
 80020ac:	f006 f910 	bl	80082d0 <xQueueGenericSend>
        	vTaskDelay(10/portTICK_RATE_MS );
 80020b0:	200a      	movs	r0, #10
 80020b2:	f006 ffd1 	bl	8009058 <vTaskDelay>
		while (xSemaphoreTake(ORION_xSem, 20000/portTICK_RATE_MS  ) != pdTRUE )
 80020b6:	e623      	b.n	8001d00 <Task_Orion+0x1c>
 80020b8:	20000684 	.word	0x20000684
 80020bc:	2000026c 	.word	0x2000026c
 80020c0:	200005a8 	.word	0x200005a8
 80020c4:	0800f8e8 	.word	0x0800f8e8
 80020c8:	0800f8f8 	.word	0x0800f8f8
 80020cc:	200029d4 	.word	0x200029d4
 80020d0:	20000490 	.word	0x20000490
 80020d4:	0800f900 	.word	0x0800f900
 80020d8:	20000620 	.word	0x20000620

080020dc <ESP8266_RESET>:
        }
	}
}


void ESP8266_RESET(void){
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
	// RESET

		HAL_GPIO_WritePin(ESP8266_RESET_GPIO_Port, ESP8266_RESET_Pin, GPIO_PIN_RESET);
 80020e0:	2200      	movs	r2, #0
 80020e2:	2102      	movs	r1, #2
 80020e4:	4808      	ldr	r0, [pc, #32]	; (8002108 <ESP8266_RESET+0x2c>)
 80020e6:	f004 f913 	bl	8006310 <HAL_GPIO_WritePin>
	  	 osDelay(100);
 80020ea:	2064      	movs	r0, #100	; 0x64
 80020ec:	f005 fe7c 	bl	8007de8 <osDelay>
	  	HAL_GPIO_WritePin(ESP8266_RESET_GPIO_Port, ESP8266_RESET_Pin, GPIO_PIN_SET);
 80020f0:	2201      	movs	r2, #1
 80020f2:	2102      	movs	r1, #2
 80020f4:	4804      	ldr	r0, [pc, #16]	; (8002108 <ESP8266_RESET+0x2c>)
 80020f6:	f004 f90b 	bl	8006310 <HAL_GPIO_WritePin>
		osDelay(3000);
 80020fa:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80020fe:	f005 fe73 	bl	8007de8 <osDelay>

}
 8002102:	bf00      	nop
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	40020800 	.word	0x40020800

0800210c <ESP8266_Boot>:
HAL_UART_DMAStop(UART_ESP8266);
print_buffer("TEST_ESP",buff_recv);
osDelay(500);
}
void ESP8266_Boot(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
	int ct;
 	 HAL_UART_Init(UART_ESP8266);
 8002112:	4865      	ldr	r0, [pc, #404]	; (80022a8 <ESP8266_Boot+0x19c>)
 8002114:	f004 fdae 	bl	8006c74 <HAL_UART_Init>
		ESP8266_RESET();
 8002118:	f7ff ffe0 	bl	80020dc <ESP8266_RESET>

		// version
	for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 800211c:	2300      	movs	r3, #0
 800211e:	607b      	str	r3, [r7, #4]
 8002120:	e007      	b.n	8002132 <ESP8266_Boot+0x26>
 8002122:	4a62      	ldr	r2, [pc, #392]	; (80022ac <ESP8266_Boot+0x1a0>)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	4413      	add	r3, r2
 8002128:	2200      	movs	r2, #0
 800212a:	701a      	strb	r2, [r3, #0]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	3301      	adds	r3, #1
 8002130:	607b      	str	r3, [r7, #4]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002138:	dbf3      	blt.n	8002122 <ESP8266_Boot+0x16>
	HAL_UART_Receive_DMA(UART_ESP8266, buff_recv,2048);
 800213a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800213e:	495b      	ldr	r1, [pc, #364]	; (80022ac <ESP8266_Boot+0x1a0>)
 8002140:	4859      	ldr	r0, [pc, #356]	; (80022a8 <ESP8266_Boot+0x19c>)
 8002142:	f004 fef5 	bl	8006f30 <HAL_UART_Receive_DMA>
	HAL_UART_Transmit(UART_ESP8266, ( unsigned char *)"AT+GMR\r\n",strlen("AT+GMR\r\n"),10000);
 8002146:	f242 7310 	movw	r3, #10000	; 0x2710
 800214a:	2208      	movs	r2, #8
 800214c:	4958      	ldr	r1, [pc, #352]	; (80022b0 <ESP8266_Boot+0x1a4>)
 800214e:	4856      	ldr	r0, [pc, #344]	; (80022a8 <ESP8266_Boot+0x19c>)
 8002150:	f004 fddd 	bl	8006d0e <HAL_UART_Transmit>
	osDelay(500);
 8002154:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002158:	f005 fe46 	bl	8007de8 <osDelay>
	HAL_UART_DMAStop(UART_ESP8266);
 800215c:	4852      	ldr	r0, [pc, #328]	; (80022a8 <ESP8266_Boot+0x19c>)
 800215e:	f004 ff17 	bl	8006f90 <HAL_UART_DMAStop>
	print_buffer("BOOT",buff_recv);
 8002162:	4952      	ldr	r1, [pc, #328]	; (80022ac <ESP8266_Boot+0x1a0>)
 8002164:	4853      	ldr	r0, [pc, #332]	; (80022b4 <ESP8266_Boot+0x1a8>)
 8002166:	f7ff fa83 	bl	8001670 <print_buffer>


	    // Tiene IP?
		for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 800216a:	2300      	movs	r3, #0
 800216c:	607b      	str	r3, [r7, #4]
 800216e:	e007      	b.n	8002180 <ESP8266_Boot+0x74>
 8002170:	4a4e      	ldr	r2, [pc, #312]	; (80022ac <ESP8266_Boot+0x1a0>)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4413      	add	r3, r2
 8002176:	2200      	movs	r2, #0
 8002178:	701a      	strb	r2, [r3, #0]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	3301      	adds	r3, #1
 800217e:	607b      	str	r3, [r7, #4]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002186:	dbf3      	blt.n	8002170 <ESP8266_Boot+0x64>
		HAL_UART_Receive_DMA(UART_ESP8266, buff_recv,2048);
 8002188:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800218c:	4947      	ldr	r1, [pc, #284]	; (80022ac <ESP8266_Boot+0x1a0>)
 800218e:	4846      	ldr	r0, [pc, #280]	; (80022a8 <ESP8266_Boot+0x19c>)
 8002190:	f004 fece 	bl	8006f30 <HAL_UART_Receive_DMA>
		HAL_UART_Transmit(UART_ESP8266, ( unsigned char *)"AT+CIFSR\r\n",strlen("AT+CIFSR\r\n"),10000);
 8002194:	f242 7310 	movw	r3, #10000	; 0x2710
 8002198:	220a      	movs	r2, #10
 800219a:	4947      	ldr	r1, [pc, #284]	; (80022b8 <ESP8266_Boot+0x1ac>)
 800219c:	4842      	ldr	r0, [pc, #264]	; (80022a8 <ESP8266_Boot+0x19c>)
 800219e:	f004 fdb6 	bl	8006d0e <HAL_UART_Transmit>
		osDelay(500);
 80021a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80021a6:	f005 fe1f 	bl	8007de8 <osDelay>
		HAL_UART_DMAStop(UART_ESP8266);
 80021aa:	483f      	ldr	r0, [pc, #252]	; (80022a8 <ESP8266_Boot+0x19c>)
 80021ac:	f004 fef0 	bl	8006f90 <HAL_UART_DMAStop>
		print_buffer("BOOT",buff_recv);
 80021b0:	493e      	ldr	r1, [pc, #248]	; (80022ac <ESP8266_Boot+0x1a0>)
 80021b2:	4840      	ldr	r0, [pc, #256]	; (80022b4 <ESP8266_Boot+0x1a8>)
 80021b4:	f7ff fa5c 	bl	8001670 <print_buffer>
		//HAL_UART_Transmit(&huart2, buff_recv,strlen(buff_recv),10000);


		// Pon en modo station=1,  station+access_point=3
		for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 80021b8:	2300      	movs	r3, #0
 80021ba:	607b      	str	r3, [r7, #4]
 80021bc:	e007      	b.n	80021ce <ESP8266_Boot+0xc2>
 80021be:	4a3b      	ldr	r2, [pc, #236]	; (80022ac <ESP8266_Boot+0x1a0>)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	4413      	add	r3, r2
 80021c4:	2200      	movs	r2, #0
 80021c6:	701a      	strb	r2, [r3, #0]
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	3301      	adds	r3, #1
 80021cc:	607b      	str	r3, [r7, #4]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80021d4:	dbf3      	blt.n	80021be <ESP8266_Boot+0xb2>
		HAL_UART_Receive_DMA(UART_ESP8266, buff_recv,2048);
 80021d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021da:	4934      	ldr	r1, [pc, #208]	; (80022ac <ESP8266_Boot+0x1a0>)
 80021dc:	4832      	ldr	r0, [pc, #200]	; (80022a8 <ESP8266_Boot+0x19c>)
 80021de:	f004 fea7 	bl	8006f30 <HAL_UART_Receive_DMA>
		HAL_UART_Transmit(UART_ESP8266, ( unsigned char *) "AT+CWMODE=1\r\n",strlen("AT+CWMODE=1\r\n"),100000);
 80021e2:	4b36      	ldr	r3, [pc, #216]	; (80022bc <ESP8266_Boot+0x1b0>)
 80021e4:	220d      	movs	r2, #13
 80021e6:	4936      	ldr	r1, [pc, #216]	; (80022c0 <ESP8266_Boot+0x1b4>)
 80021e8:	482f      	ldr	r0, [pc, #188]	; (80022a8 <ESP8266_Boot+0x19c>)
 80021ea:	f004 fd90 	bl	8006d0e <HAL_UART_Transmit>
		osDelay(4000);
 80021ee:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80021f2:	f005 fdf9 	bl	8007de8 <osDelay>
		HAL_UART_DMAStop(UART_ESP8266);
 80021f6:	482c      	ldr	r0, [pc, #176]	; (80022a8 <ESP8266_Boot+0x19c>)
 80021f8:	f004 feca 	bl	8006f90 <HAL_UART_DMAStop>
		//HAL_UART_Transmit(&huart2, buff_recv,strlen(buff_recv),10000);
		print_buffer("BOOT",buff_recv);
 80021fc:	492b      	ldr	r1, [pc, #172]	; (80022ac <ESP8266_Boot+0x1a0>)
 80021fe:	482d      	ldr	r0, [pc, #180]	; (80022b4 <ESP8266_Boot+0x1a8>)
 8002200:	f7ff fa36 	bl	8001670 <print_buffer>

		// Programa la contrasea del access-point
		for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 8002204:	2300      	movs	r3, #0
 8002206:	607b      	str	r3, [r7, #4]
 8002208:	e007      	b.n	800221a <ESP8266_Boot+0x10e>
 800220a:	4a28      	ldr	r2, [pc, #160]	; (80022ac <ESP8266_Boot+0x1a0>)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	4413      	add	r3, r2
 8002210:	2200      	movs	r2, #0
 8002212:	701a      	strb	r2, [r3, #0]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	3301      	adds	r3, #1
 8002218:	607b      	str	r3, [r7, #4]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002220:	dbf3      	blt.n	800220a <ESP8266_Boot+0xfe>
		HAL_UART_Receive_DMA(UART_ESP8266, buff_recv,2048);
 8002222:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002226:	4921      	ldr	r1, [pc, #132]	; (80022ac <ESP8266_Boot+0x1a0>)
 8002228:	481f      	ldr	r0, [pc, #124]	; (80022a8 <ESP8266_Boot+0x19c>)
 800222a:	f004 fe81 	bl	8006f30 <HAL_UART_Receive_DMA>

		HAL_UART_Transmit(UART_ESP8266,( unsigned char *) "AT+CWJAP=\"" SSID "\",\"" SSID_PASS "\"\r\n",strlen("AT+CWJAP=\"" SSID "\",\"" SSID_PASS "\"\r\n"),10000);
 800222e:	f242 7310 	movw	r3, #10000	; 0x2710
 8002232:	2228      	movs	r2, #40	; 0x28
 8002234:	4923      	ldr	r1, [pc, #140]	; (80022c4 <ESP8266_Boot+0x1b8>)
 8002236:	481c      	ldr	r0, [pc, #112]	; (80022a8 <ESP8266_Boot+0x19c>)
 8002238:	f004 fd69 	bl	8006d0e <HAL_UART_Transmit>
		osDelay(7000);
 800223c:	f641 3058 	movw	r0, #7000	; 0x1b58
 8002240:	f005 fdd2 	bl	8007de8 <osDelay>
		HAL_UART_DMAStop(UART_ESP8266);
 8002244:	4818      	ldr	r0, [pc, #96]	; (80022a8 <ESP8266_Boot+0x19c>)
 8002246:	f004 fea3 	bl	8006f90 <HAL_UART_DMAStop>
		print_buffer("BOOT",buff_recv);
 800224a:	4918      	ldr	r1, [pc, #96]	; (80022ac <ESP8266_Boot+0x1a0>)
 800224c:	4819      	ldr	r0, [pc, #100]	; (80022b4 <ESP8266_Boot+0x1a8>)
 800224e:	f7ff fa0f 	bl	8001670 <print_buffer>

		//HAL_UART_Transmit(&huart2, buff_recv,strlen(buff_recv),10000);


		// verifica si hay IP
		for (ct=0;ct<2048;ct++) buff_recv[ct]=0;
 8002252:	2300      	movs	r3, #0
 8002254:	607b      	str	r3, [r7, #4]
 8002256:	e007      	b.n	8002268 <ESP8266_Boot+0x15c>
 8002258:	4a14      	ldr	r2, [pc, #80]	; (80022ac <ESP8266_Boot+0x1a0>)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4413      	add	r3, r2
 800225e:	2200      	movs	r2, #0
 8002260:	701a      	strb	r2, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	3301      	adds	r3, #1
 8002266:	607b      	str	r3, [r7, #4]
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800226e:	dbf3      	blt.n	8002258 <ESP8266_Boot+0x14c>
		HAL_UART_Receive_DMA(UART_ESP8266, buff_recv,2048);
 8002270:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002274:	490d      	ldr	r1, [pc, #52]	; (80022ac <ESP8266_Boot+0x1a0>)
 8002276:	480c      	ldr	r0, [pc, #48]	; (80022a8 <ESP8266_Boot+0x19c>)
 8002278:	f004 fe5a 	bl	8006f30 <HAL_UART_Receive_DMA>
		HAL_UART_Transmit(UART_ESP8266, ( unsigned char *)"AT+CIFSR\r\n",strlen("AT+CIFSR\r\n"),10000);
 800227c:	f242 7310 	movw	r3, #10000	; 0x2710
 8002280:	220a      	movs	r2, #10
 8002282:	490d      	ldr	r1, [pc, #52]	; (80022b8 <ESP8266_Boot+0x1ac>)
 8002284:	4808      	ldr	r0, [pc, #32]	; (80022a8 <ESP8266_Boot+0x19c>)
 8002286:	f004 fd42 	bl	8006d0e <HAL_UART_Transmit>
		osDelay(1000);
 800228a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800228e:	f005 fdab 	bl	8007de8 <osDelay>
		HAL_UART_DMAStop(UART_ESP8266);
 8002292:	4805      	ldr	r0, [pc, #20]	; (80022a8 <ESP8266_Boot+0x19c>)
 8002294:	f004 fe7c 	bl	8006f90 <HAL_UART_DMAStop>
		print_buffer("",buff_recv);
 8002298:	4904      	ldr	r1, [pc, #16]	; (80022ac <ESP8266_Boot+0x1a0>)
 800229a:	480b      	ldr	r0, [pc, #44]	; (80022c8 <ESP8266_Boot+0x1bc>)
 800229c:	f7ff f9e8 	bl	8001670 <print_buffer>
		//HAL_UART_Transmit(&huart2, buff_recv,strlen(buff_recv),10000);

}
 80022a0:	bf00      	nop
 80022a2:	3708      	adds	r7, #8
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	2000026c 	.word	0x2000026c
 80022ac:	20000684 	.word	0x20000684
 80022b0:	0800f924 	.word	0x0800f924
 80022b4:	0800f930 	.word	0x0800f930
 80022b8:	0800f938 	.word	0x0800f938
 80022bc:	000186a0 	.word	0x000186a0
 80022c0:	0800f944 	.word	0x0800f944
 80022c4:	0800f954 	.word	0x0800f954
 80022c8:	0800f980 	.word	0x0800f980

080022cc <Task_LEDS_ALARM>:
#include <jsmn.h>
#include <task.h>
#include <math.h>


void Task_LEDS_ALARM( void *pvParameters ){
 80022cc:	b5b0      	push	{r4, r5, r7, lr}
 80022ce:	b094      	sub	sp, #80	; 0x50
 80022d0:	af04      	add	r7, sp, #16
 80022d2:	6078      	str	r0, [r7, #4]

	int i,res;
	char * buffer_response=malloc(2048);
 80022d4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80022d8:	f008 feae 	bl	800b038 <malloc>
 80022dc:	4603      	mov	r3, r0
 80022de:	62bb      	str	r3, [r7, #40]	; 0x28
	if (buffer_response==NULL) while(1);
 80022e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d100      	bne.n	80022e8 <Task_LEDS_ALARM+0x1c>
 80022e6:	e7fe      	b.n	80022e6 <Task_LEDS_ALARM+0x1a>
	for (i=0;i<JSON_HOPS_LIMIT;i++){
 80022e8:	2300      	movs	r3, #0
 80022ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022ec:	e01f      	b.n	800232e <Task_LEDS_ALARM+0x62>
        		        json_tree[i]= pvPortMalloc(JSON_NAME_LENGTH);
 80022ee:	201e      	movs	r0, #30
 80022f0:	f008 faba 	bl	800a868 <pvPortMalloc>
 80022f4:	4602      	mov	r2, r0
 80022f6:	4973      	ldr	r1, [pc, #460]	; (80024c4 <Task_LEDS_ALARM+0x1f8>)
 80022f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        		        if (json_tree[i]==NULL) {
 80022fe:	4a71      	ldr	r2, [pc, #452]	; (80024c4 <Task_LEDS_ALARM+0x1f8>)
 8002300:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002302:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d10e      	bne.n	8002328 <Task_LEDS_ALARM+0x5c>
        		        	sprintf(buff_sprintf100,"Error in MALOC_2 inside LEDSP\r\n");
 800230a:	496f      	ldr	r1, [pc, #444]	; (80024c8 <Task_LEDS_ALARM+0x1fc>)
 800230c:	486f      	ldr	r0, [pc, #444]	; (80024cc <Task_LEDS_ALARM+0x200>)
 800230e:	f009 fd31 	bl	800bd74 <siprintf>
        		        	HAL_UART_Transmit(UART_ESP8266,(unsigned char *)buff_sprintf100, strlen(buff_sprintf100),100000); // cabecera
 8002312:	486e      	ldr	r0, [pc, #440]	; (80024cc <Task_LEDS_ALARM+0x200>)
 8002314:	f7fd ff6e 	bl	80001f4 <strlen>
 8002318:	4603      	mov	r3, r0
 800231a:	b29a      	uxth	r2, r3
 800231c:	4b6c      	ldr	r3, [pc, #432]	; (80024d0 <Task_LEDS_ALARM+0x204>)
 800231e:	496b      	ldr	r1, [pc, #428]	; (80024cc <Task_LEDS_ALARM+0x200>)
 8002320:	486c      	ldr	r0, [pc, #432]	; (80024d4 <Task_LEDS_ALARM+0x208>)
 8002322:	f004 fcf4 	bl	8006d0e <HAL_UART_Transmit>
        		        	while(1);
 8002326:	e7fe      	b.n	8002326 <Task_LEDS_ALARM+0x5a>
	for (i=0;i<JSON_HOPS_LIMIT;i++){
 8002328:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800232a:	3301      	adds	r3, #1
 800232c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800232e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002330:	2b03      	cmp	r3, #3
 8002332:	dddc      	ble.n	80022ee <Task_LEDS_ALARM+0x22>
        		    }



	while(1){
		while (xSemaphoreTake(ORION_xSem, 10000/portTICK_RATE_MS  ) != pdTRUE )
 8002334:	e002      	b.n	800233c <Task_LEDS_ALARM+0x70>
			i=i+1;
 8002336:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002338:	3301      	adds	r3, #1
 800233a:	63fb      	str	r3, [r7, #60]	; 0x3c
		while (xSemaphoreTake(ORION_xSem, 10000/portTICK_RATE_MS  ) != pdTRUE )
 800233c:	4b66      	ldr	r3, [pc, #408]	; (80024d8 <Task_LEDS_ALARM+0x20c>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f242 7110 	movw	r1, #10000	; 0x2710
 8002344:	4618      	mov	r0, r3
 8002346:	f006 fa3d 	bl	80087c4 <xQueueSemaphoreTake>
 800234a:	4603      	mov	r3, r0
 800234c:	2b01      	cmp	r3, #1
 800234e:	d1f2      	bne.n	8002336 <Task_LEDS_ALARM+0x6a>
		if ((ORION_req.status==0)&&(global_try_change_mode==1)){
 8002350:	4b62      	ldr	r3, [pc, #392]	; (80024dc <Task_LEDS_ALARM+0x210>)
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d10e      	bne.n	8002376 <Task_LEDS_ALARM+0xaa>
 8002358:	4b61      	ldr	r3, [pc, #388]	; (80024e0 <Task_LEDS_ALARM+0x214>)
 800235a:	781b      	ldrb	r3, [r3, #0]
 800235c:	2b01      	cmp	r3, #1
 800235e:	d10a      	bne.n	8002376 <Task_LEDS_ALARM+0xaa>
		       xSemaphoreGive(ORION_xSem);
 8002360:	4b5d      	ldr	r3, [pc, #372]	; (80024d8 <Task_LEDS_ALARM+0x20c>)
 8002362:	6818      	ldr	r0, [r3, #0]
 8002364:	2300      	movs	r3, #0
 8002366:	2200      	movs	r2, #0
 8002368:	2100      	movs	r1, #0
 800236a:	f005 ffb1 	bl	80082d0 <xQueueGenericSend>
		       vTaskDelay(100/portTICK_RATE_MS );
 800236e:	2064      	movs	r0, #100	; 0x64
 8002370:	f006 fe72 	bl	8009058 <vTaskDelay>
		       continue;
 8002374:	e25d      	b.n	8002832 <Task_LEDS_ALARM+0x566>
		}


        if (ORION_req.status==0){
 8002376:	4b59      	ldr	r3, [pc, #356]	; (80024dc <Task_LEDS_ALARM+0x210>)
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d159      	bne.n	8002432 <Task_LEDS_ALARM+0x166>
        	//print_buffer("LEDS","REQ=0\r\n");
        	switch (global_mode){
 800237e:	4b59      	ldr	r3, [pc, #356]	; (80024e4 <Task_LEDS_ALARM+0x218>)
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	2b02      	cmp	r3, #2
 8002384:	d002      	beq.n	800238c <Task_LEDS_ALARM+0xc0>
 8002386:	2b03      	cmp	r3, #3
 8002388:	d024      	beq.n	80023d4 <Task_LEDS_ALARM+0x108>
 800238a:	e047      	b.n	800241c <Task_LEDS_ALARM+0x150>
        	case 2:
        		sprintf(buff_sprintf_body,ORION_QUERY_BODY,IoT_NAME);
 800238c:	4a56      	ldr	r2, [pc, #344]	; (80024e8 <Task_LEDS_ALARM+0x21c>)
 800238e:	4957      	ldr	r1, [pc, #348]	; (80024ec <Task_LEDS_ALARM+0x220>)
 8002390:	4857      	ldr	r0, [pc, #348]	; (80024f0 <Task_LEDS_ALARM+0x224>)
 8002392:	f009 fcef 	bl	800bd74 <siprintf>
                sprintf(buff_sprintf1024,"%s %d\r\n\r\n%s",ORION_QUERY,strlen(buff_sprintf_body),buff_sprintf_body);
 8002396:	4856      	ldr	r0, [pc, #344]	; (80024f0 <Task_LEDS_ALARM+0x224>)
 8002398:	f7fd ff2c 	bl	80001f4 <strlen>
 800239c:	4603      	mov	r3, r0
 800239e:	4a54      	ldr	r2, [pc, #336]	; (80024f0 <Task_LEDS_ALARM+0x224>)
 80023a0:	9200      	str	r2, [sp, #0]
 80023a2:	4a54      	ldr	r2, [pc, #336]	; (80024f4 <Task_LEDS_ALARM+0x228>)
 80023a4:	4954      	ldr	r1, [pc, #336]	; (80024f8 <Task_LEDS_ALARM+0x22c>)
 80023a6:	4855      	ldr	r0, [pc, #340]	; (80024fc <Task_LEDS_ALARM+0x230>)
 80023a8:	f009 fce4 	bl	800bd74 <siprintf>
                ORION_req.HTTP_request=buff_sprintf1024;
 80023ac:	4b4b      	ldr	r3, [pc, #300]	; (80024dc <Task_LEDS_ALARM+0x210>)
 80023ae:	4a53      	ldr	r2, [pc, #332]	; (80024fc <Task_LEDS_ALARM+0x230>)
 80023b0:	60da      	str	r2, [r3, #12]
                ORION_req.machine_dest=ORION_ADDRESS;
 80023b2:	4b4a      	ldr	r3, [pc, #296]	; (80024dc <Task_LEDS_ALARM+0x210>)
 80023b4:	4a52      	ldr	r2, [pc, #328]	; (8002500 <Task_LEDS_ALARM+0x234>)
 80023b6:	605a      	str	r2, [r3, #4]
                ORION_req.port_dest=ORION_PORT;
 80023b8:	4b48      	ldr	r3, [pc, #288]	; (80024dc <Task_LEDS_ALARM+0x210>)
 80023ba:	f242 7210 	movw	r2, #10000	; 0x2710
 80023be:	609a      	str	r2, [r3, #8]
                ORION_req.HTTP_response=buffer_response;
 80023c0:	4a46      	ldr	r2, [pc, #280]	; (80024dc <Task_LEDS_ALARM+0x210>)
 80023c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023c4:	6113      	str	r3, [r2, #16]
                ORION_req.status=1; // solicitud
 80023c6:	4b45      	ldr	r3, [pc, #276]	; (80024dc <Task_LEDS_ALARM+0x210>)
 80023c8:	2201      	movs	r2, #1
 80023ca:	701a      	strb	r2, [r3, #0]
                ORION_req.src=1;
 80023cc:	4b43      	ldr	r3, [pc, #268]	; (80024dc <Task_LEDS_ALARM+0x210>)
 80023ce:	2201      	movs	r2, #1
 80023d0:	705a      	strb	r2, [r3, #1]

                break;
 80023d2:	e023      	b.n	800241c <Task_LEDS_ALARM+0x150>
        	case 3:
        	        		sprintf(buff_sprintf_body,ORION_QUERY_BODY,IoT_NAME_CLONE);
 80023d4:	4a4b      	ldr	r2, [pc, #300]	; (8002504 <Task_LEDS_ALARM+0x238>)
 80023d6:	4945      	ldr	r1, [pc, #276]	; (80024ec <Task_LEDS_ALARM+0x220>)
 80023d8:	4845      	ldr	r0, [pc, #276]	; (80024f0 <Task_LEDS_ALARM+0x224>)
 80023da:	f009 fccb 	bl	800bd74 <siprintf>
        	        		sprintf(buff_sprintf1024,"%s %d\r\n\r\n%s",ORION_QUERY,strlen(buff_sprintf_body),buff_sprintf_body);
 80023de:	4844      	ldr	r0, [pc, #272]	; (80024f0 <Task_LEDS_ALARM+0x224>)
 80023e0:	f7fd ff08 	bl	80001f4 <strlen>
 80023e4:	4603      	mov	r3, r0
 80023e6:	4a42      	ldr	r2, [pc, #264]	; (80024f0 <Task_LEDS_ALARM+0x224>)
 80023e8:	9200      	str	r2, [sp, #0]
 80023ea:	4a42      	ldr	r2, [pc, #264]	; (80024f4 <Task_LEDS_ALARM+0x228>)
 80023ec:	4942      	ldr	r1, [pc, #264]	; (80024f8 <Task_LEDS_ALARM+0x22c>)
 80023ee:	4843      	ldr	r0, [pc, #268]	; (80024fc <Task_LEDS_ALARM+0x230>)
 80023f0:	f009 fcc0 	bl	800bd74 <siprintf>

        	                ORION_req.HTTP_request=buff_sprintf1024;
 80023f4:	4b39      	ldr	r3, [pc, #228]	; (80024dc <Task_LEDS_ALARM+0x210>)
 80023f6:	4a41      	ldr	r2, [pc, #260]	; (80024fc <Task_LEDS_ALARM+0x230>)
 80023f8:	60da      	str	r2, [r3, #12]
        	                ORION_req.machine_dest=ORION_ADDRESS;
 80023fa:	4b38      	ldr	r3, [pc, #224]	; (80024dc <Task_LEDS_ALARM+0x210>)
 80023fc:	4a40      	ldr	r2, [pc, #256]	; (8002500 <Task_LEDS_ALARM+0x234>)
 80023fe:	605a      	str	r2, [r3, #4]
        	                ORION_req.port_dest=ORION_PORT;
 8002400:	4b36      	ldr	r3, [pc, #216]	; (80024dc <Task_LEDS_ALARM+0x210>)
 8002402:	f242 7210 	movw	r2, #10000	; 0x2710
 8002406:	609a      	str	r2, [r3, #8]
        	                ORION_req.HTTP_response=buffer_response;
 8002408:	4a34      	ldr	r2, [pc, #208]	; (80024dc <Task_LEDS_ALARM+0x210>)
 800240a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800240c:	6113      	str	r3, [r2, #16]
        	            	ORION_req.src=1;
 800240e:	4b33      	ldr	r3, [pc, #204]	; (80024dc <Task_LEDS_ALARM+0x210>)
 8002410:	2201      	movs	r2, #1
 8002412:	705a      	strb	r2, [r3, #1]
        	                ORION_req.status=1; // solicitud
 8002414:	4b31      	ldr	r3, [pc, #196]	; (80024dc <Task_LEDS_ALARM+0x210>)
 8002416:	2201      	movs	r2, #1
 8002418:	701a      	strb	r2, [r3, #0]
        	                break;
 800241a:	bf00      	nop
        	}
        	xSemaphoreGive(ORION_xSem);
 800241c:	4b2e      	ldr	r3, [pc, #184]	; (80024d8 <Task_LEDS_ALARM+0x20c>)
 800241e:	6818      	ldr	r0, [r3, #0]
 8002420:	2300      	movs	r3, #0
 8002422:	2200      	movs	r2, #0
 8002424:	2100      	movs	r1, #0
 8002426:	f005 ff53 	bl	80082d0 <xQueueGenericSend>
        	vTaskDelay(1/portTICK_RATE_MS );
 800242a:	2001      	movs	r0, #1
 800242c:	f006 fe14 	bl	8009058 <vTaskDelay>
 8002430:	e784      	b.n	800233c <Task_LEDS_ALARM+0x70>
        }
        else{
        	if ((ORION_req.status==2)&&(ORION_req.src==1)){
 8002432:	4b2a      	ldr	r3, [pc, #168]	; (80024dc <Task_LEDS_ALARM+0x210>)
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	2b02      	cmp	r3, #2
 8002438:	f040 81f1 	bne.w	800281e <Task_LEDS_ALARM+0x552>
 800243c:	4b27      	ldr	r3, [pc, #156]	; (80024dc <Task_LEDS_ALARM+0x210>)
 800243e:	785b      	ldrb	r3, [r3, #1]
 8002440:	2b01      	cmp	r3, #1
 8002442:	f040 81ec 	bne.w	800281e <Task_LEDS_ALARM+0x552>
            		// si es !=1 y no es null es porque es la respuesta.
            		// procesarla
            		// se asume una escritura correcta y no se procesa

        			switch (global_mode){
 8002446:	4b27      	ldr	r3, [pc, #156]	; (80024e4 <Task_LEDS_ALARM+0x218>)
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	2b02      	cmp	r3, #2
 800244c:	f000 8184 	beq.w	8002758 <Task_LEDS_ALARM+0x48c>
 8002450:	2b03      	cmp	r3, #3
 8002452:	f040 81ca 	bne.w	80027ea <Task_LEDS_ALARM+0x51e>
        				case 3: // clone

        				// process LEDS
        				strcpy(json_tree[0],IoT_NAME_CLONE);
 8002456:	4b1b      	ldr	r3, [pc, #108]	; (80024c4 <Task_LEDS_ALARM+0x1f8>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a2a      	ldr	r2, [pc, #168]	; (8002504 <Task_LEDS_ALARM+0x238>)
 800245c:	461c      	mov	r4, r3
 800245e:	4615      	mov	r5, r2
 8002460:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002462:	6020      	str	r0, [r4, #0]
 8002464:	6061      	str	r1, [r4, #4]
 8002466:	60a2      	str	r2, [r4, #8]
 8002468:	60e3      	str	r3, [r4, #12]
        			    strcpy(json_tree[2], "value");
 800246a:	4b16      	ldr	r3, [pc, #88]	; (80024c4 <Task_LEDS_ALARM+0x1f8>)
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	4a26      	ldr	r2, [pc, #152]	; (8002508 <Task_LEDS_ALARM+0x23c>)
 8002470:	6810      	ldr	r0, [r2, #0]
 8002472:	6018      	str	r0, [r3, #0]
 8002474:	8892      	ldrh	r2, [r2, #4]
 8002476:	809a      	strh	r2, [r3, #4]
        			    strcpy(json_tree[3], "");
 8002478:	4b12      	ldr	r3, [pc, #72]	; (80024c4 <Task_LEDS_ALARM+0x1f8>)
 800247a:	68db      	ldr	r3, [r3, #12]
 800247c:	2200      	movs	r2, #0
 800247e:	701a      	strb	r2, [r3, #0]
        		    	strcpy(json_tree[1],"Temperatura");
 8002480:	4b10      	ldr	r3, [pc, #64]	; (80024c4 <Task_LEDS_ALARM+0x1f8>)
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	4a21      	ldr	r2, [pc, #132]	; (800250c <Task_LEDS_ALARM+0x240>)
 8002486:	461c      	mov	r4, r3
 8002488:	4613      	mov	r3, r2
 800248a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800248c:	6020      	str	r0, [r4, #0]
 800248e:	6061      	str	r1, [r4, #4]
 8002490:	60a2      	str	r2, [r4, #8]

        		    	res=json_search(p,tok,(char *)ORION_req.HTTP_response, json_tree,json_value,JSON_VALUE_LIMIT);
 8002492:	4b12      	ldr	r3, [pc, #72]	; (80024dc <Task_LEDS_ALARM+0x210>)
 8002494:	691b      	ldr	r3, [r3, #16]
 8002496:	4a1e      	ldr	r2, [pc, #120]	; (8002510 <Task_LEDS_ALARM+0x244>)
 8002498:	2164      	movs	r1, #100	; 0x64
 800249a:	9103      	str	r1, [sp, #12]
 800249c:	491d      	ldr	r1, [pc, #116]	; (8002514 <Task_LEDS_ALARM+0x248>)
 800249e:	9102      	str	r1, [sp, #8]
 80024a0:	4908      	ldr	r1, [pc, #32]	; (80024c4 <Task_LEDS_ALARM+0x1f8>)
 80024a2:	9101      	str	r1, [sp, #4]
 80024a4:	9300      	str	r3, [sp, #0]
 80024a6:	4b1c      	ldr	r3, [pc, #112]	; (8002518 <Task_LEDS_ALARM+0x24c>)
 80024a8:	ca07      	ldmia	r2, {r0, r1, r2}
 80024aa:	f001 f853 	bl	8003554 <json_search>
 80024ae:	6278      	str	r0, [r7, #36]	; 0x24
        		    	if (json_value[0]!=0) {
 80024b0:	4b18      	ldr	r3, [pc, #96]	; (8002514 <Task_LEDS_ALARM+0x248>)
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	f000 8091 	beq.w	80025dc <Task_LEDS_ALARM+0x310>

        		    		char * pt1,*pt2,*pt3;
        		    		int t,h;
        		    		        		    		h=0;
 80024ba:	2300      	movs	r3, #0
 80024bc:	637b      	str	r3, [r7, #52]	; 0x34
        		    		        		    		for (t=0;t<100;t++)
 80024be:	2300      	movs	r3, #0
 80024c0:	63bb      	str	r3, [r7, #56]	; 0x38
 80024c2:	e037      	b.n	8002534 <Task_LEDS_ALARM+0x268>
 80024c4:	2000295c 	.word	0x2000295c
 80024c8:	0800f984 	.word	0x0800f984
 80024cc:	200005bc 	.word	0x200005bc
 80024d0:	000186a0 	.word	0x000186a0
 80024d4:	2000026c 	.word	0x2000026c
 80024d8:	200029d4 	.word	0x200029d4
 80024dc:	200005a8 	.word	0x200005a8
 80024e0:	2000053e 	.word	0x2000053e
 80024e4:	2000053c 	.word	0x2000053c
 80024e8:	0800f9a4 	.word	0x0800f9a4
 80024ec:	0800f9b4 	.word	0x0800f9b4
 80024f0:	20000e84 	.word	0x20000e84
 80024f4:	0800f9f8 	.word	0x0800f9f8
 80024f8:	0800fa78 	.word	0x0800fa78
 80024fc:	20001284 	.word	0x20001284
 8002500:	0800fa84 	.word	0x0800fa84
 8002504:	0800fa9c 	.word	0x0800fa9c
 8002508:	0800faac 	.word	0x0800faac
 800250c:	0800fab4 	.word	0x0800fab4
 8002510:	20001690 	.word	0x20001690
 8002514:	2000296c 	.word	0x2000296c
 8002518:	2000169c 	.word	0x2000169c
        		    		        		    			if (json_value[t]==',') h++;
 800251c:	4a80      	ldr	r2, [pc, #512]	; (8002720 <Task_LEDS_ALARM+0x454>)
 800251e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002520:	4413      	add	r3, r2
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	2b2c      	cmp	r3, #44	; 0x2c
 8002526:	d102      	bne.n	800252e <Task_LEDS_ALARM+0x262>
 8002528:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800252a:	3301      	adds	r3, #1
 800252c:	637b      	str	r3, [r7, #52]	; 0x34
        		    		        		    		for (t=0;t<100;t++)
 800252e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002530:	3301      	adds	r3, #1
 8002532:	63bb      	str	r3, [r7, #56]	; 0x38
 8002534:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002536:	2b63      	cmp	r3, #99	; 0x63
 8002538:	ddf0      	ble.n	800251c <Task_LEDS_ALARM+0x250>
        		    		        		    		if (h>=3){
 800253a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800253c:	2b02      	cmp	r3, #2
 800253e:	dd4d      	ble.n	80025dc <Task_LEDS_ALARM+0x310>

        		    		global_recv_clone++;   // se contabilizan como vlidas
 8002540:	4b78      	ldr	r3, [pc, #480]	; (8002724 <Task_LEDS_ALARM+0x458>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	3301      	adds	r3, #1
 8002546:	4a77      	ldr	r2, [pc, #476]	; (8002724 <Task_LEDS_ALARM+0x458>)
 8002548:	6013      	str	r3, [r2, #0]

        		    		pt1=strstr(json_value,",");
 800254a:	212c      	movs	r1, #44	; 0x2c
 800254c:	4874      	ldr	r0, [pc, #464]	; (8002720 <Task_LEDS_ALARM+0x454>)
 800254e:	f009 fc74 	bl	800be3a <strchr>
 8002552:	6238      	str	r0, [r7, #32]
        		    		pt2=strstr(pt1+1,",");
 8002554:	6a3b      	ldr	r3, [r7, #32]
 8002556:	3301      	adds	r3, #1
 8002558:	212c      	movs	r1, #44	; 0x2c
 800255a:	4618      	mov	r0, r3
 800255c:	f009 fc6d 	bl	800be3a <strchr>
 8002560:	61f8      	str	r0, [r7, #28]
        		    		pt3=strstr(pt2+1,",");
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	3301      	adds	r3, #1
 8002566:	212c      	movs	r1, #44	; 0x2c
 8002568:	4618      	mov	r0, r3
 800256a:	f009 fc66 	bl	800be3a <strchr>
 800256e:	61b8      	str	r0, [r7, #24]
        		    		global_sensor_level[0]=atof(json_value);
 8002570:	486b      	ldr	r0, [pc, #428]	; (8002720 <Task_LEDS_ALARM+0x454>)
 8002572:	f008 fb65 	bl	800ac40 <atof>
 8002576:	ec53 2b10 	vmov	r2, r3, d0
 800257a:	4610      	mov	r0, r2
 800257c:	4619      	mov	r1, r3
 800257e:	f7fe fb4b 	bl	8000c18 <__aeabi_d2f>
 8002582:	4603      	mov	r3, r0
 8002584:	4a68      	ldr	r2, [pc, #416]	; (8002728 <Task_LEDS_ALARM+0x45c>)
 8002586:	6013      	str	r3, [r2, #0]
        		    		global_sensor_level_max[0]=atof(pt1+1);
 8002588:	6a3b      	ldr	r3, [r7, #32]
 800258a:	3301      	adds	r3, #1
 800258c:	4618      	mov	r0, r3
 800258e:	f008 fb57 	bl	800ac40 <atof>
 8002592:	ec53 2b10 	vmov	r2, r3, d0
 8002596:	4610      	mov	r0, r2
 8002598:	4619      	mov	r1, r3
 800259a:	f7fe fb3d 	bl	8000c18 <__aeabi_d2f>
 800259e:	4603      	mov	r3, r0
 80025a0:	4a62      	ldr	r2, [pc, #392]	; (800272c <Task_LEDS_ALARM+0x460>)
 80025a2:	6013      	str	r3, [r2, #0]
        		    		global_sensor_level_min[0]=atof(pt2+1);
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	3301      	adds	r3, #1
 80025a8:	4618      	mov	r0, r3
 80025aa:	f008 fb49 	bl	800ac40 <atof>
 80025ae:	ec53 2b10 	vmov	r2, r3, d0
 80025b2:	4610      	mov	r0, r2
 80025b4:	4619      	mov	r1, r3
 80025b6:	f7fe fb2f 	bl	8000c18 <__aeabi_d2f>
 80025ba:	4603      	mov	r3, r0
 80025bc:	4a5c      	ldr	r2, [pc, #368]	; (8002730 <Task_LEDS_ALARM+0x464>)
 80025be:	6013      	str	r3, [r2, #0]
        		    		global_sensor_level_alarm[0]=atof(pt3+1);
 80025c0:	69bb      	ldr	r3, [r7, #24]
 80025c2:	3301      	adds	r3, #1
 80025c4:	4618      	mov	r0, r3
 80025c6:	f008 fb3b 	bl	800ac40 <atof>
 80025ca:	ec53 2b10 	vmov	r2, r3, d0
 80025ce:	4610      	mov	r0, r2
 80025d0:	4619      	mov	r1, r3
 80025d2:	f7fe fb21 	bl	8000c18 <__aeabi_d2f>
 80025d6:	4603      	mov	r3, r0
 80025d8:	4a56      	ldr	r2, [pc, #344]	; (8002734 <Task_LEDS_ALARM+0x468>)
 80025da:	6013      	str	r3, [r2, #0]
        		    		        		    		}
        		    	}

        		    	strcpy(json_tree[1], "IntensidadLuz");
 80025dc:	4b56      	ldr	r3, [pc, #344]	; (8002738 <Task_LEDS_ALARM+0x46c>)
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	4a56      	ldr	r2, [pc, #344]	; (800273c <Task_LEDS_ALARM+0x470>)
 80025e2:	461c      	mov	r4, r3
 80025e4:	4613      	mov	r3, r2
 80025e6:	cb07      	ldmia	r3!, {r0, r1, r2}
 80025e8:	6020      	str	r0, [r4, #0]
 80025ea:	6061      	str	r1, [r4, #4]
 80025ec:	60a2      	str	r2, [r4, #8]
 80025ee:	881b      	ldrh	r3, [r3, #0]
 80025f0:	81a3      	strh	r3, [r4, #12]
        		    	res = json_search(p, tok, (char*) ORION_req.HTTP_response,
 80025f2:	4b53      	ldr	r3, [pc, #332]	; (8002740 <Task_LEDS_ALARM+0x474>)
 80025f4:	691b      	ldr	r3, [r3, #16]
 80025f6:	4a53      	ldr	r2, [pc, #332]	; (8002744 <Task_LEDS_ALARM+0x478>)
 80025f8:	2164      	movs	r1, #100	; 0x64
 80025fa:	9103      	str	r1, [sp, #12]
 80025fc:	4948      	ldr	r1, [pc, #288]	; (8002720 <Task_LEDS_ALARM+0x454>)
 80025fe:	9102      	str	r1, [sp, #8]
 8002600:	494d      	ldr	r1, [pc, #308]	; (8002738 <Task_LEDS_ALARM+0x46c>)
 8002602:	9101      	str	r1, [sp, #4]
 8002604:	9300      	str	r3, [sp, #0]
 8002606:	4b50      	ldr	r3, [pc, #320]	; (8002748 <Task_LEDS_ALARM+0x47c>)
 8002608:	ca07      	ldmia	r2, {r0, r1, r2}
 800260a:	f000 ffa3 	bl	8003554 <json_search>
 800260e:	6278      	str	r0, [r7, #36]	; 0x24
							json_tree, json_value, JSON_VALUE_LIMIT);
        		    	if (json_value[0]!=0) {
 8002610:	4b43      	ldr	r3, [pc, #268]	; (8002720 <Task_LEDS_ALARM+0x454>)
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d05f      	beq.n	80026d8 <Task_LEDS_ALARM+0x40c>
        		    		char *pt1, *pt2, *pt3;
        		    		int t,h;
        		    		h=0;
 8002618:	2300      	movs	r3, #0
 800261a:	62fb      	str	r3, [r7, #44]	; 0x2c
        		    		for (t=0;t<100;t++)
 800261c:	2300      	movs	r3, #0
 800261e:	633b      	str	r3, [r7, #48]	; 0x30
 8002620:	e00b      	b.n	800263a <Task_LEDS_ALARM+0x36e>
        		    			if (json_value[t]==',') h++;
 8002622:	4a3f      	ldr	r2, [pc, #252]	; (8002720 <Task_LEDS_ALARM+0x454>)
 8002624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002626:	4413      	add	r3, r2
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	2b2c      	cmp	r3, #44	; 0x2c
 800262c:	d102      	bne.n	8002634 <Task_LEDS_ALARM+0x368>
 800262e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002630:	3301      	adds	r3, #1
 8002632:	62fb      	str	r3, [r7, #44]	; 0x2c
        		    		for (t=0;t<100;t++)
 8002634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002636:	3301      	adds	r3, #1
 8002638:	633b      	str	r3, [r7, #48]	; 0x30
 800263a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800263c:	2b63      	cmp	r3, #99	; 0x63
 800263e:	ddf0      	ble.n	8002622 <Task_LEDS_ALARM+0x356>
        		    		if (h>=3){
 8002640:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002642:	2b02      	cmp	r3, #2
 8002644:	dd48      	ble.n	80026d8 <Task_LEDS_ALARM+0x40c>
        		    		pt1 = strstr(json_value, ",");
 8002646:	212c      	movs	r1, #44	; 0x2c
 8002648:	4835      	ldr	r0, [pc, #212]	; (8002720 <Task_LEDS_ALARM+0x454>)
 800264a:	f009 fbf6 	bl	800be3a <strchr>
 800264e:	6178      	str	r0, [r7, #20]
        		    		pt2 = strstr(pt1 + 1, ",");
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	3301      	adds	r3, #1
 8002654:	212c      	movs	r1, #44	; 0x2c
 8002656:	4618      	mov	r0, r3
 8002658:	f009 fbef 	bl	800be3a <strchr>
 800265c:	6138      	str	r0, [r7, #16]
        		    		pt3 = strstr(pt2 + 1, ",");
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	3301      	adds	r3, #1
 8002662:	212c      	movs	r1, #44	; 0x2c
 8002664:	4618      	mov	r0, r3
 8002666:	f009 fbe8 	bl	800be3a <strchr>
 800266a:	60f8      	str	r0, [r7, #12]

        		    		global_sensor_level[1] = atof(json_value);
 800266c:	482c      	ldr	r0, [pc, #176]	; (8002720 <Task_LEDS_ALARM+0x454>)
 800266e:	f008 fae7 	bl	800ac40 <atof>
 8002672:	ec53 2b10 	vmov	r2, r3, d0
 8002676:	4610      	mov	r0, r2
 8002678:	4619      	mov	r1, r3
 800267a:	f7fe facd 	bl	8000c18 <__aeabi_d2f>
 800267e:	4603      	mov	r3, r0
 8002680:	4a29      	ldr	r2, [pc, #164]	; (8002728 <Task_LEDS_ALARM+0x45c>)
 8002682:	6053      	str	r3, [r2, #4]
        		    		global_sensor_level_max[1] = atof(pt1 + 1);
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	3301      	adds	r3, #1
 8002688:	4618      	mov	r0, r3
 800268a:	f008 fad9 	bl	800ac40 <atof>
 800268e:	ec53 2b10 	vmov	r2, r3, d0
 8002692:	4610      	mov	r0, r2
 8002694:	4619      	mov	r1, r3
 8002696:	f7fe fabf 	bl	8000c18 <__aeabi_d2f>
 800269a:	4603      	mov	r3, r0
 800269c:	4a23      	ldr	r2, [pc, #140]	; (800272c <Task_LEDS_ALARM+0x460>)
 800269e:	6053      	str	r3, [r2, #4]
        		    		global_sensor_level_min[1] = atof(pt2 + 1);   // si el nodo de conectado no ha pasado por configuracion tendr 10000.0
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	3301      	adds	r3, #1
 80026a4:	4618      	mov	r0, r3
 80026a6:	f008 facb 	bl	800ac40 <atof>
 80026aa:	ec53 2b10 	vmov	r2, r3, d0
 80026ae:	4610      	mov	r0, r2
 80026b0:	4619      	mov	r1, r3
 80026b2:	f7fe fab1 	bl	8000c18 <__aeabi_d2f>
 80026b6:	4603      	mov	r3, r0
 80026b8:	4a1d      	ldr	r2, [pc, #116]	; (8002730 <Task_LEDS_ALARM+0x464>)
 80026ba:	6053      	str	r3, [r2, #4]
        		    		global_sensor_level_alarm[1] = atof(pt3 + 1);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	3301      	adds	r3, #1
 80026c0:	4618      	mov	r0, r3
 80026c2:	f008 fabd 	bl	800ac40 <atof>
 80026c6:	ec53 2b10 	vmov	r2, r3, d0
 80026ca:	4610      	mov	r0, r2
 80026cc:	4619      	mov	r1, r3
 80026ce:	f7fe faa3 	bl	8000c18 <__aeabi_d2f>
 80026d2:	4603      	mov	r3, r0
 80026d4:	4a17      	ldr	r2, [pc, #92]	; (8002734 <Task_LEDS_ALARM+0x468>)
 80026d6:	6053      	str	r3, [r2, #4]
        		    		}
        		    	}
        		        //process ALARM
        		    	strcpy(json_tree[1],"Alarma");
 80026d8:	4b17      	ldr	r3, [pc, #92]	; (8002738 <Task_LEDS_ALARM+0x46c>)
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	4a1b      	ldr	r2, [pc, #108]	; (800274c <Task_LEDS_ALARM+0x480>)
 80026de:	6810      	ldr	r0, [r2, #0]
 80026e0:	6018      	str	r0, [r3, #0]
 80026e2:	8891      	ldrh	r1, [r2, #4]
 80026e4:	7992      	ldrb	r2, [r2, #6]
 80026e6:	8099      	strh	r1, [r3, #4]
 80026e8:	719a      	strb	r2, [r3, #6]
        		    	res=json_search(p,tok,(char *)ORION_req.HTTP_response, json_tree,json_value,JSON_VALUE_LIMIT);
 80026ea:	4b15      	ldr	r3, [pc, #84]	; (8002740 <Task_LEDS_ALARM+0x474>)
 80026ec:	691b      	ldr	r3, [r3, #16]
 80026ee:	4a15      	ldr	r2, [pc, #84]	; (8002744 <Task_LEDS_ALARM+0x478>)
 80026f0:	2164      	movs	r1, #100	; 0x64
 80026f2:	9103      	str	r1, [sp, #12]
 80026f4:	490a      	ldr	r1, [pc, #40]	; (8002720 <Task_LEDS_ALARM+0x454>)
 80026f6:	9102      	str	r1, [sp, #8]
 80026f8:	490f      	ldr	r1, [pc, #60]	; (8002738 <Task_LEDS_ALARM+0x46c>)
 80026fa:	9101      	str	r1, [sp, #4]
 80026fc:	9300      	str	r3, [sp, #0]
 80026fe:	4b12      	ldr	r3, [pc, #72]	; (8002748 <Task_LEDS_ALARM+0x47c>)
 8002700:	ca07      	ldmia	r2, {r0, r1, r2}
 8002702:	f000 ff27 	bl	8003554 <json_search>
 8002706:	6278      	str	r0, [r7, #36]	; 0x24
        		    	if (json_value[0]=='T')
 8002708:	4b05      	ldr	r3, [pc, #20]	; (8002720 <Task_LEDS_ALARM+0x454>)
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	2b54      	cmp	r3, #84	; 0x54
 800270e:	d103      	bne.n	8002718 <Task_LEDS_ALARM+0x44c>
        		    		global_alarm_trigger_value='1';
 8002710:	4b0f      	ldr	r3, [pc, #60]	; (8002750 <Task_LEDS_ALARM+0x484>)
 8002712:	2231      	movs	r2, #49	; 0x31
 8002714:	701a      	strb	r2, [r3, #0]
        		    	else
        		    		global_buzzer=0;

        		    	break;
 8002716:	e068      	b.n	80027ea <Task_LEDS_ALARM+0x51e>
        		    		global_buzzer=0;
 8002718:	4b0e      	ldr	r3, [pc, #56]	; (8002754 <Task_LEDS_ALARM+0x488>)
 800271a:	2200      	movs	r2, #0
 800271c:	701a      	strb	r2, [r3, #0]
        		    	break;
 800271e:	e064      	b.n	80027ea <Task_LEDS_ALARM+0x51e>
 8002720:	2000296c 	.word	0x2000296c
 8002724:	20000484 	.word	0x20000484
 8002728:	200004b0 	.word	0x200004b0
 800272c:	20000498 	.word	0x20000498
 8002730:	200004a0 	.word	0x200004a0
 8002734:	200004a8 	.word	0x200004a8
 8002738:	2000295c 	.word	0x2000295c
 800273c:	0800fac0 	.word	0x0800fac0
 8002740:	200005a8 	.word	0x200005a8
 8002744:	20001690 	.word	0x20001690
 8002748:	2000169c 	.word	0x2000169c
 800274c:	0800fad0 	.word	0x0800fad0
 8002750:	200004c8 	.word	0x200004c8
 8002754:	200004c4 	.word	0x200004c4
        				case 2: // mode conectado
        				global_recv_connect++;
 8002758:	4b36      	ldr	r3, [pc, #216]	; (8002834 <Task_LEDS_ALARM+0x568>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	3301      	adds	r3, #1
 800275e:	4a35      	ldr	r2, [pc, #212]	; (8002834 <Task_LEDS_ALARM+0x568>)
 8002760:	6013      	str	r3, [r2, #0]
        		    	// ALARM_SRC
        		    		//process alarm_src
        				    strcpy(json_tree[0],IoT_NAME);
 8002762:	4b35      	ldr	r3, [pc, #212]	; (8002838 <Task_LEDS_ALARM+0x56c>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a35      	ldr	r2, [pc, #212]	; (800283c <Task_LEDS_ALARM+0x570>)
 8002768:	461c      	mov	r4, r3
 800276a:	4615      	mov	r5, r2
 800276c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800276e:	6020      	str	r0, [r4, #0]
 8002770:	6061      	str	r1, [r4, #4]
 8002772:	60a2      	str	r2, [r4, #8]
 8002774:	60e3      	str	r3, [r4, #12]
        				   	strcpy(json_tree[2], "value");
 8002776:	4b30      	ldr	r3, [pc, #192]	; (8002838 <Task_LEDS_ALARM+0x56c>)
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	4a31      	ldr	r2, [pc, #196]	; (8002840 <Task_LEDS_ALARM+0x574>)
 800277c:	6810      	ldr	r0, [r2, #0]
 800277e:	6018      	str	r0, [r3, #0]
 8002780:	8892      	ldrh	r2, [r2, #4]
 8002782:	809a      	strh	r2, [r3, #4]
        				    strcpy(json_tree[3], "");
 8002784:	4b2c      	ldr	r3, [pc, #176]	; (8002838 <Task_LEDS_ALARM+0x56c>)
 8002786:	68db      	ldr	r3, [r3, #12]
 8002788:	2200      	movs	r2, #0
 800278a:	701a      	strb	r2, [r3, #0]
        				    strcpy(json_tree[1],"Alarma_src");
 800278c:	4b2a      	ldr	r3, [pc, #168]	; (8002838 <Task_LEDS_ALARM+0x56c>)
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	492c      	ldr	r1, [pc, #176]	; (8002844 <Task_LEDS_ALARM+0x578>)
 8002792:	461a      	mov	r2, r3
 8002794:	460b      	mov	r3, r1
 8002796:	cb03      	ldmia	r3!, {r0, r1}
 8002798:	6010      	str	r0, [r2, #0]
 800279a:	6051      	str	r1, [r2, #4]
 800279c:	8819      	ldrh	r1, [r3, #0]
 800279e:	789b      	ldrb	r3, [r3, #2]
 80027a0:	8111      	strh	r1, [r2, #8]
 80027a2:	7293      	strb	r3, [r2, #10]

        		    		res=json_search(p,tok,(char *)ORION_req.HTTP_response, json_tree,json_value,JSON_VALUE_LIMIT);
 80027a4:	4b28      	ldr	r3, [pc, #160]	; (8002848 <Task_LEDS_ALARM+0x57c>)
 80027a6:	691b      	ldr	r3, [r3, #16]
 80027a8:	4a28      	ldr	r2, [pc, #160]	; (800284c <Task_LEDS_ALARM+0x580>)
 80027aa:	2164      	movs	r1, #100	; 0x64
 80027ac:	9103      	str	r1, [sp, #12]
 80027ae:	4928      	ldr	r1, [pc, #160]	; (8002850 <Task_LEDS_ALARM+0x584>)
 80027b0:	9102      	str	r1, [sp, #8]
 80027b2:	4921      	ldr	r1, [pc, #132]	; (8002838 <Task_LEDS_ALARM+0x56c>)
 80027b4:	9101      	str	r1, [sp, #4]
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	4b26      	ldr	r3, [pc, #152]	; (8002854 <Task_LEDS_ALARM+0x588>)
 80027ba:	ca07      	ldmia	r2, {r0, r1, r2}
 80027bc:	f000 feca 	bl	8003554 <json_search>
 80027c0:	6278      	str	r0, [r7, #36]	; 0x24
        		    		if (!(strcmp(last_alarm_src_trigger,json_value)==0)) // son iguales no se actua sobre buzzer
 80027c2:	4923      	ldr	r1, [pc, #140]	; (8002850 <Task_LEDS_ALARM+0x584>)
 80027c4:	4824      	ldr	r0, [pc, #144]	; (8002858 <Task_LEDS_ALARM+0x58c>)
 80027c6:	f7fd fd0b 	bl	80001e0 <strcmp>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d00b      	beq.n	80027e8 <Task_LEDS_ALARM+0x51c>
        		    		{
        		    			strcpy(last_alarm_src_trigger,json_value); // para que no lo desconecte constantemente, slo una vez
 80027d0:	491f      	ldr	r1, [pc, #124]	; (8002850 <Task_LEDS_ALARM+0x584>)
 80027d2:	4821      	ldr	r0, [pc, #132]	; (8002858 <Task_LEDS_ALARM+0x58c>)
 80027d4:	f009 fb3e 	bl	800be54 <strcpy>
        		    			global_alarm_trigger_time=xTaskGetTickCount();
 80027d8:	f006 fd8e 	bl	80092f8 <xTaskGetTickCount>
 80027dc:	4603      	mov	r3, r0
 80027de:	4a1f      	ldr	r2, [pc, #124]	; (800285c <Task_LEDS_ALARM+0x590>)
 80027e0:	6013      	str	r3, [r2, #0]
        		    			global_buzzer=0;
 80027e2:	4b1f      	ldr	r3, [pc, #124]	; (8002860 <Task_LEDS_ALARM+0x594>)
 80027e4:	2200      	movs	r2, #0
 80027e6:	701a      	strb	r2, [r3, #0]
        		    		}
        		    		break;
 80027e8:	bf00      	nop
        			}

                    //sprintf(buffer_response,"%c\r\n",global_alarm);
                    //print_buffer("ALARM","He terminado de procesar\r\n");

                    ORION_req.status=0;
 80027ea:	4b17      	ldr	r3, [pc, #92]	; (8002848 <Task_LEDS_ALARM+0x57c>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	701a      	strb	r2, [r3, #0]
                    ORION_req.src=0;
 80027f0:	4b15      	ldr	r3, [pc, #84]	; (8002848 <Task_LEDS_ALARM+0x57c>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	705a      	strb	r2, [r3, #1]
            		xSemaphoreGive(ORION_xSem);
 80027f6:	4b1b      	ldr	r3, [pc, #108]	; (8002864 <Task_LEDS_ALARM+0x598>)
 80027f8:	6818      	ldr	r0, [r3, #0]
 80027fa:	2300      	movs	r3, #0
 80027fc:	2200      	movs	r2, #0
 80027fe:	2100      	movs	r1, #0
 8002800:	f005 fd66 	bl	80082d0 <xQueueGenericSend>
            		vTaskDelay((1+rand()%2)/portTICK_RATE_MS );
 8002804:	f009 f9fe 	bl	800bc04 <rand>
 8002808:	4603      	mov	r3, r0
 800280a:	2b00      	cmp	r3, #0
 800280c:	f003 0301 	and.w	r3, r3, #1
 8002810:	bfb8      	it	lt
 8002812:	425b      	neglt	r3, r3
 8002814:	3301      	adds	r3, #1
 8002816:	4618      	mov	r0, r3
 8002818:	f006 fc1e 	bl	8009058 <vTaskDelay>
 800281c:	e009      	b.n	8002832 <Task_LEDS_ALARM+0x566>
        	}else{
                xSemaphoreGive(ORION_xSem);
 800281e:	4b11      	ldr	r3, [pc, #68]	; (8002864 <Task_LEDS_ALARM+0x598>)
 8002820:	6818      	ldr	r0, [r3, #0]
 8002822:	2300      	movs	r3, #0
 8002824:	2200      	movs	r2, #0
 8002826:	2100      	movs	r1, #0
 8002828:	f005 fd52 	bl	80082d0 <xQueueGenericSend>
        	    vTaskDelay(10/portTICK_RATE_MS );
 800282c:	200a      	movs	r0, #10
 800282e:	f006 fc13 	bl	8009058 <vTaskDelay>
		while (xSemaphoreTake(ORION_xSem, 10000/portTICK_RATE_MS  ) != pdTRUE )
 8002832:	e583      	b.n	800233c <Task_LEDS_ALARM+0x70>
 8002834:	20000488 	.word	0x20000488
 8002838:	2000295c 	.word	0x2000295c
 800283c:	0800f9a4 	.word	0x0800f9a4
 8002840:	0800faac 	.word	0x0800faac
 8002844:	0800fad8 	.word	0x0800fad8
 8002848:	200005a8 	.word	0x200005a8
 800284c:	20001690 	.word	0x20001690
 8002850:	2000296c 	.word	0x2000296c
 8002854:	2000169c 	.word	0x2000169c
 8002858:	200004d8 	.word	0x200004d8
 800285c:	200004cc 	.word	0x200004cc
 8002860:	200004c4 	.word	0x200004c4
 8002864:	200029d4 	.word	0x200029d4

08002868 <Task_TEMP>:
#include <jsmn.h>
#include <task.h>
#include <math.h>


void Task_TEMP( void *pvParameters ){
 8002868:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800286c:	b09e      	sub	sp, #120	; 0x78
 800286e:	af12      	add	r7, sp, #72	; 0x48
 8002870:	6278      	str	r0, [r7, #36]	; 0x24
int i;

	while(1){
		while (xSemaphoreTake(ORION_xSem, 10000/portTICK_RATE_MS  ) != pdTRUE )
 8002872:	e002      	b.n	800287a <Task_TEMP+0x12>
			i=i+1;
 8002874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002876:	3301      	adds	r3, #1
 8002878:	62fb      	str	r3, [r7, #44]	; 0x2c
		while (xSemaphoreTake(ORION_xSem, 10000/portTICK_RATE_MS  ) != pdTRUE )
 800287a:	4b87      	ldr	r3, [pc, #540]	; (8002a98 <Task_TEMP+0x230>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f242 7110 	movw	r1, #10000	; 0x2710
 8002882:	4618      	mov	r0, r3
 8002884:	f005 ff9e 	bl	80087c4 <xQueueSemaphoreTake>
 8002888:	4603      	mov	r3, r0
 800288a:	2b01      	cmp	r3, #1
 800288c:	d1f2      	bne.n	8002874 <Task_TEMP+0xc>

		if ((ORION_req.status==0)&&(global_try_change_mode==1)){
 800288e:	4b83      	ldr	r3, [pc, #524]	; (8002a9c <Task_TEMP+0x234>)
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d10e      	bne.n	80028b4 <Task_TEMP+0x4c>
 8002896:	4b82      	ldr	r3, [pc, #520]	; (8002aa0 <Task_TEMP+0x238>)
 8002898:	781b      	ldrb	r3, [r3, #0]
 800289a:	2b01      	cmp	r3, #1
 800289c:	d10a      	bne.n	80028b4 <Task_TEMP+0x4c>
				       xSemaphoreGive(ORION_xSem);
 800289e:	4b7e      	ldr	r3, [pc, #504]	; (8002a98 <Task_TEMP+0x230>)
 80028a0:	6818      	ldr	r0, [r3, #0]
 80028a2:	2300      	movs	r3, #0
 80028a4:	2200      	movs	r2, #0
 80028a6:	2100      	movs	r1, #0
 80028a8:	f005 fd12 	bl	80082d0 <xQueueGenericSend>
				       vTaskDelay(100/portTICK_RATE_MS );
 80028ac:	2064      	movs	r0, #100	; 0x64
 80028ae:	f006 fbd3 	bl	8009058 <vTaskDelay>
				       continue;
 80028b2:	e0f0      	b.n	8002a96 <Task_TEMP+0x22e>
				}

		if (ORION_req.status==0){ //idle
 80028b4:	4b79      	ldr	r3, [pc, #484]	; (8002a9c <Task_TEMP+0x234>)
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	f040 80c0 	bne.w	8002a3e <Task_TEMP+0x1d6>
       // print_buffer("TEMP","REQ=0\r\n");
        	switch (global_mode){
 80028be:	4b79      	ldr	r3, [pc, #484]	; (8002aa4 <Task_TEMP+0x23c>)
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d002      	beq.n	80028cc <Task_TEMP+0x64>
 80028c6:	2b03      	cmp	r3, #3
 80028c8:	d07a      	beq.n	80029c0 <Task_TEMP+0x158>
 80028ca:	e0ad      	b.n	8002a28 <Task_TEMP+0x1c0>
        	case 2: // conectado publica
        	sprintf(buff_sprintf_body,ORION_UPDATE_BODY_TEMP,IoT_NAME,global_sensor_level[0],global_sensor_level_max[0],global_sensor_level_min[0],global_sensor_level_alarm[0],global_sensor_level[1],global_sensor_level_max[1],global_sensor_level_min[1],global_sensor_level_alarm[1],global_buzzer?'T':'F');
 80028cc:	4b76      	ldr	r3, [pc, #472]	; (8002aa8 <Task_TEMP+0x240>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7fd fe51 	bl	8000578 <__aeabi_f2d>
 80028d6:	4682      	mov	sl, r0
 80028d8:	468b      	mov	fp, r1
 80028da:	4b74      	ldr	r3, [pc, #464]	; (8002aac <Task_TEMP+0x244>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4618      	mov	r0, r3
 80028e0:	f7fd fe4a 	bl	8000578 <__aeabi_f2d>
 80028e4:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80028e8:	4b71      	ldr	r3, [pc, #452]	; (8002ab0 <Task_TEMP+0x248>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7fd fe43 	bl	8000578 <__aeabi_f2d>
 80028f2:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80028f6:	4b6f      	ldr	r3, [pc, #444]	; (8002ab4 <Task_TEMP+0x24c>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7fd fe3c 	bl	8000578 <__aeabi_f2d>
 8002900:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002904:	4b68      	ldr	r3, [pc, #416]	; (8002aa8 <Task_TEMP+0x240>)
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	4618      	mov	r0, r3
 800290a:	f7fd fe35 	bl	8000578 <__aeabi_f2d>
 800290e:	e9c7 0100 	strd	r0, r1, [r7]
 8002912:	4b66      	ldr	r3, [pc, #408]	; (8002aac <Task_TEMP+0x244>)
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	4618      	mov	r0, r3
 8002918:	f7fd fe2e 	bl	8000578 <__aeabi_f2d>
 800291c:	4680      	mov	r8, r0
 800291e:	4689      	mov	r9, r1
 8002920:	4b63      	ldr	r3, [pc, #396]	; (8002ab0 <Task_TEMP+0x248>)
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	4618      	mov	r0, r3
 8002926:	f7fd fe27 	bl	8000578 <__aeabi_f2d>
 800292a:	4604      	mov	r4, r0
 800292c:	460d      	mov	r5, r1
 800292e:	4b61      	ldr	r3, [pc, #388]	; (8002ab4 <Task_TEMP+0x24c>)
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	4618      	mov	r0, r3
 8002934:	f7fd fe20 	bl	8000578 <__aeabi_f2d>
 8002938:	4b5f      	ldr	r3, [pc, #380]	; (8002ab8 <Task_TEMP+0x250>)
 800293a:	781b      	ldrb	r3, [r3, #0]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d001      	beq.n	8002944 <Task_TEMP+0xdc>
 8002940:	2354      	movs	r3, #84	; 0x54
 8002942:	e000      	b.n	8002946 <Task_TEMP+0xde>
 8002944:	2346      	movs	r3, #70	; 0x46
 8002946:	9310      	str	r3, [sp, #64]	; 0x40
 8002948:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800294c:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
 8002950:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 8002954:	ed97 7b00 	vldr	d7, [r7]
 8002958:	ed8d 7b08 	vstr	d7, [sp, #32]
 800295c:	ed97 7b02 	vldr	d7, [r7, #8]
 8002960:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002964:	ed97 7b04 	vldr	d7, [r7, #16]
 8002968:	ed8d 7b04 	vstr	d7, [sp, #16]
 800296c:	ed97 7b06 	vldr	d7, [r7, #24]
 8002970:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002974:	e9cd ab00 	strd	sl, fp, [sp]
 8002978:	4a50      	ldr	r2, [pc, #320]	; (8002abc <Task_TEMP+0x254>)
 800297a:	4951      	ldr	r1, [pc, #324]	; (8002ac0 <Task_TEMP+0x258>)
 800297c:	4851      	ldr	r0, [pc, #324]	; (8002ac4 <Task_TEMP+0x25c>)
 800297e:	f009 f9f9 	bl	800bd74 <siprintf>
        	sprintf(buff_sprintf1024,"%s %d\r\n\r\n%s",ORION_UPDATE,strlen(buff_sprintf_body),buff_sprintf_body);
 8002982:	4850      	ldr	r0, [pc, #320]	; (8002ac4 <Task_TEMP+0x25c>)
 8002984:	f7fd fc36 	bl	80001f4 <strlen>
 8002988:	4603      	mov	r3, r0
 800298a:	4a4e      	ldr	r2, [pc, #312]	; (8002ac4 <Task_TEMP+0x25c>)
 800298c:	9200      	str	r2, [sp, #0]
 800298e:	4a4e      	ldr	r2, [pc, #312]	; (8002ac8 <Task_TEMP+0x260>)
 8002990:	494e      	ldr	r1, [pc, #312]	; (8002acc <Task_TEMP+0x264>)
 8002992:	484f      	ldr	r0, [pc, #316]	; (8002ad0 <Task_TEMP+0x268>)
 8002994:	f009 f9ee 	bl	800bd74 <siprintf>
        	ORION_req.HTTP_request=buff_sprintf1024;
 8002998:	4b40      	ldr	r3, [pc, #256]	; (8002a9c <Task_TEMP+0x234>)
 800299a:	4a4d      	ldr	r2, [pc, #308]	; (8002ad0 <Task_TEMP+0x268>)
 800299c:	60da      	str	r2, [r3, #12]
            ORION_req.machine_dest=ORION_ADDRESS;
 800299e:	4b3f      	ldr	r3, [pc, #252]	; (8002a9c <Task_TEMP+0x234>)
 80029a0:	4a4c      	ldr	r2, [pc, #304]	; (8002ad4 <Task_TEMP+0x26c>)
 80029a2:	605a      	str	r2, [r3, #4]
    		ORION_req.port_dest=ORION_PORT;
 80029a4:	4b3d      	ldr	r3, [pc, #244]	; (8002a9c <Task_TEMP+0x234>)
 80029a6:	f242 7210 	movw	r2, #10000	; 0x2710
 80029aa:	609a      	str	r2, [r3, #8]
    		ORION_req.HTTP_response=NULL;
 80029ac:	4b3b      	ldr	r3, [pc, #236]	; (8002a9c <Task_TEMP+0x234>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	611a      	str	r2, [r3, #16]
    		ORION_req.src=2;
 80029b2:	4b3a      	ldr	r3, [pc, #232]	; (8002a9c <Task_TEMP+0x234>)
 80029b4:	2202      	movs	r2, #2
 80029b6:	705a      	strb	r2, [r3, #1]
    		ORION_req.status=1; // solicitud
 80029b8:	4b38      	ldr	r3, [pc, #224]	; (8002a9c <Task_TEMP+0x234>)
 80029ba:	2201      	movs	r2, #1
 80029bc:	701a      	strb	r2, [r3, #0]
    		break;
 80029be:	e033      	b.n	8002a28 <Task_TEMP+0x1c0>
        	case 3:// clon publica si se detectado una desconexin del alarma

         		if (global_alarm_remote_disconnect==1){
 80029c0:	4b45      	ldr	r3, [pc, #276]	; (8002ad8 <Task_TEMP+0x270>)
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d12e      	bne.n	8002a26 <Task_TEMP+0x1be>
         		global_alarm_remote_disconnect=0;
 80029c8:	4b43      	ldr	r3, [pc, #268]	; (8002ad8 <Task_TEMP+0x270>)
 80029ca:	2200      	movs	r2, #0
 80029cc:	701a      	strb	r2, [r3, #0]
         		global_alarm_remote_disconnect_count++;
 80029ce:	4b43      	ldr	r3, [pc, #268]	; (8002adc <Task_TEMP+0x274>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	3301      	adds	r3, #1
 80029d4:	4a41      	ldr	r2, [pc, #260]	; (8002adc <Task_TEMP+0x274>)
 80029d6:	6013      	str	r3, [r2, #0]
         		sprintf(buff_sprintf_body,ORION_UPDATE_ALARM,IoT_NAME_CLONE,IoT_NAME,global_alarm_remote_disconnect_count);
 80029d8:	4b40      	ldr	r3, [pc, #256]	; (8002adc <Task_TEMP+0x274>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	9300      	str	r3, [sp, #0]
 80029de:	4b37      	ldr	r3, [pc, #220]	; (8002abc <Task_TEMP+0x254>)
 80029e0:	4a3f      	ldr	r2, [pc, #252]	; (8002ae0 <Task_TEMP+0x278>)
 80029e2:	4940      	ldr	r1, [pc, #256]	; (8002ae4 <Task_TEMP+0x27c>)
 80029e4:	4837      	ldr	r0, [pc, #220]	; (8002ac4 <Task_TEMP+0x25c>)
 80029e6:	f009 f9c5 	bl	800bd74 <siprintf>
         		sprintf(buff_sprintf1024,"%s %d\r\n\r\n%s",ORION_UPDATE,strlen(buff_sprintf_body),buff_sprintf_body);
 80029ea:	4836      	ldr	r0, [pc, #216]	; (8002ac4 <Task_TEMP+0x25c>)
 80029ec:	f7fd fc02 	bl	80001f4 <strlen>
 80029f0:	4603      	mov	r3, r0
 80029f2:	4a34      	ldr	r2, [pc, #208]	; (8002ac4 <Task_TEMP+0x25c>)
 80029f4:	9200      	str	r2, [sp, #0]
 80029f6:	4a34      	ldr	r2, [pc, #208]	; (8002ac8 <Task_TEMP+0x260>)
 80029f8:	4934      	ldr	r1, [pc, #208]	; (8002acc <Task_TEMP+0x264>)
 80029fa:	4835      	ldr	r0, [pc, #212]	; (8002ad0 <Task_TEMP+0x268>)
 80029fc:	f009 f9ba 	bl	800bd74 <siprintf>
         		ORION_req.HTTP_request=buff_sprintf1024;
 8002a00:	4b26      	ldr	r3, [pc, #152]	; (8002a9c <Task_TEMP+0x234>)
 8002a02:	4a33      	ldr	r2, [pc, #204]	; (8002ad0 <Task_TEMP+0x268>)
 8002a04:	60da      	str	r2, [r3, #12]
                    ORION_req.machine_dest=ORION_ADDRESS;
 8002a06:	4b25      	ldr	r3, [pc, #148]	; (8002a9c <Task_TEMP+0x234>)
 8002a08:	4a32      	ldr	r2, [pc, #200]	; (8002ad4 <Task_TEMP+0x26c>)
 8002a0a:	605a      	str	r2, [r3, #4]
            		ORION_req.port_dest=ORION_PORT;
 8002a0c:	4b23      	ldr	r3, [pc, #140]	; (8002a9c <Task_TEMP+0x234>)
 8002a0e:	f242 7210 	movw	r2, #10000	; 0x2710
 8002a12:	609a      	str	r2, [r3, #8]
            		ORION_req.HTTP_response=NULL;
 8002a14:	4b21      	ldr	r3, [pc, #132]	; (8002a9c <Task_TEMP+0x234>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	611a      	str	r2, [r3, #16]
            		ORION_req.src=2;
 8002a1a:	4b20      	ldr	r3, [pc, #128]	; (8002a9c <Task_TEMP+0x234>)
 8002a1c:	2202      	movs	r2, #2
 8002a1e:	705a      	strb	r2, [r3, #1]
            		ORION_req.status=1; // solicitud
 8002a20:	4b1e      	ldr	r3, [pc, #120]	; (8002a9c <Task_TEMP+0x234>)
 8002a22:	2201      	movs	r2, #1
 8002a24:	701a      	strb	r2, [r3, #0]
         		}

         		break;
 8002a26:	bf00      	nop
		    }

    		xSemaphoreGive(ORION_xSem);
 8002a28:	4b1b      	ldr	r3, [pc, #108]	; (8002a98 <Task_TEMP+0x230>)
 8002a2a:	6818      	ldr	r0, [r3, #0]
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	2200      	movs	r2, #0
 8002a30:	2100      	movs	r1, #0
 8002a32:	f005 fc4d 	bl	80082d0 <xQueueGenericSend>
    		vTaskDelay(1/portTICK_RATE_MS );
 8002a36:	2001      	movs	r0, #1
 8002a38:	f006 fb0e 	bl	8009058 <vTaskDelay>
 8002a3c:	e71d      	b.n	800287a <Task_TEMP+0x12>
        }
        else{

        	if ((ORION_req.status==2)&&(ORION_req.src==2)){
 8002a3e:	4b17      	ldr	r3, [pc, #92]	; (8002a9c <Task_TEMP+0x234>)
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d11d      	bne.n	8002a82 <Task_TEMP+0x21a>
 8002a46:	4b15      	ldr	r3, [pc, #84]	; (8002a9c <Task_TEMP+0x234>)
 8002a48:	785b      	ldrb	r3, [r3, #1]
 8002a4a:	2b02      	cmp	r3, #2
 8002a4c:	d119      	bne.n	8002a82 <Task_TEMP+0x21a>
        		// si es !=1 y no es null es porque es la respuesta.
        		// procesarla
        		// se asume una escritura correcta y no se procesa
        		 ORION_req.status=0;
 8002a4e:	4b13      	ldr	r3, [pc, #76]	; (8002a9c <Task_TEMP+0x234>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	701a      	strb	r2, [r3, #0]
        		 ORION_req.src=0;
 8002a54:	4b11      	ldr	r3, [pc, #68]	; (8002a9c <Task_TEMP+0x234>)
 8002a56:	2200      	movs	r2, #0
 8002a58:	705a      	strb	r2, [r3, #1]
        		 xSemaphoreGive(ORION_xSem);
 8002a5a:	4b0f      	ldr	r3, [pc, #60]	; (8002a98 <Task_TEMP+0x230>)
 8002a5c:	6818      	ldr	r0, [r3, #0]
 8002a5e:	2300      	movs	r3, #0
 8002a60:	2200      	movs	r2, #0
 8002a62:	2100      	movs	r1, #0
 8002a64:	f005 fc34 	bl	80082d0 <xQueueGenericSend>
        		 vTaskDelay((10+rand()%2)/portTICK_RATE_MS );
 8002a68:	f009 f8cc 	bl	800bc04 <rand>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	f003 0301 	and.w	r3, r3, #1
 8002a74:	bfb8      	it	lt
 8002a76:	425b      	neglt	r3, r3
 8002a78:	330a      	adds	r3, #10
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f006 faec 	bl	8009058 <vTaskDelay>
 8002a80:	e009      	b.n	8002a96 <Task_TEMP+0x22e>
        		// vTaskDelay((10+rand()%10)/portTICK_RATE_MS );
        	}
        	else
        	{
        	 xSemaphoreGive(ORION_xSem);
 8002a82:	4b05      	ldr	r3, [pc, #20]	; (8002a98 <Task_TEMP+0x230>)
 8002a84:	6818      	ldr	r0, [r3, #0]
 8002a86:	2300      	movs	r3, #0
 8002a88:	2200      	movs	r2, #0
 8002a8a:	2100      	movs	r1, #0
 8002a8c:	f005 fc20 	bl	80082d0 <xQueueGenericSend>
        	 vTaskDelay(10/portTICK_RATE_MS );
 8002a90:	200a      	movs	r0, #10
 8002a92:	f006 fae1 	bl	8009058 <vTaskDelay>
		while (xSemaphoreTake(ORION_xSem, 10000/portTICK_RATE_MS  ) != pdTRUE )
 8002a96:	e6f0      	b.n	800287a <Task_TEMP+0x12>
 8002a98:	200029d4 	.word	0x200029d4
 8002a9c:	200005a8 	.word	0x200005a8
 8002aa0:	2000053e 	.word	0x2000053e
 8002aa4:	2000053c 	.word	0x2000053c
 8002aa8:	200004b0 	.word	0x200004b0
 8002aac:	20000498 	.word	0x20000498
 8002ab0:	200004a0 	.word	0x200004a0
 8002ab4:	200004a8 	.word	0x200004a8
 8002ab8:	200004c4 	.word	0x200004c4
 8002abc:	0800fae4 	.word	0x0800fae4
 8002ac0:	0800faf4 	.word	0x0800faf4
 8002ac4:	20000e84 	.word	0x20000e84
 8002ac8:	0800fc28 	.word	0x0800fc28
 8002acc:	0800fca8 	.word	0x0800fca8
 8002ad0:	20001284 	.word	0x20001284
 8002ad4:	0800fcb4 	.word	0x0800fcb4
 8002ad8:	200004d0 	.word	0x200004d0
 8002adc:	200004d4 	.word	0x200004d4
 8002ae0:	0800fccc 	.word	0x0800fccc
 8002ae4:	0800fcdc 	.word	0x0800fcdc

08002ae8 <strcpy_p>:

// char buff_j[4000];


static char * strcpy_p(char *s1, const char *s2)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b085      	sub	sp, #20
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	6039      	str	r1, [r7, #0]
    char *s = s1;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	60fb      	str	r3, [r7, #12]
    while ((*s++ = *s2++) != 0)
 8002af6:	bf00      	nop
 8002af8:	683a      	ldr	r2, [r7, #0]
 8002afa:	1c53      	adds	r3, r2, #1
 8002afc:	603b      	str	r3, [r7, #0]
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	1c59      	adds	r1, r3, #1
 8002b02:	60f9      	str	r1, [r7, #12]
 8002b04:	7812      	ldrb	r2, [r2, #0]
 8002b06:	701a      	strb	r2, [r3, #0]
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d1f4      	bne.n	8002af8 <strcpy_p+0x10>
	;
    return (s1);
 8002b0e:	687b      	ldr	r3, [r7, #4]
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	3714      	adds	r7, #20
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <jsmn_alloc_token>:
 */



static jsmntok_t *jsmn_alloc_token(jsmn_parser *parser,
		jsmntok_t *tokens, size_t num_tokens) {
 8002b1c:	b480      	push	{r7}
 8002b1e:	b087      	sub	sp, #28
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	60f8      	str	r0, [r7, #12]
 8002b24:	60b9      	str	r1, [r7, #8]
 8002b26:	607a      	str	r2, [r7, #4]
	jsmntok_t *tok;
	if (parser->toknext >= num_tokens) {
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	687a      	ldr	r2, [r7, #4]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	d801      	bhi.n	8002b36 <jsmn_alloc_token+0x1a>
		return NULL;
 8002b32:	2300      	movs	r3, #0
 8002b34:	e014      	b.n	8002b60 <jsmn_alloc_token+0x44>
	}
	tok = &tokens[parser->toknext++];
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	1c59      	adds	r1, r3, #1
 8002b3c:	68fa      	ldr	r2, [r7, #12]
 8002b3e:	6051      	str	r1, [r2, #4]
 8002b40:	011b      	lsls	r3, r3, #4
 8002b42:	68ba      	ldr	r2, [r7, #8]
 8002b44:	4413      	add	r3, r2
 8002b46:	617b      	str	r3, [r7, #20]
	tok->start = tok->end = -1;
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	f04f 32ff 	mov.w	r2, #4294967295
 8002b4e:	609a      	str	r2, [r3, #8]
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	689a      	ldr	r2, [r3, #8]
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	605a      	str	r2, [r3, #4]
	tok->size = 0;
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	60da      	str	r2, [r3, #12]
#ifdef JSMN_PARENT_LINKS
	tok->parent = -1;
#endif
	return tok;
 8002b5e:	697b      	ldr	r3, [r7, #20]
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	371c      	adds	r7, #28
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr

08002b6c <jsmn_fill_token>:

/**
 * Fills token type and boundaries.
 */
static void jsmn_fill_token(jsmntok_t *token, jsmntype_t type,
                            int start, int end) {
 8002b6c:	b480      	push	{r7}
 8002b6e:	b085      	sub	sp, #20
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	60f8      	str	r0, [r7, #12]
 8002b74:	607a      	str	r2, [r7, #4]
 8002b76:	603b      	str	r3, [r7, #0]
 8002b78:	460b      	mov	r3, r1
 8002b7a:	72fb      	strb	r3, [r7, #11]
	token->type = type;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	7afa      	ldrb	r2, [r7, #11]
 8002b80:	701a      	strb	r2, [r3, #0]
	token->start = start;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	605a      	str	r2, [r3, #4]
	token->end = end;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	683a      	ldr	r2, [r7, #0]
 8002b8c:	609a      	str	r2, [r3, #8]
	token->size = 0;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2200      	movs	r2, #0
 8002b92:	60da      	str	r2, [r3, #12]
}
 8002b94:	bf00      	nop
 8002b96:	3714      	adds	r7, #20
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr

08002ba0 <jsmn_parse_primitive>:

/**
 * Fills next available token with JSON primitive.
 */
static int jsmn_parse_primitive(jsmn_parser *parser, const char *js,
		size_t len, jsmntok_t *tokens, size_t num_tokens) {
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b086      	sub	sp, #24
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	60f8      	str	r0, [r7, #12]
 8002ba8:	60b9      	str	r1, [r7, #8]
 8002baa:	607a      	str	r2, [r7, #4]
 8002bac:	603b      	str	r3, [r7, #0]
	jsmntok_t *token;
	int start;

	start = parser->pos;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	617b      	str	r3, [r7, #20]

	for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8002bb4:	e07b      	b.n	8002cae <jsmn_parse_primitive+0x10e>
		switch (js[parser->pos]) {
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	68ba      	ldr	r2, [r7, #8]
 8002bbc:	4413      	add	r3, r2
 8002bbe:	781b      	ldrb	r3, [r3, #0]
 8002bc0:	2b7d      	cmp	r3, #125	; 0x7d
 8002bc2:	f000 8082 	beq.w	8002cca <jsmn_parse_primitive+0x12a>
 8002bc6:	2b7d      	cmp	r3, #125	; 0x7d
 8002bc8:	dc58      	bgt.n	8002c7c <jsmn_parse_primitive+0xdc>
 8002bca:	2b5d      	cmp	r3, #93	; 0x5d
 8002bcc:	d07d      	beq.n	8002cca <jsmn_parse_primitive+0x12a>
 8002bce:	2b5d      	cmp	r3, #93	; 0x5d
 8002bd0:	dc54      	bgt.n	8002c7c <jsmn_parse_primitive+0xdc>
 8002bd2:	2b2c      	cmp	r3, #44	; 0x2c
 8002bd4:	dc50      	bgt.n	8002c78 <jsmn_parse_primitive+0xd8>
 8002bd6:	2b09      	cmp	r3, #9
 8002bd8:	db50      	blt.n	8002c7c <jsmn_parse_primitive+0xdc>
 8002bda:	3b09      	subs	r3, #9
 8002bdc:	2b23      	cmp	r3, #35	; 0x23
 8002bde:	d84d      	bhi.n	8002c7c <jsmn_parse_primitive+0xdc>
 8002be0:	a201      	add	r2, pc, #4	; (adr r2, 8002be8 <jsmn_parse_primitive+0x48>)
 8002be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002be6:	bf00      	nop
 8002be8:	08002ccb 	.word	0x08002ccb
 8002bec:	08002ccb 	.word	0x08002ccb
 8002bf0:	08002c7d 	.word	0x08002c7d
 8002bf4:	08002c7d 	.word	0x08002c7d
 8002bf8:	08002ccb 	.word	0x08002ccb
 8002bfc:	08002c7d 	.word	0x08002c7d
 8002c00:	08002c7d 	.word	0x08002c7d
 8002c04:	08002c7d 	.word	0x08002c7d
 8002c08:	08002c7d 	.word	0x08002c7d
 8002c0c:	08002c7d 	.word	0x08002c7d
 8002c10:	08002c7d 	.word	0x08002c7d
 8002c14:	08002c7d 	.word	0x08002c7d
 8002c18:	08002c7d 	.word	0x08002c7d
 8002c1c:	08002c7d 	.word	0x08002c7d
 8002c20:	08002c7d 	.word	0x08002c7d
 8002c24:	08002c7d 	.word	0x08002c7d
 8002c28:	08002c7d 	.word	0x08002c7d
 8002c2c:	08002c7d 	.word	0x08002c7d
 8002c30:	08002c7d 	.word	0x08002c7d
 8002c34:	08002c7d 	.word	0x08002c7d
 8002c38:	08002c7d 	.word	0x08002c7d
 8002c3c:	08002c7d 	.word	0x08002c7d
 8002c40:	08002c7d 	.word	0x08002c7d
 8002c44:	08002ccb 	.word	0x08002ccb
 8002c48:	08002c7d 	.word	0x08002c7d
 8002c4c:	08002c7d 	.word	0x08002c7d
 8002c50:	08002c7d 	.word	0x08002c7d
 8002c54:	08002c7d 	.word	0x08002c7d
 8002c58:	08002c7d 	.word	0x08002c7d
 8002c5c:	08002c7d 	.word	0x08002c7d
 8002c60:	08002c7d 	.word	0x08002c7d
 8002c64:	08002c7d 	.word	0x08002c7d
 8002c68:	08002c7d 	.word	0x08002c7d
 8002c6c:	08002c7d 	.word	0x08002c7d
 8002c70:	08002c7d 	.word	0x08002c7d
 8002c74:	08002ccb 	.word	0x08002ccb
 8002c78:	2b3a      	cmp	r3, #58	; 0x3a
 8002c7a:	d026      	beq.n	8002cca <jsmn_parse_primitive+0x12a>
#endif
			case '\t' : case '\r' : case '\n' : case ' ' :
			case ','  : case ']'  : case '}' :
				goto found;
		}
		if (js[parser->pos] < 32 || js[parser->pos] >= 127) {
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	68ba      	ldr	r2, [r7, #8]
 8002c82:	4413      	add	r3, r2
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	2b1f      	cmp	r3, #31
 8002c88:	d906      	bls.n	8002c98 <jsmn_parse_primitive+0xf8>
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	68ba      	ldr	r2, [r7, #8]
 8002c90:	4413      	add	r3, r2
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	2b7e      	cmp	r3, #126	; 0x7e
 8002c96:	d905      	bls.n	8002ca4 <jsmn_parse_primitive+0x104>
			parser->pos = start;
 8002c98:	697a      	ldr	r2, [r7, #20]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	601a      	str	r2, [r3, #0]
			return JSMN_ERROR_INVAL;
 8002c9e:	f06f 0301 	mvn.w	r3, #1
 8002ca2:	e03b      	b.n	8002d1c <jsmn_parse_primitive+0x17c>
	for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	1c5a      	adds	r2, r3, #1
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	601a      	str	r2, [r3, #0]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	687a      	ldr	r2, [r7, #4]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d90a      	bls.n	8002cce <jsmn_parse_primitive+0x12e>
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	68ba      	ldr	r2, [r7, #8]
 8002cbe:	4413      	add	r3, r2
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	f47f af77 	bne.w	8002bb6 <jsmn_parse_primitive+0x16>
	/* In strict mode primitive must be followed by a comma/object/array */
	parser->pos = start;
	return JSMN_ERROR_PART;
#endif

found:
 8002cc8:	e001      	b.n	8002cce <jsmn_parse_primitive+0x12e>
				goto found;
 8002cca:	bf00      	nop
 8002ccc:	e000      	b.n	8002cd0 <jsmn_parse_primitive+0x130>
found:
 8002cce:	bf00      	nop
	if (tokens == NULL) {
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d106      	bne.n	8002ce4 <jsmn_parse_primitive+0x144>
		parser->pos--;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	1e5a      	subs	r2, r3, #1
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	601a      	str	r2, [r3, #0]
		return 0;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	e01b      	b.n	8002d1c <jsmn_parse_primitive+0x17c>
	}
	token = jsmn_alloc_token(parser, tokens, num_tokens);
 8002ce4:	6a3a      	ldr	r2, [r7, #32]
 8002ce6:	6839      	ldr	r1, [r7, #0]
 8002ce8:	68f8      	ldr	r0, [r7, #12]
 8002cea:	f7ff ff17 	bl	8002b1c <jsmn_alloc_token>
 8002cee:	6138      	str	r0, [r7, #16]
	if (token == NULL) {
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d105      	bne.n	8002d02 <jsmn_parse_primitive+0x162>
		parser->pos = start;
 8002cf6:	697a      	ldr	r2, [r7, #20]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	601a      	str	r2, [r3, #0]
		return JSMN_ERROR_NOMEM;
 8002cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8002d00:	e00c      	b.n	8002d1c <jsmn_parse_primitive+0x17c>
	}
	jsmn_fill_token(token, JSMN_PRIMITIVE, start, parser->pos);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	697a      	ldr	r2, [r7, #20]
 8002d08:	2104      	movs	r1, #4
 8002d0a:	6938      	ldr	r0, [r7, #16]
 8002d0c:	f7ff ff2e 	bl	8002b6c <jsmn_fill_token>
#ifdef JSMN_PARENT_LINKS
	token->parent = parser->toksuper;
#endif
	parser->pos--;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	1e5a      	subs	r2, r3, #1
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	601a      	str	r2, [r3, #0]
	return 0;
 8002d1a:	2300      	movs	r3, #0
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3718      	adds	r7, #24
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}

08002d24 <jsmn_parse_string>:

/**
 * Fills next token with JSON string.
 */
static int jsmn_parse_string(jsmn_parser *parser, const char *js,
		size_t len, jsmntok_t *tokens, size_t num_tokens) {
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b088      	sub	sp, #32
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	60b9      	str	r1, [r7, #8]
 8002d2e:	607a      	str	r2, [r7, #4]
 8002d30:	603b      	str	r3, [r7, #0]
	jsmntok_t *token;

	int start = parser->pos;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	61bb      	str	r3, [r7, #24]

	parser->pos++;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	1c5a      	adds	r2, r3, #1
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	601a      	str	r2, [r3, #0]

	/* Skip starting quote */
	for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8002d42:	e0e6      	b.n	8002f12 <jsmn_parse_string+0x1ee>
		char c = js[parser->pos];
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	68ba      	ldr	r2, [r7, #8]
 8002d4a:	4413      	add	r3, r2
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	75fb      	strb	r3, [r7, #23]

		/* Quote: end of string */
		if (c == '\"') {
 8002d50:	7dfb      	ldrb	r3, [r7, #23]
 8002d52:	2b22      	cmp	r3, #34	; 0x22
 8002d54:	d11d      	bne.n	8002d92 <jsmn_parse_string+0x6e>
			if (tokens == NULL) {
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d101      	bne.n	8002d60 <jsmn_parse_string+0x3c>
				return 0;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	e0ea      	b.n	8002f36 <jsmn_parse_string+0x212>
			}
			token = jsmn_alloc_token(parser, tokens, num_tokens);
 8002d60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d62:	6839      	ldr	r1, [r7, #0]
 8002d64:	68f8      	ldr	r0, [r7, #12]
 8002d66:	f7ff fed9 	bl	8002b1c <jsmn_alloc_token>
 8002d6a:	6138      	str	r0, [r7, #16]
			if (token == NULL) {
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d105      	bne.n	8002d7e <jsmn_parse_string+0x5a>
				parser->pos = start;
 8002d72:	69ba      	ldr	r2, [r7, #24]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	601a      	str	r2, [r3, #0]
				return JSMN_ERROR_NOMEM;
 8002d78:	f04f 33ff 	mov.w	r3, #4294967295
 8002d7c:	e0db      	b.n	8002f36 <jsmn_parse_string+0x212>
			}
			jsmn_fill_token(token, JSMN_STRING, start+1, parser->pos);
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	1c5a      	adds	r2, r3, #1
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	2103      	movs	r1, #3
 8002d88:	6938      	ldr	r0, [r7, #16]
 8002d8a:	f7ff feef 	bl	8002b6c <jsmn_fill_token>
#ifdef JSMN_PARENT_LINKS
			token->parent = parser->toksuper;
#endif
			return 0;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	e0d1      	b.n	8002f36 <jsmn_parse_string+0x212>
		}

		/* Backslash: Quoted symbol expected */
		if (c == '\\' && parser->pos + 1 < len) {
 8002d92:	7dfb      	ldrb	r3, [r7, #23]
 8002d94:	2b5c      	cmp	r3, #92	; 0x5c
 8002d96:	f040 80b4 	bne.w	8002f02 <jsmn_parse_string+0x1de>
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	3301      	adds	r3, #1
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	f240 80ad 	bls.w	8002f02 <jsmn_parse_string+0x1de>
			int i;
			parser->pos++;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	1c5a      	adds	r2, r3, #1
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	601a      	str	r2, [r3, #0]
			switch (js[parser->pos]) {
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	68ba      	ldr	r2, [r7, #8]
 8002db8:	4413      	add	r3, r2
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	2b75      	cmp	r3, #117	; 0x75
 8002dbe:	f300 809a 	bgt.w	8002ef6 <jsmn_parse_string+0x1d2>
 8002dc2:	2b5c      	cmp	r3, #92	; 0x5c
 8002dc4:	da06      	bge.n	8002dd4 <jsmn_parse_string+0xb0>
 8002dc6:	2b22      	cmp	r3, #34	; 0x22
 8002dc8:	f000 809d 	beq.w	8002f06 <jsmn_parse_string+0x1e2>
 8002dcc:	2b2f      	cmp	r3, #47	; 0x2f
 8002dce:	f000 809a 	beq.w	8002f06 <jsmn_parse_string+0x1e2>
 8002dd2:	e090      	b.n	8002ef6 <jsmn_parse_string+0x1d2>
 8002dd4:	3b5c      	subs	r3, #92	; 0x5c
 8002dd6:	2b19      	cmp	r3, #25
 8002dd8:	f200 808d 	bhi.w	8002ef6 <jsmn_parse_string+0x1d2>
 8002ddc:	a201      	add	r2, pc, #4	; (adr r2, 8002de4 <jsmn_parse_string+0xc0>)
 8002dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002de2:	bf00      	nop
 8002de4:	08002f07 	.word	0x08002f07
 8002de8:	08002ef7 	.word	0x08002ef7
 8002dec:	08002ef7 	.word	0x08002ef7
 8002df0:	08002ef7 	.word	0x08002ef7
 8002df4:	08002ef7 	.word	0x08002ef7
 8002df8:	08002ef7 	.word	0x08002ef7
 8002dfc:	08002f07 	.word	0x08002f07
 8002e00:	08002ef7 	.word	0x08002ef7
 8002e04:	08002ef7 	.word	0x08002ef7
 8002e08:	08002ef7 	.word	0x08002ef7
 8002e0c:	08002f07 	.word	0x08002f07
 8002e10:	08002ef7 	.word	0x08002ef7
 8002e14:	08002ef7 	.word	0x08002ef7
 8002e18:	08002ef7 	.word	0x08002ef7
 8002e1c:	08002ef7 	.word	0x08002ef7
 8002e20:	08002ef7 	.word	0x08002ef7
 8002e24:	08002ef7 	.word	0x08002ef7
 8002e28:	08002ef7 	.word	0x08002ef7
 8002e2c:	08002f07 	.word	0x08002f07
 8002e30:	08002ef7 	.word	0x08002ef7
 8002e34:	08002ef7 	.word	0x08002ef7
 8002e38:	08002ef7 	.word	0x08002ef7
 8002e3c:	08002f07 	.word	0x08002f07
 8002e40:	08002ef7 	.word	0x08002ef7
 8002e44:	08002f07 	.word	0x08002f07
 8002e48:	08002e4d 	.word	0x08002e4d
				case '\"': case '/' : case '\\' : case 'b' :
				case 'f' : case 'r' : case 'n'  : case 't' :
					break;
				/* Allows escaped symbol \uXXXX */
				case 'u':
					parser->pos++;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	1c5a      	adds	r2, r3, #1
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	601a      	str	r2, [r3, #0]
					for(i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0'; i++) {
 8002e56:	2300      	movs	r3, #0
 8002e58:	61fb      	str	r3, [r7, #28]
 8002e5a:	e037      	b.n	8002ecc <jsmn_parse_string+0x1a8>
						/* If it isn't a hex character we have an error */
						if(!((js[parser->pos] >= 48 && js[parser->pos] <= 57) || /* 0-9 */
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	68ba      	ldr	r2, [r7, #8]
 8002e62:	4413      	add	r3, r2
 8002e64:	781b      	ldrb	r3, [r3, #0]
 8002e66:	2b2f      	cmp	r3, #47	; 0x2f
 8002e68:	d906      	bls.n	8002e78 <jsmn_parse_string+0x154>
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	68ba      	ldr	r2, [r7, #8]
 8002e70:	4413      	add	r3, r2
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	2b39      	cmp	r3, #57	; 0x39
 8002e76:	d921      	bls.n	8002ebc <jsmn_parse_string+0x198>
									(js[parser->pos] >= 65 && js[parser->pos] <= 70) || /* A-F */
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	68ba      	ldr	r2, [r7, #8]
 8002e7e:	4413      	add	r3, r2
 8002e80:	781b      	ldrb	r3, [r3, #0]
						if(!((js[parser->pos] >= 48 && js[parser->pos] <= 57) || /* 0-9 */
 8002e82:	2b40      	cmp	r3, #64	; 0x40
 8002e84:	d906      	bls.n	8002e94 <jsmn_parse_string+0x170>
									(js[parser->pos] >= 65 && js[parser->pos] <= 70) || /* A-F */
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	68ba      	ldr	r2, [r7, #8]
 8002e8c:	4413      	add	r3, r2
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	2b46      	cmp	r3, #70	; 0x46
 8002e92:	d913      	bls.n	8002ebc <jsmn_parse_string+0x198>
									(js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68ba      	ldr	r2, [r7, #8]
 8002e9a:	4413      	add	r3, r2
 8002e9c:	781b      	ldrb	r3, [r3, #0]
						if(!((js[parser->pos] >= 48 && js[parser->pos] <= 57) || /* 0-9 */
 8002e9e:	2b60      	cmp	r3, #96	; 0x60
 8002ea0:	d906      	bls.n	8002eb0 <jsmn_parse_string+0x18c>
									(js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	68ba      	ldr	r2, [r7, #8]
 8002ea8:	4413      	add	r3, r2
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	2b66      	cmp	r3, #102	; 0x66
 8002eae:	d905      	bls.n	8002ebc <jsmn_parse_string+0x198>
							parser->pos = start;
 8002eb0:	69ba      	ldr	r2, [r7, #24]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	601a      	str	r2, [r3, #0]
							return JSMN_ERROR_INVAL;
 8002eb6:	f06f 0301 	mvn.w	r3, #1
 8002eba:	e03c      	b.n	8002f36 <jsmn_parse_string+0x212>
						}
						parser->pos++;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	1c5a      	adds	r2, r3, #1
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	601a      	str	r2, [r3, #0]
					for(i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0'; i++) {
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	3301      	adds	r3, #1
 8002eca:	61fb      	str	r3, [r7, #28]
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	2b03      	cmp	r3, #3
 8002ed0:	dc0b      	bgt.n	8002eea <jsmn_parse_string+0x1c6>
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d906      	bls.n	8002eea <jsmn_parse_string+0x1c6>
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	68ba      	ldr	r2, [r7, #8]
 8002ee2:	4413      	add	r3, r2
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d1b8      	bne.n	8002e5c <jsmn_parse_string+0x138>
					}
					parser->pos--;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	1e5a      	subs	r2, r3, #1
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	601a      	str	r2, [r3, #0]
					break;
 8002ef4:	e008      	b.n	8002f08 <jsmn_parse_string+0x1e4>
				/* Unexpected symbol */
				default:
					parser->pos = start;
 8002ef6:	69ba      	ldr	r2, [r7, #24]
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	601a      	str	r2, [r3, #0]
					return JSMN_ERROR_INVAL;
 8002efc:	f06f 0301 	mvn.w	r3, #1
 8002f00:	e019      	b.n	8002f36 <jsmn_parse_string+0x212>
			}
		}
 8002f02:	bf00      	nop
 8002f04:	e000      	b.n	8002f08 <jsmn_parse_string+0x1e4>
					break;
 8002f06:	bf00      	nop
	for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	1c5a      	adds	r2, r3, #1
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	601a      	str	r2, [r3, #0]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d907      	bls.n	8002f2c <jsmn_parse_string+0x208>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	68ba      	ldr	r2, [r7, #8]
 8002f22:	4413      	add	r3, r2
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	f47f af0c 	bne.w	8002d44 <jsmn_parse_string+0x20>
	}
	parser->pos = start;
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	601a      	str	r2, [r3, #0]
	return JSMN_ERROR_PART;
 8002f32:	f06f 0302 	mvn.w	r3, #2
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3720      	adds	r7, #32
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop

08002f40 <jsmn_parse>:

/**
 * Parse JSON string and fill tokens.
 */
int jsmn_parse(jsmn_parser *parser, const char *js, size_t len,
		jsmntok_t *tokens, unsigned int num_tokens) {
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b08c      	sub	sp, #48	; 0x30
 8002f44:	af02      	add	r7, sp, #8
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	607a      	str	r2, [r7, #4]
 8002f4c:	603b      	str	r3, [r7, #0]
	int r;
	int i;
	jsmntok_t *token;
	int count = parser->toknext;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	623b      	str	r3, [r7, #32]

	for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8002f54:	e1bc      	b.n	80032d0 <jsmn_parse+0x390>
		char c;
		jsmntype_t type;

		c = js[parser->pos];
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	68ba      	ldr	r2, [r7, #8]
 8002f5c:	4413      	add	r3, r2
 8002f5e:	781b      	ldrb	r3, [r3, #0]
 8002f60:	77fb      	strb	r3, [r7, #31]
		switch (c) {
 8002f62:	7ffb      	ldrb	r3, [r7, #31]
 8002f64:	2b7d      	cmp	r3, #125	; 0x7d
 8002f66:	f000 80b6 	beq.w	80030d6 <jsmn_parse+0x196>
 8002f6a:	2b7d      	cmp	r3, #125	; 0x7d
 8002f6c:	f300 817e 	bgt.w	800326c <jsmn_parse+0x32c>
 8002f70:	2b7b      	cmp	r3, #123	; 0x7b
 8002f72:	d07c      	beq.n	800306e <jsmn_parse+0x12e>
 8002f74:	2b7b      	cmp	r3, #123	; 0x7b
 8002f76:	f300 8179 	bgt.w	800326c <jsmn_parse+0x32c>
 8002f7a:	2b5d      	cmp	r3, #93	; 0x5d
 8002f7c:	f000 80ab 	beq.w	80030d6 <jsmn_parse+0x196>
 8002f80:	2b5d      	cmp	r3, #93	; 0x5d
 8002f82:	f300 8173 	bgt.w	800326c <jsmn_parse+0x32c>
 8002f86:	2b3a      	cmp	r3, #58	; 0x3a
 8002f88:	dc6e      	bgt.n	8003068 <jsmn_parse+0x128>
 8002f8a:	2b09      	cmp	r3, #9
 8002f8c:	f2c0 816e 	blt.w	800326c <jsmn_parse+0x32c>
 8002f90:	3b09      	subs	r3, #9
 8002f92:	2b31      	cmp	r3, #49	; 0x31
 8002f94:	f200 816a 	bhi.w	800326c <jsmn_parse+0x32c>
 8002f98:	a201      	add	r2, pc, #4	; (adr r2, 8002fa0 <jsmn_parse+0x60>)
 8002f9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f9e:	bf00      	nop
 8002fa0:	080032b1 	.word	0x080032b1
 8002fa4:	080032b1 	.word	0x080032b1
 8002fa8:	0800326d 	.word	0x0800326d
 8002fac:	0800326d 	.word	0x0800326d
 8002fb0:	080032b1 	.word	0x080032b1
 8002fb4:	0800326d 	.word	0x0800326d
 8002fb8:	0800326d 	.word	0x0800326d
 8002fbc:	0800326d 	.word	0x0800326d
 8002fc0:	0800326d 	.word	0x0800326d
 8002fc4:	0800326d 	.word	0x0800326d
 8002fc8:	0800326d 	.word	0x0800326d
 8002fcc:	0800326d 	.word	0x0800326d
 8002fd0:	0800326d 	.word	0x0800326d
 8002fd4:	0800326d 	.word	0x0800326d
 8002fd8:	0800326d 	.word	0x0800326d
 8002fdc:	0800326d 	.word	0x0800326d
 8002fe0:	0800326d 	.word	0x0800326d
 8002fe4:	0800326d 	.word	0x0800326d
 8002fe8:	0800326d 	.word	0x0800326d
 8002fec:	0800326d 	.word	0x0800326d
 8002ff0:	0800326d 	.word	0x0800326d
 8002ff4:	0800326d 	.word	0x0800326d
 8002ff8:	0800326d 	.word	0x0800326d
 8002ffc:	080032b1 	.word	0x080032b1
 8003000:	0800326d 	.word	0x0800326d
 8003004:	0800318b 	.word	0x0800318b
 8003008:	0800326d 	.word	0x0800326d
 800300c:	0800326d 	.word	0x0800326d
 8003010:	0800326d 	.word	0x0800326d
 8003014:	0800326d 	.word	0x0800326d
 8003018:	0800326d 	.word	0x0800326d
 800301c:	0800326d 	.word	0x0800326d
 8003020:	0800326d 	.word	0x0800326d
 8003024:	0800326d 	.word	0x0800326d
 8003028:	0800326d 	.word	0x0800326d
 800302c:	080031df 	.word	0x080031df
 8003030:	0800326d 	.word	0x0800326d
 8003034:	0800326d 	.word	0x0800326d
 8003038:	0800326d 	.word	0x0800326d
 800303c:	0800326d 	.word	0x0800326d
 8003040:	0800326d 	.word	0x0800326d
 8003044:	0800326d 	.word	0x0800326d
 8003048:	0800326d 	.word	0x0800326d
 800304c:	0800326d 	.word	0x0800326d
 8003050:	0800326d 	.word	0x0800326d
 8003054:	0800326d 	.word	0x0800326d
 8003058:	0800326d 	.word	0x0800326d
 800305c:	0800326d 	.word	0x0800326d
 8003060:	0800326d 	.word	0x0800326d
 8003064:	080031d1 	.word	0x080031d1
 8003068:	2b5b      	cmp	r3, #91	; 0x5b
 800306a:	f040 80ff 	bne.w	800326c <jsmn_parse+0x32c>
			case '{': case '[':
				count++;
 800306e:	6a3b      	ldr	r3, [r7, #32]
 8003070:	3301      	adds	r3, #1
 8003072:	623b      	str	r3, [r7, #32]
				if (tokens == NULL) {
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	2b00      	cmp	r3, #0
 8003078:	f000 811c 	beq.w	80032b4 <jsmn_parse+0x374>
					break;
				}
				token = jsmn_alloc_token(parser, tokens, num_tokens);
 800307c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800307e:	6839      	ldr	r1, [r7, #0]
 8003080:	68f8      	ldr	r0, [r7, #12]
 8003082:	f7ff fd4b 	bl	8002b1c <jsmn_alloc_token>
 8003086:	61b8      	str	r0, [r7, #24]
				if (token == NULL)
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d102      	bne.n	8003094 <jsmn_parse+0x154>
					return JSMN_ERROR_NOMEM;
 800308e:	f04f 33ff 	mov.w	r3, #4294967295
 8003092:	e14c      	b.n	800332e <jsmn_parse+0x3ee>
				if (parser->toksuper != -1) {
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800309c:	d007      	beq.n	80030ae <jsmn_parse+0x16e>
					tokens[parser->toksuper].size++;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	011b      	lsls	r3, r3, #4
 80030a4:	683a      	ldr	r2, [r7, #0]
 80030a6:	4413      	add	r3, r2
 80030a8:	68da      	ldr	r2, [r3, #12]
 80030aa:	3201      	adds	r2, #1
 80030ac:	60da      	str	r2, [r3, #12]
#ifdef JSMN_PARENT_LINKS
					token->parent = parser->toksuper;
#endif
				}
				token->type = (c == '{' ? JSMN_OBJECT : JSMN_ARRAY);
 80030ae:	7ffb      	ldrb	r3, [r7, #31]
 80030b0:	2b7b      	cmp	r3, #123	; 0x7b
 80030b2:	d101      	bne.n	80030b8 <jsmn_parse+0x178>
 80030b4:	2201      	movs	r2, #1
 80030b6:	e000      	b.n	80030ba <jsmn_parse+0x17a>
 80030b8:	2202      	movs	r2, #2
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	701a      	strb	r2, [r3, #0]
				token->start = parser->pos;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	461a      	mov	r2, r3
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	605a      	str	r2, [r3, #4]
				parser->toksuper = parser->toknext - 1;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	3b01      	subs	r3, #1
 80030ce:	461a      	mov	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	609a      	str	r2, [r3, #8]
				break;
 80030d4:	e0f7      	b.n	80032c6 <jsmn_parse+0x386>
			case '}': case ']':
				if (tokens == NULL)
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f000 80ed 	beq.w	80032b8 <jsmn_parse+0x378>
					break;
				type = (c == '}' ? JSMN_OBJECT : JSMN_ARRAY);
 80030de:	7ffb      	ldrb	r3, [r7, #31]
 80030e0:	2b7d      	cmp	r3, #125	; 0x7d
 80030e2:	d101      	bne.n	80030e8 <jsmn_parse+0x1a8>
 80030e4:	2301      	movs	r3, #1
 80030e6:	e000      	b.n	80030ea <jsmn_parse+0x1aa>
 80030e8:	2302      	movs	r3, #2
 80030ea:	77bb      	strb	r3, [r7, #30]
						break;
					}
					token = &tokens[token->parent];
				}
#else
				for (i = parser->toknext - 1; i >= 0; i--) {
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	3b01      	subs	r3, #1
 80030f2:	627b      	str	r3, [r7, #36]	; 0x24
 80030f4:	e024      	b.n	8003140 <jsmn_parse+0x200>
					token = &tokens[i];
 80030f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f8:	011b      	lsls	r3, r3, #4
 80030fa:	683a      	ldr	r2, [r7, #0]
 80030fc:	4413      	add	r3, r2
 80030fe:	61bb      	str	r3, [r7, #24]
					if (token->start != -1 && token->end == -1) {
 8003100:	69bb      	ldr	r3, [r7, #24]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003108:	d017      	beq.n	800313a <jsmn_parse+0x1fa>
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003112:	d112      	bne.n	800313a <jsmn_parse+0x1fa>
						if (token->type != type) {
 8003114:	69bb      	ldr	r3, [r7, #24]
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	7fba      	ldrb	r2, [r7, #30]
 800311a:	429a      	cmp	r2, r3
 800311c:	d002      	beq.n	8003124 <jsmn_parse+0x1e4>
							return JSMN_ERROR_INVAL;
 800311e:	f06f 0301 	mvn.w	r3, #1
 8003122:	e104      	b.n	800332e <jsmn_parse+0x3ee>
						}
						parser->toksuper = -1;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f04f 32ff 	mov.w	r2, #4294967295
 800312a:	609a      	str	r2, [r3, #8]
						token->end = parser->pos + 1;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	3301      	adds	r3, #1
 8003132:	461a      	mov	r2, r3
 8003134:	69bb      	ldr	r3, [r7, #24]
 8003136:	609a      	str	r2, [r3, #8]
						break;
 8003138:	e005      	b.n	8003146 <jsmn_parse+0x206>
				for (i = parser->toknext - 1; i >= 0; i--) {
 800313a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313c:	3b01      	subs	r3, #1
 800313e:	627b      	str	r3, [r7, #36]	; 0x24
 8003140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003142:	2b00      	cmp	r3, #0
 8003144:	dad7      	bge.n	80030f6 <jsmn_parse+0x1b6>
					}
				}
				/* Error if unmatched closing bracket */
				if (i == -1) return JSMN_ERROR_INVAL;
 8003146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800314c:	d119      	bne.n	8003182 <jsmn_parse+0x242>
 800314e:	f06f 0301 	mvn.w	r3, #1
 8003152:	e0ec      	b.n	800332e <jsmn_parse+0x3ee>
				for (; i >= 0; i--) {
					token = &tokens[i];
 8003154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003156:	011b      	lsls	r3, r3, #4
 8003158:	683a      	ldr	r2, [r7, #0]
 800315a:	4413      	add	r3, r2
 800315c:	61bb      	str	r3, [r7, #24]
					if (token->start != -1 && token->end == -1) {
 800315e:	69bb      	ldr	r3, [r7, #24]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003166:	d009      	beq.n	800317c <jsmn_parse+0x23c>
 8003168:	69bb      	ldr	r3, [r7, #24]
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003170:	d104      	bne.n	800317c <jsmn_parse+0x23c>
						parser->toksuper = i;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003176:	609a      	str	r2, [r3, #8]
						break;
 8003178:	bf00      	nop
					}
				}
#endif
				break;
 800317a:	e0a4      	b.n	80032c6 <jsmn_parse+0x386>
				for (; i >= 0; i--) {
 800317c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800317e:	3b01      	subs	r3, #1
 8003180:	627b      	str	r3, [r7, #36]	; 0x24
 8003182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003184:	2b00      	cmp	r3, #0
 8003186:	dae5      	bge.n	8003154 <jsmn_parse+0x214>
				break;
 8003188:	e09d      	b.n	80032c6 <jsmn_parse+0x386>
			case '\"':
				r = jsmn_parse_string(parser, js, len, tokens, num_tokens);
 800318a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800318c:	9300      	str	r3, [sp, #0]
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	68b9      	ldr	r1, [r7, #8]
 8003194:	68f8      	ldr	r0, [r7, #12]
 8003196:	f7ff fdc5 	bl	8002d24 <jsmn_parse_string>
 800319a:	6178      	str	r0, [r7, #20]
				if (r < 0) return r;
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	da01      	bge.n	80031a6 <jsmn_parse+0x266>
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	e0c3      	b.n	800332e <jsmn_parse+0x3ee>
				count++;
 80031a6:	6a3b      	ldr	r3, [r7, #32]
 80031a8:	3301      	adds	r3, #1
 80031aa:	623b      	str	r3, [r7, #32]
				if (parser->toksuper != -1 && tokens != NULL)
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	689b      	ldr	r3, [r3, #8]
 80031b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031b4:	f000 8082 	beq.w	80032bc <jsmn_parse+0x37c>
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d07e      	beq.n	80032bc <jsmn_parse+0x37c>
					tokens[parser->toksuper].size++;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	011b      	lsls	r3, r3, #4
 80031c4:	683a      	ldr	r2, [r7, #0]
 80031c6:	4413      	add	r3, r2
 80031c8:	68da      	ldr	r2, [r3, #12]
 80031ca:	3201      	adds	r2, #1
 80031cc:	60da      	str	r2, [r3, #12]
				break;
 80031ce:	e075      	b.n	80032bc <jsmn_parse+0x37c>
			case '\t' : case '\r' : case '\n' : case ' ':
				break;
			case ':':
				parser->toksuper = parser->toknext - 1;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	3b01      	subs	r3, #1
 80031d6:	461a      	mov	r2, r3
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	609a      	str	r2, [r3, #8]
				break;
 80031dc:	e073      	b.n	80032c6 <jsmn_parse+0x386>
			case ',':
				if (tokens != NULL && parser->toksuper != -1 &&
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d06d      	beq.n	80032c0 <jsmn_parse+0x380>
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031ec:	d068      	beq.n	80032c0 <jsmn_parse+0x380>
						tokens[parser->toksuper].type != JSMN_ARRAY &&
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	011b      	lsls	r3, r3, #4
 80031f4:	683a      	ldr	r2, [r7, #0]
 80031f6:	4413      	add	r3, r2
 80031f8:	781b      	ldrb	r3, [r3, #0]
				if (tokens != NULL && parser->toksuper != -1 &&
 80031fa:	2b02      	cmp	r3, #2
 80031fc:	d060      	beq.n	80032c0 <jsmn_parse+0x380>
						tokens[parser->toksuper].type != JSMN_OBJECT) {
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	011b      	lsls	r3, r3, #4
 8003204:	683a      	ldr	r2, [r7, #0]
 8003206:	4413      	add	r3, r2
 8003208:	781b      	ldrb	r3, [r3, #0]
						tokens[parser->toksuper].type != JSMN_ARRAY &&
 800320a:	2b01      	cmp	r3, #1
 800320c:	d058      	beq.n	80032c0 <jsmn_parse+0x380>
#ifdef JSMN_PARENT_LINKS
					parser->toksuper = tokens[parser->toksuper].parent;
#else
					for (i = parser->toknext - 1; i >= 0; i--) {
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	3b01      	subs	r3, #1
 8003214:	627b      	str	r3, [r7, #36]	; 0x24
 8003216:	e025      	b.n	8003264 <jsmn_parse+0x324>
						if (tokens[i].type == JSMN_ARRAY || tokens[i].type == JSMN_OBJECT) {
 8003218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800321a:	011b      	lsls	r3, r3, #4
 800321c:	683a      	ldr	r2, [r7, #0]
 800321e:	4413      	add	r3, r2
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	2b02      	cmp	r3, #2
 8003224:	d006      	beq.n	8003234 <jsmn_parse+0x2f4>
 8003226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003228:	011b      	lsls	r3, r3, #4
 800322a:	683a      	ldr	r2, [r7, #0]
 800322c:	4413      	add	r3, r2
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	2b01      	cmp	r3, #1
 8003232:	d114      	bne.n	800325e <jsmn_parse+0x31e>
							if (tokens[i].start != -1 && tokens[i].end == -1) {
 8003234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003236:	011b      	lsls	r3, r3, #4
 8003238:	683a      	ldr	r2, [r7, #0]
 800323a:	4413      	add	r3, r2
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003242:	d00c      	beq.n	800325e <jsmn_parse+0x31e>
 8003244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003246:	011b      	lsls	r3, r3, #4
 8003248:	683a      	ldr	r2, [r7, #0]
 800324a:	4413      	add	r3, r2
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003252:	d104      	bne.n	800325e <jsmn_parse+0x31e>
								parser->toksuper = i;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003258:	609a      	str	r2, [r3, #8]
								break;
 800325a:	bf00      	nop
							}
						}
					}
#endif
				}
				break;
 800325c:	e030      	b.n	80032c0 <jsmn_parse+0x380>
					for (i = parser->toknext - 1; i >= 0; i--) {
 800325e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003260:	3b01      	subs	r3, #1
 8003262:	627b      	str	r3, [r7, #36]	; 0x24
 8003264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003266:	2b00      	cmp	r3, #0
 8003268:	dad6      	bge.n	8003218 <jsmn_parse+0x2d8>
				break;
 800326a:	e029      	b.n	80032c0 <jsmn_parse+0x380>
				}
#else
			/* In non-strict mode every unquoted value is a primitive */
			default:
#endif
				r = jsmn_parse_primitive(parser, js, len, tokens, num_tokens);
 800326c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800326e:	9300      	str	r3, [sp, #0]
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	68b9      	ldr	r1, [r7, #8]
 8003276:	68f8      	ldr	r0, [r7, #12]
 8003278:	f7ff fc92 	bl	8002ba0 <jsmn_parse_primitive>
 800327c:	6178      	str	r0, [r7, #20]
				if (r < 0) return r;
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	2b00      	cmp	r3, #0
 8003282:	da01      	bge.n	8003288 <jsmn_parse+0x348>
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	e052      	b.n	800332e <jsmn_parse+0x3ee>
				count++;
 8003288:	6a3b      	ldr	r3, [r7, #32]
 800328a:	3301      	adds	r3, #1
 800328c:	623b      	str	r3, [r7, #32]
				if (parser->toksuper != -1 && tokens != NULL)
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003296:	d015      	beq.n	80032c4 <jsmn_parse+0x384>
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d012      	beq.n	80032c4 <jsmn_parse+0x384>
					tokens[parser->toksuper].size++;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	689b      	ldr	r3, [r3, #8]
 80032a2:	011b      	lsls	r3, r3, #4
 80032a4:	683a      	ldr	r2, [r7, #0]
 80032a6:	4413      	add	r3, r2
 80032a8:	68da      	ldr	r2, [r3, #12]
 80032aa:	3201      	adds	r2, #1
 80032ac:	60da      	str	r2, [r3, #12]
				break;
 80032ae:	e009      	b.n	80032c4 <jsmn_parse+0x384>
				break;
 80032b0:	bf00      	nop
 80032b2:	e008      	b.n	80032c6 <jsmn_parse+0x386>
					break;
 80032b4:	bf00      	nop
 80032b6:	e006      	b.n	80032c6 <jsmn_parse+0x386>
					break;
 80032b8:	bf00      	nop
 80032ba:	e004      	b.n	80032c6 <jsmn_parse+0x386>
				break;
 80032bc:	bf00      	nop
 80032be:	e002      	b.n	80032c6 <jsmn_parse+0x386>
				break;
 80032c0:	bf00      	nop
 80032c2:	e000      	b.n	80032c6 <jsmn_parse+0x386>
				break;
 80032c4:	bf00      	nop
	for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	1c5a      	adds	r2, r3, #1
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	601a      	str	r2, [r3, #0]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	429a      	cmp	r2, r3
 80032d8:	d907      	bls.n	80032ea <jsmn_parse+0x3aa>
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	68ba      	ldr	r2, [r7, #8]
 80032e0:	4413      	add	r3, r2
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	f47f ae36 	bne.w	8002f56 <jsmn_parse+0x16>
				return JSMN_ERROR_INVAL;
#endif
		}
	}

	if (tokens != NULL) {
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d01d      	beq.n	800332c <jsmn_parse+0x3ec>
		for (i = parser->toknext - 1; i >= 0; i--) {
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	3b01      	subs	r3, #1
 80032f6:	627b      	str	r3, [r7, #36]	; 0x24
 80032f8:	e015      	b.n	8003326 <jsmn_parse+0x3e6>
			/* Unmatched opened object or array */
			if (tokens[i].start != -1 && tokens[i].end == -1) {
 80032fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032fc:	011b      	lsls	r3, r3, #4
 80032fe:	683a      	ldr	r2, [r7, #0]
 8003300:	4413      	add	r3, r2
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003308:	d00a      	beq.n	8003320 <jsmn_parse+0x3e0>
 800330a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800330c:	011b      	lsls	r3, r3, #4
 800330e:	683a      	ldr	r2, [r7, #0]
 8003310:	4413      	add	r3, r2
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003318:	d102      	bne.n	8003320 <jsmn_parse+0x3e0>
				return JSMN_ERROR_PART;
 800331a:	f06f 0302 	mvn.w	r3, #2
 800331e:	e006      	b.n	800332e <jsmn_parse+0x3ee>
		for (i = parser->toknext - 1; i >= 0; i--) {
 8003320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003322:	3b01      	subs	r3, #1
 8003324:	627b      	str	r3, [r7, #36]	; 0x24
 8003326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003328:	2b00      	cmp	r3, #0
 800332a:	dae6      	bge.n	80032fa <jsmn_parse+0x3ba>
			}
		}
	}

	return count;
 800332c:	6a3b      	ldr	r3, [r7, #32]
}
 800332e:	4618      	mov	r0, r3
 8003330:	3728      	adds	r7, #40	; 0x28
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop

08003338 <jsmn_init>:

/**
 * Creates a new parser based over a given  buffer with an array of tokens
 * available.
 */
void jsmn_init(jsmn_parser *parser) {
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
	parser->pos = 0;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	601a      	str	r2, [r3, #0]
	parser->toknext = 0;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2200      	movs	r2, #0
 800334a:	605a      	str	r2, [r3, #4]
	parser->toksuper = -1;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f04f 32ff 	mov.w	r2, #4294967295
 8003352:	609a      	str	r2, [r3, #8]
}
 8003354:	bf00      	nop
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr

08003360 <dump>:




static int dump(char *js, jsmntok_t *t, size_t count, int indent,int * token) {
 8003360:	b580      	push	{r7, lr}
 8003362:	b08a      	sub	sp, #40	; 0x28
 8003364:	af02      	add	r7, sp, #8
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	607a      	str	r2, [r7, #4]
 800336c:	603b      	str	r3, [r7, #0]
    /*{sprintf(buff_j,"in dump \r\n");
                SYS_CONSOLE_MESSAGE(buff_j);
                   vTaskDelay( 100 / portTICK_PERIOD_MS);
                 }
    */
	if (count == 0) {
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d101      	bne.n	8003378 <dump+0x18>
		return 0;
 8003374:	2300      	movs	r3, #0
 8003376:	e0e4      	b.n	8003542 <dump+0x1e2>
                SYS_CONSOLE_MESSAGE(buff_j);
                   vTaskDelay( 100 / portTICK_PERIOD_MS);
                 }
    */

	if (t->type == JSMN_PRIMITIVE) {
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	2b04      	cmp	r3, #4
 800337e:	d101      	bne.n	8003384 <dump+0x24>
		//printf("P %.*s", t->end - t->start, js+t->start);
		return 1;
 8003380:	2301      	movs	r3, #1
 8003382:	e0de      	b.n	8003542 <dump+0x1e2>
	} else if (t->type == JSMN_STRING) {
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	781b      	ldrb	r3, [r3, #0]
 8003388:	2b03      	cmp	r3, #3
 800338a:	d160      	bne.n	800344e <dump+0xee>

		char bk1;

		//printf("'S %.*s'", t->end - t->start, js+t->start);
		if (*token>=0)
 800338c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	2b00      	cmp	r3, #0
 8003392:	db5a      	blt.n	800344a <dump+0xea>
		{
			if (nombre[*token][0]!=0)
 8003394:	4b6d      	ldr	r3, [pc, #436]	; (800354c <dump+0x1ec>)
 8003396:	681a      	ldr	r2, [r3, #0]
 8003398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	4413      	add	r3, r2
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d02c      	beq.n	8003402 <dump+0xa2>

			{
				bk1=js[t->start+t->end - t->start];
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	461a      	mov	r2, r3
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	4413      	add	r3, r2
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	74fb      	strb	r3, [r7, #19]
				js[t->start+t->end - t->start]=0;
 80033b6:	68bb      	ldr	r3, [r7, #8]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	461a      	mov	r2, r3
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	4413      	add	r3, r2
 80033c0:	2200      	movs	r2, #0
 80033c2:	701a      	strb	r2, [r3, #0]

				if (strcmp(&(js[t->start]),nombre[*token])==0)
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	461a      	mov	r2, r3
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	1898      	adds	r0, r3, r2
 80033ce:	4b5f      	ldr	r3, [pc, #380]	; (800354c <dump+0x1ec>)
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	009b      	lsls	r3, r3, #2
 80033d8:	4413      	add	r3, r2
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4619      	mov	r1, r3
 80033de:	f7fc feff 	bl	80001e0 <strcmp>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d104      	bne.n	80033f2 <dump+0x92>


				sprintf(buff_j,"Encontrado %s ",nombre[*token]);
                printf(buff_j);
                 }*/
                 *token=*token+1;
 80033e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	1c5a      	adds	r2, r3, #1
 80033ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033f0:	601a      	str	r2, [r3, #0]
				}

				((char *)js)[t->start+t->end - t->start]=bk1;
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	461a      	mov	r2, r3
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	4413      	add	r3, r2
 80033fc:	7cfa      	ldrb	r2, [r7, #19]
 80033fe:	701a      	strb	r2, [r3, #0]
 8003400:	e023      	b.n	800344a <dump+0xea>
			else
			{
			// el primer token con nuvel null es el valor
			//printf("Encontrado %s ",nombre[*token]);
			//t=t+1;
			bk1=js[t->start+t->end - t->start];
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	461a      	mov	r2, r3
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	4413      	add	r3, r2
 800340c:	781b      	ldrb	r3, [r3, #0]
 800340e:	74fb      	strb	r3, [r7, #19]
			js[t->start+t->end - t->start]=0;
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	461a      	mov	r2, r3
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	4413      	add	r3, r2
 800341a:	2200      	movs	r2, #0
 800341c:	701a      	strb	r2, [r3, #0]

			strcpy_p(value,js+t->start);
 800341e:	4b4c      	ldr	r3, [pc, #304]	; (8003550 <dump+0x1f0>)
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	4619      	mov	r1, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	440b      	add	r3, r1
 800342c:	4619      	mov	r1, r3
 800342e:	4610      	mov	r0, r2
 8003430:	f7ff fb5a 	bl	8002ae8 <strcpy_p>

			js[t->start+t->end - t->start]=bk1;
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	461a      	mov	r2, r3
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	4413      	add	r3, r2
 800343e:	7cfa      	ldrb	r2, [r7, #19]
 8003440:	701a      	strb	r2, [r3, #0]

			*token=-1; // the end
 8003442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003444:	f04f 32ff 	mov.w	r2, #4294967295
 8003448:	601a      	str	r2, [r3, #0]

			}
		}

		return 1;
 800344a:	2301      	movs	r3, #1
 800344c:	e079      	b.n	8003542 <dump+0x1e2>
	} else if (t->type == JSMN_OBJECT) {
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	781b      	ldrb	r3, [r3, #0]
 8003452:	2b01      	cmp	r3, #1
 8003454:	d141      	bne.n	80034da <dump+0x17a>
	/*	printf("\n");
		{sprintf(buff_j,"JSNM OBJECT\r\n");
                printf(buff_j)        ;
		}
*/
         j = 0;
 8003456:	2300      	movs	r3, #0
 8003458:	61bb      	str	r3, [r7, #24]
		for (i = 0; i < t->size; i++) {
 800345a:	2300      	movs	r3, #0
 800345c:	61fb      	str	r3, [r7, #28]
 800345e:	e034      	b.n	80034ca <dump+0x16a>
			for (k = 0; k < indent; k++) ;//printf("  ");
 8003460:	2300      	movs	r3, #0
 8003462:	617b      	str	r3, [r7, #20]
 8003464:	e002      	b.n	800346c <dump+0x10c>
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	3301      	adds	r3, #1
 800346a:	617b      	str	r3, [r7, #20]
 800346c:	697a      	ldr	r2, [r7, #20]
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	429a      	cmp	r2, r3
 8003472:	dbf8      	blt.n	8003466 <dump+0x106>
			j += dump(js, t+1+j, count-j, indent+1,token);
 8003474:	69bb      	ldr	r3, [r7, #24]
 8003476:	3301      	adds	r3, #1
 8003478:	011b      	lsls	r3, r3, #4
 800347a:	68ba      	ldr	r2, [r7, #8]
 800347c:	18d1      	adds	r1, r2, r3
 800347e:	69bb      	ldr	r3, [r7, #24]
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	1ad2      	subs	r2, r2, r3
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	1c58      	adds	r0, r3, #1
 8003488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800348a:	9300      	str	r3, [sp, #0]
 800348c:	4603      	mov	r3, r0
 800348e:	68f8      	ldr	r0, [r7, #12]
 8003490:	f7ff ff66 	bl	8003360 <dump>
 8003494:	4602      	mov	r2, r0
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	4413      	add	r3, r2
 800349a:	61bb      	str	r3, [r7, #24]
			//printf(": ");
			j += dump(js, t+1+j, count-j, indent+1,token);
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	3301      	adds	r3, #1
 80034a0:	011b      	lsls	r3, r3, #4
 80034a2:	68ba      	ldr	r2, [r7, #8]
 80034a4:	18d1      	adds	r1, r2, r3
 80034a6:	69bb      	ldr	r3, [r7, #24]
 80034a8:	687a      	ldr	r2, [r7, #4]
 80034aa:	1ad2      	subs	r2, r2, r3
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	1c58      	adds	r0, r3, #1
 80034b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034b2:	9300      	str	r3, [sp, #0]
 80034b4:	4603      	mov	r3, r0
 80034b6:	68f8      	ldr	r0, [r7, #12]
 80034b8:	f7ff ff52 	bl	8003360 <dump>
 80034bc:	4602      	mov	r2, r0
 80034be:	69bb      	ldr	r3, [r7, #24]
 80034c0:	4413      	add	r3, r2
 80034c2:	61bb      	str	r3, [r7, #24]
		for (i = 0; i < t->size; i++) {
 80034c4:	69fb      	ldr	r3, [r7, #28]
 80034c6:	3301      	adds	r3, #1
 80034c8:	61fb      	str	r3, [r7, #28]
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	68db      	ldr	r3, [r3, #12]
 80034ce:	69fa      	ldr	r2, [r7, #28]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	dbc5      	blt.n	8003460 <dump+0x100>
			//printf("\n");
		}
		return j+1;
 80034d4:	69bb      	ldr	r3, [r7, #24]
 80034d6:	3301      	adds	r3, #1
 80034d8:	e033      	b.n	8003542 <dump+0x1e2>
	} else if (t->type == JSMN_ARRAY) {
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d12e      	bne.n	8003540 <dump+0x1e0>
		j = 0;
 80034e2:	2300      	movs	r3, #0
 80034e4:	61bb      	str	r3, [r7, #24]
		//printf("\n");
		for (i = 0; i < t->size; i++) {
 80034e6:	2300      	movs	r3, #0
 80034e8:	61fb      	str	r3, [r7, #28]
 80034ea:	e021      	b.n	8003530 <dump+0x1d0>
			for (k = 0; k < indent-1; k++) ; //printf("  ");
 80034ec:	2300      	movs	r3, #0
 80034ee:	617b      	str	r3, [r7, #20]
 80034f0:	e002      	b.n	80034f8 <dump+0x198>
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	3301      	adds	r3, #1
 80034f6:	617b      	str	r3, [r7, #20]
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	3b01      	subs	r3, #1
 80034fc:	697a      	ldr	r2, [r7, #20]
 80034fe:	429a      	cmp	r2, r3
 8003500:	dbf7      	blt.n	80034f2 <dump+0x192>
			//printf("   - ");
			j += dump(js, t+1+j, count-j, indent+1,token);
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	3301      	adds	r3, #1
 8003506:	011b      	lsls	r3, r3, #4
 8003508:	68ba      	ldr	r2, [r7, #8]
 800350a:	18d1      	adds	r1, r2, r3
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	1ad2      	subs	r2, r2, r3
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	1c58      	adds	r0, r3, #1
 8003516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003518:	9300      	str	r3, [sp, #0]
 800351a:	4603      	mov	r3, r0
 800351c:	68f8      	ldr	r0, [r7, #12]
 800351e:	f7ff ff1f 	bl	8003360 <dump>
 8003522:	4602      	mov	r2, r0
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	4413      	add	r3, r2
 8003528:	61bb      	str	r3, [r7, #24]
		for (i = 0; i < t->size; i++) {
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	3301      	adds	r3, #1
 800352e:	61fb      	str	r3, [r7, #28]
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	69fa      	ldr	r2, [r7, #28]
 8003536:	429a      	cmp	r2, r3
 8003538:	dbd8      	blt.n	80034ec <dump+0x18c>
			//printf("\n");
		}
		return j+1;
 800353a:	69bb      	ldr	r3, [r7, #24]
 800353c:	3301      	adds	r3, #1
 800353e:	e000      	b.n	8003542 <dump+0x1e2>
	}
	return 0;
 8003540:	2300      	movs	r3, #0
}
 8003542:	4618      	mov	r0, r3
 8003544:	3720      	adds	r7, #32
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	20001684 	.word	0x20001684
 8003550:	2000168c 	.word	0x2000168c

08003554 <json_search>:

int json_search(jsmn_parser p,jsmntok_t tok[],char *json, char ** hops,char * svalue,int lenght) {
 8003554:	b590      	push	{r4, r7, lr}
 8003556:	b089      	sub	sp, #36	; 0x24
 8003558:	af02      	add	r7, sp, #8
 800355a:	1d3c      	adds	r4, r7, #4
 800355c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003560:	603b      	str	r3, [r7, #0]
    int r;

//   json_search(p,tok,(char *)ORION_req.HTTP_response, json_tree,json_value,JSON_VALUE_LIMIT);
	/* Prepare parser */
	jsmn_init(&p);
 8003562:	1d3b      	adds	r3, r7, #4
 8003564:	4618      	mov	r0, r3
 8003566:	f7ff fee7 	bl	8003338 <jsmn_init>
    r = jsmn_parse(&p, json,strlen(json), tok, 300);
 800356a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800356c:	f7fc fe42 	bl	80001f4 <strlen>
 8003570:	4602      	mov	r2, r0
 8003572:	1d38      	adds	r0, r7, #4
 8003574:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8003578:	9300      	str	r3, [sp, #0]
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800357e:	f7ff fcdf 	bl	8002f40 <jsmn_parse>
 8003582:	6178      	str	r0, [r7, #20]

    if (r>=0){
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	2b00      	cmp	r3, #0
 8003588:	db10      	blt.n	80035ac <json_search+0x58>
        level=0;
 800358a:	4b0b      	ldr	r3, [pc, #44]	; (80035b8 <json_search+0x64>)
 800358c:	2200      	movs	r2, #0
 800358e:	601a      	str	r2, [r3, #0]
        value=svalue;
 8003590:	4a0a      	ldr	r2, [pc, #40]	; (80035bc <json_search+0x68>)
 8003592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003594:	6013      	str	r3, [r2, #0]
        nombre=hops;
 8003596:	4a0a      	ldr	r2, [pc, #40]	; (80035c0 <json_search+0x6c>)
 8003598:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800359a:	6013      	str	r3, [r2, #0]

        dump(json, tok, p.toknext, 0,&level);
 800359c:	68ba      	ldr	r2, [r7, #8]
 800359e:	4b06      	ldr	r3, [pc, #24]	; (80035b8 <json_search+0x64>)
 80035a0:	9300      	str	r3, [sp, #0]
 80035a2:	2300      	movs	r3, #0
 80035a4:	6839      	ldr	r1, [r7, #0]
 80035a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80035a8:	f7ff feda 	bl	8003360 <dump>
    }
    return r;
 80035ac:	697b      	ldr	r3, [r7, #20]

}
 80035ae:	4618      	mov	r0, r3
 80035b0:	371c      	adds	r7, #28
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd90      	pop	{r4, r7, pc}
 80035b6:	bf00      	nop
 80035b8:	20001688 	.word	0x20001688
 80035bc:	2000168c 	.word	0x2000168c
 80035c0:	20001684 	.word	0x20001684

080035c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80035c8:	f001 fbca 	bl	8004d60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80035cc:	f000 f820 	bl	8003610 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80035d0:	f000 f96c 	bl	80038ac <MX_GPIO_Init>
  MX_DMA_Init();
 80035d4:	f000 f92c 	bl	8003830 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80035d8:	f000 f900 	bl	80037dc <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80035dc:	f000 f8d4 	bl	8003788 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80035e0:	f000 f880 	bl	80036e4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80035e4:	f004 fb24 	bl	8007c30 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80035e8:	4a06      	ldr	r2, [pc, #24]	; (8003604 <main+0x40>)
 80035ea:	2100      	movs	r1, #0
 80035ec:	4806      	ldr	r0, [pc, #24]	; (8003608 <main+0x44>)
 80035ee:	f004 fb69 	bl	8007cc4 <osThreadNew>
 80035f2:	4603      	mov	r3, r0
 80035f4:	4a05      	ldr	r2, [pc, #20]	; (800360c <main+0x48>)
 80035f6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  ESP8266_CONFIGURACION_INICIAL();
 80035f8:	f000 fcae 	bl	8003f58 <ESP8266_CONFIGURACION_INICIAL>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80035fc:	f004 fb3c 	bl	8007c78 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003600:	e7fe      	b.n	8003600 <main+0x3c>
 8003602:	bf00      	nop
 8003604:	0800fee4 	.word	0x0800fee4
 8003608:	08003a39 	.word	0x08003a39
 800360c:	20000414 	.word	0x20000414

08003610 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b094      	sub	sp, #80	; 0x50
 8003614:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003616:	f107 0320 	add.w	r3, r7, #32
 800361a:	2230      	movs	r2, #48	; 0x30
 800361c:	2100      	movs	r1, #0
 800361e:	4618      	mov	r0, r3
 8003620:	f007 fd28 	bl	800b074 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003624:	f107 030c 	add.w	r3, r7, #12
 8003628:	2200      	movs	r2, #0
 800362a:	601a      	str	r2, [r3, #0]
 800362c:	605a      	str	r2, [r3, #4]
 800362e:	609a      	str	r2, [r3, #8]
 8003630:	60da      	str	r2, [r3, #12]
 8003632:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003634:	2300      	movs	r3, #0
 8003636:	60bb      	str	r3, [r7, #8]
 8003638:	4b28      	ldr	r3, [pc, #160]	; (80036dc <SystemClock_Config+0xcc>)
 800363a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363c:	4a27      	ldr	r2, [pc, #156]	; (80036dc <SystemClock_Config+0xcc>)
 800363e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003642:	6413      	str	r3, [r2, #64]	; 0x40
 8003644:	4b25      	ldr	r3, [pc, #148]	; (80036dc <SystemClock_Config+0xcc>)
 8003646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003648:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800364c:	60bb      	str	r3, [r7, #8]
 800364e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003650:	2300      	movs	r3, #0
 8003652:	607b      	str	r3, [r7, #4]
 8003654:	4b22      	ldr	r3, [pc, #136]	; (80036e0 <SystemClock_Config+0xd0>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a21      	ldr	r2, [pc, #132]	; (80036e0 <SystemClock_Config+0xd0>)
 800365a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800365e:	6013      	str	r3, [r2, #0]
 8003660:	4b1f      	ldr	r3, [pc, #124]	; (80036e0 <SystemClock_Config+0xd0>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003668:	607b      	str	r3, [r7, #4]
 800366a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800366c:	2302      	movs	r3, #2
 800366e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003670:	2301      	movs	r3, #1
 8003672:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003674:	2310      	movs	r3, #16
 8003676:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003678:	2302      	movs	r3, #2
 800367a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800367c:	2300      	movs	r3, #0
 800367e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8003680:	2310      	movs	r3, #16
 8003682:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8003684:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8003688:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800368a:	2304      	movs	r3, #4
 800368c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800368e:	2304      	movs	r3, #4
 8003690:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003692:	f107 0320 	add.w	r3, r7, #32
 8003696:	4618      	mov	r0, r3
 8003698:	f002 fe54 	bl	8006344 <HAL_RCC_OscConfig>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d001      	beq.n	80036a6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80036a2:	f000 f9d1 	bl	8003a48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80036a6:	230f      	movs	r3, #15
 80036a8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80036aa:	2302      	movs	r3, #2
 80036ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80036ae:	2300      	movs	r3, #0
 80036b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80036b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80036b8:	2300      	movs	r3, #0
 80036ba:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80036bc:	f107 030c 	add.w	r3, r7, #12
 80036c0:	2102      	movs	r1, #2
 80036c2:	4618      	mov	r0, r3
 80036c4:	f003 f8b6 	bl	8006834 <HAL_RCC_ClockConfig>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d001      	beq.n	80036d2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80036ce:	f000 f9bb 	bl	8003a48 <Error_Handler>
  }
}
 80036d2:	bf00      	nop
 80036d4:	3750      	adds	r7, #80	; 0x50
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	40023800 	.word	0x40023800
 80036e0:	40007000 	.word	0x40007000

080036e4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b084      	sub	sp, #16
 80036e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80036ea:	463b      	mov	r3, r7
 80036ec:	2200      	movs	r2, #0
 80036ee:	601a      	str	r2, [r3, #0]
 80036f0:	605a      	str	r2, [r3, #4]
 80036f2:	609a      	str	r2, [r3, #8]
 80036f4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80036f6:	4b21      	ldr	r3, [pc, #132]	; (800377c <MX_ADC1_Init+0x98>)
 80036f8:	4a21      	ldr	r2, [pc, #132]	; (8003780 <MX_ADC1_Init+0x9c>)
 80036fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80036fc:	4b1f      	ldr	r3, [pc, #124]	; (800377c <MX_ADC1_Init+0x98>)
 80036fe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003702:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003704:	4b1d      	ldr	r3, [pc, #116]	; (800377c <MX_ADC1_Init+0x98>)
 8003706:	2200      	movs	r2, #0
 8003708:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800370a:	4b1c      	ldr	r3, [pc, #112]	; (800377c <MX_ADC1_Init+0x98>)
 800370c:	2200      	movs	r2, #0
 800370e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003710:	4b1a      	ldr	r3, [pc, #104]	; (800377c <MX_ADC1_Init+0x98>)
 8003712:	2200      	movs	r2, #0
 8003714:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003716:	4b19      	ldr	r3, [pc, #100]	; (800377c <MX_ADC1_Init+0x98>)
 8003718:	2200      	movs	r2, #0
 800371a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800371e:	4b17      	ldr	r3, [pc, #92]	; (800377c <MX_ADC1_Init+0x98>)
 8003720:	2200      	movs	r2, #0
 8003722:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003724:	4b15      	ldr	r3, [pc, #84]	; (800377c <MX_ADC1_Init+0x98>)
 8003726:	4a17      	ldr	r2, [pc, #92]	; (8003784 <MX_ADC1_Init+0xa0>)
 8003728:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800372a:	4b14      	ldr	r3, [pc, #80]	; (800377c <MX_ADC1_Init+0x98>)
 800372c:	2200      	movs	r2, #0
 800372e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8003730:	4b12      	ldr	r3, [pc, #72]	; (800377c <MX_ADC1_Init+0x98>)
 8003732:	2201      	movs	r2, #1
 8003734:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003736:	4b11      	ldr	r3, [pc, #68]	; (800377c <MX_ADC1_Init+0x98>)
 8003738:	2200      	movs	r2, #0
 800373a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800373e:	4b0f      	ldr	r3, [pc, #60]	; (800377c <MX_ADC1_Init+0x98>)
 8003740:	2201      	movs	r2, #1
 8003742:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003744:	480d      	ldr	r0, [pc, #52]	; (800377c <MX_ADC1_Init+0x98>)
 8003746:	f001 fb7d 	bl	8004e44 <HAL_ADC_Init>
 800374a:	4603      	mov	r3, r0
 800374c:	2b00      	cmp	r3, #0
 800374e:	d001      	beq.n	8003754 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003750:	f000 f97a 	bl	8003a48 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8003754:	2300      	movs	r3, #0
 8003756:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003758:	2301      	movs	r3, #1
 800375a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800375c:	2300      	movs	r3, #0
 800375e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003760:	463b      	mov	r3, r7
 8003762:	4619      	mov	r1, r3
 8003764:	4805      	ldr	r0, [pc, #20]	; (800377c <MX_ADC1_Init+0x98>)
 8003766:	f001 fcfd 	bl	8005164 <HAL_ADC_ConfigChannel>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d001      	beq.n	8003774 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003770:	f000 f96a 	bl	8003a48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003774:	bf00      	nop
 8003776:	3710      	adds	r7, #16
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}
 800377c:	20000224 	.word	0x20000224
 8003780:	40012000 	.word	0x40012000
 8003784:	0f000001 	.word	0x0f000001

08003788 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800378c:	4b11      	ldr	r3, [pc, #68]	; (80037d4 <MX_USART1_UART_Init+0x4c>)
 800378e:	4a12      	ldr	r2, [pc, #72]	; (80037d8 <MX_USART1_UART_Init+0x50>)
 8003790:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003792:	4b10      	ldr	r3, [pc, #64]	; (80037d4 <MX_USART1_UART_Init+0x4c>)
 8003794:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003798:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800379a:	4b0e      	ldr	r3, [pc, #56]	; (80037d4 <MX_USART1_UART_Init+0x4c>)
 800379c:	2200      	movs	r2, #0
 800379e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80037a0:	4b0c      	ldr	r3, [pc, #48]	; (80037d4 <MX_USART1_UART_Init+0x4c>)
 80037a2:	2200      	movs	r2, #0
 80037a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80037a6:	4b0b      	ldr	r3, [pc, #44]	; (80037d4 <MX_USART1_UART_Init+0x4c>)
 80037a8:	2200      	movs	r2, #0
 80037aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80037ac:	4b09      	ldr	r3, [pc, #36]	; (80037d4 <MX_USART1_UART_Init+0x4c>)
 80037ae:	220c      	movs	r2, #12
 80037b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80037b2:	4b08      	ldr	r3, [pc, #32]	; (80037d4 <MX_USART1_UART_Init+0x4c>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80037b8:	4b06      	ldr	r3, [pc, #24]	; (80037d4 <MX_USART1_UART_Init+0x4c>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80037be:	4805      	ldr	r0, [pc, #20]	; (80037d4 <MX_USART1_UART_Init+0x4c>)
 80037c0:	f003 fa58 	bl	8006c74 <HAL_UART_Init>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d001      	beq.n	80037ce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80037ca:	f000 f93d 	bl	8003a48 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80037ce:	bf00      	nop
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	2000026c 	.word	0x2000026c
 80037d8:	40011000 	.word	0x40011000

080037dc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80037e0:	4b11      	ldr	r3, [pc, #68]	; (8003828 <MX_USART2_UART_Init+0x4c>)
 80037e2:	4a12      	ldr	r2, [pc, #72]	; (800382c <MX_USART2_UART_Init+0x50>)
 80037e4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80037e6:	4b10      	ldr	r3, [pc, #64]	; (8003828 <MX_USART2_UART_Init+0x4c>)
 80037e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80037ec:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80037ee:	4b0e      	ldr	r3, [pc, #56]	; (8003828 <MX_USART2_UART_Init+0x4c>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80037f4:	4b0c      	ldr	r3, [pc, #48]	; (8003828 <MX_USART2_UART_Init+0x4c>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80037fa:	4b0b      	ldr	r3, [pc, #44]	; (8003828 <MX_USART2_UART_Init+0x4c>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003800:	4b09      	ldr	r3, [pc, #36]	; (8003828 <MX_USART2_UART_Init+0x4c>)
 8003802:	220c      	movs	r2, #12
 8003804:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003806:	4b08      	ldr	r3, [pc, #32]	; (8003828 <MX_USART2_UART_Init+0x4c>)
 8003808:	2200      	movs	r2, #0
 800380a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800380c:	4b06      	ldr	r3, [pc, #24]	; (8003828 <MX_USART2_UART_Init+0x4c>)
 800380e:	2200      	movs	r2, #0
 8003810:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003812:	4805      	ldr	r0, [pc, #20]	; (8003828 <MX_USART2_UART_Init+0x4c>)
 8003814:	f003 fa2e 	bl	8006c74 <HAL_UART_Init>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d001      	beq.n	8003822 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800381e:	f000 f913 	bl	8003a48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003822:	bf00      	nop
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	200002b0 	.word	0x200002b0
 800382c:	40004400 	.word	0x40004400

08003830 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b082      	sub	sp, #8
 8003834:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003836:	2300      	movs	r3, #0
 8003838:	607b      	str	r3, [r7, #4]
 800383a:	4b1b      	ldr	r3, [pc, #108]	; (80038a8 <MX_DMA_Init+0x78>)
 800383c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800383e:	4a1a      	ldr	r2, [pc, #104]	; (80038a8 <MX_DMA_Init+0x78>)
 8003840:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003844:	6313      	str	r3, [r2, #48]	; 0x30
 8003846:	4b18      	ldr	r3, [pc, #96]	; (80038a8 <MX_DMA_Init+0x78>)
 8003848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800384a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800384e:	607b      	str	r3, [r7, #4]
 8003850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003852:	2300      	movs	r3, #0
 8003854:	603b      	str	r3, [r7, #0]
 8003856:	4b14      	ldr	r3, [pc, #80]	; (80038a8 <MX_DMA_Init+0x78>)
 8003858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800385a:	4a13      	ldr	r2, [pc, #76]	; (80038a8 <MX_DMA_Init+0x78>)
 800385c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003860:	6313      	str	r3, [r2, #48]	; 0x30
 8003862:	4b11      	ldr	r3, [pc, #68]	; (80038a8 <MX_DMA_Init+0x78>)
 8003864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003866:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800386a:	603b      	str	r3, [r7, #0]
 800386c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 800386e:	2200      	movs	r2, #0
 8003870:	2105      	movs	r1, #5
 8003872:	2010      	movs	r0, #16
 8003874:	f001 ff95 	bl	80057a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003878:	2010      	movs	r0, #16
 800387a:	f001 ffae 	bl	80057da <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 800387e:	2200      	movs	r2, #0
 8003880:	2105      	movs	r1, #5
 8003882:	203a      	movs	r0, #58	; 0x3a
 8003884:	f001 ff8d 	bl	80057a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003888:	203a      	movs	r0, #58	; 0x3a
 800388a:	f001 ffa6 	bl	80057da <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 800388e:	2200      	movs	r2, #0
 8003890:	2105      	movs	r1, #5
 8003892:	2046      	movs	r0, #70	; 0x46
 8003894:	f001 ff85 	bl	80057a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8003898:	2046      	movs	r0, #70	; 0x46
 800389a:	f001 ff9e 	bl	80057da <HAL_NVIC_EnableIRQ>

}
 800389e:	bf00      	nop
 80038a0:	3708      	adds	r7, #8
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	40023800 	.word	0x40023800

080038ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b08a      	sub	sp, #40	; 0x28
 80038b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038b2:	f107 0314 	add.w	r3, r7, #20
 80038b6:	2200      	movs	r2, #0
 80038b8:	601a      	str	r2, [r3, #0]
 80038ba:	605a      	str	r2, [r3, #4]
 80038bc:	609a      	str	r2, [r3, #8]
 80038be:	60da      	str	r2, [r3, #12]
 80038c0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80038c2:	2300      	movs	r3, #0
 80038c4:	613b      	str	r3, [r7, #16]
 80038c6:	4b58      	ldr	r3, [pc, #352]	; (8003a28 <MX_GPIO_Init+0x17c>)
 80038c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ca:	4a57      	ldr	r2, [pc, #348]	; (8003a28 <MX_GPIO_Init+0x17c>)
 80038cc:	f043 0304 	orr.w	r3, r3, #4
 80038d0:	6313      	str	r3, [r2, #48]	; 0x30
 80038d2:	4b55      	ldr	r3, [pc, #340]	; (8003a28 <MX_GPIO_Init+0x17c>)
 80038d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d6:	f003 0304 	and.w	r3, r3, #4
 80038da:	613b      	str	r3, [r7, #16]
 80038dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80038de:	2300      	movs	r3, #0
 80038e0:	60fb      	str	r3, [r7, #12]
 80038e2:	4b51      	ldr	r3, [pc, #324]	; (8003a28 <MX_GPIO_Init+0x17c>)
 80038e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e6:	4a50      	ldr	r2, [pc, #320]	; (8003a28 <MX_GPIO_Init+0x17c>)
 80038e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038ec:	6313      	str	r3, [r2, #48]	; 0x30
 80038ee:	4b4e      	ldr	r3, [pc, #312]	; (8003a28 <MX_GPIO_Init+0x17c>)
 80038f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038f6:	60fb      	str	r3, [r7, #12]
 80038f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80038fa:	2300      	movs	r3, #0
 80038fc:	60bb      	str	r3, [r7, #8]
 80038fe:	4b4a      	ldr	r3, [pc, #296]	; (8003a28 <MX_GPIO_Init+0x17c>)
 8003900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003902:	4a49      	ldr	r2, [pc, #292]	; (8003a28 <MX_GPIO_Init+0x17c>)
 8003904:	f043 0301 	orr.w	r3, r3, #1
 8003908:	6313      	str	r3, [r2, #48]	; 0x30
 800390a:	4b47      	ldr	r3, [pc, #284]	; (8003a28 <MX_GPIO_Init+0x17c>)
 800390c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390e:	f003 0301 	and.w	r3, r3, #1
 8003912:	60bb      	str	r3, [r7, #8]
 8003914:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003916:	2300      	movs	r3, #0
 8003918:	607b      	str	r3, [r7, #4]
 800391a:	4b43      	ldr	r3, [pc, #268]	; (8003a28 <MX_GPIO_Init+0x17c>)
 800391c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800391e:	4a42      	ldr	r2, [pc, #264]	; (8003a28 <MX_GPIO_Init+0x17c>)
 8003920:	f043 0302 	orr.w	r3, r3, #2
 8003924:	6313      	str	r3, [r2, #48]	; 0x30
 8003926:	4b40      	ldr	r3, [pc, #256]	; (8003a28 <MX_GPIO_Init+0x17c>)
 8003928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	607b      	str	r3, [r7, #4]
 8003930:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESP8266_RESET_GPIO_Port, ESP8266_RESET_Pin, GPIO_PIN_RESET);
 8003932:	2200      	movs	r2, #0
 8003934:	2102      	movs	r1, #2
 8003936:	483d      	ldr	r0, [pc, #244]	; (8003a2c <MX_GPIO_Init+0x180>)
 8003938:	f002 fcea 	bl	8006310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D8_Pin|Buzzer_Pin|D3_Pin, GPIO_PIN_RESET);
 800393c:	2200      	movs	r2, #0
 800393e:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8003942:	483b      	ldr	r0, [pc, #236]	; (8003a30 <MX_GPIO_Init+0x184>)
 8003944:	f002 fce4 	bl	8006310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, GPIO_PIN_SET);
 8003948:	2201      	movs	r2, #1
 800394a:	2140      	movs	r1, #64	; 0x40
 800394c:	4838      	ldr	r0, [pc, #224]	; (8003a30 <MX_GPIO_Init+0x184>)
 800394e:	f002 fcdf 	bl	8006310 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D7_Pin|D2_Pin|D5_Pin|D1_Pin
 8003952:	2200      	movs	r2, #0
 8003954:	f240 4139 	movw	r1, #1081	; 0x439
 8003958:	4836      	ldr	r0, [pc, #216]	; (8003a34 <MX_GPIO_Init+0x188>)
 800395a:	f002 fcd9 	bl	8006310 <HAL_GPIO_WritePin>
                          |D4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800395e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003962:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003964:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8003968:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800396a:	2300      	movs	r3, #0
 800396c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800396e:	f107 0314 	add.w	r3, r7, #20
 8003972:	4619      	mov	r1, r3
 8003974:	482d      	ldr	r0, [pc, #180]	; (8003a2c <MX_GPIO_Init+0x180>)
 8003976:	f002 fb2f 	bl	8005fd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESP8266_RESET_Pin */
  GPIO_InitStruct.Pin = ESP8266_RESET_Pin;
 800397a:	2302      	movs	r3, #2
 800397c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800397e:	2301      	movs	r3, #1
 8003980:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003982:	2300      	movs	r3, #0
 8003984:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003986:	2300      	movs	r3, #0
 8003988:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ESP8266_RESET_GPIO_Port, &GPIO_InitStruct);
 800398a:	f107 0314 	add.w	r3, r7, #20
 800398e:	4619      	mov	r1, r3
 8003990:	4826      	ldr	r0, [pc, #152]	; (8003a2c <MX_GPIO_Init+0x180>)
 8003992:	f002 fb21 	bl	8005fd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : D8_Pin Buzzer_Pin D3_Pin */
  GPIO_InitStruct.Pin = D8_Pin|Buzzer_Pin|D3_Pin;
 8003996:	f44f 73d0 	mov.w	r3, #416	; 0x1a0
 800399a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800399c:	2301      	movs	r3, #1
 800399e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039a0:	2300      	movs	r3, #0
 80039a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039a4:	2300      	movs	r3, #0
 80039a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039a8:	f107 0314 	add.w	r3, r7, #20
 80039ac:	4619      	mov	r1, r3
 80039ae:	4820      	ldr	r0, [pc, #128]	; (8003a30 <MX_GPIO_Init+0x184>)
 80039b0:	f002 fb12 	bl	8005fd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : D6_Pin */
  GPIO_InitStruct.Pin = D6_Pin;
 80039b4:	2340      	movs	r3, #64	; 0x40
 80039b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039b8:	2301      	movs	r3, #1
 80039ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039bc:	2300      	movs	r3, #0
 80039be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80039c0:	2302      	movs	r3, #2
 80039c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(D6_GPIO_Port, &GPIO_InitStruct);
 80039c4:	f107 0314 	add.w	r3, r7, #20
 80039c8:	4619      	mov	r1, r3
 80039ca:	4819      	ldr	r0, [pc, #100]	; (8003a30 <MX_GPIO_Init+0x184>)
 80039cc:	f002 fb04 	bl	8005fd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D2_Pin D5_Pin D1_Pin
                           D4_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D2_Pin|D5_Pin|D1_Pin
 80039d0:	f240 4339 	movw	r3, #1081	; 0x439
 80039d4:	617b      	str	r3, [r7, #20]
                          |D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80039d6:	2301      	movs	r3, #1
 80039d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039da:	2300      	movs	r3, #0
 80039dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80039de:	2300      	movs	r3, #0
 80039e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039e2:	f107 0314 	add.w	r3, r7, #20
 80039e6:	4619      	mov	r1, r3
 80039e8:	4812      	ldr	r0, [pc, #72]	; (8003a34 <MX_GPIO_Init+0x188>)
 80039ea:	f002 faf5 	bl	8005fd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PULSADOR1_Pin */
  GPIO_InitStruct.Pin = PULSADOR1_Pin;
 80039ee:	2380      	movs	r3, #128	; 0x80
 80039f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80039f2:	2300      	movs	r3, #0
 80039f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80039f6:	2301      	movs	r3, #1
 80039f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PULSADOR1_GPIO_Port, &GPIO_InitStruct);
 80039fa:	f107 0314 	add.w	r3, r7, #20
 80039fe:	4619      	mov	r1, r3
 8003a00:	480a      	ldr	r0, [pc, #40]	; (8003a2c <MX_GPIO_Init+0x180>)
 8003a02:	f002 fae9 	bl	8005fd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PULSADOR2_Pin */
  GPIO_InitStruct.Pin = PULSADOR2_Pin;
 8003a06:	2340      	movs	r3, #64	; 0x40
 8003a08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PULSADOR2_GPIO_Port, &GPIO_InitStruct);
 8003a12:	f107 0314 	add.w	r3, r7, #20
 8003a16:	4619      	mov	r1, r3
 8003a18:	4806      	ldr	r0, [pc, #24]	; (8003a34 <MX_GPIO_Init+0x188>)
 8003a1a:	f002 fadd 	bl	8005fd8 <HAL_GPIO_Init>

}
 8003a1e:	bf00      	nop
 8003a20:	3728      	adds	r7, #40	; 0x28
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	40023800 	.word	0x40023800
 8003a2c:	40020800 	.word	0x40020800
 8003a30:	40020000 	.word	0x40020000
 8003a34:	40020400 	.word	0x40020400

08003a38 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8003a40:	2001      	movs	r0, #1
 8003a42:	f004 f9d1 	bl	8007de8 <osDelay>
 8003a46:	e7fb      	b.n	8003a40 <StartDefaultTask+0x8>

08003a48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003a4c:	b672      	cpsid	i
}
 8003a4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003a50:	e7fe      	b.n	8003a50 <Error_Handler+0x8>
	...

08003a54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b082      	sub	sp, #8
 8003a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	607b      	str	r3, [r7, #4]
 8003a5e:	4b12      	ldr	r3, [pc, #72]	; (8003aa8 <HAL_MspInit+0x54>)
 8003a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a62:	4a11      	ldr	r2, [pc, #68]	; (8003aa8 <HAL_MspInit+0x54>)
 8003a64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a68:	6453      	str	r3, [r2, #68]	; 0x44
 8003a6a:	4b0f      	ldr	r3, [pc, #60]	; (8003aa8 <HAL_MspInit+0x54>)
 8003a6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a72:	607b      	str	r3, [r7, #4]
 8003a74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a76:	2300      	movs	r3, #0
 8003a78:	603b      	str	r3, [r7, #0]
 8003a7a:	4b0b      	ldr	r3, [pc, #44]	; (8003aa8 <HAL_MspInit+0x54>)
 8003a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7e:	4a0a      	ldr	r2, [pc, #40]	; (8003aa8 <HAL_MspInit+0x54>)
 8003a80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a84:	6413      	str	r3, [r2, #64]	; 0x40
 8003a86:	4b08      	ldr	r3, [pc, #32]	; (8003aa8 <HAL_MspInit+0x54>)
 8003a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a8e:	603b      	str	r3, [r7, #0]
 8003a90:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003a92:	2200      	movs	r2, #0
 8003a94:	210f      	movs	r1, #15
 8003a96:	f06f 0001 	mvn.w	r0, #1
 8003a9a:	f001 fe82 	bl	80057a2 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a9e:	bf00      	nop
 8003aa0:	3708      	adds	r7, #8
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	40023800 	.word	0x40023800

08003aac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b08a      	sub	sp, #40	; 0x28
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ab4:	f107 0314 	add.w	r3, r7, #20
 8003ab8:	2200      	movs	r2, #0
 8003aba:	601a      	str	r2, [r3, #0]
 8003abc:	605a      	str	r2, [r3, #4]
 8003abe:	609a      	str	r2, [r3, #8]
 8003ac0:	60da      	str	r2, [r3, #12]
 8003ac2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a17      	ldr	r2, [pc, #92]	; (8003b28 <HAL_ADC_MspInit+0x7c>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d127      	bne.n	8003b1e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003ace:	2300      	movs	r3, #0
 8003ad0:	613b      	str	r3, [r7, #16]
 8003ad2:	4b16      	ldr	r3, [pc, #88]	; (8003b2c <HAL_ADC_MspInit+0x80>)
 8003ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ad6:	4a15      	ldr	r2, [pc, #84]	; (8003b2c <HAL_ADC_MspInit+0x80>)
 8003ad8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003adc:	6453      	str	r3, [r2, #68]	; 0x44
 8003ade:	4b13      	ldr	r3, [pc, #76]	; (8003b2c <HAL_ADC_MspInit+0x80>)
 8003ae0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ae6:	613b      	str	r3, [r7, #16]
 8003ae8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003aea:	2300      	movs	r3, #0
 8003aec:	60fb      	str	r3, [r7, #12]
 8003aee:	4b0f      	ldr	r3, [pc, #60]	; (8003b2c <HAL_ADC_MspInit+0x80>)
 8003af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af2:	4a0e      	ldr	r2, [pc, #56]	; (8003b2c <HAL_ADC_MspInit+0x80>)
 8003af4:	f043 0301 	orr.w	r3, r3, #1
 8003af8:	6313      	str	r3, [r2, #48]	; 0x30
 8003afa:	4b0c      	ldr	r3, [pc, #48]	; (8003b2c <HAL_ADC_MspInit+0x80>)
 8003afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	60fb      	str	r3, [r7, #12]
 8003b04:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = LDR_Pin|NTC_Pin|POT_Pin;
 8003b06:	2313      	movs	r3, #19
 8003b08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b12:	f107 0314 	add.w	r3, r7, #20
 8003b16:	4619      	mov	r1, r3
 8003b18:	4805      	ldr	r0, [pc, #20]	; (8003b30 <HAL_ADC_MspInit+0x84>)
 8003b1a:	f002 fa5d 	bl	8005fd8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003b1e:	bf00      	nop
 8003b20:	3728      	adds	r7, #40	; 0x28
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
 8003b26:	bf00      	nop
 8003b28:	40012000 	.word	0x40012000
 8003b2c:	40023800 	.word	0x40023800
 8003b30:	40020000 	.word	0x40020000

08003b34 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b08c      	sub	sp, #48	; 0x30
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b3c:	f107 031c 	add.w	r3, r7, #28
 8003b40:	2200      	movs	r2, #0
 8003b42:	601a      	str	r2, [r3, #0]
 8003b44:	605a      	str	r2, [r3, #4]
 8003b46:	609a      	str	r2, [r3, #8]
 8003b48:	60da      	str	r2, [r3, #12]
 8003b4a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a78      	ldr	r2, [pc, #480]	; (8003d34 <HAL_UART_MspInit+0x200>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	f040 808a 	bne.w	8003c6c <HAL_UART_MspInit+0x138>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003b58:	2300      	movs	r3, #0
 8003b5a:	61bb      	str	r3, [r7, #24]
 8003b5c:	4b76      	ldr	r3, [pc, #472]	; (8003d38 <HAL_UART_MspInit+0x204>)
 8003b5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b60:	4a75      	ldr	r2, [pc, #468]	; (8003d38 <HAL_UART_MspInit+0x204>)
 8003b62:	f043 0310 	orr.w	r3, r3, #16
 8003b66:	6453      	str	r3, [r2, #68]	; 0x44
 8003b68:	4b73      	ldr	r3, [pc, #460]	; (8003d38 <HAL_UART_MspInit+0x204>)
 8003b6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b6c:	f003 0310 	and.w	r3, r3, #16
 8003b70:	61bb      	str	r3, [r7, #24]
 8003b72:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b74:	2300      	movs	r3, #0
 8003b76:	617b      	str	r3, [r7, #20]
 8003b78:	4b6f      	ldr	r3, [pc, #444]	; (8003d38 <HAL_UART_MspInit+0x204>)
 8003b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b7c:	4a6e      	ldr	r2, [pc, #440]	; (8003d38 <HAL_UART_MspInit+0x204>)
 8003b7e:	f043 0301 	orr.w	r3, r3, #1
 8003b82:	6313      	str	r3, [r2, #48]	; 0x30
 8003b84:	4b6c      	ldr	r3, [pc, #432]	; (8003d38 <HAL_UART_MspInit+0x204>)
 8003b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b88:	f003 0301 	and.w	r3, r3, #1
 8003b8c:	617b      	str	r3, [r7, #20]
 8003b8e:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003b90:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003b94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b96:	2302      	movs	r3, #2
 8003b98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003ba2:	2307      	movs	r3, #7
 8003ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ba6:	f107 031c 	add.w	r3, r7, #28
 8003baa:	4619      	mov	r1, r3
 8003bac:	4863      	ldr	r0, [pc, #396]	; (8003d3c <HAL_UART_MspInit+0x208>)
 8003bae:	f002 fa13 	bl	8005fd8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8003bb2:	4b63      	ldr	r3, [pc, #396]	; (8003d40 <HAL_UART_MspInit+0x20c>)
 8003bb4:	4a63      	ldr	r2, [pc, #396]	; (8003d44 <HAL_UART_MspInit+0x210>)
 8003bb6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003bb8:	4b61      	ldr	r3, [pc, #388]	; (8003d40 <HAL_UART_MspInit+0x20c>)
 8003bba:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003bbe:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003bc0:	4b5f      	ldr	r3, [pc, #380]	; (8003d40 <HAL_UART_MspInit+0x20c>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003bc6:	4b5e      	ldr	r3, [pc, #376]	; (8003d40 <HAL_UART_MspInit+0x20c>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003bcc:	4b5c      	ldr	r3, [pc, #368]	; (8003d40 <HAL_UART_MspInit+0x20c>)
 8003bce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003bd2:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003bd4:	4b5a      	ldr	r3, [pc, #360]	; (8003d40 <HAL_UART_MspInit+0x20c>)
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003bda:	4b59      	ldr	r3, [pc, #356]	; (8003d40 <HAL_UART_MspInit+0x20c>)
 8003bdc:	2200      	movs	r2, #0
 8003bde:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8003be0:	4b57      	ldr	r3, [pc, #348]	; (8003d40 <HAL_UART_MspInit+0x20c>)
 8003be2:	2200      	movs	r2, #0
 8003be4:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003be6:	4b56      	ldr	r3, [pc, #344]	; (8003d40 <HAL_UART_MspInit+0x20c>)
 8003be8:	2200      	movs	r2, #0
 8003bea:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003bec:	4b54      	ldr	r3, [pc, #336]	; (8003d40 <HAL_UART_MspInit+0x20c>)
 8003bee:	2200      	movs	r2, #0
 8003bf0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003bf2:	4853      	ldr	r0, [pc, #332]	; (8003d40 <HAL_UART_MspInit+0x20c>)
 8003bf4:	f001 fe10 	bl	8005818 <HAL_DMA_Init>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d001      	beq.n	8003c02 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8003bfe:	f7ff ff23 	bl	8003a48 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	4a4e      	ldr	r2, [pc, #312]	; (8003d40 <HAL_UART_MspInit+0x20c>)
 8003c06:	639a      	str	r2, [r3, #56]	; 0x38
 8003c08:	4a4d      	ldr	r2, [pc, #308]	; (8003d40 <HAL_UART_MspInit+0x20c>)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8003c0e:	4b4e      	ldr	r3, [pc, #312]	; (8003d48 <HAL_UART_MspInit+0x214>)
 8003c10:	4a4e      	ldr	r2, [pc, #312]	; (8003d4c <HAL_UART_MspInit+0x218>)
 8003c12:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8003c14:	4b4c      	ldr	r3, [pc, #304]	; (8003d48 <HAL_UART_MspInit+0x214>)
 8003c16:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003c1a:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003c1c:	4b4a      	ldr	r3, [pc, #296]	; (8003d48 <HAL_UART_MspInit+0x214>)
 8003c1e:	2240      	movs	r2, #64	; 0x40
 8003c20:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c22:	4b49      	ldr	r3, [pc, #292]	; (8003d48 <HAL_UART_MspInit+0x214>)
 8003c24:	2200      	movs	r2, #0
 8003c26:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003c28:	4b47      	ldr	r3, [pc, #284]	; (8003d48 <HAL_UART_MspInit+0x214>)
 8003c2a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c2e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c30:	4b45      	ldr	r3, [pc, #276]	; (8003d48 <HAL_UART_MspInit+0x214>)
 8003c32:	2200      	movs	r2, #0
 8003c34:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c36:	4b44      	ldr	r3, [pc, #272]	; (8003d48 <HAL_UART_MspInit+0x214>)
 8003c38:	2200      	movs	r2, #0
 8003c3a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003c3c:	4b42      	ldr	r3, [pc, #264]	; (8003d48 <HAL_UART_MspInit+0x214>)
 8003c3e:	2200      	movs	r2, #0
 8003c40:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003c42:	4b41      	ldr	r3, [pc, #260]	; (8003d48 <HAL_UART_MspInit+0x214>)
 8003c44:	2200      	movs	r2, #0
 8003c46:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c48:	4b3f      	ldr	r3, [pc, #252]	; (8003d48 <HAL_UART_MspInit+0x214>)
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003c4e:	483e      	ldr	r0, [pc, #248]	; (8003d48 <HAL_UART_MspInit+0x214>)
 8003c50:	f001 fde2 	bl	8005818 <HAL_DMA_Init>
 8003c54:	4603      	mov	r3, r0
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d001      	beq.n	8003c5e <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8003c5a:	f7ff fef5 	bl	8003a48 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4a39      	ldr	r2, [pc, #228]	; (8003d48 <HAL_UART_MspInit+0x214>)
 8003c62:	635a      	str	r2, [r3, #52]	; 0x34
 8003c64:	4a38      	ldr	r2, [pc, #224]	; (8003d48 <HAL_UART_MspInit+0x214>)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003c6a:	e05e      	b.n	8003d2a <HAL_UART_MspInit+0x1f6>
  else if(huart->Instance==USART2)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a37      	ldr	r2, [pc, #220]	; (8003d50 <HAL_UART_MspInit+0x21c>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d159      	bne.n	8003d2a <HAL_UART_MspInit+0x1f6>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003c76:	2300      	movs	r3, #0
 8003c78:	613b      	str	r3, [r7, #16]
 8003c7a:	4b2f      	ldr	r3, [pc, #188]	; (8003d38 <HAL_UART_MspInit+0x204>)
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7e:	4a2e      	ldr	r2, [pc, #184]	; (8003d38 <HAL_UART_MspInit+0x204>)
 8003c80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c84:	6413      	str	r3, [r2, #64]	; 0x40
 8003c86:	4b2c      	ldr	r3, [pc, #176]	; (8003d38 <HAL_UART_MspInit+0x204>)
 8003c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c8e:	613b      	str	r3, [r7, #16]
 8003c90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c92:	2300      	movs	r3, #0
 8003c94:	60fb      	str	r3, [r7, #12]
 8003c96:	4b28      	ldr	r3, [pc, #160]	; (8003d38 <HAL_UART_MspInit+0x204>)
 8003c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c9a:	4a27      	ldr	r2, [pc, #156]	; (8003d38 <HAL_UART_MspInit+0x204>)
 8003c9c:	f043 0301 	orr.w	r3, r3, #1
 8003ca0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ca2:	4b25      	ldr	r3, [pc, #148]	; (8003d38 <HAL_UART_MspInit+0x204>)
 8003ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca6:	f003 0301 	and.w	r3, r3, #1
 8003caa:	60fb      	str	r3, [r7, #12]
 8003cac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003cae:	230c      	movs	r3, #12
 8003cb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cb2:	2302      	movs	r3, #2
 8003cb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003cbe:	2307      	movs	r3, #7
 8003cc0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cc2:	f107 031c 	add.w	r3, r7, #28
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	481c      	ldr	r0, [pc, #112]	; (8003d3c <HAL_UART_MspInit+0x208>)
 8003cca:	f002 f985 	bl	8005fd8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003cce:	4b21      	ldr	r3, [pc, #132]	; (8003d54 <HAL_UART_MspInit+0x220>)
 8003cd0:	4a21      	ldr	r2, [pc, #132]	; (8003d58 <HAL_UART_MspInit+0x224>)
 8003cd2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003cd4:	4b1f      	ldr	r3, [pc, #124]	; (8003d54 <HAL_UART_MspInit+0x220>)
 8003cd6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003cda:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003cdc:	4b1d      	ldr	r3, [pc, #116]	; (8003d54 <HAL_UART_MspInit+0x220>)
 8003cde:	2200      	movs	r2, #0
 8003ce0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ce2:	4b1c      	ldr	r3, [pc, #112]	; (8003d54 <HAL_UART_MspInit+0x220>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003ce8:	4b1a      	ldr	r3, [pc, #104]	; (8003d54 <HAL_UART_MspInit+0x220>)
 8003cea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003cee:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003cf0:	4b18      	ldr	r3, [pc, #96]	; (8003d54 <HAL_UART_MspInit+0x220>)
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003cf6:	4b17      	ldr	r3, [pc, #92]	; (8003d54 <HAL_UART_MspInit+0x220>)
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8003cfc:	4b15      	ldr	r3, [pc, #84]	; (8003d54 <HAL_UART_MspInit+0x220>)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003d02:	4b14      	ldr	r3, [pc, #80]	; (8003d54 <HAL_UART_MspInit+0x220>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003d08:	4b12      	ldr	r3, [pc, #72]	; (8003d54 <HAL_UART_MspInit+0x220>)
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003d0e:	4811      	ldr	r0, [pc, #68]	; (8003d54 <HAL_UART_MspInit+0x220>)
 8003d10:	f001 fd82 	bl	8005818 <HAL_DMA_Init>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d001      	beq.n	8003d1e <HAL_UART_MspInit+0x1ea>
      Error_Handler();
 8003d1a:	f7ff fe95 	bl	8003a48 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	4a0c      	ldr	r2, [pc, #48]	; (8003d54 <HAL_UART_MspInit+0x220>)
 8003d22:	639a      	str	r2, [r3, #56]	; 0x38
 8003d24:	4a0b      	ldr	r2, [pc, #44]	; (8003d54 <HAL_UART_MspInit+0x220>)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003d2a:	bf00      	nop
 8003d2c:	3730      	adds	r7, #48	; 0x30
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	40011000 	.word	0x40011000
 8003d38:	40023800 	.word	0x40023800
 8003d3c:	40020000 	.word	0x40020000
 8003d40:	200002f4 	.word	0x200002f4
 8003d44:	40026440 	.word	0x40026440
 8003d48:	20000354 	.word	0x20000354
 8003d4c:	400264b8 	.word	0x400264b8
 8003d50:	40004400 	.word	0x40004400
 8003d54:	200003b4 	.word	0x200003b4
 8003d58:	40026088 	.word	0x40026088

08003d5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003d60:	e7fe      	b.n	8003d60 <NMI_Handler+0x4>

08003d62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d62:	b480      	push	{r7}
 8003d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d66:	e7fe      	b.n	8003d66 <HardFault_Handler+0x4>

08003d68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d6c:	e7fe      	b.n	8003d6c <MemManage_Handler+0x4>

08003d6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d6e:	b480      	push	{r7}
 8003d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d72:	e7fe      	b.n	8003d72 <BusFault_Handler+0x4>

08003d74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d74:	b480      	push	{r7}
 8003d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d78:	e7fe      	b.n	8003d78 <UsageFault_Handler+0x4>

08003d7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d7a:	b480      	push	{r7}
 8003d7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d7e:	bf00      	nop
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr

08003d88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d8c:	f001 f83a 	bl	8004e04 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8003d90:	f005 fdf2 	bl	8009978 <xTaskGetSchedulerState>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d001      	beq.n	8003d9e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8003d9a:	f006 fcd5 	bl	800a748 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d9e:	bf00      	nop
 8003da0:	bd80      	pop	{r7, pc}
	...

08003da4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003da8:	4802      	ldr	r0, [pc, #8]	; (8003db4 <DMA1_Stream5_IRQHandler+0x10>)
 8003daa:	f001 feab 	bl	8005b04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003dae:	bf00      	nop
 8003db0:	bd80      	pop	{r7, pc}
 8003db2:	bf00      	nop
 8003db4:	200003b4 	.word	0x200003b4

08003db8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003dbc:	4802      	ldr	r0, [pc, #8]	; (8003dc8 <DMA2_Stream2_IRQHandler+0x10>)
 8003dbe:	f001 fea1 	bl	8005b04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003dc2:	bf00      	nop
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	200002f4 	.word	0x200002f4

08003dcc <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003dd0:	4802      	ldr	r0, [pc, #8]	; (8003ddc <DMA2_Stream7_IRQHandler+0x10>)
 8003dd2:	f001 fe97 	bl	8005b04 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8003dd6:	bf00      	nop
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	20000354 	.word	0x20000354

08003de0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003de0:	b480      	push	{r7}
 8003de2:	af00      	add	r7, sp, #0
	return 1;
 8003de4:	2301      	movs	r3, #1
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr

08003df0 <_kill>:

int _kill(int pid, int sig)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b082      	sub	sp, #8
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003dfa:	f006 ff25 	bl	800ac48 <__errno>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	2216      	movs	r2, #22
 8003e02:	601a      	str	r2, [r3, #0]
	return -1;
 8003e04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e08:	4618      	mov	r0, r3
 8003e0a:	3708      	adds	r7, #8
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <_exit>:

void _exit (int status)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b082      	sub	sp, #8
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003e18:	f04f 31ff 	mov.w	r1, #4294967295
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f7ff ffe7 	bl	8003df0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003e22:	e7fe      	b.n	8003e22 <_exit+0x12>

08003e24 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b086      	sub	sp, #24
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	60f8      	str	r0, [r7, #12]
 8003e2c:	60b9      	str	r1, [r7, #8]
 8003e2e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e30:	2300      	movs	r3, #0
 8003e32:	617b      	str	r3, [r7, #20]
 8003e34:	e00a      	b.n	8003e4c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003e36:	f3af 8000 	nop.w
 8003e3a:	4601      	mov	r1, r0
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	1c5a      	adds	r2, r3, #1
 8003e40:	60ba      	str	r2, [r7, #8]
 8003e42:	b2ca      	uxtb	r2, r1
 8003e44:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e46:	697b      	ldr	r3, [r7, #20]
 8003e48:	3301      	adds	r3, #1
 8003e4a:	617b      	str	r3, [r7, #20]
 8003e4c:	697a      	ldr	r2, [r7, #20]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	dbf0      	blt.n	8003e36 <_read+0x12>
	}

return len;
 8003e54:	687b      	ldr	r3, [r7, #4]
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3718      	adds	r7, #24
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}

08003e5e <_close>:
	}
	return len;
}

int _close(int file)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	b083      	sub	sp, #12
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]
	return -1;
 8003e66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e74:	4770      	bx	lr

08003e76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003e76:	b480      	push	{r7}
 8003e78:	b083      	sub	sp, #12
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
 8003e7e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003e86:	605a      	str	r2, [r3, #4]
	return 0;
 8003e88:	2300      	movs	r3, #0
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	370c      	adds	r7, #12
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr

08003e96 <_isatty>:

int _isatty(int file)
{
 8003e96:	b480      	push	{r7}
 8003e98:	b083      	sub	sp, #12
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
	return 1;
 8003e9e:	2301      	movs	r3, #1
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr

08003eac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b085      	sub	sp, #20
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	60f8      	str	r0, [r7, #12]
 8003eb4:	60b9      	str	r1, [r7, #8]
 8003eb6:	607a      	str	r2, [r7, #4]
	return 0;
 8003eb8:	2300      	movs	r3, #0
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3714      	adds	r7, #20
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec4:	4770      	bx	lr
	...

08003ec8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b086      	sub	sp, #24
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ed0:	4a14      	ldr	r2, [pc, #80]	; (8003f24 <_sbrk+0x5c>)
 8003ed2:	4b15      	ldr	r3, [pc, #84]	; (8003f28 <_sbrk+0x60>)
 8003ed4:	1ad3      	subs	r3, r2, r3
 8003ed6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003edc:	4b13      	ldr	r3, [pc, #76]	; (8003f2c <_sbrk+0x64>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d102      	bne.n	8003eea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ee4:	4b11      	ldr	r3, [pc, #68]	; (8003f2c <_sbrk+0x64>)
 8003ee6:	4a12      	ldr	r2, [pc, #72]	; (8003f30 <_sbrk+0x68>)
 8003ee8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003eea:	4b10      	ldr	r3, [pc, #64]	; (8003f2c <_sbrk+0x64>)
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4413      	add	r3, r2
 8003ef2:	693a      	ldr	r2, [r7, #16]
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d207      	bcs.n	8003f08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ef8:	f006 fea6 	bl	800ac48 <__errno>
 8003efc:	4603      	mov	r3, r0
 8003efe:	220c      	movs	r2, #12
 8003f00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003f02:	f04f 33ff 	mov.w	r3, #4294967295
 8003f06:	e009      	b.n	8003f1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003f08:	4b08      	ldr	r3, [pc, #32]	; (8003f2c <_sbrk+0x64>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003f0e:	4b07      	ldr	r3, [pc, #28]	; (8003f2c <_sbrk+0x64>)
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4413      	add	r3, r2
 8003f16:	4a05      	ldr	r2, [pc, #20]	; (8003f2c <_sbrk+0x64>)
 8003f18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3718      	adds	r7, #24
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	20020000 	.word	0x20020000
 8003f28:	00000400 	.word	0x00000400
 8003f2c:	20000478 	.word	0x20000478
 8003f30:	20017490 	.word	0x20017490

08003f34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003f34:	b480      	push	{r7}
 8003f36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003f38:	4b06      	ldr	r3, [pc, #24]	; (8003f54 <SystemInit+0x20>)
 8003f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f3e:	4a05      	ldr	r2, [pc, #20]	; (8003f54 <SystemInit+0x20>)
 8003f40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003f44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003f48:	bf00      	nop
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr
 8003f52:	bf00      	nop
 8003f54:	e000ed00 	.word	0xe000ed00

08003f58 <ESP8266_CONFIGURACION_INICIAL>:
BUFF_BUFFER_t * IObuff_rx;




void ESP8266_CONFIGURACION_INICIAL(void){
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b084      	sub	sp, #16
 8003f5c:	af02      	add	r7, sp, #8
//una vez configurada la wifi se conectar con el access_point y obtendr una IP
// y solo ser necesario preocuparse de la conexin TCP
	BaseType_t res_task;


 	ORION_req.status=0;
 8003f5e:	4ba6      	ldr	r3, [pc, #664]	; (80041f8 <ESP8266_CONFIGURACION_INICIAL+0x2a0>)
 8003f60:	2200      	movs	r2, #0
 8003f62:	701a      	strb	r2, [r3, #0]
	ORION_req.src=0;
 8003f64:	4ba4      	ldr	r3, [pc, #656]	; (80041f8 <ESP8266_CONFIGURACION_INICIAL+0x2a0>)
 8003f66:	2200      	movs	r2, #0
 8003f68:	705a      	strb	r2, [r3, #1]

	global_LEDS[0]='0';global_LEDS[1]='0';global_LEDS[2]='0';global_LEDS[3]='0';global_LEDS[4]=0;
 8003f6a:	4ba4      	ldr	r3, [pc, #656]	; (80041fc <ESP8266_CONFIGURACION_INICIAL+0x2a4>)
 8003f6c:	2230      	movs	r2, #48	; 0x30
 8003f6e:	701a      	strb	r2, [r3, #0]
 8003f70:	4ba2      	ldr	r3, [pc, #648]	; (80041fc <ESP8266_CONFIGURACION_INICIAL+0x2a4>)
 8003f72:	2230      	movs	r2, #48	; 0x30
 8003f74:	705a      	strb	r2, [r3, #1]
 8003f76:	4ba1      	ldr	r3, [pc, #644]	; (80041fc <ESP8266_CONFIGURACION_INICIAL+0x2a4>)
 8003f78:	2230      	movs	r2, #48	; 0x30
 8003f7a:	709a      	strb	r2, [r3, #2]
 8003f7c:	4b9f      	ldr	r3, [pc, #636]	; (80041fc <ESP8266_CONFIGURACION_INICIAL+0x2a4>)
 8003f7e:	2230      	movs	r2, #48	; 0x30
 8003f80:	70da      	strb	r2, [r3, #3]
 8003f82:	4b9e      	ldr	r3, [pc, #632]	; (80041fc <ESP8266_CONFIGURACION_INICIAL+0x2a4>)
 8003f84:	2200      	movs	r2, #0
 8003f86:	711a      	strb	r2, [r3, #4]
	global_LEDS[3]='0';global_LEDS[4]='0';global_LEDS[5]='0';global_LEDS[6]='0';global_LEDS[7]=0;
 8003f88:	4b9c      	ldr	r3, [pc, #624]	; (80041fc <ESP8266_CONFIGURACION_INICIAL+0x2a4>)
 8003f8a:	2230      	movs	r2, #48	; 0x30
 8003f8c:	70da      	strb	r2, [r3, #3]
 8003f8e:	4b9b      	ldr	r3, [pc, #620]	; (80041fc <ESP8266_CONFIGURACION_INICIAL+0x2a4>)
 8003f90:	2230      	movs	r2, #48	; 0x30
 8003f92:	711a      	strb	r2, [r3, #4]
 8003f94:	4b99      	ldr	r3, [pc, #612]	; (80041fc <ESP8266_CONFIGURACION_INICIAL+0x2a4>)
 8003f96:	2230      	movs	r2, #48	; 0x30
 8003f98:	715a      	strb	r2, [r3, #5]
 8003f9a:	4b98      	ldr	r3, [pc, #608]	; (80041fc <ESP8266_CONFIGURACION_INICIAL+0x2a4>)
 8003f9c:	2230      	movs	r2, #48	; 0x30
 8003f9e:	719a      	strb	r2, [r3, #6]
 8003fa0:	4b96      	ldr	r3, [pc, #600]	; (80041fc <ESP8266_CONFIGURACION_INICIAL+0x2a4>)
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	71da      	strb	r2, [r3, #7]
	global_time[0]=0;
 8003fa6:	4b96      	ldr	r3, [pc, #600]	; (8004200 <ESP8266_CONFIGURACION_INICIAL+0x2a8>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	701a      	strb	r2, [r3, #0]
	global_time_init[0]=0;
 8003fac:	4b95      	ldr	r3, [pc, #596]	; (8004204 <ESP8266_CONFIGURACION_INICIAL+0x2ac>)
 8003fae:	2200      	movs	r2, #0
 8003fb0:	701a      	strb	r2, [r3, #0]
	global_alarm='0';
 8003fb2:	4b95      	ldr	r3, [pc, #596]	; (8004208 <ESP8266_CONFIGURACION_INICIAL+0x2b0>)
 8003fb4:	2230      	movs	r2, #48	; 0x30
 8003fb6:	701a      	strb	r2, [r3, #0]

	// 3 clone
	// 2 conectado
	global_mode=2;
 8003fb8:	4b94      	ldr	r3, [pc, #592]	; (800420c <ESP8266_CONFIGURACION_INICIAL+0x2b4>)
 8003fba:	2202      	movs	r2, #2
 8003fbc:	701a      	strb	r2, [r3, #0]
	global_try_change_mode=0;
 8003fbe:	4b94      	ldr	r3, [pc, #592]	; (8004210 <ESP8266_CONFIGURACION_INICIAL+0x2b8>)
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	701a      	strb	r2, [r3, #0]
	global_mode_ant=1;
 8003fc4:	4b93      	ldr	r3, [pc, #588]	; (8004214 <ESP8266_CONFIGURACION_INICIAL+0x2bc>)
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	701a      	strb	r2, [r3, #0]

	// alarma
	global_alarm_trigger_value='0';
 8003fca:	4b93      	ldr	r3, [pc, #588]	; (8004218 <ESP8266_CONFIGURACION_INICIAL+0x2c0>)
 8003fcc:	2230      	movs	r2, #48	; 0x30
 8003fce:	701a      	strb	r2, [r3, #0]
	global_alarm_trigger_time=0;
 8003fd0:	4b92      	ldr	r3, [pc, #584]	; (800421c <ESP8266_CONFIGURACION_INICIAL+0x2c4>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	601a      	str	r2, [r3, #0]

	global_alarm_remote_disconnect=0;
 8003fd6:	4b92      	ldr	r3, [pc, #584]	; (8004220 <ESP8266_CONFIGURACION_INICIAL+0x2c8>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	701a      	strb	r2, [r3, #0]
    global_alarm_remote_disconnect_count=10;
 8003fdc:	4b91      	ldr	r3, [pc, #580]	; (8004224 <ESP8266_CONFIGURACION_INICIAL+0x2cc>)
 8003fde:	220a      	movs	r2, #10
 8003fe0:	601a      	str	r2, [r3, #0]
    last_alarm_src_trigger[0]=0;
 8003fe2:	4b91      	ldr	r3, [pc, #580]	; (8004228 <ESP8266_CONFIGURACION_INICIAL+0x2d0>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	701a      	strb	r2, [r3, #0]

	global_sensor_level_alarm[0]=10000.0; // imposible que salte la alarma
 8003fe8:	4b90      	ldr	r3, [pc, #576]	; (800422c <ESP8266_CONFIGURACION_INICIAL+0x2d4>)
 8003fea:	4a91      	ldr	r2, [pc, #580]	; (8004230 <ESP8266_CONFIGURACION_INICIAL+0x2d8>)
 8003fec:	601a      	str	r2, [r3, #0]
	global_sensor_level_alarm[1]=10000.0;
 8003fee:	4b8f      	ldr	r3, [pc, #572]	; (800422c <ESP8266_CONFIGURACION_INICIAL+0x2d4>)
 8003ff0:	4a8f      	ldr	r2, [pc, #572]	; (8004230 <ESP8266_CONFIGURACION_INICIAL+0x2d8>)
 8003ff2:	605a      	str	r2, [r3, #4]
	global_sensor_level_max[0]=32.0;
 8003ff4:	4b8f      	ldr	r3, [pc, #572]	; (8004234 <ESP8266_CONFIGURACION_INICIAL+0x2dc>)
 8003ff6:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
 8003ffa:	601a      	str	r2, [r3, #0]
	global_sensor_level_min[0]=25.0;
 8003ffc:	4b8e      	ldr	r3, [pc, #568]	; (8004238 <ESP8266_CONFIGURACION_INICIAL+0x2e0>)
 8003ffe:	4a8f      	ldr	r2, [pc, #572]	; (800423c <ESP8266_CONFIGURACION_INICIAL+0x2e4>)
 8004000:	601a      	str	r2, [r3, #0]
	global_sensor_level_max[1]=100.0;
 8004002:	4b8c      	ldr	r3, [pc, #560]	; (8004234 <ESP8266_CONFIGURACION_INICIAL+0x2dc>)
 8004004:	4a8e      	ldr	r2, [pc, #568]	; (8004240 <ESP8266_CONFIGURACION_INICIAL+0x2e8>)
 8004006:	605a      	str	r2, [r3, #4]
	global_sensor_level_min[1]=0.0;
 8004008:	4b8b      	ldr	r3, [pc, #556]	; (8004238 <ESP8266_CONFIGURACION_INICIAL+0x2e0>)
 800400a:	f04f 0200 	mov.w	r2, #0
 800400e:	605a      	str	r2, [r3, #4]
	global_sensor=0;
 8004010:	4b8c      	ldr	r3, [pc, #560]	; (8004244 <ESP8266_CONFIGURACION_INICIAL+0x2ec>)
 8004012:	2200      	movs	r2, #0
 8004014:	701a      	strb	r2, [r3, #0]


	// statistics
	global_recv_clone=0;
 8004016:	4b8c      	ldr	r3, [pc, #560]	; (8004248 <ESP8266_CONFIGURACION_INICIAL+0x2f0>)
 8004018:	2200      	movs	r2, #0
 800401a:	601a      	str	r2, [r3, #0]
	global_recv_connect=0;
 800401c:	4b8b      	ldr	r3, [pc, #556]	; (800424c <ESP8266_CONFIGURACION_INICIAL+0x2f4>)
 800401e:	2200      	movs	r2, #0
 8004020:	601a      	str	r2, [r3, #0]
	global_hw_it=0;
 8004022:	4b8b      	ldr	r3, [pc, #556]	; (8004250 <ESP8266_CONFIGURACION_INICIAL+0x2f8>)
 8004024:	2200      	movs	r2, #0
 8004026:	601a      	str	r2, [r3, #0]
	global_time_it=0;
 8004028:	4b8a      	ldr	r3, [pc, #552]	; (8004254 <ESP8266_CONFIGURACION_INICIAL+0x2fc>)
 800402a:	2200      	movs	r2, #0
 800402c:	601a      	str	r2, [r3, #0]
	global_recv_clone=0;
 800402e:	4b86      	ldr	r3, [pc, #536]	; (8004248 <ESP8266_CONFIGURACION_INICIAL+0x2f0>)
 8004030:	2200      	movs	r2, #0
 8004032:	601a      	str	r2, [r3, #0]
	global_recv_connect=0;
 8004034:	4b85      	ldr	r3, [pc, #532]	; (800424c <ESP8266_CONFIGURACION_INICIAL+0x2f4>)
 8004036:	2200      	movs	r2, #0
 8004038:	601a      	str	r2, [r3, #0]

	global_Orion_it=0;
 800403a:	4b87      	ldr	r3, [pc, #540]	; (8004258 <ESP8266_CONFIGURACION_INICIAL+0x300>)
 800403c:	2200      	movs	r2, #0
 800403e:	601a      	str	r2, [r3, #0]
	global_Orion_success=0;
 8004040:	4b86      	ldr	r3, [pc, #536]	; (800425c <ESP8266_CONFIGURACION_INICIAL+0x304>)
 8004042:	2200      	movs	r2, #0
 8004044:	601a      	str	r2, [r3, #0]



	global_sel_alarm_sensor=0;			  // sensor temperatura
 8004046:	4b86      	ldr	r3, [pc, #536]	; (8004260 <ESP8266_CONFIGURACION_INICIAL+0x308>)
 8004048:	2200      	movs	r2, #0
 800404a:	701a      	strb	r2, [r3, #0]
	//TO-DO mensaje
 	//printf("Proy_SEU_Orion "__TIME__ "\r\n");
	printf (PASCU_PRJ " at "__TIME__ "\r\n");
 800404c:	4885      	ldr	r0, [pc, #532]	; (8004264 <ESP8266_CONFIGURACION_INICIAL+0x30c>)
 800404e:	f007 fdd1 	bl	800bbf4 <puts>

 	// In/Out
 	fflush(0);
 8004052:	2000      	movs	r0, #0
 8004054:	f006 fec0 	bl	800add8 <fflush>

 	IObuff=bufferCreat(128);
 8004058:	2080      	movs	r0, #128	; 0x80
 800405a:	f000 fd01 	bl	8004a60 <bufferCreat>
 800405e:	4603      	mov	r3, r0
 8004060:	4a81      	ldr	r2, [pc, #516]	; (8004268 <ESP8266_CONFIGURACION_INICIAL+0x310>)
 8004062:	6013      	str	r3, [r2, #0]
 	if (!IObuff) return;
 8004064:	4b80      	ldr	r3, [pc, #512]	; (8004268 <ESP8266_CONFIGURACION_INICIAL+0x310>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	2b00      	cmp	r3, #0
 800406a:	f000 8140 	beq.w	80042ee <ESP8266_CONFIGURACION_INICIAL+0x396>

 	IObuff_rx=bufferCreat(512);
 800406e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004072:	f000 fcf5 	bl	8004a60 <bufferCreat>
 8004076:	4603      	mov	r3, r0
 8004078:	4a7c      	ldr	r2, [pc, #496]	; (800426c <ESP8266_CONFIGURACION_INICIAL+0x314>)
 800407a:	6013      	str	r3, [r2, #0]
 	if (!IObuff_rx) return;
 800407c:	4b7b      	ldr	r3, [pc, #492]	; (800426c <ESP8266_CONFIGURACION_INICIAL+0x314>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	2b00      	cmp	r3, #0
 8004082:	f000 8136 	beq.w	80042f2 <ESP8266_CONFIGURACION_INICIAL+0x39a>

 		res_task=xTaskCreate(Task_Display,"DISPLAY",2048,NULL,	makeFreeRtosPriority(osPriorityNormal),NULL);
 8004086:	2018      	movs	r0, #24
 8004088:	f000 fa4c 	bl	8004524 <makeFreeRtosPriority>
 800408c:	4603      	mov	r3, r0
 800408e:	2200      	movs	r2, #0
 8004090:	9201      	str	r2, [sp, #4]
 8004092:	9300      	str	r3, [sp, #0]
 8004094:	2300      	movs	r3, #0
 8004096:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800409a:	4975      	ldr	r1, [pc, #468]	; (8004270 <ESP8266_CONFIGURACION_INICIAL+0x318>)
 800409c:	4875      	ldr	r0, [pc, #468]	; (8004274 <ESP8266_CONFIGURACION_INICIAL+0x31c>)
 800409e:	f004 fe80 	bl	8008da2 <xTaskCreate>
 80040a2:	6078      	str	r0, [r7, #4]
 		if( res_task != pdPASS ){
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d006      	beq.n	80040b8 <ESP8266_CONFIGURACION_INICIAL+0x160>
 				printf("PANIC: Error al crear Tarea Visualizador\r\n");
 80040aa:	4873      	ldr	r0, [pc, #460]	; (8004278 <ESP8266_CONFIGURACION_INICIAL+0x320>)
 80040ac:	f007 fda2 	bl	800bbf4 <puts>
 				fflush(NULL);
 80040b0:	2000      	movs	r0, #0
 80040b2:	f006 fe91 	bl	800add8 <fflush>
 				while(1);
 80040b6:	e7fe      	b.n	80040b6 <ESP8266_CONFIGURACION_INICIAL+0x15e>
 		}

 		res_task=xTaskCreate(Task_DMA,"DMA",2048,NULL,	makeFreeRtosPriority(osPriorityNormal),NULL);
 80040b8:	2018      	movs	r0, #24
 80040ba:	f000 fa33 	bl	8004524 <makeFreeRtosPriority>
 80040be:	4603      	mov	r3, r0
 80040c0:	2200      	movs	r2, #0
 80040c2:	9201      	str	r2, [sp, #4]
 80040c4:	9300      	str	r3, [sp, #0]
 80040c6:	2300      	movs	r3, #0
 80040c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80040cc:	496b      	ldr	r1, [pc, #428]	; (800427c <ESP8266_CONFIGURACION_INICIAL+0x324>)
 80040ce:	486c      	ldr	r0, [pc, #432]	; (8004280 <ESP8266_CONFIGURACION_INICIAL+0x328>)
 80040d0:	f004 fe67 	bl	8008da2 <xTaskCreate>
 80040d4:	6078      	str	r0, [r7, #4]
 			if( res_task != pdPASS ){
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d006      	beq.n	80040ea <ESP8266_CONFIGURACION_INICIAL+0x192>
 					printf("PANIC: Error al crear Tarea Visualizador\r\n");
 80040dc:	4866      	ldr	r0, [pc, #408]	; (8004278 <ESP8266_CONFIGURACION_INICIAL+0x320>)
 80040de:	f007 fd89 	bl	800bbf4 <puts>
 					fflush(NULL);
 80040e2:	2000      	movs	r0, #0
 80040e4:	f006 fe78 	bl	800add8 <fflush>
 					while(1);
 80040e8:	e7fe      	b.n	80040e8 <ESP8266_CONFIGURACION_INICIAL+0x190>
 			}


	ORION_xSem=xSemaphoreCreateMutex();
 80040ea:	2001      	movs	r0, #1
 80040ec:	f004 f8d7 	bl	800829e <xQueueCreateMutex>
 80040f0:	4603      	mov	r3, r0
 80040f2:	4a64      	ldr	r2, [pc, #400]	; (8004284 <ESP8266_CONFIGURACION_INICIAL+0x32c>)
 80040f4:	6013      	str	r3, [r2, #0]
	if( ORION_xSem == NULL ){
 80040f6:	4b63      	ldr	r3, [pc, #396]	; (8004284 <ESP8266_CONFIGURACION_INICIAL+0x32c>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d106      	bne.n	800410c <ESP8266_CONFIGURACION_INICIAL+0x1b4>
		printf("PANIC: Error al crear el Semforo ORION\r\n");
 80040fe:	4862      	ldr	r0, [pc, #392]	; (8004288 <ESP8266_CONFIGURACION_INICIAL+0x330>)
 8004100:	f007 fd78 	bl	800bbf4 <puts>
		fflush(NULL);
 8004104:	2000      	movs	r0, #0
 8004106:	f006 fe67 	bl	800add8 <fflush>
		while(1);
 800410a:	e7fe      	b.n	800410a <ESP8266_CONFIGURACION_INICIAL+0x1b2>
	}

	BUFF_xSem=xSemaphoreCreateMutex();
 800410c:	2001      	movs	r0, #1
 800410e:	f004 f8c6 	bl	800829e <xQueueCreateMutex>
 8004112:	4603      	mov	r3, r0
 8004114:	4a5d      	ldr	r2, [pc, #372]	; (800428c <ESP8266_CONFIGURACION_INICIAL+0x334>)
 8004116:	6013      	str	r3, [r2, #0]
	if( BUFF_xSem == NULL ){
 8004118:	4b5c      	ldr	r3, [pc, #368]	; (800428c <ESP8266_CONFIGURACION_INICIAL+0x334>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d106      	bne.n	800412e <ESP8266_CONFIGURACION_INICIAL+0x1d6>
		printf("PANIC: Error al crear el Semaforo\r\n");
 8004120:	485b      	ldr	r0, [pc, #364]	; (8004290 <ESP8266_CONFIGURACION_INICIAL+0x338>)
 8004122:	f007 fd67 	bl	800bbf4 <puts>
		fflush(NULL);
 8004126:	2000      	movs	r0, #0
 8004128:	f006 fe56 	bl	800add8 <fflush>
		while(1);
 800412c:	e7fe      	b.n	800412c <ESP8266_CONFIGURACION_INICIAL+0x1d4>
	}

	res_task=xTaskCreate( Task_Orion,"ORION",2048,NULL,	makeFreeRtosPriority(osPriorityNormal),NULL);
 800412e:	2018      	movs	r0, #24
 8004130:	f000 f9f8 	bl	8004524 <makeFreeRtosPriority>
 8004134:	4603      	mov	r3, r0
 8004136:	2200      	movs	r2, #0
 8004138:	9201      	str	r2, [sp, #4]
 800413a:	9300      	str	r3, [sp, #0]
 800413c:	2300      	movs	r3, #0
 800413e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004142:	4954      	ldr	r1, [pc, #336]	; (8004294 <ESP8266_CONFIGURACION_INICIAL+0x33c>)
 8004144:	4854      	ldr	r0, [pc, #336]	; (8004298 <ESP8266_CONFIGURACION_INICIAL+0x340>)
 8004146:	f004 fe2c 	bl	8008da2 <xTaskCreate>
 800414a:	6078      	str	r0, [r7, #4]
	if( res_task != pdPASS ){
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2b01      	cmp	r3, #1
 8004150:	d006      	beq.n	8004160 <ESP8266_CONFIGURACION_INICIAL+0x208>
			printf("PANIC: Error al crear Tarea Orion\r\n");
 8004152:	4852      	ldr	r0, [pc, #328]	; (800429c <ESP8266_CONFIGURACION_INICIAL+0x344>)
 8004154:	f007 fd4e 	bl	800bbf4 <puts>
			fflush(NULL);
 8004158:	2000      	movs	r0, #0
 800415a:	f006 fe3d 	bl	800add8 <fflush>
			while(1);
 800415e:	e7fe      	b.n	800415e <ESP8266_CONFIGURACION_INICIAL+0x206>
	}

	res_task=xTaskCreate( Task_TEMP,"UPDATE",2048,NULL,	makeFreeRtosPriority(osPriorityNormal),NULL);
 8004160:	2018      	movs	r0, #24
 8004162:	f000 f9df 	bl	8004524 <makeFreeRtosPriority>
 8004166:	4603      	mov	r3, r0
 8004168:	2200      	movs	r2, #0
 800416a:	9201      	str	r2, [sp, #4]
 800416c:	9300      	str	r3, [sp, #0]
 800416e:	2300      	movs	r3, #0
 8004170:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004174:	494a      	ldr	r1, [pc, #296]	; (80042a0 <ESP8266_CONFIGURACION_INICIAL+0x348>)
 8004176:	484b      	ldr	r0, [pc, #300]	; (80042a4 <ESP8266_CONFIGURACION_INICIAL+0x34c>)
 8004178:	f004 fe13 	bl	8008da2 <xTaskCreate>
 800417c:	6078      	str	r0, [r7, #4]
	if( res_task != pdPASS ){
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2b01      	cmp	r3, #1
 8004182:	d006      	beq.n	8004192 <ESP8266_CONFIGURACION_INICIAL+0x23a>
			printf("PANIC: Error al crear Tarea Visualizador\r\n");
 8004184:	483c      	ldr	r0, [pc, #240]	; (8004278 <ESP8266_CONFIGURACION_INICIAL+0x320>)
 8004186:	f007 fd35 	bl	800bbf4 <puts>
			fflush(NULL);
 800418a:	2000      	movs	r0, #0
 800418c:	f006 fe24 	bl	800add8 <fflush>
			while(1);
 8004190:	e7fe      	b.n	8004190 <ESP8266_CONFIGURACION_INICIAL+0x238>
	}

	res_task=xTaskCreate(  Task_LEDS_ALARM,"QUERY",2048,NULL,	makeFreeRtosPriority(osPriorityNormal),NULL);
 8004192:	2018      	movs	r0, #24
 8004194:	f000 f9c6 	bl	8004524 <makeFreeRtosPriority>
 8004198:	4603      	mov	r3, r0
 800419a:	2200      	movs	r2, #0
 800419c:	9201      	str	r2, [sp, #4]
 800419e:	9300      	str	r3, [sp, #0]
 80041a0:	2300      	movs	r3, #0
 80041a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80041a6:	4940      	ldr	r1, [pc, #256]	; (80042a8 <ESP8266_CONFIGURACION_INICIAL+0x350>)
 80041a8:	4840      	ldr	r0, [pc, #256]	; (80042ac <ESP8266_CONFIGURACION_INICIAL+0x354>)
 80041aa:	f004 fdfa 	bl	8008da2 <xTaskCreate>
 80041ae:	6078      	str	r0, [r7, #4]
	if( res_task != pdPASS ){
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d006      	beq.n	80041c4 <ESP8266_CONFIGURACION_INICIAL+0x26c>
			printf("PANIC: Error al crear Tarea LEDS_ALARM\r\n");
 80041b6:	483e      	ldr	r0, [pc, #248]	; (80042b0 <ESP8266_CONFIGURACION_INICIAL+0x358>)
 80041b8:	f007 fd1c 	bl	800bbf4 <puts>
			fflush(NULL);
 80041bc:	2000      	movs	r0, #0
 80041be:	f006 fe0b 	bl	800add8 <fflush>
			while(1);
 80041c2:	e7fe      	b.n	80041c2 <ESP8266_CONFIGURACION_INICIAL+0x26a>
	}


	res_task=xTaskCreate( Task_HW,"Tarea_HW",2048,NULL,	makeFreeRtosPriority(osPriorityNormal),NULL);
 80041c4:	2018      	movs	r0, #24
 80041c6:	f000 f9ad 	bl	8004524 <makeFreeRtosPriority>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2200      	movs	r2, #0
 80041ce:	9201      	str	r2, [sp, #4]
 80041d0:	9300      	str	r3, [sp, #0]
 80041d2:	2300      	movs	r3, #0
 80041d4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80041d8:	4936      	ldr	r1, [pc, #216]	; (80042b4 <ESP8266_CONFIGURACION_INICIAL+0x35c>)
 80041da:	4837      	ldr	r0, [pc, #220]	; (80042b8 <ESP8266_CONFIGURACION_INICIAL+0x360>)
 80041dc:	f004 fde1 	bl	8008da2 <xTaskCreate>
 80041e0:	6078      	str	r0, [r7, #4]
	if( res_task != pdPASS ){
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d069      	beq.n	80042bc <ESP8266_CONFIGURACION_INICIAL+0x364>
			printf("PANIC: Error al crear Tarea Visualizador\r\n");
 80041e8:	4823      	ldr	r0, [pc, #140]	; (8004278 <ESP8266_CONFIGURACION_INICIAL+0x320>)
 80041ea:	f007 fd03 	bl	800bbf4 <puts>
			fflush(NULL);
 80041ee:	2000      	movs	r0, #0
 80041f0:	f006 fdf2 	bl	800add8 <fflush>
			while(1);
 80041f4:	e7fe      	b.n	80041f4 <ESP8266_CONFIGURACION_INICIAL+0x29c>
 80041f6:	bf00      	nop
 80041f8:	200005a8 	.word	0x200005a8
 80041fc:	200004bc 	.word	0x200004bc
 8004200:	20000540 	.word	0x20000540
 8004204:	20000574 	.word	0x20000574
 8004208:	200004c7 	.word	0x200004c7
 800420c:	2000053c 	.word	0x2000053c
 8004210:	2000053e 	.word	0x2000053e
 8004214:	2000053d 	.word	0x2000053d
 8004218:	200004c8 	.word	0x200004c8
 800421c:	200004cc 	.word	0x200004cc
 8004220:	200004d0 	.word	0x200004d0
 8004224:	200004d4 	.word	0x200004d4
 8004228:	200004d8 	.word	0x200004d8
 800422c:	200004a8 	.word	0x200004a8
 8004230:	461c4000 	.word	0x461c4000
 8004234:	20000498 	.word	0x20000498
 8004238:	200004a0 	.word	0x200004a0
 800423c:	41c80000 	.word	0x41c80000
 8004240:	42c80000 	.word	0x42c80000
 8004244:	20000494 	.word	0x20000494
 8004248:	20000484 	.word	0x20000484
 800424c:	20000488 	.word	0x20000488
 8004250:	2000047c 	.word	0x2000047c
 8004254:	20000480 	.word	0x20000480
 8004258:	2000048c 	.word	0x2000048c
 800425c:	20000490 	.word	0x20000490
 8004260:	2000053f 	.word	0x2000053f
 8004264:	0800fd98 	.word	0x0800fd98
 8004268:	200029d8 	.word	0x200029d8
 800426c:	200029dc 	.word	0x200029dc
 8004270:	0800fdc4 	.word	0x0800fdc4
 8004274:	08004485 	.word	0x08004485
 8004278:	0800fdcc 	.word	0x0800fdcc
 800427c:	0800fdf8 	.word	0x0800fdf8
 8004280:	08004309 	.word	0x08004309
 8004284:	200029d4 	.word	0x200029d4
 8004288:	0800fdfc 	.word	0x0800fdfc
 800428c:	200029d0 	.word	0x200029d0
 8004290:	0800fe28 	.word	0x0800fe28
 8004294:	0800fe4c 	.word	0x0800fe4c
 8004298:	08001ce5 	.word	0x08001ce5
 800429c:	0800fe54 	.word	0x0800fe54
 80042a0:	0800fe78 	.word	0x0800fe78
 80042a4:	08002869 	.word	0x08002869
 80042a8:	0800fe80 	.word	0x0800fe80
 80042ac:	080022cd 	.word	0x080022cd
 80042b0:	0800fe88 	.word	0x0800fe88
 80042b4:	0800feb0 	.word	0x0800feb0
 80042b8:	08001029 	.word	0x08001029
	}

	res_task=xTaskCreate( Task_Operativa,"Tarea_Operativa",2048,NULL,	makeFreeRtosPriority(osPriorityNormal),NULL);
 80042bc:	2018      	movs	r0, #24
 80042be:	f000 f931 	bl	8004524 <makeFreeRtosPriority>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2200      	movs	r2, #0
 80042c6:	9201      	str	r2, [sp, #4]
 80042c8:	9300      	str	r3, [sp, #0]
 80042ca:	2300      	movs	r3, #0
 80042cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80042d0:	490a      	ldr	r1, [pc, #40]	; (80042fc <ESP8266_CONFIGURACION_INICIAL+0x3a4>)
 80042d2:	480b      	ldr	r0, [pc, #44]	; (8004300 <ESP8266_CONFIGURACION_INICIAL+0x3a8>)
 80042d4:	f004 fd65 	bl	8008da2 <xTaskCreate>
 80042d8:	6078      	str	r0, [r7, #4]
	if( res_task != pdPASS ){
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d009      	beq.n	80042f4 <ESP8266_CONFIGURACION_INICIAL+0x39c>
			printf("PANIC: Error al crear Tarea Visualizador\r\n");
 80042e0:	4808      	ldr	r0, [pc, #32]	; (8004304 <ESP8266_CONFIGURACION_INICIAL+0x3ac>)
 80042e2:	f007 fc87 	bl	800bbf4 <puts>
			fflush(NULL);
 80042e6:	2000      	movs	r0, #0
 80042e8:	f006 fd76 	bl	800add8 <fflush>
			while(1);
 80042ec:	e7fe      	b.n	80042ec <ESP8266_CONFIGURACION_INICIAL+0x394>
 	if (!IObuff) return;
 80042ee:	bf00      	nop
 80042f0:	e000      	b.n	80042f4 <ESP8266_CONFIGURACION_INICIAL+0x39c>
 	if (!IObuff_rx) return;
 80042f2:	bf00      	nop
			while(1);
	}


	*/
}
 80042f4:	3708      	adds	r7, #8
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	0800febc 	.word	0x0800febc
 8004300:	08001c8d 	.word	0x08001c8d
 8004304:	0800fdcc 	.word	0x0800fdcc

08004308 <Task_DMA>:
extern BUFF_BUFFER_t * IObuff;
extern BUFF_BUFFER_t * IObuff_rx;



void Task_DMA( void *pvParameters ){
 8004308:	b580      	push	{r7, lr}
 800430a:	b086      	sub	sp, #24
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef res;
	uint32_t nbuff;



    hdma_usart2_rx2.Instance = DMA1_Stream7;
 8004310:	4b54      	ldr	r3, [pc, #336]	; (8004464 <Task_DMA+0x15c>)
 8004312:	4a55      	ldr	r2, [pc, #340]	; (8004468 <Task_DMA+0x160>)
 8004314:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx2.Init.Channel = DMA_CHANNEL_6;
 8004316:	4b53      	ldr	r3, [pc, #332]	; (8004464 <Task_DMA+0x15c>)
 8004318:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 800431c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800431e:	4b51      	ldr	r3, [pc, #324]	; (8004464 <Task_DMA+0x15c>)
 8004320:	2200      	movs	r2, #0
 8004322:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx2.Init.PeriphInc = DMA_PINC_DISABLE;
 8004324:	4b4f      	ldr	r3, [pc, #316]	; (8004464 <Task_DMA+0x15c>)
 8004326:	2200      	movs	r2, #0
 8004328:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx2.Init.MemInc = DMA_MINC_ENABLE;
 800432a:	4b4e      	ldr	r3, [pc, #312]	; (8004464 <Task_DMA+0x15c>)
 800432c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004330:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx2.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004332:	4b4c      	ldr	r3, [pc, #304]	; (8004464 <Task_DMA+0x15c>)
 8004334:	2200      	movs	r2, #0
 8004336:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004338:	4b4a      	ldr	r3, [pc, #296]	; (8004464 <Task_DMA+0x15c>)
 800433a:	2200      	movs	r2, #0
 800433c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx2.Init.Mode = DMA_NORMAL;
 800433e:	4b49      	ldr	r3, [pc, #292]	; (8004464 <Task_DMA+0x15c>)
 8004340:	2200      	movs	r2, #0
 8004342:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx2.Init.Priority = DMA_PRIORITY_LOW;
 8004344:	4b47      	ldr	r3, [pc, #284]	; (8004464 <Task_DMA+0x15c>)
 8004346:	2200      	movs	r2, #0
 8004348:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800434a:	4b46      	ldr	r3, [pc, #280]	; (8004464 <Task_DMA+0x15c>)
 800434c:	2200      	movs	r2, #0
 800434e:	625a      	str	r2, [r3, #36]	; 0x24



    if (HAL_DMA_Init(&hdma_usart2_rx2) != HAL_OK)
 8004350:	4844      	ldr	r0, [pc, #272]	; (8004464 <Task_DMA+0x15c>)
 8004352:	f001 fa61 	bl	8005818 <HAL_DMA_Init>
 8004356:	4603      	mov	r3, r0
 8004358:	2b00      	cmp	r3, #0
 800435a:	d001      	beq.n	8004360 <Task_DMA+0x58>
    {
      Error_Handler();
 800435c:	f7ff fb74 	bl	8003a48 <Error_Handler>
    }

	nbuff=0;
 8004360:	2300      	movs	r3, #0
 8004362:	613b      	str	r3, [r7, #16]
	res=HAL_UART_Receive_DMA(&huart2, buffer_DMA_1,buffer_SIZE); // Para arrancar
 8004364:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004368:	4940      	ldr	r1, [pc, #256]	; (800446c <Task_DMA+0x164>)
 800436a:	4841      	ldr	r0, [pc, #260]	; (8004470 <Task_DMA+0x168>)
 800436c:	f002 fde0 	bl	8006f30 <HAL_UART_Receive_DMA>
 8004370:	4603      	mov	r3, r0
 8004372:	73fb      	strb	r3, [r7, #15]

	it=0;
 8004374:	2300      	movs	r3, #0
 8004376:	617b      	str	r3, [r7, #20]
	while(1){

		switch (nbuff){
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d003      	beq.n	8004386 <Task_DMA+0x7e>
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	2b01      	cmp	r3, #1
 8004382:	d032      	beq.n	80043ea <Task_DMA+0xe2>
 8004384:	e066      	b.n	8004454 <Task_DMA+0x14c>
		case 0: 	num=hdma_usart2_rx.Instance->NDTR;
 8004386:	4b3b      	ldr	r3, [pc, #236]	; (8004474 <Task_DMA+0x16c>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	60bb      	str	r3, [r7, #8]
					if (num<buffer_SIZE){
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004394:	d25b      	bcs.n	800444e <Task_DMA+0x146>
  __ASM volatile ("cpsid i" : : : "memory");
 8004396:	b672      	cpsid	i
}
 8004398:	bf00      	nop
						__disable_irq();
						res=HAL_UART_DMAStop_PAS(&huart2);
 800439a:	4835      	ldr	r0, [pc, #212]	; (8004470 <Task_DMA+0x168>)
 800439c:	f000 fc70 	bl	8004c80 <HAL_UART_DMAStop_PAS>
 80043a0:	4603      	mov	r3, r0
 80043a2:	73fb      	strb	r3, [r7, #15]
					   __HAL_LINKDMA(&huart2,hdmarx,hdma_usart2_rx2);
 80043a4:	4b32      	ldr	r3, [pc, #200]	; (8004470 <Task_DMA+0x168>)
 80043a6:	4a2f      	ldr	r2, [pc, #188]	; (8004464 <Task_DMA+0x15c>)
 80043a8:	639a      	str	r2, [r3, #56]	; 0x38
 80043aa:	4b2e      	ldr	r3, [pc, #184]	; (8004464 <Task_DMA+0x15c>)
 80043ac:	4a30      	ldr	r2, [pc, #192]	; (8004470 <Task_DMA+0x168>)
 80043ae:	639a      	str	r2, [r3, #56]	; 0x38
					   res=HAL_UART_Receive_DMA(&huart2, buffer_DMA_2,buffer_SIZE);
 80043b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043b4:	4930      	ldr	r1, [pc, #192]	; (8004478 <Task_DMA+0x170>)
 80043b6:	482e      	ldr	r0, [pc, #184]	; (8004470 <Task_DMA+0x168>)
 80043b8:	f002 fdba 	bl	8006f30 <HAL_UART_Receive_DMA>
 80043bc:	4603      	mov	r3, r0
 80043be:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 80043c0:	b662      	cpsie	i
}
 80043c2:	bf00      	nop
					   __enable_irq();
					   nbuff=1;
 80043c4:	2301      	movs	r3, #1
 80043c6:	613b      	str	r3, [r7, #16]
					   num=hdma_usart2_rx.Instance->NDTR;
 80043c8:	4b2a      	ldr	r3, [pc, #168]	; (8004474 <Task_DMA+0x16c>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	60bb      	str	r3, [r7, #8]
					   res=IObuff->puts(IObuff_rx,buffer_DMA_1,buffer_SIZE-num);
 80043d0:	4b2a      	ldr	r3, [pc, #168]	; (800447c <Task_DMA+0x174>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	4a2a      	ldr	r2, [pc, #168]	; (8004480 <Task_DMA+0x178>)
 80043d8:	6810      	ldr	r0, [r2, #0]
 80043da:	68ba      	ldr	r2, [r7, #8]
 80043dc:	f5c2 7200 	rsb	r2, r2, #512	; 0x200
 80043e0:	4922      	ldr	r1, [pc, #136]	; (800446c <Task_DMA+0x164>)
 80043e2:	4798      	blx	r3
 80043e4:	4603      	mov	r3, r0
 80043e6:	73fb      	strb	r3, [r7, #15]
					}else
						;

					break;
 80043e8:	e031      	b.n	800444e <Task_DMA+0x146>
		case 1:
	    			num=hdma_usart2_rx2.Instance->NDTR;
 80043ea:	4b1e      	ldr	r3, [pc, #120]	; (8004464 <Task_DMA+0x15c>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	60bb      	str	r3, [r7, #8]
	    			if (num<buffer_SIZE){
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043f8:	d22b      	bcs.n	8004452 <Task_DMA+0x14a>
  __ASM volatile ("cpsid i" : : : "memory");
 80043fa:	b672      	cpsid	i
}
 80043fc:	bf00      	nop
	    				__disable_irq();
	    				res=HAL_UART_DMAStop_PAS(&huart2);
 80043fe:	481c      	ldr	r0, [pc, #112]	; (8004470 <Task_DMA+0x168>)
 8004400:	f000 fc3e 	bl	8004c80 <HAL_UART_DMAStop_PAS>
 8004404:	4603      	mov	r3, r0
 8004406:	73fb      	strb	r3, [r7, #15]
	    				__HAL_LINKDMA(&huart2,hdmarx,hdma_usart2_rx);
 8004408:	4b19      	ldr	r3, [pc, #100]	; (8004470 <Task_DMA+0x168>)
 800440a:	4a1a      	ldr	r2, [pc, #104]	; (8004474 <Task_DMA+0x16c>)
 800440c:	639a      	str	r2, [r3, #56]	; 0x38
 800440e:	4b19      	ldr	r3, [pc, #100]	; (8004474 <Task_DMA+0x16c>)
 8004410:	4a17      	ldr	r2, [pc, #92]	; (8004470 <Task_DMA+0x168>)
 8004412:	639a      	str	r2, [r3, #56]	; 0x38
	    				res=HAL_UART_Receive_DMA(&huart2, buffer_DMA_1,buffer_SIZE);
 8004414:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004418:	4914      	ldr	r1, [pc, #80]	; (800446c <Task_DMA+0x164>)
 800441a:	4815      	ldr	r0, [pc, #84]	; (8004470 <Task_DMA+0x168>)
 800441c:	f002 fd88 	bl	8006f30 <HAL_UART_Receive_DMA>
 8004420:	4603      	mov	r3, r0
 8004422:	73fb      	strb	r3, [r7, #15]
  __ASM volatile ("cpsie i" : : : "memory");
 8004424:	b662      	cpsie	i
}
 8004426:	bf00      	nop
	    				__enable_irq();
	    				nbuff=0;
 8004428:	2300      	movs	r3, #0
 800442a:	613b      	str	r3, [r7, #16]
	    				num=hdma_usart2_rx2.Instance->NDTR;
 800442c:	4b0d      	ldr	r3, [pc, #52]	; (8004464 <Task_DMA+0x15c>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	60bb      	str	r3, [r7, #8]
	    				res=IObuff->puts(IObuff_rx,buffer_DMA_2,buffer_SIZE-num);
 8004434:	4b11      	ldr	r3, [pc, #68]	; (800447c <Task_DMA+0x174>)
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	691b      	ldr	r3, [r3, #16]
 800443a:	4a11      	ldr	r2, [pc, #68]	; (8004480 <Task_DMA+0x178>)
 800443c:	6810      	ldr	r0, [r2, #0]
 800443e:	68ba      	ldr	r2, [r7, #8]
 8004440:	f5c2 7200 	rsb	r2, r2, #512	; 0x200
 8004444:	490c      	ldr	r1, [pc, #48]	; (8004478 <Task_DMA+0x170>)
 8004446:	4798      	blx	r3
 8004448:	4603      	mov	r3, r0
 800444a:	73fb      	strb	r3, [r7, #15]
	    			}else
	    				;
	    			break;
 800444c:	e001      	b.n	8004452 <Task_DMA+0x14a>
					break;
 800444e:	bf00      	nop
 8004450:	e000      	b.n	8004454 <Task_DMA+0x14c>
	    			break;
 8004452:	bf00      	nop
		}

		it++;
 8004454:	697b      	ldr	r3, [r7, #20]
 8004456:	3301      	adds	r3, #1
 8004458:	617b      	str	r3, [r7, #20]
		vTaskDelay(1/portTICK_RATE_MS );
 800445a:	2001      	movs	r0, #1
 800445c:	f004 fdfc 	bl	8009058 <vTaskDelay>
		switch (nbuff){
 8004460:	e78a      	b.n	8004378 <Task_DMA+0x70>
 8004462:	bf00      	nop
 8004464:	20000418 	.word	0x20000418
 8004468:	400260b8 	.word	0x400260b8
 800446c:	200029ec 	.word	0x200029ec
 8004470:	200002b0 	.word	0x200002b0
 8004474:	200003b4 	.word	0x200003b4
 8004478:	20002bec 	.word	0x20002bec
 800447c:	200029d8 	.word	0x200029d8
 8004480:	200029dc 	.word	0x200029dc

08004484 <Task_Display>:
	}
}


void Task_Display( void *pvParameters ){
 8004484:	b580      	push	{r7, lr}
 8004486:	b084      	sub	sp, #16
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]

	uint32_t it;
	BUFF_ITEM_t car;
	HAL_StatusTypeDef res;

    it=0;
 800448c:	2300      	movs	r3, #0
 800448e:	60fb      	str	r3, [r7, #12]
	while(1){

		IObuff->get(IObuff,&car);
 8004490:	4b0b      	ldr	r3, [pc, #44]	; (80044c0 <Task_Display+0x3c>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a0a      	ldr	r2, [pc, #40]	; (80044c0 <Task_Display+0x3c>)
 8004498:	6812      	ldr	r2, [r2, #0]
 800449a:	f107 010a 	add.w	r1, r7, #10
 800449e:	4610      	mov	r0, r2
 80044a0:	4798      	blx	r3
		res=HAL_UART_Transmit(& huart2,&car,1,10000);
 80044a2:	f107 010a 	add.w	r1, r7, #10
 80044a6:	f242 7310 	movw	r3, #10000	; 0x2710
 80044aa:	2201      	movs	r2, #1
 80044ac:	4805      	ldr	r0, [pc, #20]	; (80044c4 <Task_Display+0x40>)
 80044ae:	f002 fc2e 	bl	8006d0e <HAL_UART_Transmit>
 80044b2:	4603      	mov	r3, r0
 80044b4:	72fb      	strb	r3, [r7, #11]
		it++;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	3301      	adds	r3, #1
 80044ba:	60fb      	str	r3, [r7, #12]
		IObuff->get(IObuff,&car);
 80044bc:	e7e8      	b.n	8004490 <Task_Display+0xc>
 80044be:	bf00      	nop
 80044c0:	200029d8 	.word	0x200029d8
 80044c4:	200002b0 	.word	0x200002b0

080044c8 <map>:
#include <jsmn.h>
#include <task.h>
#include <math.h>


float map(float x, float in_min, float in_max, float out_min, float out_max) {
 80044c8:	b480      	push	{r7}
 80044ca:	b087      	sub	sp, #28
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	ed87 0a05 	vstr	s0, [r7, #20]
 80044d2:	edc7 0a04 	vstr	s1, [r7, #16]
 80044d6:	ed87 1a03 	vstr	s2, [r7, #12]
 80044da:	edc7 1a02 	vstr	s3, [r7, #8]
 80044de:	ed87 2a01 	vstr	s4, [r7, #4]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80044e2:	ed97 7a05 	vldr	s14, [r7, #20]
 80044e6:	edd7 7a04 	vldr	s15, [r7, #16]
 80044ea:	ee37 7a67 	vsub.f32	s14, s14, s15
 80044ee:	edd7 6a01 	vldr	s13, [r7, #4]
 80044f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80044f6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80044fa:	ee67 6a27 	vmul.f32	s13, s14, s15
 80044fe:	ed97 7a03 	vldr	s14, [r7, #12]
 8004502:	edd7 7a04 	vldr	s15, [r7, #16]
 8004506:	ee77 7a67 	vsub.f32	s15, s14, s15
 800450a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800450e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004512:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8004516:	eeb0 0a67 	vmov.f32	s0, s15
 800451a:	371c      	adds	r7, #28
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr

08004524 <makeFreeRtosPriority>:

unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004524:	b480      	push	{r7}
 8004526:	b085      	sub	sp, #20
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800452c:	2300      	movs	r3, #0
 800452e:	60fb      	str	r3, [r7, #12]

if (priority != osPriorityError) {
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004536:	d004      	beq.n	8004542 <makeFreeRtosPriority+0x1e>
fpriority += (priority - osPriorityIdle);
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	4413      	add	r3, r2
 800453e:	3b01      	subs	r3, #1
 8004540:	60fb      	str	r3, [r7, #12]
}

return fpriority;
 8004542:	68fb      	ldr	r3, [r7, #12]
}
 8004544:	4618      	mov	r0, r3
 8004546:	3714      	adds	r7, #20
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr

08004550 <_write>:

int _write(int file, char *ptr, int len)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b086      	sub	sp, #24
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800455c:	2300      	movs	r3, #0
 800455e:	617b      	str	r3, [r7, #20]
 8004560:	e00b      	b.n	800457a <_write+0x2a>
	{
	    //ITM_SendChar( *ptr++ );
	   HAL_UART_Transmit(&huart2, (uint8_t*)ptr++,1,1000);
 8004562:	68b9      	ldr	r1, [r7, #8]
 8004564:	1c4b      	adds	r3, r1, #1
 8004566:	60bb      	str	r3, [r7, #8]
 8004568:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800456c:	2201      	movs	r2, #1
 800456e:	4807      	ldr	r0, [pc, #28]	; (800458c <_write+0x3c>)
 8004570:	f002 fbcd 	bl	8006d0e <HAL_UART_Transmit>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	3301      	adds	r3, #1
 8004578:	617b      	str	r3, [r7, #20]
 800457a:	697a      	ldr	r2, [r7, #20]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	429a      	cmp	r2, r3
 8004580:	dbef      	blt.n	8004562 <_write+0x12>
	}

	return len;
 8004582:	687b      	ldr	r3, [r7, #4]
}
 8004584:	4618      	mov	r0, r3
 8004586:	3718      	adds	r7, #24
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}
 800458c:	200002b0 	.word	0x200002b0

08004590 <cleanResponse>:


/////////////////////////////////////////////////////////////////////// Procesar

void cleanResponse(char * data,int maxlen)
{
 8004590:	b480      	push	{r7}
 8004592:	b087      	sub	sp, #28
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	6039      	str	r1, [r7, #0]
	int t,h,l,o,i;
	char * res;
	int indexbk;
	char bytes[4];

	res=data;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	60fb      	str	r3, [r7, #12]

	 i=0;
 800459e:	2300      	movs	r3, #0
 80045a0:	613b      	str	r3, [r7, #16]
			                  do
			                  {
			                  }while(data[i++]!='{');
 80045a2:	693b      	ldr	r3, [r7, #16]
 80045a4:	1c5a      	adds	r2, r3, #1
 80045a6:	613a      	str	r2, [r7, #16]
 80045a8:	461a      	mov	r2, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	4413      	add	r3, r2
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	2b7b      	cmp	r3, #123	; 0x7b
 80045b2:	d1f6      	bne.n	80045a2 <cleanResponse+0x12>
			                  i--;
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	3b01      	subs	r3, #1
 80045b8:	613b      	str	r3, [r7, #16]
	for (t=0;t<(2048-i);t++)
 80045ba:	2300      	movs	r3, #0
 80045bc:	617b      	str	r3, [r7, #20]
 80045be:	e00d      	b.n	80045dc <cleanResponse+0x4c>
		data[t]=data[t+i];
 80045c0:	697a      	ldr	r2, [r7, #20]
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	4413      	add	r3, r2
 80045c6:	461a      	mov	r2, r3
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	441a      	add	r2, r3
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	6879      	ldr	r1, [r7, #4]
 80045d0:	440b      	add	r3, r1
 80045d2:	7812      	ldrb	r2, [r2, #0]
 80045d4:	701a      	strb	r2, [r3, #0]
	for (t=0;t<(2048-i);t++)
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	3301      	adds	r3, #1
 80045da:	617b      	str	r3, [r7, #20]
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80045e2:	697a      	ldr	r2, [r7, #20]
 80045e4:	429a      	cmp	r2, r3
 80045e6:	dbeb      	blt.n	80045c0 <cleanResponse+0x30>

	i=0;
 80045e8:	2300      	movs	r3, #0
 80045ea:	613b      	str	r3, [r7, #16]

    for (t=0;t<2048;t++)
 80045ec:	2300      	movs	r3, #0
 80045ee:	617b      	str	r3, [r7, #20]
 80045f0:	e00a      	b.n	8004608 <cleanResponse+0x78>
    	if (data[t]=='}')
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	4413      	add	r3, r2
 80045f8:	781b      	ldrb	r3, [r3, #0]
 80045fa:	2b7d      	cmp	r3, #125	; 0x7d
 80045fc:	d101      	bne.n	8004602 <cleanResponse+0x72>
    		i=t;
 80045fe:	697b      	ldr	r3, [r7, #20]
 8004600:	613b      	str	r3, [r7, #16]
    for (t=0;t<2048;t++)
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	3301      	adds	r3, #1
 8004606:	617b      	str	r3, [r7, #20]
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800460e:	dbf0      	blt.n	80045f2 <cleanResponse+0x62>
    data[i+1]=0;
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	3301      	adds	r3, #1
 8004614:	687a      	ldr	r2, [r7, #4]
 8004616:	4413      	add	r3, r2
 8004618:	2200      	movs	r2, #0
 800461a:	701a      	strb	r2, [r3, #0]



}
 800461c:	bf00      	nop
 800461e:	371c      	adds	r7, #28
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr

08004628 <pon_Nivel>:



////////////////////////////////////////////////////////////////////////7 LED
void pon_Nivel(uint8_t sensor_sel, uint32_t Hz){
 8004628:	b580      	push	{r7, lr}
 800462a:	b086      	sub	sp, #24
 800462c:	af00      	add	r7, sp, #0
 800462e:	4603      	mov	r3, r0
 8004630:	6039      	str	r1, [r7, #0]
 8004632:	71fb      	strb	r3, [r7, #7]
	static TickType_t ttime;
	static int last_value_led=0;
	static int last_pos_led=0;
    float alarm_aux;

    global_LEDS[last_pos_led]=0;
 8004634:	4b72      	ldr	r3, [pc, #456]	; (8004800 <pon_Nivel+0x1d8>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a72      	ldr	r2, [pc, #456]	; (8004804 <pon_Nivel+0x1dc>)
 800463a:	2100      	movs	r1, #0
 800463c:	54d1      	strb	r1, [r2, r3]
	for (ct=0;ct<8;ct++) global_LEDS[ct]=0; // borra el led alarma
 800463e:	2300      	movs	r3, #0
 8004640:	617b      	str	r3, [r7, #20]
 8004642:	e007      	b.n	8004654 <pon_Nivel+0x2c>
 8004644:	4a6f      	ldr	r2, [pc, #444]	; (8004804 <pon_Nivel+0x1dc>)
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	4413      	add	r3, r2
 800464a:	2200      	movs	r2, #0
 800464c:	701a      	strb	r2, [r3, #0]
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	3301      	adds	r3, #1
 8004652:	617b      	str	r3, [r7, #20]
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	2b07      	cmp	r3, #7
 8004658:	ddf4      	ble.n	8004644 <pon_Nivel+0x1c>

	// pon nivel de seal
	nleds=trunc((global_sensor_level[sensor_sel]-global_sensor_level_min[sensor_sel])/(global_sensor_level_max[sensor_sel]-global_sensor_level_min[sensor_sel])*7.4);
 800465a:	79fb      	ldrb	r3, [r7, #7]
 800465c:	4a6a      	ldr	r2, [pc, #424]	; (8004808 <pon_Nivel+0x1e0>)
 800465e:	009b      	lsls	r3, r3, #2
 8004660:	4413      	add	r3, r2
 8004662:	ed93 7a00 	vldr	s14, [r3]
 8004666:	79fb      	ldrb	r3, [r7, #7]
 8004668:	4a68      	ldr	r2, [pc, #416]	; (800480c <pon_Nivel+0x1e4>)
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	4413      	add	r3, r2
 800466e:	edd3 7a00 	vldr	s15, [r3]
 8004672:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004676:	79fb      	ldrb	r3, [r7, #7]
 8004678:	4a65      	ldr	r2, [pc, #404]	; (8004810 <pon_Nivel+0x1e8>)
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	4413      	add	r3, r2
 800467e:	edd3 6a00 	vldr	s13, [r3]
 8004682:	79fb      	ldrb	r3, [r7, #7]
 8004684:	4a61      	ldr	r2, [pc, #388]	; (800480c <pon_Nivel+0x1e4>)
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	4413      	add	r3, r2
 800468a:	edd3 7a00 	vldr	s15, [r3]
 800468e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004692:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004696:	ee16 0a90 	vmov	r0, s13
 800469a:	f7fb ff6d 	bl	8000578 <__aeabi_f2d>
 800469e:	a356      	add	r3, pc, #344	; (adr r3, 80047f8 <pon_Nivel+0x1d0>)
 80046a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a4:	f7fb ffc0 	bl	8000628 <__aeabi_dmul>
 80046a8:	4602      	mov	r2, r0
 80046aa:	460b      	mov	r3, r1
 80046ac:	ec43 2b17 	vmov	d7, r2, r3
 80046b0:	eeb0 0a47 	vmov.f32	s0, s14
 80046b4:	eef0 0a67 	vmov.f32	s1, s15
 80046b8:	f00a fe4a 	bl	800f350 <trunc>
 80046bc:	ec53 2b10 	vmov	r2, r3, d0
 80046c0:	4610      	mov	r0, r2
 80046c2:	4619      	mov	r1, r3
 80046c4:	f7fc fa60 	bl	8000b88 <__aeabi_d2iz>
 80046c8:	4603      	mov	r3, r0
 80046ca:	613b      	str	r3, [r7, #16]
	for (ct=0;ct<8;ct++)
 80046cc:	2300      	movs	r3, #0
 80046ce:	617b      	str	r3, [r7, #20]
 80046d0:	e011      	b.n	80046f6 <pon_Nivel+0xce>
	if (ct<nleds)
 80046d2:	697a      	ldr	r2, [r7, #20]
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	429a      	cmp	r2, r3
 80046d8:	da05      	bge.n	80046e6 <pon_Nivel+0xbe>
			global_LEDS[ct]=1;
 80046da:	4a4a      	ldr	r2, [pc, #296]	; (8004804 <pon_Nivel+0x1dc>)
 80046dc:	697b      	ldr	r3, [r7, #20]
 80046de:	4413      	add	r3, r2
 80046e0:	2201      	movs	r2, #1
 80046e2:	701a      	strb	r2, [r3, #0]
 80046e4:	e004      	b.n	80046f0 <pon_Nivel+0xc8>
	else
			global_LEDS[ct]=0;
 80046e6:	4a47      	ldr	r2, [pc, #284]	; (8004804 <pon_Nivel+0x1dc>)
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	4413      	add	r3, r2
 80046ec:	2200      	movs	r2, #0
 80046ee:	701a      	strb	r2, [r3, #0]
	for (ct=0;ct<8;ct++)
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	3301      	adds	r3, #1
 80046f4:	617b      	str	r3, [r7, #20]
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	2b07      	cmp	r3, #7
 80046fa:	ddea      	ble.n	80046d2 <pon_Nivel+0xaa>

	// este nivel tiene prioridad sobre el valor act, por eso va al final

	global_LEDS[last_pos_led]=last_value_led;
 80046fc:	4b45      	ldr	r3, [pc, #276]	; (8004814 <pon_Nivel+0x1ec>)
 80046fe:	681a      	ldr	r2, [r3, #0]
 8004700:	4b3f      	ldr	r3, [pc, #252]	; (8004800 <pon_Nivel+0x1d8>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	b2d1      	uxtb	r1, r2
 8004706:	4a3f      	ldr	r2, [pc, #252]	; (8004804 <pon_Nivel+0x1dc>)
 8004708:	54d1      	strb	r1, [r2, r3]

 	if (((float)(xTaskGetTickCount()-last_time)/portTICK_RATE_MS)>(float)1000.0/(float)Hz){
 800470a:	f004 fdf5 	bl	80092f8 <xTaskGetTickCount>
 800470e:	4602      	mov	r2, r0
 8004710:	4b41      	ldr	r3, [pc, #260]	; (8004818 <pon_Nivel+0x1f0>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	ee07 3a90 	vmov	s15, r3
 800471a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	ee07 3a90 	vmov	s15, r3
 8004724:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004728:	ed9f 6a3c 	vldr	s12, [pc, #240]	; 800481c <pon_Nivel+0x1f4>
 800472c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8004730:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004734:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004738:	dc00      	bgt.n	800473c <pon_Nivel+0x114>
		if (last_value_led==1)
			global_LEDS[nled]=0;
		else
			global_LEDS[nled]=1;
	}
}
 800473a:	e059      	b.n	80047f0 <pon_Nivel+0x1c8>
		last_value_led=!last_value_led;
 800473c:	4b35      	ldr	r3, [pc, #212]	; (8004814 <pon_Nivel+0x1ec>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	2b00      	cmp	r3, #0
 8004742:	bf0c      	ite	eq
 8004744:	2301      	moveq	r3, #1
 8004746:	2300      	movne	r3, #0
 8004748:	b2db      	uxtb	r3, r3
 800474a:	461a      	mov	r2, r3
 800474c:	4b31      	ldr	r3, [pc, #196]	; (8004814 <pon_Nivel+0x1ec>)
 800474e:	601a      	str	r2, [r3, #0]
		last_time= xTaskGetTickCount();
 8004750:	f004 fdd2 	bl	80092f8 <xTaskGetTickCount>
 8004754:	4603      	mov	r3, r0
 8004756:	4a30      	ldr	r2, [pc, #192]	; (8004818 <pon_Nivel+0x1f0>)
 8004758:	6013      	str	r3, [r2, #0]
		nled=trunc((global_sensor_level_alarm[sensor_sel]-global_sensor_level_min[sensor_sel])/(global_sensor_level_max[sensor_sel]-global_sensor_level_min[sensor_sel])*7.4);
 800475a:	79fb      	ldrb	r3, [r7, #7]
 800475c:	4a30      	ldr	r2, [pc, #192]	; (8004820 <pon_Nivel+0x1f8>)
 800475e:	009b      	lsls	r3, r3, #2
 8004760:	4413      	add	r3, r2
 8004762:	ed93 7a00 	vldr	s14, [r3]
 8004766:	79fb      	ldrb	r3, [r7, #7]
 8004768:	4a28      	ldr	r2, [pc, #160]	; (800480c <pon_Nivel+0x1e4>)
 800476a:	009b      	lsls	r3, r3, #2
 800476c:	4413      	add	r3, r2
 800476e:	edd3 7a00 	vldr	s15, [r3]
 8004772:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004776:	79fb      	ldrb	r3, [r7, #7]
 8004778:	4a25      	ldr	r2, [pc, #148]	; (8004810 <pon_Nivel+0x1e8>)
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	4413      	add	r3, r2
 800477e:	edd3 6a00 	vldr	s13, [r3]
 8004782:	79fb      	ldrb	r3, [r7, #7]
 8004784:	4a21      	ldr	r2, [pc, #132]	; (800480c <pon_Nivel+0x1e4>)
 8004786:	009b      	lsls	r3, r3, #2
 8004788:	4413      	add	r3, r2
 800478a:	edd3 7a00 	vldr	s15, [r3]
 800478e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004792:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004796:	ee16 0a90 	vmov	r0, s13
 800479a:	f7fb feed 	bl	8000578 <__aeabi_f2d>
 800479e:	a316      	add	r3, pc, #88	; (adr r3, 80047f8 <pon_Nivel+0x1d0>)
 80047a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a4:	f7fb ff40 	bl	8000628 <__aeabi_dmul>
 80047a8:	4602      	mov	r2, r0
 80047aa:	460b      	mov	r3, r1
 80047ac:	ec43 2b17 	vmov	d7, r2, r3
 80047b0:	eeb0 0a47 	vmov.f32	s0, s14
 80047b4:	eef0 0a67 	vmov.f32	s1, s15
 80047b8:	f00a fdca 	bl	800f350 <trunc>
 80047bc:	ec53 2b10 	vmov	r2, r3, d0
 80047c0:	4610      	mov	r0, r2
 80047c2:	4619      	mov	r1, r3
 80047c4:	f7fc f9e0 	bl	8000b88 <__aeabi_d2iz>
 80047c8:	4603      	mov	r3, r0
 80047ca:	60fb      	str	r3, [r7, #12]
		last_pos_led=nled;
 80047cc:	4a0c      	ldr	r2, [pc, #48]	; (8004800 <pon_Nivel+0x1d8>)
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	6013      	str	r3, [r2, #0]
		if (last_value_led==1)
 80047d2:	4b10      	ldr	r3, [pc, #64]	; (8004814 <pon_Nivel+0x1ec>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	d105      	bne.n	80047e6 <pon_Nivel+0x1be>
			global_LEDS[nled]=0;
 80047da:	4a0a      	ldr	r2, [pc, #40]	; (8004804 <pon_Nivel+0x1dc>)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	4413      	add	r3, r2
 80047e0:	2200      	movs	r2, #0
 80047e2:	701a      	strb	r2, [r3, #0]
}
 80047e4:	e004      	b.n	80047f0 <pon_Nivel+0x1c8>
			global_LEDS[nled]=1;
 80047e6:	4a07      	ldr	r2, [pc, #28]	; (8004804 <pon_Nivel+0x1dc>)
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	4413      	add	r3, r2
 80047ec:	2201      	movs	r2, #1
 80047ee:	701a      	strb	r2, [r3, #0]
}
 80047f0:	bf00      	nop
 80047f2:	3718      	adds	r7, #24
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	9999999a 	.word	0x9999999a
 80047fc:	401d9999 	.word	0x401d9999
 8004800:	200029e0 	.word	0x200029e0
 8004804:	200004bc 	.word	0x200004bc
 8004808:	200004b0 	.word	0x200004b0
 800480c:	200004a0 	.word	0x200004a0
 8004810:	20000498 	.word	0x20000498
 8004814:	200029e4 	.word	0x200029e4
 8004818:	200029e8 	.word	0x200029e8
 800481c:	447a0000 	.word	0x447a0000
 8004820:	200004a8 	.word	0x200004a8

08004824 <BUFF_is_empty>:



/////////////////////////////////////////////////////////////////////////////////////// BUFFER sin proteccion

uint32_t BUFF_is_empty(BUFF_BUFFER_t * buffer){
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
	return (buffer->n_elem==0);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004830:	2b00      	cmp	r3, #0
 8004832:	bf0c      	ite	eq
 8004834:	2301      	moveq	r3, #1
 8004836:	2300      	movne	r3, #0
 8004838:	b2db      	uxtb	r3, r3
}
 800483a:	4618      	mov	r0, r3
 800483c:	370c      	adds	r7, #12
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr

08004846 <BUFF_is_full>:

uint32_t BUFF_is_full(BUFF_BUFFER_t * buffer){
 8004846:	b480      	push	{r7}
 8004848:	b083      	sub	sp, #12
 800484a:	af00      	add	r7, sp, #0
 800484c:	6078      	str	r0, [r7, #4]
	return (buffer->n_elem==buffer->size);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6a1b      	ldr	r3, [r3, #32]
 8004856:	429a      	cmp	r2, r3
 8004858:	bf0c      	ite	eq
 800485a:	2301      	moveq	r3, #1
 800485c:	2300      	movne	r3, #0
 800485e:	b2db      	uxtb	r3, r3
}
 8004860:	4618      	mov	r0, r3
 8004862:	370c      	adds	r7, #12
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr

0800486c <BUFF_inserta>:

uint32_t BUFF_inserta(BUFF_BUFFER_t * buffer,BUFF_ITEM_t item){
 800486c:	b580      	push	{r7, lr}
 800486e:	b082      	sub	sp, #8
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
 8004874:	460b      	mov	r3, r1
 8004876:	70fb      	strb	r3, [r7, #3]

	if (!buffer->isfull(buffer)){
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	68db      	ldr	r3, [r3, #12]
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	4798      	blx	r3
 8004880:	4603      	mov	r3, r0
 8004882:	2b00      	cmp	r3, #0
 8004884:	d119      	bne.n	80048ba <BUFF_inserta+0x4e>
		buffer->buff[buffer->cabeza]=item;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	699b      	ldr	r3, [r3, #24]
 800488e:	4413      	add	r3, r2
 8004890:	78fa      	ldrb	r2, [r7, #3]
 8004892:	701a      	strb	r2, [r3, #0]
		buffer->cabeza=((buffer->cabeza)+1)%(buffer->size);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	699b      	ldr	r3, [r3, #24]
 8004898:	3301      	adds	r3, #1
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	6a12      	ldr	r2, [r2, #32]
 800489e:	fbb3 f1f2 	udiv	r1, r3, r2
 80048a2:	fb01 f202 	mul.w	r2, r1, r2
 80048a6:	1a9a      	subs	r2, r3, r2
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	619a      	str	r2, [r3, #24]
		buffer->n_elem++;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b0:	1c5a      	adds	r2, r3, #1
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	629a      	str	r2, [r3, #40]	; 0x28
		return 1;
 80048b6:	2301      	movs	r3, #1
 80048b8:	e000      	b.n	80048bc <BUFF_inserta+0x50>
	} else return 0;
 80048ba:	2300      	movs	r3, #0
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3708      	adds	r7, #8
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}

080048c4 <BUFF_extrae>:

uint32_t BUFF_extrae(BUFF_BUFFER_t * buffer,BUFF_ITEM_t *item){
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b082      	sub	sp, #8
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]

	if (!buffer->isempty(buffer)){
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	6878      	ldr	r0, [r7, #4]
 80048d4:	4798      	blx	r3
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d11a      	bne.n	8004912 <BUFF_extrae+0x4e>
			*item=buffer->buff[buffer->cola];
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	69db      	ldr	r3, [r3, #28]
 80048e4:	4413      	add	r3, r2
 80048e6:	781a      	ldrb	r2, [r3, #0]
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	701a      	strb	r2, [r3, #0]
			buffer->cola=(buffer->cola+1)%(buffer->size);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	69db      	ldr	r3, [r3, #28]
 80048f0:	3301      	adds	r3, #1
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	6a12      	ldr	r2, [r2, #32]
 80048f6:	fbb3 f1f2 	udiv	r1, r3, r2
 80048fa:	fb01 f202 	mul.w	r2, r1, r2
 80048fe:	1a9a      	subs	r2, r3, r2
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	61da      	str	r2, [r3, #28]
			buffer->n_elem--;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004908:	1e5a      	subs	r2, r3, #1
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	629a      	str	r2, [r3, #40]	; 0x28

	} else return 0;

   return 1;
 800490e:	2301      	movs	r3, #1
 8004910:	e000      	b.n	8004914 <BUFF_extrae+0x50>
	} else return 0;
 8004912:	2300      	movs	r3, #0
}
 8004914:	4618      	mov	r0, r3
 8004916:	3708      	adds	r7, #8
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <BUFF_extrae_prot>:

uint32_t BUFF_extrae_prot(BUFF_BUFFER_t * buffer,BUFF_ITEM_t *item)
{ //variable condicion
 800491c:	b580      	push	{r7, lr}
 800491e:	b084      	sub	sp, #16
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	6039      	str	r1, [r7, #0]
	int it;

	it=0;
 8004926:	2300      	movs	r3, #0
 8004928:	60fb      	str	r3, [r7, #12]
	while (xSemaphoreTake(buffer->xSem, 10000/portTICK_RATE_MS  ) != pdTRUE );
 800492a:	bf00      	nop
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	695b      	ldr	r3, [r3, #20]
 8004930:	f242 7110 	movw	r1, #10000	; 0x2710
 8004934:	4618      	mov	r0, r3
 8004936:	f003 ff45 	bl	80087c4 <xQueueSemaphoreTake>
 800493a:	4603      	mov	r3, r0
 800493c:	2b01      	cmp	r3, #1
 800493e:	d1f5      	bne.n	800492c <BUFF_extrae_prot+0x10>
	 // lock
	while(!BUFF_extrae(buffer,item)){
 8004940:	e017      	b.n	8004972 <BUFF_extrae_prot+0x56>
			 xSemaphoreGive(buffer->xSem);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6958      	ldr	r0, [r3, #20]
 8004946:	2300      	movs	r3, #0
 8004948:	2200      	movs	r2, #0
 800494a:	2100      	movs	r1, #0
 800494c:	f003 fcc0 	bl	80082d0 <xQueueGenericSend>
	 		 vTaskDelay(100/portTICK_RATE_MS );
 8004950:	2064      	movs	r0, #100	; 0x64
 8004952:	f004 fb81 	bl	8009058 <vTaskDelay>
	 		 while (xSemaphoreTake(buffer->xSem, 10000/portTICK_RATE_MS  ) != pdTRUE );
 8004956:	bf00      	nop
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	695b      	ldr	r3, [r3, #20]
 800495c:	f242 7110 	movw	r1, #10000	; 0x2710
 8004960:	4618      	mov	r0, r3
 8004962:	f003 ff2f 	bl	80087c4 <xQueueSemaphoreTake>
 8004966:	4603      	mov	r3, r0
 8004968:	2b01      	cmp	r3, #1
 800496a:	d1f5      	bne.n	8004958 <BUFF_extrae_prot+0x3c>
	 		 it++;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	3301      	adds	r3, #1
 8004970:	60fb      	str	r3, [r7, #12]
	while(!BUFF_extrae(buffer,item)){
 8004972:	6839      	ldr	r1, [r7, #0]
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	f7ff ffa5 	bl	80048c4 <BUFF_extrae>
 800497a:	4603      	mov	r3, r0
 800497c:	2b00      	cmp	r3, #0
 800497e:	d0e0      	beq.n	8004942 <BUFF_extrae_prot+0x26>
	}
	xSemaphoreGive(buffer->xSem);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6958      	ldr	r0, [r3, #20]
 8004984:	2300      	movs	r3, #0
 8004986:	2200      	movs	r2, #0
 8004988:	2100      	movs	r1, #0
 800498a:	f003 fca1 	bl	80082d0 <xQueueGenericSend>
	return 1; // siempre tiene xito
 800498e:	2301      	movs	r3, #1
}
 8004990:	4618      	mov	r0, r3
 8004992:	3710      	adds	r7, #16
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}

08004998 <BUFF_inserta_prot>:
uint32_t BUFF_inserta_prot(BUFF_BUFFER_t * buffer,BUFF_ITEM_t item)
{ //variable condicion
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	460b      	mov	r3, r1
 80049a2:	70fb      	strb	r3, [r7, #3]
	int it;

	it=0;
 80049a4:	2300      	movs	r3, #0
 80049a6:	60fb      	str	r3, [r7, #12]
	while (xSemaphoreTake(buffer->xSem, 10000/portTICK_RATE_MS  ) != pdTRUE );
 80049a8:	bf00      	nop
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	695b      	ldr	r3, [r3, #20]
 80049ae:	f242 7110 	movw	r1, #10000	; 0x2710
 80049b2:	4618      	mov	r0, r3
 80049b4:	f003 ff06 	bl	80087c4 <xQueueSemaphoreTake>
 80049b8:	4603      	mov	r3, r0
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d1f5      	bne.n	80049aa <BUFF_inserta_prot+0x12>
	 // lock
	while(!BUFF_inserta(buffer,item)){
 80049be:	e017      	b.n	80049f0 <BUFF_inserta_prot+0x58>
	 		 xSemaphoreGive(buffer->xSem);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6958      	ldr	r0, [r3, #20]
 80049c4:	2300      	movs	r3, #0
 80049c6:	2200      	movs	r2, #0
 80049c8:	2100      	movs	r1, #0
 80049ca:	f003 fc81 	bl	80082d0 <xQueueGenericSend>
	 		 vTaskDelay(100/portTICK_RATE_MS );
 80049ce:	2064      	movs	r0, #100	; 0x64
 80049d0:	f004 fb42 	bl	8009058 <vTaskDelay>
	 		 while (xSemaphoreTake(buffer->xSem, 10000/portTICK_RATE_MS  ) != pdTRUE );
 80049d4:	bf00      	nop
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	695b      	ldr	r3, [r3, #20]
 80049da:	f242 7110 	movw	r1, #10000	; 0x2710
 80049de:	4618      	mov	r0, r3
 80049e0:	f003 fef0 	bl	80087c4 <xQueueSemaphoreTake>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b01      	cmp	r3, #1
 80049e8:	d1f5      	bne.n	80049d6 <BUFF_inserta_prot+0x3e>
	 		 it++;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	3301      	adds	r3, #1
 80049ee:	60fb      	str	r3, [r7, #12]
	while(!BUFF_inserta(buffer,item)){
 80049f0:	78fb      	ldrb	r3, [r7, #3]
 80049f2:	4619      	mov	r1, r3
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f7ff ff39 	bl	800486c <BUFF_inserta>
 80049fa:	4603      	mov	r3, r0
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d0df      	beq.n	80049c0 <BUFF_inserta_prot+0x28>
	}
	xSemaphoreGive(buffer->xSem);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6958      	ldr	r0, [r3, #20]
 8004a04:	2300      	movs	r3, #0
 8004a06:	2200      	movs	r2, #0
 8004a08:	2100      	movs	r1, #0
 8004a0a:	f003 fc61 	bl	80082d0 <xQueueGenericSend>
	return 1; // siempre tiene xito
 8004a0e:	2301      	movs	r3, #1
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3710      	adds	r7, #16
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <BUFF_inserta_cad>:

uint32_t BUFF_inserta_cad(BUFF_BUFFER_t * buffer,BUFF_ITEM_t * cad,uint32_t nitems)
{ //variable condicion
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b086      	sub	sp, #24
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	60b9      	str	r1, [r7, #8]
 8004a22:	607a      	str	r2, [r7, #4]

	int it;
	uint32_t res;
	for (it=0;it<nitems;it++)
 8004a24:	2300      	movs	r3, #0
 8004a26:	617b      	str	r3, [r7, #20]
 8004a28:	e010      	b.n	8004a4c <BUFF_inserta_cad+0x34>
	{
		res=BUFF_inserta_prot(buffer,cad[it]);
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	68ba      	ldr	r2, [r7, #8]
 8004a2e:	4413      	add	r3, r2
 8004a30:	781b      	ldrb	r3, [r3, #0]
 8004a32:	4619      	mov	r1, r3
 8004a34:	68f8      	ldr	r0, [r7, #12]
 8004a36:	f7ff ffaf 	bl	8004998 <BUFF_inserta_prot>
 8004a3a:	6138      	str	r0, [r7, #16]
		if (!res) return it;
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d101      	bne.n	8004a46 <BUFF_inserta_cad+0x2e>
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	e007      	b.n	8004a56 <BUFF_inserta_cad+0x3e>
	for (it=0;it<nitems;it++)
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	3301      	adds	r3, #1
 8004a4a:	617b      	str	r3, [r7, #20]
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	687a      	ldr	r2, [r7, #4]
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d8ea      	bhi.n	8004a2a <BUFF_inserta_cad+0x12>
	}
	return 1; // siempre tiene xito
 8004a54:	2301      	movs	r3, #1
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3718      	adds	r7, #24
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}
	...

08004a60 <bufferCreat>:
} BUFF_BUFFER_t;
*/


// API
BUFF_BUFFER_t * bufferCreat(int size){
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b084      	sub	sp, #16
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
	BUFF_BUFFER_t * tmp;
	void * bff;

	tmp=malloc(sizeof(BUFF_BUFFER_t));
 8004a68:	202c      	movs	r0, #44	; 0x2c
 8004a6a:	f006 fae5 	bl	800b038 <malloc>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	60fb      	str	r3, [r7, #12]
	if (tmp){ // enought for structure
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d03d      	beq.n	8004af4 <bufferCreat+0x94>

		bff=malloc(sizeof(uint8_t)*size);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f006 fadc 	bl	800b038 <malloc>
 8004a80:	4603      	mov	r3, r0
 8004a82:	60bb      	str	r3, [r7, #8]
		if (bff){ //enought for buffer
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d031      	beq.n	8004aee <bufferCreat+0x8e>
			tmp->xSem=xSemaphoreCreateMutex();
 8004a8a:	2001      	movs	r0, #1
 8004a8c:	f003 fc07 	bl	800829e <xQueueCreateMutex>
 8004a90:	4602      	mov	r2, r0
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	615a      	str	r2, [r3, #20]
			if (!tmp->xSem){
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	695b      	ldr	r3, [r3, #20]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d107      	bne.n	8004aae <bufferCreat+0x4e>
				free(bff);
 8004a9e:	68b8      	ldr	r0, [r7, #8]
 8004aa0:	f006 fad2 	bl	800b048 <free>
				free(tmp);
 8004aa4:	68f8      	ldr	r0, [r7, #12]
 8004aa6:	f006 facf 	bl	800b048 <free>
				return NULL;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	e023      	b.n	8004af6 <bufferCreat+0x96>
			};
            tmp->buff=bff;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	625a      	str	r2, [r3, #36]	; 0x24
			tmp->cabeza=0;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	619a      	str	r2, [r3, #24]
			tmp->cola=0;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2200      	movs	r2, #0
 8004abe:	61da      	str	r2, [r3, #28]
			tmp->size=size;
 8004ac0:	687a      	ldr	r2, [r7, #4]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	621a      	str	r2, [r3, #32]
			tmp->n_elem=0;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	629a      	str	r2, [r3, #40]	; 0x28
			tmp->get=(void*)BUFF_extrae_prot;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	4a0c      	ldr	r2, [pc, #48]	; (8004b00 <bufferCreat+0xa0>)
 8004ad0:	601a      	str	r2, [r3, #0]
			tmp->put=(void*)BUFF_inserta_prot;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	4a0b      	ldr	r2, [pc, #44]	; (8004b04 <bufferCreat+0xa4>)
 8004ad6:	605a      	str	r2, [r3, #4]
			tmp->puts=(void*)BUFF_inserta_cad;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	4a0b      	ldr	r2, [pc, #44]	; (8004b08 <bufferCreat+0xa8>)
 8004adc:	611a      	str	r2, [r3, #16]

			tmp->isfull=(void*)BUFF_is_full;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	4a0a      	ldr	r2, [pc, #40]	; (8004b0c <bufferCreat+0xac>)
 8004ae2:	60da      	str	r2, [r3, #12]
			tmp->isempty=(void*)BUFF_is_empty;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	4a0a      	ldr	r2, [pc, #40]	; (8004b10 <bufferCreat+0xb0>)
 8004ae8:	609a      	str	r2, [r3, #8]
			return tmp;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	e003      	b.n	8004af6 <bufferCreat+0x96>
		}
		else
			free(tmp);
 8004aee:	68f8      	ldr	r0, [r7, #12]
 8004af0:	f006 faaa 	bl	800b048 <free>
	}
	return NULL;
 8004af4:	2300      	movs	r3, #0

}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3710      	adds	r7, #16
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	bf00      	nop
 8004b00:	0800491d 	.word	0x0800491d
 8004b04:	08004999 	.word	0x08004999
 8004b08:	08004a19 	.word	0x08004a19
 8004b0c:	08004847 	.word	0x08004847
 8004b10:	08004825 	.word	0x08004825

08004b14 <UART_EndRxTransfer>:
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */

static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b095      	sub	sp, #84	; 0x54
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	330c      	adds	r3, #12
 8004b22:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b26:	e853 3f00 	ldrex	r3, [r3]
 8004b2a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b2e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004b32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	330c      	adds	r3, #12
 8004b3a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b3c:	643a      	str	r2, [r7, #64]	; 0x40
 8004b3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b40:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004b42:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004b44:	e841 2300 	strex	r3, r2, [r1]
 8004b48:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004b4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d1e5      	bne.n	8004b1c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	3314      	adds	r3, #20
 8004b56:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b58:	6a3b      	ldr	r3, [r7, #32]
 8004b5a:	e853 3f00 	ldrex	r3, [r3]
 8004b5e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	f023 0301 	bic.w	r3, r3, #1
 8004b66:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	3314      	adds	r3, #20
 8004b6e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004b70:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004b72:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b74:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b76:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b78:	e841 2300 	strex	r3, r2, [r1]
 8004b7c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d1e5      	bne.n	8004b50 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	d119      	bne.n	8004bc0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	330c      	adds	r3, #12
 8004b92:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	e853 3f00 	ldrex	r3, [r3]
 8004b9a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	f023 0310 	bic.w	r3, r3, #16
 8004ba2:	647b      	str	r3, [r7, #68]	; 0x44
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	330c      	adds	r3, #12
 8004baa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004bac:	61ba      	str	r2, [r7, #24]
 8004bae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bb0:	6979      	ldr	r1, [r7, #20]
 8004bb2:	69ba      	ldr	r2, [r7, #24]
 8004bb4:	e841 2300 	strex	r3, r2, [r1]
 8004bb8:	613b      	str	r3, [r7, #16]
   return(result);
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d1e5      	bne.n	8004b8c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2220      	movs	r2, #32
 8004bc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004bce:	bf00      	nop
 8004bd0:	3754      	adds	r7, #84	; 0x54
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr

08004bda <HAL_DMA_Abort_PAS>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_PAS(DMA_HandleTypeDef *hdma)
{
 8004bda:	b480      	push	{r7}
 8004bdc:	b085      	sub	sp, #20
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004be6:	60fb      	str	r3, [r7, #12]

  //uint32_t tickstart = HAL_GetTick();

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	2b02      	cmp	r3, #2
 8004bf2:	d008      	beq.n	8004c06 <HAL_DMA_Abort_PAS+0x2c>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2280      	movs	r2, #128	; 0x80
 8004bf8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e036      	b.n	8004c74 <HAL_DMA_Abort_PAS+0x9a>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f022 0216 	bic.w	r2, r2, #22
 8004c14:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	695a      	ldr	r2, [r3, #20]
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c24:	615a      	str	r2, [r3, #20]

    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d103      	bne.n	8004c36 <HAL_DMA_Abort_PAS+0x5c>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d007      	beq.n	8004c46 <HAL_DMA_Abort_PAS+0x6c>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f022 0208 	bic.w	r2, r2, #8
 8004c44:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f022 0201 	bic.w	r2, r2, #1
 8004c54:	601a      	str	r2, [r3, #0]
        return HAL_TIMEOUT;
      }
    }*/

    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c5a:	223f      	movs	r2, #63	; 0x3f
 8004c5c:	409a      	lsls	r2, r3
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	609a      	str	r2, [r3, #8]

    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2201      	movs	r2, #1
 8004c66:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004c72:	2300      	movs	r3, #0
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	3714      	adds	r7, #20
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr

08004c80 <HAL_UART_DMAStop_PAS>:

HAL_StatusTypeDef HAL_UART_DMAStop_PAS(UART_HandleTypeDef *huart)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b08a      	sub	sp, #40	; 0x28
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	627b      	str	r3, [r7, #36]	; 0x24
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */


  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	695b      	ldr	r3, [r3, #20]
 8004c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c96:	2b40      	cmp	r3, #64	; 0x40
 8004c98:	bf0c      	ite	eq
 8004c9a:	2301      	moveq	r3, #1
 8004c9c:	2300      	movne	r3, #0
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	627b      	str	r3, [r7, #36]	; 0x24
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	2b22      	cmp	r3, #34	; 0x22
 8004cac:	d128      	bne.n	8004d00 <HAL_UART_DMAStop_PAS+0x80>
 8004cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d025      	beq.n	8004d00 <HAL_UART_DMAStop_PAS+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	3314      	adds	r3, #20
 8004cba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	e853 3f00 	ldrex	r3, [r3]
 8004cc2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004cca:	623b      	str	r3, [r7, #32]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	3314      	adds	r3, #20
 8004cd2:	6a3a      	ldr	r2, [r7, #32]
 8004cd4:	61fa      	str	r2, [r7, #28]
 8004cd6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd8:	69b9      	ldr	r1, [r7, #24]
 8004cda:	69fa      	ldr	r2, [r7, #28]
 8004cdc:	e841 2300 	strex	r3, r2, [r1]
 8004ce0:	617b      	str	r3, [r7, #20]
   return(result);
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d1e5      	bne.n	8004cb4 <HAL_UART_DMAStop_PAS+0x34>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d004      	beq.n	8004cfa <HAL_UART_DMAStop_PAS+0x7a>
    {
      HAL_DMA_Abort_PAS(huart->hdmarx);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f7ff ff70 	bl	8004bda <HAL_DMA_Abort_PAS>
    }
    UART_EndRxTransfer(huart);
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f7ff ff0a 	bl	8004b14 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3728      	adds	r7, #40	; 0x28
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
	...

08004d0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004d0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004d44 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004d10:	480d      	ldr	r0, [pc, #52]	; (8004d48 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004d12:	490e      	ldr	r1, [pc, #56]	; (8004d4c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004d14:	4a0e      	ldr	r2, [pc, #56]	; (8004d50 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004d16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004d18:	e002      	b.n	8004d20 <LoopCopyDataInit>

08004d1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004d1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004d1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004d1e:	3304      	adds	r3, #4

08004d20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004d20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004d22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004d24:	d3f9      	bcc.n	8004d1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004d26:	4a0b      	ldr	r2, [pc, #44]	; (8004d54 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004d28:	4c0b      	ldr	r4, [pc, #44]	; (8004d58 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004d2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004d2c:	e001      	b.n	8004d32 <LoopFillZerobss>

08004d2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004d2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004d30:	3204      	adds	r2, #4

08004d32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004d32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004d34:	d3fb      	bcc.n	8004d2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004d36:	f7ff f8fd 	bl	8003f34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004d3a:	f006 f955 	bl	800afe8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004d3e:	f7fe fc41 	bl	80035c4 <main>
  bx  lr    
 8004d42:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004d44:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004d48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004d4c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8004d50:	08010438 	.word	0x08010438
  ldr r2, =_sbss
 8004d54:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8004d58:	20017490 	.word	0x20017490

08004d5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004d5c:	e7fe      	b.n	8004d5c <ADC_IRQHandler>
	...

08004d60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004d64:	4b0e      	ldr	r3, [pc, #56]	; (8004da0 <HAL_Init+0x40>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a0d      	ldr	r2, [pc, #52]	; (8004da0 <HAL_Init+0x40>)
 8004d6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004d6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004d70:	4b0b      	ldr	r3, [pc, #44]	; (8004da0 <HAL_Init+0x40>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a0a      	ldr	r2, [pc, #40]	; (8004da0 <HAL_Init+0x40>)
 8004d76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004d7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004d7c:	4b08      	ldr	r3, [pc, #32]	; (8004da0 <HAL_Init+0x40>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a07      	ldr	r2, [pc, #28]	; (8004da0 <HAL_Init+0x40>)
 8004d82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004d88:	2003      	movs	r0, #3
 8004d8a:	f000 fcff 	bl	800578c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004d8e:	200f      	movs	r0, #15
 8004d90:	f000 f808 	bl	8004da4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004d94:	f7fe fe5e 	bl	8003a54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004d98:	2300      	movs	r3, #0
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	bd80      	pop	{r7, pc}
 8004d9e:	bf00      	nop
 8004da0:	40023c00 	.word	0x40023c00

08004da4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004dac:	4b12      	ldr	r3, [pc, #72]	; (8004df8 <HAL_InitTick+0x54>)
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	4b12      	ldr	r3, [pc, #72]	; (8004dfc <HAL_InitTick+0x58>)
 8004db2:	781b      	ldrb	r3, [r3, #0]
 8004db4:	4619      	mov	r1, r3
 8004db6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004dba:	fbb3 f3f1 	udiv	r3, r3, r1
 8004dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	f000 fd1b 	bl	80057fe <HAL_SYSTICK_Config>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d001      	beq.n	8004dd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e00e      	b.n	8004df0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2b0f      	cmp	r3, #15
 8004dd6:	d80a      	bhi.n	8004dee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004dd8:	2200      	movs	r2, #0
 8004dda:	6879      	ldr	r1, [r7, #4]
 8004ddc:	f04f 30ff 	mov.w	r0, #4294967295
 8004de0:	f000 fcdf 	bl	80057a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004de4:	4a06      	ldr	r2, [pc, #24]	; (8004e00 <HAL_InitTick+0x5c>)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004dea:	2300      	movs	r3, #0
 8004dec:	e000      	b.n	8004df0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3708      	adds	r7, #8
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	20000000 	.word	0x20000000
 8004dfc:	20000008 	.word	0x20000008
 8004e00:	20000004 	.word	0x20000004

08004e04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004e04:	b480      	push	{r7}
 8004e06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004e08:	4b06      	ldr	r3, [pc, #24]	; (8004e24 <HAL_IncTick+0x20>)
 8004e0a:	781b      	ldrb	r3, [r3, #0]
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	4b06      	ldr	r3, [pc, #24]	; (8004e28 <HAL_IncTick+0x24>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4413      	add	r3, r2
 8004e14:	4a04      	ldr	r2, [pc, #16]	; (8004e28 <HAL_IncTick+0x24>)
 8004e16:	6013      	str	r3, [r2, #0]
}
 8004e18:	bf00      	nop
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	20000008 	.word	0x20000008
 8004e28:	20002dec 	.word	0x20002dec

08004e2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	af00      	add	r7, sp, #0
  return uwTick;
 8004e30:	4b03      	ldr	r3, [pc, #12]	; (8004e40 <HAL_GetTick+0x14>)
 8004e32:	681b      	ldr	r3, [r3, #0]
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr
 8004e3e:	bf00      	nop
 8004e40:	20002dec 	.word	0x20002dec

08004e44 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b084      	sub	sp, #16
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d101      	bne.n	8004e5a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e033      	b.n	8004ec2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d109      	bne.n	8004e76 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f7fe fe22 	bl	8003aac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2200      	movs	r2, #0
 8004e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e7a:	f003 0310 	and.w	r3, r3, #16
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d118      	bne.n	8004eb4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e86:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004e8a:	f023 0302 	bic.w	r3, r3, #2
 8004e8e:	f043 0202 	orr.w	r2, r3, #2
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 fa96 	bl	80053c8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea6:	f023 0303 	bic.w	r3, r3, #3
 8004eaa:	f043 0201 	orr.w	r2, r3, #1
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	641a      	str	r2, [r3, #64]	; 0x40
 8004eb2:	e001      	b.n	8004eb8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004ec0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3710      	adds	r7, #16
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
	...

08004ecc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b085      	sub	sp, #20
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d101      	bne.n	8004ee6 <HAL_ADC_Start+0x1a>
 8004ee2:	2302      	movs	r3, #2
 8004ee4:	e097      	b.n	8005016 <HAL_ADC_Start+0x14a>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2201      	movs	r2, #1
 8004eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	f003 0301 	and.w	r3, r3, #1
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d018      	beq.n	8004f2e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	689a      	ldr	r2, [r3, #8]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f042 0201 	orr.w	r2, r2, #1
 8004f0a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004f0c:	4b45      	ldr	r3, [pc, #276]	; (8005024 <HAL_ADC_Start+0x158>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a45      	ldr	r2, [pc, #276]	; (8005028 <HAL_ADC_Start+0x15c>)
 8004f12:	fba2 2303 	umull	r2, r3, r2, r3
 8004f16:	0c9a      	lsrs	r2, r3, #18
 8004f18:	4613      	mov	r3, r2
 8004f1a:	005b      	lsls	r3, r3, #1
 8004f1c:	4413      	add	r3, r2
 8004f1e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004f20:	e002      	b.n	8004f28 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	3b01      	subs	r3, #1
 8004f26:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d1f9      	bne.n	8004f22 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	689b      	ldr	r3, [r3, #8]
 8004f34:	f003 0301 	and.w	r3, r3, #1
 8004f38:	2b01      	cmp	r3, #1
 8004f3a:	d15f      	bne.n	8004ffc <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f40:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004f44:	f023 0301 	bic.w	r3, r3, #1
 8004f48:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d007      	beq.n	8004f6e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f62:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004f66:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f7a:	d106      	bne.n	8004f8a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f80:	f023 0206 	bic.w	r2, r3, #6
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	645a      	str	r2, [r3, #68]	; 0x44
 8004f88:	e002      	b.n	8004f90 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004f98:	4b24      	ldr	r3, [pc, #144]	; (800502c <HAL_ADC_Start+0x160>)
 8004f9a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004fa4:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	f003 031f 	and.w	r3, r3, #31
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d10f      	bne.n	8004fd2 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d129      	bne.n	8005014 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	689a      	ldr	r2, [r3, #8]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004fce:	609a      	str	r2, [r3, #8]
 8004fd0:	e020      	b.n	8005014 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a16      	ldr	r2, [pc, #88]	; (8005030 <HAL_ADC_Start+0x164>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d11b      	bne.n	8005014 <HAL_ADC_Start+0x148>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d114      	bne.n	8005014 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	689a      	ldr	r2, [r3, #8]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004ff8:	609a      	str	r2, [r3, #8]
 8004ffa:	e00b      	b.n	8005014 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005000:	f043 0210 	orr.w	r2, r3, #16
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800500c:	f043 0201 	orr.w	r2, r3, #1
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8005014:	2300      	movs	r3, #0
}
 8005016:	4618      	mov	r0, r3
 8005018:	3714      	adds	r7, #20
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr
 8005022:	bf00      	nop
 8005024:	20000000 	.word	0x20000000
 8005028:	431bde83 	.word	0x431bde83
 800502c:	40012300 	.word	0x40012300
 8005030:	40012000 	.word	0x40012000

08005034 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b084      	sub	sp, #16
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800503e:	2300      	movs	r3, #0
 8005040:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800504c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005050:	d113      	bne.n	800507a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800505c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005060:	d10b      	bne.n	800507a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005066:	f043 0220 	orr.w	r2, r3, #32
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e063      	b.n	8005142 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 800507a:	f7ff fed7 	bl	8004e2c <HAL_GetTick>
 800507e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005080:	e021      	b.n	80050c6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005088:	d01d      	beq.n	80050c6 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d007      	beq.n	80050a0 <HAL_ADC_PollForConversion+0x6c>
 8005090:	f7ff fecc 	bl	8004e2c <HAL_GetTick>
 8005094:	4602      	mov	r2, r0
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	1ad3      	subs	r3, r2, r3
 800509a:	683a      	ldr	r2, [r7, #0]
 800509c:	429a      	cmp	r2, r3
 800509e:	d212      	bcs.n	80050c6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 0302 	and.w	r3, r3, #2
 80050aa:	2b02      	cmp	r3, #2
 80050ac:	d00b      	beq.n	80050c6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b2:	f043 0204 	orr.w	r2, r3, #4
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80050c2:	2303      	movs	r3, #3
 80050c4:	e03d      	b.n	8005142 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 0302 	and.w	r3, r3, #2
 80050d0:	2b02      	cmp	r3, #2
 80050d2:	d1d6      	bne.n	8005082 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f06f 0212 	mvn.w	r2, #18
 80050dc:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d123      	bne.n	8005140 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d11f      	bne.n	8005140 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005106:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800510a:	2b00      	cmp	r3, #0
 800510c:	d006      	beq.n	800511c <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005118:	2b00      	cmp	r3, #0
 800511a:	d111      	bne.n	8005140 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005120:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800512c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005130:	2b00      	cmp	r3, #0
 8005132:	d105      	bne.n	8005140 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005138:	f043 0201 	orr.w	r2, r3, #1
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8005140:	2300      	movs	r3, #0
}
 8005142:	4618      	mov	r0, r3
 8005144:	3710      	adds	r7, #16
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}

0800514a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800514a:	b480      	push	{r7}
 800514c:	b083      	sub	sp, #12
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005158:	4618      	mov	r0, r3
 800515a:	370c      	adds	r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005164:	b480      	push	{r7}
 8005166:	b085      	sub	sp, #20
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800516e:	2300      	movs	r3, #0
 8005170:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005178:	2b01      	cmp	r3, #1
 800517a:	d101      	bne.n	8005180 <HAL_ADC_ConfigChannel+0x1c>
 800517c:	2302      	movs	r3, #2
 800517e:	e113      	b.n	80053a8 <HAL_ADC_ConfigChannel+0x244>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	2b09      	cmp	r3, #9
 800518e:	d925      	bls.n	80051dc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	68d9      	ldr	r1, [r3, #12]
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	b29b      	uxth	r3, r3
 800519c:	461a      	mov	r2, r3
 800519e:	4613      	mov	r3, r2
 80051a0:	005b      	lsls	r3, r3, #1
 80051a2:	4413      	add	r3, r2
 80051a4:	3b1e      	subs	r3, #30
 80051a6:	2207      	movs	r2, #7
 80051a8:	fa02 f303 	lsl.w	r3, r2, r3
 80051ac:	43da      	mvns	r2, r3
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	400a      	ands	r2, r1
 80051b4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	68d9      	ldr	r1, [r3, #12]
 80051bc:	683b      	ldr	r3, [r7, #0]
 80051be:	689a      	ldr	r2, [r3, #8]
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	b29b      	uxth	r3, r3
 80051c6:	4618      	mov	r0, r3
 80051c8:	4603      	mov	r3, r0
 80051ca:	005b      	lsls	r3, r3, #1
 80051cc:	4403      	add	r3, r0
 80051ce:	3b1e      	subs	r3, #30
 80051d0:	409a      	lsls	r2, r3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	430a      	orrs	r2, r1
 80051d8:	60da      	str	r2, [r3, #12]
 80051da:	e022      	b.n	8005222 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	6919      	ldr	r1, [r3, #16]
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	461a      	mov	r2, r3
 80051ea:	4613      	mov	r3, r2
 80051ec:	005b      	lsls	r3, r3, #1
 80051ee:	4413      	add	r3, r2
 80051f0:	2207      	movs	r2, #7
 80051f2:	fa02 f303 	lsl.w	r3, r2, r3
 80051f6:	43da      	mvns	r2, r3
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	400a      	ands	r2, r1
 80051fe:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	6919      	ldr	r1, [r3, #16]
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	689a      	ldr	r2, [r3, #8]
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	b29b      	uxth	r3, r3
 8005210:	4618      	mov	r0, r3
 8005212:	4603      	mov	r3, r0
 8005214:	005b      	lsls	r3, r3, #1
 8005216:	4403      	add	r3, r0
 8005218:	409a      	lsls	r2, r3
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	430a      	orrs	r2, r1
 8005220:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	2b06      	cmp	r3, #6
 8005228:	d824      	bhi.n	8005274 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	685a      	ldr	r2, [r3, #4]
 8005234:	4613      	mov	r3, r2
 8005236:	009b      	lsls	r3, r3, #2
 8005238:	4413      	add	r3, r2
 800523a:	3b05      	subs	r3, #5
 800523c:	221f      	movs	r2, #31
 800523e:	fa02 f303 	lsl.w	r3, r2, r3
 8005242:	43da      	mvns	r2, r3
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	400a      	ands	r2, r1
 800524a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	b29b      	uxth	r3, r3
 8005258:	4618      	mov	r0, r3
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	685a      	ldr	r2, [r3, #4]
 800525e:	4613      	mov	r3, r2
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	4413      	add	r3, r2
 8005264:	3b05      	subs	r3, #5
 8005266:	fa00 f203 	lsl.w	r2, r0, r3
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	430a      	orrs	r2, r1
 8005270:	635a      	str	r2, [r3, #52]	; 0x34
 8005272:	e04c      	b.n	800530e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	2b0c      	cmp	r3, #12
 800527a:	d824      	bhi.n	80052c6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	685a      	ldr	r2, [r3, #4]
 8005286:	4613      	mov	r3, r2
 8005288:	009b      	lsls	r3, r3, #2
 800528a:	4413      	add	r3, r2
 800528c:	3b23      	subs	r3, #35	; 0x23
 800528e:	221f      	movs	r2, #31
 8005290:	fa02 f303 	lsl.w	r3, r2, r3
 8005294:	43da      	mvns	r2, r3
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	400a      	ands	r2, r1
 800529c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	b29b      	uxth	r3, r3
 80052aa:	4618      	mov	r0, r3
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	4613      	mov	r3, r2
 80052b2:	009b      	lsls	r3, r3, #2
 80052b4:	4413      	add	r3, r2
 80052b6:	3b23      	subs	r3, #35	; 0x23
 80052b8:	fa00 f203 	lsl.w	r2, r0, r3
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	430a      	orrs	r2, r1
 80052c2:	631a      	str	r2, [r3, #48]	; 0x30
 80052c4:	e023      	b.n	800530e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	685a      	ldr	r2, [r3, #4]
 80052d0:	4613      	mov	r3, r2
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	4413      	add	r3, r2
 80052d6:	3b41      	subs	r3, #65	; 0x41
 80052d8:	221f      	movs	r2, #31
 80052da:	fa02 f303 	lsl.w	r3, r2, r3
 80052de:	43da      	mvns	r2, r3
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	400a      	ands	r2, r1
 80052e6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	b29b      	uxth	r3, r3
 80052f4:	4618      	mov	r0, r3
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	685a      	ldr	r2, [r3, #4]
 80052fa:	4613      	mov	r3, r2
 80052fc:	009b      	lsls	r3, r3, #2
 80052fe:	4413      	add	r3, r2
 8005300:	3b41      	subs	r3, #65	; 0x41
 8005302:	fa00 f203 	lsl.w	r2, r0, r3
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	430a      	orrs	r2, r1
 800530c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800530e:	4b29      	ldr	r3, [pc, #164]	; (80053b4 <HAL_ADC_ConfigChannel+0x250>)
 8005310:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a28      	ldr	r2, [pc, #160]	; (80053b8 <HAL_ADC_ConfigChannel+0x254>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d10f      	bne.n	800533c <HAL_ADC_ConfigChannel+0x1d8>
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	2b12      	cmp	r3, #18
 8005322:	d10b      	bne.n	800533c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	4a1d      	ldr	r2, [pc, #116]	; (80053b8 <HAL_ADC_ConfigChannel+0x254>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d12b      	bne.n	800539e <HAL_ADC_ConfigChannel+0x23a>
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a1c      	ldr	r2, [pc, #112]	; (80053bc <HAL_ADC_ConfigChannel+0x258>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d003      	beq.n	8005358 <HAL_ADC_ConfigChannel+0x1f4>
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	2b11      	cmp	r3, #17
 8005356:	d122      	bne.n	800539e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a11      	ldr	r2, [pc, #68]	; (80053bc <HAL_ADC_ConfigChannel+0x258>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d111      	bne.n	800539e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800537a:	4b11      	ldr	r3, [pc, #68]	; (80053c0 <HAL_ADC_ConfigChannel+0x25c>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a11      	ldr	r2, [pc, #68]	; (80053c4 <HAL_ADC_ConfigChannel+0x260>)
 8005380:	fba2 2303 	umull	r2, r3, r2, r3
 8005384:	0c9a      	lsrs	r2, r3, #18
 8005386:	4613      	mov	r3, r2
 8005388:	009b      	lsls	r3, r3, #2
 800538a:	4413      	add	r3, r2
 800538c:	005b      	lsls	r3, r3, #1
 800538e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005390:	e002      	b.n	8005398 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	3b01      	subs	r3, #1
 8005396:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d1f9      	bne.n	8005392 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2200      	movs	r2, #0
 80053a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80053a6:	2300      	movs	r3, #0
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3714      	adds	r7, #20
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr
 80053b4:	40012300 	.word	0x40012300
 80053b8:	40012000 	.word	0x40012000
 80053bc:	10000012 	.word	0x10000012
 80053c0:	20000000 	.word	0x20000000
 80053c4:	431bde83 	.word	0x431bde83

080053c8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b085      	sub	sp, #20
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80053d0:	4b79      	ldr	r3, [pc, #484]	; (80055b8 <ADC_Init+0x1f0>)
 80053d2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	685a      	ldr	r2, [r3, #4]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	431a      	orrs	r2, r3
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	685a      	ldr	r2, [r3, #4]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80053fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	6859      	ldr	r1, [r3, #4]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	691b      	ldr	r3, [r3, #16]
 8005408:	021a      	lsls	r2, r3, #8
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	430a      	orrs	r2, r1
 8005410:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	685a      	ldr	r2, [r3, #4]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005420:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	6859      	ldr	r1, [r3, #4]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	689a      	ldr	r2, [r3, #8]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	430a      	orrs	r2, r1
 8005432:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	689a      	ldr	r2, [r3, #8]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005442:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	6899      	ldr	r1, [r3, #8]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	68da      	ldr	r2, [r3, #12]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	430a      	orrs	r2, r1
 8005454:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800545a:	4a58      	ldr	r2, [pc, #352]	; (80055bc <ADC_Init+0x1f4>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d022      	beq.n	80054a6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	689a      	ldr	r2, [r3, #8]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800546e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	6899      	ldr	r1, [r3, #8]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	430a      	orrs	r2, r1
 8005480:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	689a      	ldr	r2, [r3, #8]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005490:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	6899      	ldr	r1, [r3, #8]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	430a      	orrs	r2, r1
 80054a2:	609a      	str	r2, [r3, #8]
 80054a4:	e00f      	b.n	80054c6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	689a      	ldr	r2, [r3, #8]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80054b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	689a      	ldr	r2, [r3, #8]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80054c4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	689a      	ldr	r2, [r3, #8]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f022 0202 	bic.w	r2, r2, #2
 80054d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	6899      	ldr	r1, [r3, #8]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	7e1b      	ldrb	r3, [r3, #24]
 80054e0:	005a      	lsls	r2, r3, #1
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	430a      	orrs	r2, r1
 80054e8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d01b      	beq.n	800552c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	685a      	ldr	r2, [r3, #4]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005502:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	685a      	ldr	r2, [r3, #4]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005512:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	6859      	ldr	r1, [r3, #4]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800551e:	3b01      	subs	r3, #1
 8005520:	035a      	lsls	r2, r3, #13
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	430a      	orrs	r2, r1
 8005528:	605a      	str	r2, [r3, #4]
 800552a:	e007      	b.n	800553c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	685a      	ldr	r2, [r3, #4]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800553a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800554a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	69db      	ldr	r3, [r3, #28]
 8005556:	3b01      	subs	r3, #1
 8005558:	051a      	lsls	r2, r3, #20
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	430a      	orrs	r2, r1
 8005560:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	689a      	ldr	r2, [r3, #8]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005570:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	6899      	ldr	r1, [r3, #8]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800557e:	025a      	lsls	r2, r3, #9
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	430a      	orrs	r2, r1
 8005586:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	689a      	ldr	r2, [r3, #8]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005596:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	6899      	ldr	r1, [r3, #8]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	695b      	ldr	r3, [r3, #20]
 80055a2:	029a      	lsls	r2, r3, #10
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	430a      	orrs	r2, r1
 80055aa:	609a      	str	r2, [r3, #8]
}
 80055ac:	bf00      	nop
 80055ae:	3714      	adds	r7, #20
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr
 80055b8:	40012300 	.word	0x40012300
 80055bc:	0f000001 	.word	0x0f000001

080055c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b085      	sub	sp, #20
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	f003 0307 	and.w	r3, r3, #7
 80055ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80055d0:	4b0c      	ldr	r3, [pc, #48]	; (8005604 <__NVIC_SetPriorityGrouping+0x44>)
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80055d6:	68ba      	ldr	r2, [r7, #8]
 80055d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80055dc:	4013      	ands	r3, r2
 80055de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80055e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80055ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80055f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80055f2:	4a04      	ldr	r2, [pc, #16]	; (8005604 <__NVIC_SetPriorityGrouping+0x44>)
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	60d3      	str	r3, [r2, #12]
}
 80055f8:	bf00      	nop
 80055fa:	3714      	adds	r7, #20
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr
 8005604:	e000ed00 	.word	0xe000ed00

08005608 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005608:	b480      	push	{r7}
 800560a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800560c:	4b04      	ldr	r3, [pc, #16]	; (8005620 <__NVIC_GetPriorityGrouping+0x18>)
 800560e:	68db      	ldr	r3, [r3, #12]
 8005610:	0a1b      	lsrs	r3, r3, #8
 8005612:	f003 0307 	and.w	r3, r3, #7
}
 8005616:	4618      	mov	r0, r3
 8005618:	46bd      	mov	sp, r7
 800561a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561e:	4770      	bx	lr
 8005620:	e000ed00 	.word	0xe000ed00

08005624 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	4603      	mov	r3, r0
 800562c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800562e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005632:	2b00      	cmp	r3, #0
 8005634:	db0b      	blt.n	800564e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005636:	79fb      	ldrb	r3, [r7, #7]
 8005638:	f003 021f 	and.w	r2, r3, #31
 800563c:	4907      	ldr	r1, [pc, #28]	; (800565c <__NVIC_EnableIRQ+0x38>)
 800563e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005642:	095b      	lsrs	r3, r3, #5
 8005644:	2001      	movs	r0, #1
 8005646:	fa00 f202 	lsl.w	r2, r0, r2
 800564a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800564e:	bf00      	nop
 8005650:	370c      	adds	r7, #12
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	e000e100 	.word	0xe000e100

08005660 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005660:	b480      	push	{r7}
 8005662:	b083      	sub	sp, #12
 8005664:	af00      	add	r7, sp, #0
 8005666:	4603      	mov	r3, r0
 8005668:	6039      	str	r1, [r7, #0]
 800566a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800566c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005670:	2b00      	cmp	r3, #0
 8005672:	db0a      	blt.n	800568a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	b2da      	uxtb	r2, r3
 8005678:	490c      	ldr	r1, [pc, #48]	; (80056ac <__NVIC_SetPriority+0x4c>)
 800567a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800567e:	0112      	lsls	r2, r2, #4
 8005680:	b2d2      	uxtb	r2, r2
 8005682:	440b      	add	r3, r1
 8005684:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005688:	e00a      	b.n	80056a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	b2da      	uxtb	r2, r3
 800568e:	4908      	ldr	r1, [pc, #32]	; (80056b0 <__NVIC_SetPriority+0x50>)
 8005690:	79fb      	ldrb	r3, [r7, #7]
 8005692:	f003 030f 	and.w	r3, r3, #15
 8005696:	3b04      	subs	r3, #4
 8005698:	0112      	lsls	r2, r2, #4
 800569a:	b2d2      	uxtb	r2, r2
 800569c:	440b      	add	r3, r1
 800569e:	761a      	strb	r2, [r3, #24]
}
 80056a0:	bf00      	nop
 80056a2:	370c      	adds	r7, #12
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr
 80056ac:	e000e100 	.word	0xe000e100
 80056b0:	e000ed00 	.word	0xe000ed00

080056b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b089      	sub	sp, #36	; 0x24
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f003 0307 	and.w	r3, r3, #7
 80056c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80056c8:	69fb      	ldr	r3, [r7, #28]
 80056ca:	f1c3 0307 	rsb	r3, r3, #7
 80056ce:	2b04      	cmp	r3, #4
 80056d0:	bf28      	it	cs
 80056d2:	2304      	movcs	r3, #4
 80056d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	3304      	adds	r3, #4
 80056da:	2b06      	cmp	r3, #6
 80056dc:	d902      	bls.n	80056e4 <NVIC_EncodePriority+0x30>
 80056de:	69fb      	ldr	r3, [r7, #28]
 80056e0:	3b03      	subs	r3, #3
 80056e2:	e000      	b.n	80056e6 <NVIC_EncodePriority+0x32>
 80056e4:	2300      	movs	r3, #0
 80056e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056e8:	f04f 32ff 	mov.w	r2, #4294967295
 80056ec:	69bb      	ldr	r3, [r7, #24]
 80056ee:	fa02 f303 	lsl.w	r3, r2, r3
 80056f2:	43da      	mvns	r2, r3
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	401a      	ands	r2, r3
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80056fc:	f04f 31ff 	mov.w	r1, #4294967295
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	fa01 f303 	lsl.w	r3, r1, r3
 8005706:	43d9      	mvns	r1, r3
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800570c:	4313      	orrs	r3, r2
         );
}
 800570e:	4618      	mov	r0, r3
 8005710:	3724      	adds	r7, #36	; 0x24
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr
	...

0800571c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800571c:	b480      	push	{r7}
 800571e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8005720:	f3bf 8f4f 	dsb	sy
}
 8005724:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8005726:	4b06      	ldr	r3, [pc, #24]	; (8005740 <__NVIC_SystemReset+0x24>)
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800572e:	4904      	ldr	r1, [pc, #16]	; (8005740 <__NVIC_SystemReset+0x24>)
 8005730:	4b04      	ldr	r3, [pc, #16]	; (8005744 <__NVIC_SystemReset+0x28>)
 8005732:	4313      	orrs	r3, r2
 8005734:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8005736:	f3bf 8f4f 	dsb	sy
}
 800573a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800573c:	bf00      	nop
 800573e:	e7fd      	b.n	800573c <__NVIC_SystemReset+0x20>
 8005740:	e000ed00 	.word	0xe000ed00
 8005744:	05fa0004 	.word	0x05fa0004

08005748 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005748:	b580      	push	{r7, lr}
 800574a:	b082      	sub	sp, #8
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	3b01      	subs	r3, #1
 8005754:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005758:	d301      	bcc.n	800575e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800575a:	2301      	movs	r3, #1
 800575c:	e00f      	b.n	800577e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800575e:	4a0a      	ldr	r2, [pc, #40]	; (8005788 <SysTick_Config+0x40>)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	3b01      	subs	r3, #1
 8005764:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005766:	210f      	movs	r1, #15
 8005768:	f04f 30ff 	mov.w	r0, #4294967295
 800576c:	f7ff ff78 	bl	8005660 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005770:	4b05      	ldr	r3, [pc, #20]	; (8005788 <SysTick_Config+0x40>)
 8005772:	2200      	movs	r2, #0
 8005774:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005776:	4b04      	ldr	r3, [pc, #16]	; (8005788 <SysTick_Config+0x40>)
 8005778:	2207      	movs	r2, #7
 800577a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800577c:	2300      	movs	r3, #0
}
 800577e:	4618      	mov	r0, r3
 8005780:	3708      	adds	r7, #8
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	e000e010 	.word	0xe000e010

0800578c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b082      	sub	sp, #8
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f7ff ff13 	bl	80055c0 <__NVIC_SetPriorityGrouping>
}
 800579a:	bf00      	nop
 800579c:	3708      	adds	r7, #8
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}

080057a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80057a2:	b580      	push	{r7, lr}
 80057a4:	b086      	sub	sp, #24
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	4603      	mov	r3, r0
 80057aa:	60b9      	str	r1, [r7, #8]
 80057ac:	607a      	str	r2, [r7, #4]
 80057ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80057b0:	2300      	movs	r3, #0
 80057b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80057b4:	f7ff ff28 	bl	8005608 <__NVIC_GetPriorityGrouping>
 80057b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80057ba:	687a      	ldr	r2, [r7, #4]
 80057bc:	68b9      	ldr	r1, [r7, #8]
 80057be:	6978      	ldr	r0, [r7, #20]
 80057c0:	f7ff ff78 	bl	80056b4 <NVIC_EncodePriority>
 80057c4:	4602      	mov	r2, r0
 80057c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057ca:	4611      	mov	r1, r2
 80057cc:	4618      	mov	r0, r3
 80057ce:	f7ff ff47 	bl	8005660 <__NVIC_SetPriority>
}
 80057d2:	bf00      	nop
 80057d4:	3718      	adds	r7, #24
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}

080057da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057da:	b580      	push	{r7, lr}
 80057dc:	b082      	sub	sp, #8
 80057de:	af00      	add	r7, sp, #0
 80057e0:	4603      	mov	r3, r0
 80057e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80057e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057e8:	4618      	mov	r0, r3
 80057ea:	f7ff ff1b 	bl	8005624 <__NVIC_EnableIRQ>
}
 80057ee:	bf00      	nop
 80057f0:	3708      	adds	r7, #8
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}

080057f6 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80057f6:	b580      	push	{r7, lr}
 80057f8:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80057fa:	f7ff ff8f 	bl	800571c <__NVIC_SystemReset>

080057fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80057fe:	b580      	push	{r7, lr}
 8005800:	b082      	sub	sp, #8
 8005802:	af00      	add	r7, sp, #0
 8005804:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f7ff ff9e 	bl	8005748 <SysTick_Config>
 800580c:	4603      	mov	r3, r0
}
 800580e:	4618      	mov	r0, r3
 8005810:	3708      	adds	r7, #8
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}
	...

08005818 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b086      	sub	sp, #24
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005820:	2300      	movs	r3, #0
 8005822:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005824:	f7ff fb02 	bl	8004e2c <HAL_GetTick>
 8005828:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d101      	bne.n	8005834 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005830:	2301      	movs	r3, #1
 8005832:	e099      	b.n	8005968 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2202      	movs	r2, #2
 8005838:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2200      	movs	r2, #0
 8005840:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f022 0201 	bic.w	r2, r2, #1
 8005852:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005854:	e00f      	b.n	8005876 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005856:	f7ff fae9 	bl	8004e2c <HAL_GetTick>
 800585a:	4602      	mov	r2, r0
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	1ad3      	subs	r3, r2, r3
 8005860:	2b05      	cmp	r3, #5
 8005862:	d908      	bls.n	8005876 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2220      	movs	r2, #32
 8005868:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2203      	movs	r2, #3
 800586e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005872:	2303      	movs	r3, #3
 8005874:	e078      	b.n	8005968 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f003 0301 	and.w	r3, r3, #1
 8005880:	2b00      	cmp	r3, #0
 8005882:	d1e8      	bne.n	8005856 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800588c:	697a      	ldr	r2, [r7, #20]
 800588e:	4b38      	ldr	r3, [pc, #224]	; (8005970 <HAL_DMA_Init+0x158>)
 8005890:	4013      	ands	r3, r2
 8005892:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	685a      	ldr	r2, [r3, #4]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80058a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	691b      	ldr	r3, [r3, #16]
 80058a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	699b      	ldr	r3, [r3, #24]
 80058b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6a1b      	ldr	r3, [r3, #32]
 80058c0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80058c2:	697a      	ldr	r2, [r7, #20]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058cc:	2b04      	cmp	r3, #4
 80058ce:	d107      	bne.n	80058e0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058d8:	4313      	orrs	r3, r2
 80058da:	697a      	ldr	r2, [r7, #20]
 80058dc:	4313      	orrs	r3, r2
 80058de:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	697a      	ldr	r2, [r7, #20]
 80058e6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	695b      	ldr	r3, [r3, #20]
 80058ee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	f023 0307 	bic.w	r3, r3, #7
 80058f6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058fc:	697a      	ldr	r2, [r7, #20]
 80058fe:	4313      	orrs	r3, r2
 8005900:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005906:	2b04      	cmp	r3, #4
 8005908:	d117      	bne.n	800593a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800590e:	697a      	ldr	r2, [r7, #20]
 8005910:	4313      	orrs	r3, r2
 8005912:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00e      	beq.n	800593a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f000 fadf 	bl	8005ee0 <DMA_CheckFifoParam>
 8005922:	4603      	mov	r3, r0
 8005924:	2b00      	cmp	r3, #0
 8005926:	d008      	beq.n	800593a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2240      	movs	r2, #64	; 0x40
 800592c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2201      	movs	r2, #1
 8005932:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005936:	2301      	movs	r3, #1
 8005938:	e016      	b.n	8005968 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	697a      	ldr	r2, [r7, #20]
 8005940:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f000 fa96 	bl	8005e74 <DMA_CalcBaseAndBitshift>
 8005948:	4603      	mov	r3, r0
 800594a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005950:	223f      	movs	r2, #63	; 0x3f
 8005952:	409a      	lsls	r2, r3
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2200      	movs	r2, #0
 800595c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2201      	movs	r2, #1
 8005962:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005966:	2300      	movs	r3, #0
}
 8005968:	4618      	mov	r0, r3
 800596a:	3718      	adds	r7, #24
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}
 8005970:	f010803f 	.word	0xf010803f

08005974 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b086      	sub	sp, #24
 8005978:	af00      	add	r7, sp, #0
 800597a:	60f8      	str	r0, [r7, #12]
 800597c:	60b9      	str	r1, [r7, #8]
 800597e:	607a      	str	r2, [r7, #4]
 8005980:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005982:	2300      	movs	r3, #0
 8005984:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800598a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005992:	2b01      	cmp	r3, #1
 8005994:	d101      	bne.n	800599a <HAL_DMA_Start_IT+0x26>
 8005996:	2302      	movs	r3, #2
 8005998:	e040      	b.n	8005a1c <HAL_DMA_Start_IT+0xa8>
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2201      	movs	r2, #1
 800599e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	2b01      	cmp	r3, #1
 80059ac:	d12f      	bne.n	8005a0e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2202      	movs	r2, #2
 80059b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	2200      	movs	r2, #0
 80059ba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	68b9      	ldr	r1, [r7, #8]
 80059c2:	68f8      	ldr	r0, [r7, #12]
 80059c4:	f000 fa28 	bl	8005e18 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059cc:	223f      	movs	r2, #63	; 0x3f
 80059ce:	409a      	lsls	r2, r3
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f042 0216 	orr.w	r2, r2, #22
 80059e2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d007      	beq.n	80059fc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f042 0208 	orr.w	r2, r2, #8
 80059fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	681a      	ldr	r2, [r3, #0]
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f042 0201 	orr.w	r2, r2, #1
 8005a0a:	601a      	str	r2, [r3, #0]
 8005a0c:	e005      	b.n	8005a1a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005a16:	2302      	movs	r3, #2
 8005a18:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005a1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3718      	adds	r7, #24
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}

08005a24 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a30:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005a32:	f7ff f9fb 	bl	8004e2c <HAL_GetTick>
 8005a36:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	2b02      	cmp	r3, #2
 8005a42:	d008      	beq.n	8005a56 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2280      	movs	r2, #128	; 0x80
 8005a48:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
 8005a54:	e052      	b.n	8005afc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	681a      	ldr	r2, [r3, #0]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	f022 0216 	bic.w	r2, r2, #22
 8005a64:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	695a      	ldr	r2, [r3, #20]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a74:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d103      	bne.n	8005a86 <HAL_DMA_Abort+0x62>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d007      	beq.n	8005a96 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f022 0208 	bic.w	r2, r2, #8
 8005a94:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f022 0201 	bic.w	r2, r2, #1
 8005aa4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005aa6:	e013      	b.n	8005ad0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005aa8:	f7ff f9c0 	bl	8004e2c <HAL_GetTick>
 8005aac:	4602      	mov	r2, r0
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	1ad3      	subs	r3, r2, r3
 8005ab2:	2b05      	cmp	r3, #5
 8005ab4:	d90c      	bls.n	8005ad0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2220      	movs	r2, #32
 8005aba:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2203      	movs	r2, #3
 8005ac0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005acc:	2303      	movs	r3, #3
 8005ace:	e015      	b.n	8005afc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f003 0301 	and.w	r3, r3, #1
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d1e4      	bne.n	8005aa8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ae2:	223f      	movs	r2, #63	; 0x3f
 8005ae4:	409a      	lsls	r2, r3
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2201      	movs	r2, #1
 8005aee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2200      	movs	r2, #0
 8005af6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005afa:	2300      	movs	r3, #0
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	3710      	adds	r7, #16
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bd80      	pop	{r7, pc}

08005b04 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b086      	sub	sp, #24
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005b10:	4b8e      	ldr	r3, [pc, #568]	; (8005d4c <HAL_DMA_IRQHandler+0x248>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a8e      	ldr	r2, [pc, #568]	; (8005d50 <HAL_DMA_IRQHandler+0x24c>)
 8005b16:	fba2 2303 	umull	r2, r3, r2, r3
 8005b1a:	0a9b      	lsrs	r3, r3, #10
 8005b1c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b22:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005b24:	693b      	ldr	r3, [r7, #16]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b2e:	2208      	movs	r2, #8
 8005b30:	409a      	lsls	r2, r3
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	4013      	ands	r3, r2
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d01a      	beq.n	8005b70 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f003 0304 	and.w	r3, r3, #4
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d013      	beq.n	8005b70 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f022 0204 	bic.w	r2, r2, #4
 8005b56:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b5c:	2208      	movs	r2, #8
 8005b5e:	409a      	lsls	r2, r3
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b68:	f043 0201 	orr.w	r2, r3, #1
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b74:	2201      	movs	r2, #1
 8005b76:	409a      	lsls	r2, r3
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d012      	beq.n	8005ba6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	695b      	ldr	r3, [r3, #20]
 8005b86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d00b      	beq.n	8005ba6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b92:	2201      	movs	r2, #1
 8005b94:	409a      	lsls	r2, r3
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b9e:	f043 0202 	orr.w	r2, r3, #2
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005baa:	2204      	movs	r2, #4
 8005bac:	409a      	lsls	r2, r3
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d012      	beq.n	8005bdc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f003 0302 	and.w	r3, r3, #2
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d00b      	beq.n	8005bdc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bc8:	2204      	movs	r2, #4
 8005bca:	409a      	lsls	r2, r3
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bd4:	f043 0204 	orr.w	r2, r3, #4
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005be0:	2210      	movs	r2, #16
 8005be2:	409a      	lsls	r2, r3
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	4013      	ands	r3, r2
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d043      	beq.n	8005c74 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 0308 	and.w	r3, r3, #8
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d03c      	beq.n	8005c74 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bfe:	2210      	movs	r2, #16
 8005c00:	409a      	lsls	r2, r3
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d018      	beq.n	8005c46 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d108      	bne.n	8005c34 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d024      	beq.n	8005c74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	4798      	blx	r3
 8005c32:	e01f      	b.n	8005c74 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d01b      	beq.n	8005c74 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	4798      	blx	r3
 8005c44:	e016      	b.n	8005c74 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d107      	bne.n	8005c64 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	681a      	ldr	r2, [r3, #0]
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f022 0208 	bic.w	r2, r2, #8
 8005c62:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d003      	beq.n	8005c74 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c78:	2220      	movs	r2, #32
 8005c7a:	409a      	lsls	r2, r3
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	4013      	ands	r3, r2
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	f000 808f 	beq.w	8005da4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f003 0310 	and.w	r3, r3, #16
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	f000 8087 	beq.w	8005da4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c9a:	2220      	movs	r2, #32
 8005c9c:	409a      	lsls	r2, r3
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	2b05      	cmp	r3, #5
 8005cac:	d136      	bne.n	8005d1c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f022 0216 	bic.w	r2, r2, #22
 8005cbc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	695a      	ldr	r2, [r3, #20]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ccc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d103      	bne.n	8005cde <HAL_DMA_IRQHandler+0x1da>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d007      	beq.n	8005cee <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f022 0208 	bic.w	r2, r2, #8
 8005cec:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cf2:	223f      	movs	r2, #63	; 0x3f
 8005cf4:	409a      	lsls	r2, r3
 8005cf6:	693b      	ldr	r3, [r7, #16]
 8005cf8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d07e      	beq.n	8005e10 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	4798      	blx	r3
        }
        return;
 8005d1a:	e079      	b.n	8005e10 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d01d      	beq.n	8005d66 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d10d      	bne.n	8005d54 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d031      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d44:	6878      	ldr	r0, [r7, #4]
 8005d46:	4798      	blx	r3
 8005d48:	e02c      	b.n	8005da4 <HAL_DMA_IRQHandler+0x2a0>
 8005d4a:	bf00      	nop
 8005d4c:	20000000 	.word	0x20000000
 8005d50:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d023      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d60:	6878      	ldr	r0, [r7, #4]
 8005d62:	4798      	blx	r3
 8005d64:	e01e      	b.n	8005da4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d10f      	bne.n	8005d94 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f022 0210 	bic.w	r2, r2, #16
 8005d82:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2201      	movs	r2, #1
 8005d88:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d003      	beq.n	8005da4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d032      	beq.n	8005e12 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005db0:	f003 0301 	and.w	r3, r3, #1
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d022      	beq.n	8005dfe <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2205      	movs	r2, #5
 8005dbc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f022 0201 	bic.w	r2, r2, #1
 8005dce:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	3301      	adds	r3, #1
 8005dd4:	60bb      	str	r3, [r7, #8]
 8005dd6:	697a      	ldr	r2, [r7, #20]
 8005dd8:	429a      	cmp	r2, r3
 8005dda:	d307      	bcc.n	8005dec <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f003 0301 	and.w	r3, r3, #1
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d1f2      	bne.n	8005dd0 <HAL_DMA_IRQHandler+0x2cc>
 8005dea:	e000      	b.n	8005dee <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005dec:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2201      	movs	r2, #1
 8005df2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d005      	beq.n	8005e12 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	4798      	blx	r3
 8005e0e:	e000      	b.n	8005e12 <HAL_DMA_IRQHandler+0x30e>
        return;
 8005e10:	bf00      	nop
    }
  }
}
 8005e12:	3718      	adds	r7, #24
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}

08005e18 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b085      	sub	sp, #20
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	60b9      	str	r1, [r7, #8]
 8005e22:	607a      	str	r2, [r7, #4]
 8005e24:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005e34:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	683a      	ldr	r2, [r7, #0]
 8005e3c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	689b      	ldr	r3, [r3, #8]
 8005e42:	2b40      	cmp	r3, #64	; 0x40
 8005e44:	d108      	bne.n	8005e58 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	68ba      	ldr	r2, [r7, #8]
 8005e54:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005e56:	e007      	b.n	8005e68 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	68ba      	ldr	r2, [r7, #8]
 8005e5e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	687a      	ldr	r2, [r7, #4]
 8005e66:	60da      	str	r2, [r3, #12]
}
 8005e68:	bf00      	nop
 8005e6a:	3714      	adds	r7, #20
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr

08005e74 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b085      	sub	sp, #20
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	3b10      	subs	r3, #16
 8005e84:	4a14      	ldr	r2, [pc, #80]	; (8005ed8 <DMA_CalcBaseAndBitshift+0x64>)
 8005e86:	fba2 2303 	umull	r2, r3, r2, r3
 8005e8a:	091b      	lsrs	r3, r3, #4
 8005e8c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005e8e:	4a13      	ldr	r2, [pc, #76]	; (8005edc <DMA_CalcBaseAndBitshift+0x68>)
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	4413      	add	r3, r2
 8005e94:	781b      	ldrb	r3, [r3, #0]
 8005e96:	461a      	mov	r2, r3
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	2b03      	cmp	r3, #3
 8005ea0:	d909      	bls.n	8005eb6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005eaa:	f023 0303 	bic.w	r3, r3, #3
 8005eae:	1d1a      	adds	r2, r3, #4
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	659a      	str	r2, [r3, #88]	; 0x58
 8005eb4:	e007      	b.n	8005ec6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005ebe:	f023 0303 	bic.w	r3, r3, #3
 8005ec2:	687a      	ldr	r2, [r7, #4]
 8005ec4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3714      	adds	r7, #20
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop
 8005ed8:	aaaaaaab 	.word	0xaaaaaaab
 8005edc:	0800ff20 	.word	0x0800ff20

08005ee0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b085      	sub	sp, #20
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ef0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	699b      	ldr	r3, [r3, #24]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d11f      	bne.n	8005f3a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	2b03      	cmp	r3, #3
 8005efe:	d856      	bhi.n	8005fae <DMA_CheckFifoParam+0xce>
 8005f00:	a201      	add	r2, pc, #4	; (adr r2, 8005f08 <DMA_CheckFifoParam+0x28>)
 8005f02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f06:	bf00      	nop
 8005f08:	08005f19 	.word	0x08005f19
 8005f0c:	08005f2b 	.word	0x08005f2b
 8005f10:	08005f19 	.word	0x08005f19
 8005f14:	08005faf 	.word	0x08005faf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d046      	beq.n	8005fb2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f28:	e043      	b.n	8005fb2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f2e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005f32:	d140      	bne.n	8005fb6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f38:	e03d      	b.n	8005fb6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	699b      	ldr	r3, [r3, #24]
 8005f3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f42:	d121      	bne.n	8005f88 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	2b03      	cmp	r3, #3
 8005f48:	d837      	bhi.n	8005fba <DMA_CheckFifoParam+0xda>
 8005f4a:	a201      	add	r2, pc, #4	; (adr r2, 8005f50 <DMA_CheckFifoParam+0x70>)
 8005f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f50:	08005f61 	.word	0x08005f61
 8005f54:	08005f67 	.word	0x08005f67
 8005f58:	08005f61 	.word	0x08005f61
 8005f5c:	08005f79 	.word	0x08005f79
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005f60:	2301      	movs	r3, #1
 8005f62:	73fb      	strb	r3, [r7, #15]
      break;
 8005f64:	e030      	b.n	8005fc8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d025      	beq.n	8005fbe <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f76:	e022      	b.n	8005fbe <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f7c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005f80:	d11f      	bne.n	8005fc2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005f86:	e01c      	b.n	8005fc2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	2b02      	cmp	r3, #2
 8005f8c:	d903      	bls.n	8005f96 <DMA_CheckFifoParam+0xb6>
 8005f8e:	68bb      	ldr	r3, [r7, #8]
 8005f90:	2b03      	cmp	r3, #3
 8005f92:	d003      	beq.n	8005f9c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005f94:	e018      	b.n	8005fc8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	73fb      	strb	r3, [r7, #15]
      break;
 8005f9a:	e015      	b.n	8005fc8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fa0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d00e      	beq.n	8005fc6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	73fb      	strb	r3, [r7, #15]
      break;
 8005fac:	e00b      	b.n	8005fc6 <DMA_CheckFifoParam+0xe6>
      break;
 8005fae:	bf00      	nop
 8005fb0:	e00a      	b.n	8005fc8 <DMA_CheckFifoParam+0xe8>
      break;
 8005fb2:	bf00      	nop
 8005fb4:	e008      	b.n	8005fc8 <DMA_CheckFifoParam+0xe8>
      break;
 8005fb6:	bf00      	nop
 8005fb8:	e006      	b.n	8005fc8 <DMA_CheckFifoParam+0xe8>
      break;
 8005fba:	bf00      	nop
 8005fbc:	e004      	b.n	8005fc8 <DMA_CheckFifoParam+0xe8>
      break;
 8005fbe:	bf00      	nop
 8005fc0:	e002      	b.n	8005fc8 <DMA_CheckFifoParam+0xe8>
      break;   
 8005fc2:	bf00      	nop
 8005fc4:	e000      	b.n	8005fc8 <DMA_CheckFifoParam+0xe8>
      break;
 8005fc6:	bf00      	nop
    }
  } 
  
  return status; 
 8005fc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fca:	4618      	mov	r0, r3
 8005fcc:	3714      	adds	r7, #20
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr
 8005fd6:	bf00      	nop

08005fd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b089      	sub	sp, #36	; 0x24
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
 8005fe0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005fea:	2300      	movs	r3, #0
 8005fec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005fee:	2300      	movs	r3, #0
 8005ff0:	61fb      	str	r3, [r7, #28]
 8005ff2:	e159      	b.n	80062a8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	69fb      	ldr	r3, [r7, #28]
 8005ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8005ffc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	697a      	ldr	r2, [r7, #20]
 8006004:	4013      	ands	r3, r2
 8006006:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006008:	693a      	ldr	r2, [r7, #16]
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	429a      	cmp	r2, r3
 800600e:	f040 8148 	bne.w	80062a2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	f003 0303 	and.w	r3, r3, #3
 800601a:	2b01      	cmp	r3, #1
 800601c:	d005      	beq.n	800602a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006026:	2b02      	cmp	r3, #2
 8006028:	d130      	bne.n	800608c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006030:	69fb      	ldr	r3, [r7, #28]
 8006032:	005b      	lsls	r3, r3, #1
 8006034:	2203      	movs	r2, #3
 8006036:	fa02 f303 	lsl.w	r3, r2, r3
 800603a:	43db      	mvns	r3, r3
 800603c:	69ba      	ldr	r2, [r7, #24]
 800603e:	4013      	ands	r3, r2
 8006040:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	68da      	ldr	r2, [r3, #12]
 8006046:	69fb      	ldr	r3, [r7, #28]
 8006048:	005b      	lsls	r3, r3, #1
 800604a:	fa02 f303 	lsl.w	r3, r2, r3
 800604e:	69ba      	ldr	r2, [r7, #24]
 8006050:	4313      	orrs	r3, r2
 8006052:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	69ba      	ldr	r2, [r7, #24]
 8006058:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006060:	2201      	movs	r2, #1
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	fa02 f303 	lsl.w	r3, r2, r3
 8006068:	43db      	mvns	r3, r3
 800606a:	69ba      	ldr	r2, [r7, #24]
 800606c:	4013      	ands	r3, r2
 800606e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	685b      	ldr	r3, [r3, #4]
 8006074:	091b      	lsrs	r3, r3, #4
 8006076:	f003 0201 	and.w	r2, r3, #1
 800607a:	69fb      	ldr	r3, [r7, #28]
 800607c:	fa02 f303 	lsl.w	r3, r2, r3
 8006080:	69ba      	ldr	r2, [r7, #24]
 8006082:	4313      	orrs	r3, r2
 8006084:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	69ba      	ldr	r2, [r7, #24]
 800608a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	f003 0303 	and.w	r3, r3, #3
 8006094:	2b03      	cmp	r3, #3
 8006096:	d017      	beq.n	80060c8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	005b      	lsls	r3, r3, #1
 80060a2:	2203      	movs	r2, #3
 80060a4:	fa02 f303 	lsl.w	r3, r2, r3
 80060a8:	43db      	mvns	r3, r3
 80060aa:	69ba      	ldr	r2, [r7, #24]
 80060ac:	4013      	ands	r3, r2
 80060ae:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	689a      	ldr	r2, [r3, #8]
 80060b4:	69fb      	ldr	r3, [r7, #28]
 80060b6:	005b      	lsls	r3, r3, #1
 80060b8:	fa02 f303 	lsl.w	r3, r2, r3
 80060bc:	69ba      	ldr	r2, [r7, #24]
 80060be:	4313      	orrs	r3, r2
 80060c0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	69ba      	ldr	r2, [r7, #24]
 80060c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	f003 0303 	and.w	r3, r3, #3
 80060d0:	2b02      	cmp	r3, #2
 80060d2:	d123      	bne.n	800611c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80060d4:	69fb      	ldr	r3, [r7, #28]
 80060d6:	08da      	lsrs	r2, r3, #3
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	3208      	adds	r2, #8
 80060dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80060e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80060e2:	69fb      	ldr	r3, [r7, #28]
 80060e4:	f003 0307 	and.w	r3, r3, #7
 80060e8:	009b      	lsls	r3, r3, #2
 80060ea:	220f      	movs	r2, #15
 80060ec:	fa02 f303 	lsl.w	r3, r2, r3
 80060f0:	43db      	mvns	r3, r3
 80060f2:	69ba      	ldr	r2, [r7, #24]
 80060f4:	4013      	ands	r3, r2
 80060f6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	691a      	ldr	r2, [r3, #16]
 80060fc:	69fb      	ldr	r3, [r7, #28]
 80060fe:	f003 0307 	and.w	r3, r3, #7
 8006102:	009b      	lsls	r3, r3, #2
 8006104:	fa02 f303 	lsl.w	r3, r2, r3
 8006108:	69ba      	ldr	r2, [r7, #24]
 800610a:	4313      	orrs	r3, r2
 800610c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800610e:	69fb      	ldr	r3, [r7, #28]
 8006110:	08da      	lsrs	r2, r3, #3
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	3208      	adds	r2, #8
 8006116:	69b9      	ldr	r1, [r7, #24]
 8006118:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	005b      	lsls	r3, r3, #1
 8006126:	2203      	movs	r2, #3
 8006128:	fa02 f303 	lsl.w	r3, r2, r3
 800612c:	43db      	mvns	r3, r3
 800612e:	69ba      	ldr	r2, [r7, #24]
 8006130:	4013      	ands	r3, r2
 8006132:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	f003 0203 	and.w	r2, r3, #3
 800613c:	69fb      	ldr	r3, [r7, #28]
 800613e:	005b      	lsls	r3, r3, #1
 8006140:	fa02 f303 	lsl.w	r3, r2, r3
 8006144:	69ba      	ldr	r2, [r7, #24]
 8006146:	4313      	orrs	r3, r2
 8006148:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	69ba      	ldr	r2, [r7, #24]
 800614e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006158:	2b00      	cmp	r3, #0
 800615a:	f000 80a2 	beq.w	80062a2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800615e:	2300      	movs	r3, #0
 8006160:	60fb      	str	r3, [r7, #12]
 8006162:	4b57      	ldr	r3, [pc, #348]	; (80062c0 <HAL_GPIO_Init+0x2e8>)
 8006164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006166:	4a56      	ldr	r2, [pc, #344]	; (80062c0 <HAL_GPIO_Init+0x2e8>)
 8006168:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800616c:	6453      	str	r3, [r2, #68]	; 0x44
 800616e:	4b54      	ldr	r3, [pc, #336]	; (80062c0 <HAL_GPIO_Init+0x2e8>)
 8006170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006172:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006176:	60fb      	str	r3, [r7, #12]
 8006178:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800617a:	4a52      	ldr	r2, [pc, #328]	; (80062c4 <HAL_GPIO_Init+0x2ec>)
 800617c:	69fb      	ldr	r3, [r7, #28]
 800617e:	089b      	lsrs	r3, r3, #2
 8006180:	3302      	adds	r3, #2
 8006182:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006186:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006188:	69fb      	ldr	r3, [r7, #28]
 800618a:	f003 0303 	and.w	r3, r3, #3
 800618e:	009b      	lsls	r3, r3, #2
 8006190:	220f      	movs	r2, #15
 8006192:	fa02 f303 	lsl.w	r3, r2, r3
 8006196:	43db      	mvns	r3, r3
 8006198:	69ba      	ldr	r2, [r7, #24]
 800619a:	4013      	ands	r3, r2
 800619c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	4a49      	ldr	r2, [pc, #292]	; (80062c8 <HAL_GPIO_Init+0x2f0>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d019      	beq.n	80061da <HAL_GPIO_Init+0x202>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	4a48      	ldr	r2, [pc, #288]	; (80062cc <HAL_GPIO_Init+0x2f4>)
 80061aa:	4293      	cmp	r3, r2
 80061ac:	d013      	beq.n	80061d6 <HAL_GPIO_Init+0x1fe>
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	4a47      	ldr	r2, [pc, #284]	; (80062d0 <HAL_GPIO_Init+0x2f8>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d00d      	beq.n	80061d2 <HAL_GPIO_Init+0x1fa>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	4a46      	ldr	r2, [pc, #280]	; (80062d4 <HAL_GPIO_Init+0x2fc>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d007      	beq.n	80061ce <HAL_GPIO_Init+0x1f6>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	4a45      	ldr	r2, [pc, #276]	; (80062d8 <HAL_GPIO_Init+0x300>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d101      	bne.n	80061ca <HAL_GPIO_Init+0x1f2>
 80061c6:	2304      	movs	r3, #4
 80061c8:	e008      	b.n	80061dc <HAL_GPIO_Init+0x204>
 80061ca:	2307      	movs	r3, #7
 80061cc:	e006      	b.n	80061dc <HAL_GPIO_Init+0x204>
 80061ce:	2303      	movs	r3, #3
 80061d0:	e004      	b.n	80061dc <HAL_GPIO_Init+0x204>
 80061d2:	2302      	movs	r3, #2
 80061d4:	e002      	b.n	80061dc <HAL_GPIO_Init+0x204>
 80061d6:	2301      	movs	r3, #1
 80061d8:	e000      	b.n	80061dc <HAL_GPIO_Init+0x204>
 80061da:	2300      	movs	r3, #0
 80061dc:	69fa      	ldr	r2, [r7, #28]
 80061de:	f002 0203 	and.w	r2, r2, #3
 80061e2:	0092      	lsls	r2, r2, #2
 80061e4:	4093      	lsls	r3, r2
 80061e6:	69ba      	ldr	r2, [r7, #24]
 80061e8:	4313      	orrs	r3, r2
 80061ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80061ec:	4935      	ldr	r1, [pc, #212]	; (80062c4 <HAL_GPIO_Init+0x2ec>)
 80061ee:	69fb      	ldr	r3, [r7, #28]
 80061f0:	089b      	lsrs	r3, r3, #2
 80061f2:	3302      	adds	r3, #2
 80061f4:	69ba      	ldr	r2, [r7, #24]
 80061f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80061fa:	4b38      	ldr	r3, [pc, #224]	; (80062dc <HAL_GPIO_Init+0x304>)
 80061fc:	689b      	ldr	r3, [r3, #8]
 80061fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	43db      	mvns	r3, r3
 8006204:	69ba      	ldr	r2, [r7, #24]
 8006206:	4013      	ands	r3, r2
 8006208:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006212:	2b00      	cmp	r3, #0
 8006214:	d003      	beq.n	800621e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8006216:	69ba      	ldr	r2, [r7, #24]
 8006218:	693b      	ldr	r3, [r7, #16]
 800621a:	4313      	orrs	r3, r2
 800621c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800621e:	4a2f      	ldr	r2, [pc, #188]	; (80062dc <HAL_GPIO_Init+0x304>)
 8006220:	69bb      	ldr	r3, [r7, #24]
 8006222:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006224:	4b2d      	ldr	r3, [pc, #180]	; (80062dc <HAL_GPIO_Init+0x304>)
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	43db      	mvns	r3, r3
 800622e:	69ba      	ldr	r2, [r7, #24]
 8006230:	4013      	ands	r3, r2
 8006232:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800623c:	2b00      	cmp	r3, #0
 800623e:	d003      	beq.n	8006248 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006240:	69ba      	ldr	r2, [r7, #24]
 8006242:	693b      	ldr	r3, [r7, #16]
 8006244:	4313      	orrs	r3, r2
 8006246:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006248:	4a24      	ldr	r2, [pc, #144]	; (80062dc <HAL_GPIO_Init+0x304>)
 800624a:	69bb      	ldr	r3, [r7, #24]
 800624c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800624e:	4b23      	ldr	r3, [pc, #140]	; (80062dc <HAL_GPIO_Init+0x304>)
 8006250:	685b      	ldr	r3, [r3, #4]
 8006252:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	43db      	mvns	r3, r3
 8006258:	69ba      	ldr	r2, [r7, #24]
 800625a:	4013      	ands	r3, r2
 800625c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006266:	2b00      	cmp	r3, #0
 8006268:	d003      	beq.n	8006272 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800626a:	69ba      	ldr	r2, [r7, #24]
 800626c:	693b      	ldr	r3, [r7, #16]
 800626e:	4313      	orrs	r3, r2
 8006270:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006272:	4a1a      	ldr	r2, [pc, #104]	; (80062dc <HAL_GPIO_Init+0x304>)
 8006274:	69bb      	ldr	r3, [r7, #24]
 8006276:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006278:	4b18      	ldr	r3, [pc, #96]	; (80062dc <HAL_GPIO_Init+0x304>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	43db      	mvns	r3, r3
 8006282:	69ba      	ldr	r2, [r7, #24]
 8006284:	4013      	ands	r3, r2
 8006286:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	685b      	ldr	r3, [r3, #4]
 800628c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006290:	2b00      	cmp	r3, #0
 8006292:	d003      	beq.n	800629c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8006294:	69ba      	ldr	r2, [r7, #24]
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	4313      	orrs	r3, r2
 800629a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800629c:	4a0f      	ldr	r2, [pc, #60]	; (80062dc <HAL_GPIO_Init+0x304>)
 800629e:	69bb      	ldr	r3, [r7, #24]
 80062a0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80062a2:	69fb      	ldr	r3, [r7, #28]
 80062a4:	3301      	adds	r3, #1
 80062a6:	61fb      	str	r3, [r7, #28]
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	2b0f      	cmp	r3, #15
 80062ac:	f67f aea2 	bls.w	8005ff4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80062b0:	bf00      	nop
 80062b2:	bf00      	nop
 80062b4:	3724      	adds	r7, #36	; 0x24
 80062b6:	46bd      	mov	sp, r7
 80062b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062bc:	4770      	bx	lr
 80062be:	bf00      	nop
 80062c0:	40023800 	.word	0x40023800
 80062c4:	40013800 	.word	0x40013800
 80062c8:	40020000 	.word	0x40020000
 80062cc:	40020400 	.word	0x40020400
 80062d0:	40020800 	.word	0x40020800
 80062d4:	40020c00 	.word	0x40020c00
 80062d8:	40021000 	.word	0x40021000
 80062dc:	40013c00 	.word	0x40013c00

080062e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80062e0:	b480      	push	{r7}
 80062e2:	b085      	sub	sp, #20
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
 80062e8:	460b      	mov	r3, r1
 80062ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	691a      	ldr	r2, [r3, #16]
 80062f0:	887b      	ldrh	r3, [r7, #2]
 80062f2:	4013      	ands	r3, r2
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d002      	beq.n	80062fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80062f8:	2301      	movs	r3, #1
 80062fa:	73fb      	strb	r3, [r7, #15]
 80062fc:	e001      	b.n	8006302 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80062fe:	2300      	movs	r3, #0
 8006300:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006302:	7bfb      	ldrb	r3, [r7, #15]
}
 8006304:	4618      	mov	r0, r3
 8006306:	3714      	adds	r7, #20
 8006308:	46bd      	mov	sp, r7
 800630a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630e:	4770      	bx	lr

08006310 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
 8006318:	460b      	mov	r3, r1
 800631a:	807b      	strh	r3, [r7, #2]
 800631c:	4613      	mov	r3, r2
 800631e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006320:	787b      	ldrb	r3, [r7, #1]
 8006322:	2b00      	cmp	r3, #0
 8006324:	d003      	beq.n	800632e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006326:	887a      	ldrh	r2, [r7, #2]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800632c:	e003      	b.n	8006336 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800632e:	887b      	ldrh	r3, [r7, #2]
 8006330:	041a      	lsls	r2, r3, #16
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	619a      	str	r2, [r3, #24]
}
 8006336:	bf00      	nop
 8006338:	370c      	adds	r7, #12
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr
	...

08006344 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b086      	sub	sp, #24
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d101      	bne.n	8006356 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006352:	2301      	movs	r3, #1
 8006354:	e267      	b.n	8006826 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f003 0301 	and.w	r3, r3, #1
 800635e:	2b00      	cmp	r3, #0
 8006360:	d075      	beq.n	800644e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006362:	4b88      	ldr	r3, [pc, #544]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	f003 030c 	and.w	r3, r3, #12
 800636a:	2b04      	cmp	r3, #4
 800636c:	d00c      	beq.n	8006388 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800636e:	4b85      	ldr	r3, [pc, #532]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006376:	2b08      	cmp	r3, #8
 8006378:	d112      	bne.n	80063a0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800637a:	4b82      	ldr	r3, [pc, #520]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006382:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006386:	d10b      	bne.n	80063a0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006388:	4b7e      	ldr	r3, [pc, #504]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006390:	2b00      	cmp	r3, #0
 8006392:	d05b      	beq.n	800644c <HAL_RCC_OscConfig+0x108>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d157      	bne.n	800644c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800639c:	2301      	movs	r3, #1
 800639e:	e242      	b.n	8006826 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063a8:	d106      	bne.n	80063b8 <HAL_RCC_OscConfig+0x74>
 80063aa:	4b76      	ldr	r3, [pc, #472]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a75      	ldr	r2, [pc, #468]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 80063b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063b4:	6013      	str	r3, [r2, #0]
 80063b6:	e01d      	b.n	80063f4 <HAL_RCC_OscConfig+0xb0>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80063c0:	d10c      	bne.n	80063dc <HAL_RCC_OscConfig+0x98>
 80063c2:	4b70      	ldr	r3, [pc, #448]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4a6f      	ldr	r2, [pc, #444]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 80063c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80063cc:	6013      	str	r3, [r2, #0]
 80063ce:	4b6d      	ldr	r3, [pc, #436]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a6c      	ldr	r2, [pc, #432]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 80063d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063d8:	6013      	str	r3, [r2, #0]
 80063da:	e00b      	b.n	80063f4 <HAL_RCC_OscConfig+0xb0>
 80063dc:	4b69      	ldr	r3, [pc, #420]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a68      	ldr	r2, [pc, #416]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 80063e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063e6:	6013      	str	r3, [r2, #0]
 80063e8:	4b66      	ldr	r3, [pc, #408]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a65      	ldr	r2, [pc, #404]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 80063ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80063f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d013      	beq.n	8006424 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063fc:	f7fe fd16 	bl	8004e2c <HAL_GetTick>
 8006400:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006402:	e008      	b.n	8006416 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006404:	f7fe fd12 	bl	8004e2c <HAL_GetTick>
 8006408:	4602      	mov	r2, r0
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	1ad3      	subs	r3, r2, r3
 800640e:	2b64      	cmp	r3, #100	; 0x64
 8006410:	d901      	bls.n	8006416 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006412:	2303      	movs	r3, #3
 8006414:	e207      	b.n	8006826 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006416:	4b5b      	ldr	r3, [pc, #364]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800641e:	2b00      	cmp	r3, #0
 8006420:	d0f0      	beq.n	8006404 <HAL_RCC_OscConfig+0xc0>
 8006422:	e014      	b.n	800644e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006424:	f7fe fd02 	bl	8004e2c <HAL_GetTick>
 8006428:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800642a:	e008      	b.n	800643e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800642c:	f7fe fcfe 	bl	8004e2c <HAL_GetTick>
 8006430:	4602      	mov	r2, r0
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	1ad3      	subs	r3, r2, r3
 8006436:	2b64      	cmp	r3, #100	; 0x64
 8006438:	d901      	bls.n	800643e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800643a:	2303      	movs	r3, #3
 800643c:	e1f3      	b.n	8006826 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800643e:	4b51      	ldr	r3, [pc, #324]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006446:	2b00      	cmp	r3, #0
 8006448:	d1f0      	bne.n	800642c <HAL_RCC_OscConfig+0xe8>
 800644a:	e000      	b.n	800644e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800644c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 0302 	and.w	r3, r3, #2
 8006456:	2b00      	cmp	r3, #0
 8006458:	d063      	beq.n	8006522 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800645a:	4b4a      	ldr	r3, [pc, #296]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	f003 030c 	and.w	r3, r3, #12
 8006462:	2b00      	cmp	r3, #0
 8006464:	d00b      	beq.n	800647e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006466:	4b47      	ldr	r3, [pc, #284]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800646e:	2b08      	cmp	r3, #8
 8006470:	d11c      	bne.n	80064ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006472:	4b44      	ldr	r3, [pc, #272]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 8006474:	685b      	ldr	r3, [r3, #4]
 8006476:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800647a:	2b00      	cmp	r3, #0
 800647c:	d116      	bne.n	80064ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800647e:	4b41      	ldr	r3, [pc, #260]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f003 0302 	and.w	r3, r3, #2
 8006486:	2b00      	cmp	r3, #0
 8006488:	d005      	beq.n	8006496 <HAL_RCC_OscConfig+0x152>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	68db      	ldr	r3, [r3, #12]
 800648e:	2b01      	cmp	r3, #1
 8006490:	d001      	beq.n	8006496 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	e1c7      	b.n	8006826 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006496:	4b3b      	ldr	r3, [pc, #236]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	691b      	ldr	r3, [r3, #16]
 80064a2:	00db      	lsls	r3, r3, #3
 80064a4:	4937      	ldr	r1, [pc, #220]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 80064a6:	4313      	orrs	r3, r2
 80064a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064aa:	e03a      	b.n	8006522 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	68db      	ldr	r3, [r3, #12]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d020      	beq.n	80064f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80064b4:	4b34      	ldr	r3, [pc, #208]	; (8006588 <HAL_RCC_OscConfig+0x244>)
 80064b6:	2201      	movs	r2, #1
 80064b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064ba:	f7fe fcb7 	bl	8004e2c <HAL_GetTick>
 80064be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064c0:	e008      	b.n	80064d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80064c2:	f7fe fcb3 	bl	8004e2c <HAL_GetTick>
 80064c6:	4602      	mov	r2, r0
 80064c8:	693b      	ldr	r3, [r7, #16]
 80064ca:	1ad3      	subs	r3, r2, r3
 80064cc:	2b02      	cmp	r3, #2
 80064ce:	d901      	bls.n	80064d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80064d0:	2303      	movs	r3, #3
 80064d2:	e1a8      	b.n	8006826 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064d4:	4b2b      	ldr	r3, [pc, #172]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f003 0302 	and.w	r3, r3, #2
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d0f0      	beq.n	80064c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064e0:	4b28      	ldr	r3, [pc, #160]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	691b      	ldr	r3, [r3, #16]
 80064ec:	00db      	lsls	r3, r3, #3
 80064ee:	4925      	ldr	r1, [pc, #148]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 80064f0:	4313      	orrs	r3, r2
 80064f2:	600b      	str	r3, [r1, #0]
 80064f4:	e015      	b.n	8006522 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064f6:	4b24      	ldr	r3, [pc, #144]	; (8006588 <HAL_RCC_OscConfig+0x244>)
 80064f8:	2200      	movs	r2, #0
 80064fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064fc:	f7fe fc96 	bl	8004e2c <HAL_GetTick>
 8006500:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006502:	e008      	b.n	8006516 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006504:	f7fe fc92 	bl	8004e2c <HAL_GetTick>
 8006508:	4602      	mov	r2, r0
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	1ad3      	subs	r3, r2, r3
 800650e:	2b02      	cmp	r3, #2
 8006510:	d901      	bls.n	8006516 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006512:	2303      	movs	r3, #3
 8006514:	e187      	b.n	8006826 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006516:	4b1b      	ldr	r3, [pc, #108]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f003 0302 	and.w	r3, r3, #2
 800651e:	2b00      	cmp	r3, #0
 8006520:	d1f0      	bne.n	8006504 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f003 0308 	and.w	r3, r3, #8
 800652a:	2b00      	cmp	r3, #0
 800652c:	d036      	beq.n	800659c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	695b      	ldr	r3, [r3, #20]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d016      	beq.n	8006564 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006536:	4b15      	ldr	r3, [pc, #84]	; (800658c <HAL_RCC_OscConfig+0x248>)
 8006538:	2201      	movs	r2, #1
 800653a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800653c:	f7fe fc76 	bl	8004e2c <HAL_GetTick>
 8006540:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006542:	e008      	b.n	8006556 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006544:	f7fe fc72 	bl	8004e2c <HAL_GetTick>
 8006548:	4602      	mov	r2, r0
 800654a:	693b      	ldr	r3, [r7, #16]
 800654c:	1ad3      	subs	r3, r2, r3
 800654e:	2b02      	cmp	r3, #2
 8006550:	d901      	bls.n	8006556 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006552:	2303      	movs	r3, #3
 8006554:	e167      	b.n	8006826 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006556:	4b0b      	ldr	r3, [pc, #44]	; (8006584 <HAL_RCC_OscConfig+0x240>)
 8006558:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800655a:	f003 0302 	and.w	r3, r3, #2
 800655e:	2b00      	cmp	r3, #0
 8006560:	d0f0      	beq.n	8006544 <HAL_RCC_OscConfig+0x200>
 8006562:	e01b      	b.n	800659c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006564:	4b09      	ldr	r3, [pc, #36]	; (800658c <HAL_RCC_OscConfig+0x248>)
 8006566:	2200      	movs	r2, #0
 8006568:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800656a:	f7fe fc5f 	bl	8004e2c <HAL_GetTick>
 800656e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006570:	e00e      	b.n	8006590 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006572:	f7fe fc5b 	bl	8004e2c <HAL_GetTick>
 8006576:	4602      	mov	r2, r0
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	1ad3      	subs	r3, r2, r3
 800657c:	2b02      	cmp	r3, #2
 800657e:	d907      	bls.n	8006590 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006580:	2303      	movs	r3, #3
 8006582:	e150      	b.n	8006826 <HAL_RCC_OscConfig+0x4e2>
 8006584:	40023800 	.word	0x40023800
 8006588:	42470000 	.word	0x42470000
 800658c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006590:	4b88      	ldr	r3, [pc, #544]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 8006592:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006594:	f003 0302 	and.w	r3, r3, #2
 8006598:	2b00      	cmp	r3, #0
 800659a:	d1ea      	bne.n	8006572 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 0304 	and.w	r3, r3, #4
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	f000 8097 	beq.w	80066d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80065aa:	2300      	movs	r3, #0
 80065ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065ae:	4b81      	ldr	r3, [pc, #516]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 80065b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d10f      	bne.n	80065da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80065ba:	2300      	movs	r3, #0
 80065bc:	60bb      	str	r3, [r7, #8]
 80065be:	4b7d      	ldr	r3, [pc, #500]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 80065c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c2:	4a7c      	ldr	r2, [pc, #496]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 80065c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065c8:	6413      	str	r3, [r2, #64]	; 0x40
 80065ca:	4b7a      	ldr	r3, [pc, #488]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 80065cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065d2:	60bb      	str	r3, [r7, #8]
 80065d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80065d6:	2301      	movs	r3, #1
 80065d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065da:	4b77      	ldr	r3, [pc, #476]	; (80067b8 <HAL_RCC_OscConfig+0x474>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d118      	bne.n	8006618 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80065e6:	4b74      	ldr	r3, [pc, #464]	; (80067b8 <HAL_RCC_OscConfig+0x474>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a73      	ldr	r2, [pc, #460]	; (80067b8 <HAL_RCC_OscConfig+0x474>)
 80065ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80065f2:	f7fe fc1b 	bl	8004e2c <HAL_GetTick>
 80065f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065f8:	e008      	b.n	800660c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065fa:	f7fe fc17 	bl	8004e2c <HAL_GetTick>
 80065fe:	4602      	mov	r2, r0
 8006600:	693b      	ldr	r3, [r7, #16]
 8006602:	1ad3      	subs	r3, r2, r3
 8006604:	2b02      	cmp	r3, #2
 8006606:	d901      	bls.n	800660c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006608:	2303      	movs	r3, #3
 800660a:	e10c      	b.n	8006826 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800660c:	4b6a      	ldr	r3, [pc, #424]	; (80067b8 <HAL_RCC_OscConfig+0x474>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006614:	2b00      	cmp	r3, #0
 8006616:	d0f0      	beq.n	80065fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	2b01      	cmp	r3, #1
 800661e:	d106      	bne.n	800662e <HAL_RCC_OscConfig+0x2ea>
 8006620:	4b64      	ldr	r3, [pc, #400]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 8006622:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006624:	4a63      	ldr	r2, [pc, #396]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 8006626:	f043 0301 	orr.w	r3, r3, #1
 800662a:	6713      	str	r3, [r2, #112]	; 0x70
 800662c:	e01c      	b.n	8006668 <HAL_RCC_OscConfig+0x324>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	2b05      	cmp	r3, #5
 8006634:	d10c      	bne.n	8006650 <HAL_RCC_OscConfig+0x30c>
 8006636:	4b5f      	ldr	r3, [pc, #380]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 8006638:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800663a:	4a5e      	ldr	r2, [pc, #376]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 800663c:	f043 0304 	orr.w	r3, r3, #4
 8006640:	6713      	str	r3, [r2, #112]	; 0x70
 8006642:	4b5c      	ldr	r3, [pc, #368]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 8006644:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006646:	4a5b      	ldr	r2, [pc, #364]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 8006648:	f043 0301 	orr.w	r3, r3, #1
 800664c:	6713      	str	r3, [r2, #112]	; 0x70
 800664e:	e00b      	b.n	8006668 <HAL_RCC_OscConfig+0x324>
 8006650:	4b58      	ldr	r3, [pc, #352]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 8006652:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006654:	4a57      	ldr	r2, [pc, #348]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 8006656:	f023 0301 	bic.w	r3, r3, #1
 800665a:	6713      	str	r3, [r2, #112]	; 0x70
 800665c:	4b55      	ldr	r3, [pc, #340]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 800665e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006660:	4a54      	ldr	r2, [pc, #336]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 8006662:	f023 0304 	bic.w	r3, r3, #4
 8006666:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	2b00      	cmp	r3, #0
 800666e:	d015      	beq.n	800669c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006670:	f7fe fbdc 	bl	8004e2c <HAL_GetTick>
 8006674:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006676:	e00a      	b.n	800668e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006678:	f7fe fbd8 	bl	8004e2c <HAL_GetTick>
 800667c:	4602      	mov	r2, r0
 800667e:	693b      	ldr	r3, [r7, #16]
 8006680:	1ad3      	subs	r3, r2, r3
 8006682:	f241 3288 	movw	r2, #5000	; 0x1388
 8006686:	4293      	cmp	r3, r2
 8006688:	d901      	bls.n	800668e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800668a:	2303      	movs	r3, #3
 800668c:	e0cb      	b.n	8006826 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800668e:	4b49      	ldr	r3, [pc, #292]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 8006690:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006692:	f003 0302 	and.w	r3, r3, #2
 8006696:	2b00      	cmp	r3, #0
 8006698:	d0ee      	beq.n	8006678 <HAL_RCC_OscConfig+0x334>
 800669a:	e014      	b.n	80066c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800669c:	f7fe fbc6 	bl	8004e2c <HAL_GetTick>
 80066a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066a2:	e00a      	b.n	80066ba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066a4:	f7fe fbc2 	bl	8004e2c <HAL_GetTick>
 80066a8:	4602      	mov	r2, r0
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	1ad3      	subs	r3, r2, r3
 80066ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d901      	bls.n	80066ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80066b6:	2303      	movs	r3, #3
 80066b8:	e0b5      	b.n	8006826 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066ba:	4b3e      	ldr	r3, [pc, #248]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 80066bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066be:	f003 0302 	and.w	r3, r3, #2
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d1ee      	bne.n	80066a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80066c6:	7dfb      	ldrb	r3, [r7, #23]
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	d105      	bne.n	80066d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80066cc:	4b39      	ldr	r3, [pc, #228]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 80066ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d0:	4a38      	ldr	r2, [pc, #224]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 80066d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80066d6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	699b      	ldr	r3, [r3, #24]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	f000 80a1 	beq.w	8006824 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80066e2:	4b34      	ldr	r3, [pc, #208]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	f003 030c 	and.w	r3, r3, #12
 80066ea:	2b08      	cmp	r3, #8
 80066ec:	d05c      	beq.n	80067a8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	699b      	ldr	r3, [r3, #24]
 80066f2:	2b02      	cmp	r3, #2
 80066f4:	d141      	bne.n	800677a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066f6:	4b31      	ldr	r3, [pc, #196]	; (80067bc <HAL_RCC_OscConfig+0x478>)
 80066f8:	2200      	movs	r2, #0
 80066fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066fc:	f7fe fb96 	bl	8004e2c <HAL_GetTick>
 8006700:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006702:	e008      	b.n	8006716 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006704:	f7fe fb92 	bl	8004e2c <HAL_GetTick>
 8006708:	4602      	mov	r2, r0
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	1ad3      	subs	r3, r2, r3
 800670e:	2b02      	cmp	r3, #2
 8006710:	d901      	bls.n	8006716 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006712:	2303      	movs	r3, #3
 8006714:	e087      	b.n	8006826 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006716:	4b27      	ldr	r3, [pc, #156]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800671e:	2b00      	cmp	r3, #0
 8006720:	d1f0      	bne.n	8006704 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	69da      	ldr	r2, [r3, #28]
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6a1b      	ldr	r3, [r3, #32]
 800672a:	431a      	orrs	r2, r3
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006730:	019b      	lsls	r3, r3, #6
 8006732:	431a      	orrs	r2, r3
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006738:	085b      	lsrs	r3, r3, #1
 800673a:	3b01      	subs	r3, #1
 800673c:	041b      	lsls	r3, r3, #16
 800673e:	431a      	orrs	r2, r3
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006744:	061b      	lsls	r3, r3, #24
 8006746:	491b      	ldr	r1, [pc, #108]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 8006748:	4313      	orrs	r3, r2
 800674a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800674c:	4b1b      	ldr	r3, [pc, #108]	; (80067bc <HAL_RCC_OscConfig+0x478>)
 800674e:	2201      	movs	r2, #1
 8006750:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006752:	f7fe fb6b 	bl	8004e2c <HAL_GetTick>
 8006756:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006758:	e008      	b.n	800676c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800675a:	f7fe fb67 	bl	8004e2c <HAL_GetTick>
 800675e:	4602      	mov	r2, r0
 8006760:	693b      	ldr	r3, [r7, #16]
 8006762:	1ad3      	subs	r3, r2, r3
 8006764:	2b02      	cmp	r3, #2
 8006766:	d901      	bls.n	800676c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006768:	2303      	movs	r3, #3
 800676a:	e05c      	b.n	8006826 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800676c:	4b11      	ldr	r3, [pc, #68]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006774:	2b00      	cmp	r3, #0
 8006776:	d0f0      	beq.n	800675a <HAL_RCC_OscConfig+0x416>
 8006778:	e054      	b.n	8006824 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800677a:	4b10      	ldr	r3, [pc, #64]	; (80067bc <HAL_RCC_OscConfig+0x478>)
 800677c:	2200      	movs	r2, #0
 800677e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006780:	f7fe fb54 	bl	8004e2c <HAL_GetTick>
 8006784:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006786:	e008      	b.n	800679a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006788:	f7fe fb50 	bl	8004e2c <HAL_GetTick>
 800678c:	4602      	mov	r2, r0
 800678e:	693b      	ldr	r3, [r7, #16]
 8006790:	1ad3      	subs	r3, r2, r3
 8006792:	2b02      	cmp	r3, #2
 8006794:	d901      	bls.n	800679a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006796:	2303      	movs	r3, #3
 8006798:	e045      	b.n	8006826 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800679a:	4b06      	ldr	r3, [pc, #24]	; (80067b4 <HAL_RCC_OscConfig+0x470>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1f0      	bne.n	8006788 <HAL_RCC_OscConfig+0x444>
 80067a6:	e03d      	b.n	8006824 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	699b      	ldr	r3, [r3, #24]
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d107      	bne.n	80067c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80067b0:	2301      	movs	r3, #1
 80067b2:	e038      	b.n	8006826 <HAL_RCC_OscConfig+0x4e2>
 80067b4:	40023800 	.word	0x40023800
 80067b8:	40007000 	.word	0x40007000
 80067bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80067c0:	4b1b      	ldr	r3, [pc, #108]	; (8006830 <HAL_RCC_OscConfig+0x4ec>)
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	699b      	ldr	r3, [r3, #24]
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d028      	beq.n	8006820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067d8:	429a      	cmp	r2, r3
 80067da:	d121      	bne.n	8006820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067e6:	429a      	cmp	r2, r3
 80067e8:	d11a      	bne.n	8006820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80067ea:	68fa      	ldr	r2, [r7, #12]
 80067ec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80067f0:	4013      	ands	r3, r2
 80067f2:	687a      	ldr	r2, [r7, #4]
 80067f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80067f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d111      	bne.n	8006820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006806:	085b      	lsrs	r3, r3, #1
 8006808:	3b01      	subs	r3, #1
 800680a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800680c:	429a      	cmp	r2, r3
 800680e:	d107      	bne.n	8006820 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800681a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800681c:	429a      	cmp	r2, r3
 800681e:	d001      	beq.n	8006824 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	e000      	b.n	8006826 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006824:	2300      	movs	r3, #0
}
 8006826:	4618      	mov	r0, r3
 8006828:	3718      	adds	r7, #24
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
 800682e:	bf00      	nop
 8006830:	40023800 	.word	0x40023800

08006834 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b084      	sub	sp, #16
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d101      	bne.n	8006848 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006844:	2301      	movs	r3, #1
 8006846:	e0cc      	b.n	80069e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006848:	4b68      	ldr	r3, [pc, #416]	; (80069ec <HAL_RCC_ClockConfig+0x1b8>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f003 0307 	and.w	r3, r3, #7
 8006850:	683a      	ldr	r2, [r7, #0]
 8006852:	429a      	cmp	r2, r3
 8006854:	d90c      	bls.n	8006870 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006856:	4b65      	ldr	r3, [pc, #404]	; (80069ec <HAL_RCC_ClockConfig+0x1b8>)
 8006858:	683a      	ldr	r2, [r7, #0]
 800685a:	b2d2      	uxtb	r2, r2
 800685c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800685e:	4b63      	ldr	r3, [pc, #396]	; (80069ec <HAL_RCC_ClockConfig+0x1b8>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f003 0307 	and.w	r3, r3, #7
 8006866:	683a      	ldr	r2, [r7, #0]
 8006868:	429a      	cmp	r2, r3
 800686a:	d001      	beq.n	8006870 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800686c:	2301      	movs	r3, #1
 800686e:	e0b8      	b.n	80069e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 0302 	and.w	r3, r3, #2
 8006878:	2b00      	cmp	r3, #0
 800687a:	d020      	beq.n	80068be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f003 0304 	and.w	r3, r3, #4
 8006884:	2b00      	cmp	r3, #0
 8006886:	d005      	beq.n	8006894 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006888:	4b59      	ldr	r3, [pc, #356]	; (80069f0 <HAL_RCC_ClockConfig+0x1bc>)
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	4a58      	ldr	r2, [pc, #352]	; (80069f0 <HAL_RCC_ClockConfig+0x1bc>)
 800688e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006892:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f003 0308 	and.w	r3, r3, #8
 800689c:	2b00      	cmp	r3, #0
 800689e:	d005      	beq.n	80068ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80068a0:	4b53      	ldr	r3, [pc, #332]	; (80069f0 <HAL_RCC_ClockConfig+0x1bc>)
 80068a2:	689b      	ldr	r3, [r3, #8]
 80068a4:	4a52      	ldr	r2, [pc, #328]	; (80069f0 <HAL_RCC_ClockConfig+0x1bc>)
 80068a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80068aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068ac:	4b50      	ldr	r3, [pc, #320]	; (80069f0 <HAL_RCC_ClockConfig+0x1bc>)
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	494d      	ldr	r1, [pc, #308]	; (80069f0 <HAL_RCC_ClockConfig+0x1bc>)
 80068ba:	4313      	orrs	r3, r2
 80068bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f003 0301 	and.w	r3, r3, #1
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d044      	beq.n	8006954 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	2b01      	cmp	r3, #1
 80068d0:	d107      	bne.n	80068e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068d2:	4b47      	ldr	r3, [pc, #284]	; (80069f0 <HAL_RCC_ClockConfig+0x1bc>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d119      	bne.n	8006912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	e07f      	b.n	80069e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	2b02      	cmp	r3, #2
 80068e8:	d003      	beq.n	80068f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80068ee:	2b03      	cmp	r3, #3
 80068f0:	d107      	bne.n	8006902 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068f2:	4b3f      	ldr	r3, [pc, #252]	; (80069f0 <HAL_RCC_ClockConfig+0x1bc>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d109      	bne.n	8006912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068fe:	2301      	movs	r3, #1
 8006900:	e06f      	b.n	80069e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006902:	4b3b      	ldr	r3, [pc, #236]	; (80069f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f003 0302 	and.w	r3, r3, #2
 800690a:	2b00      	cmp	r3, #0
 800690c:	d101      	bne.n	8006912 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800690e:	2301      	movs	r3, #1
 8006910:	e067      	b.n	80069e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006912:	4b37      	ldr	r3, [pc, #220]	; (80069f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	f023 0203 	bic.w	r2, r3, #3
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	685b      	ldr	r3, [r3, #4]
 800691e:	4934      	ldr	r1, [pc, #208]	; (80069f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006920:	4313      	orrs	r3, r2
 8006922:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006924:	f7fe fa82 	bl	8004e2c <HAL_GetTick>
 8006928:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800692a:	e00a      	b.n	8006942 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800692c:	f7fe fa7e 	bl	8004e2c <HAL_GetTick>
 8006930:	4602      	mov	r2, r0
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	1ad3      	subs	r3, r2, r3
 8006936:	f241 3288 	movw	r2, #5000	; 0x1388
 800693a:	4293      	cmp	r3, r2
 800693c:	d901      	bls.n	8006942 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800693e:	2303      	movs	r3, #3
 8006940:	e04f      	b.n	80069e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006942:	4b2b      	ldr	r3, [pc, #172]	; (80069f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	f003 020c 	and.w	r2, r3, #12
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	009b      	lsls	r3, r3, #2
 8006950:	429a      	cmp	r2, r3
 8006952:	d1eb      	bne.n	800692c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006954:	4b25      	ldr	r3, [pc, #148]	; (80069ec <HAL_RCC_ClockConfig+0x1b8>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f003 0307 	and.w	r3, r3, #7
 800695c:	683a      	ldr	r2, [r7, #0]
 800695e:	429a      	cmp	r2, r3
 8006960:	d20c      	bcs.n	800697c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006962:	4b22      	ldr	r3, [pc, #136]	; (80069ec <HAL_RCC_ClockConfig+0x1b8>)
 8006964:	683a      	ldr	r2, [r7, #0]
 8006966:	b2d2      	uxtb	r2, r2
 8006968:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800696a:	4b20      	ldr	r3, [pc, #128]	; (80069ec <HAL_RCC_ClockConfig+0x1b8>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f003 0307 	and.w	r3, r3, #7
 8006972:	683a      	ldr	r2, [r7, #0]
 8006974:	429a      	cmp	r2, r3
 8006976:	d001      	beq.n	800697c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006978:	2301      	movs	r3, #1
 800697a:	e032      	b.n	80069e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f003 0304 	and.w	r3, r3, #4
 8006984:	2b00      	cmp	r3, #0
 8006986:	d008      	beq.n	800699a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006988:	4b19      	ldr	r3, [pc, #100]	; (80069f0 <HAL_RCC_ClockConfig+0x1bc>)
 800698a:	689b      	ldr	r3, [r3, #8]
 800698c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	68db      	ldr	r3, [r3, #12]
 8006994:	4916      	ldr	r1, [pc, #88]	; (80069f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006996:	4313      	orrs	r3, r2
 8006998:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f003 0308 	and.w	r3, r3, #8
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d009      	beq.n	80069ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80069a6:	4b12      	ldr	r3, [pc, #72]	; (80069f0 <HAL_RCC_ClockConfig+0x1bc>)
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	691b      	ldr	r3, [r3, #16]
 80069b2:	00db      	lsls	r3, r3, #3
 80069b4:	490e      	ldr	r1, [pc, #56]	; (80069f0 <HAL_RCC_ClockConfig+0x1bc>)
 80069b6:	4313      	orrs	r3, r2
 80069b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80069ba:	f000 f821 	bl	8006a00 <HAL_RCC_GetSysClockFreq>
 80069be:	4602      	mov	r2, r0
 80069c0:	4b0b      	ldr	r3, [pc, #44]	; (80069f0 <HAL_RCC_ClockConfig+0x1bc>)
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	091b      	lsrs	r3, r3, #4
 80069c6:	f003 030f 	and.w	r3, r3, #15
 80069ca:	490a      	ldr	r1, [pc, #40]	; (80069f4 <HAL_RCC_ClockConfig+0x1c0>)
 80069cc:	5ccb      	ldrb	r3, [r1, r3]
 80069ce:	fa22 f303 	lsr.w	r3, r2, r3
 80069d2:	4a09      	ldr	r2, [pc, #36]	; (80069f8 <HAL_RCC_ClockConfig+0x1c4>)
 80069d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80069d6:	4b09      	ldr	r3, [pc, #36]	; (80069fc <HAL_RCC_ClockConfig+0x1c8>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4618      	mov	r0, r3
 80069dc:	f7fe f9e2 	bl	8004da4 <HAL_InitTick>

  return HAL_OK;
 80069e0:	2300      	movs	r3, #0
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3710      	adds	r7, #16
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}
 80069ea:	bf00      	nop
 80069ec:	40023c00 	.word	0x40023c00
 80069f0:	40023800 	.word	0x40023800
 80069f4:	0800ff08 	.word	0x0800ff08
 80069f8:	20000000 	.word	0x20000000
 80069fc:	20000004 	.word	0x20000004

08006a00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a04:	b094      	sub	sp, #80	; 0x50
 8006a06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	647b      	str	r3, [r7, #68]	; 0x44
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a10:	2300      	movs	r3, #0
 8006a12:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006a14:	2300      	movs	r3, #0
 8006a16:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a18:	4b79      	ldr	r3, [pc, #484]	; (8006c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	f003 030c 	and.w	r3, r3, #12
 8006a20:	2b08      	cmp	r3, #8
 8006a22:	d00d      	beq.n	8006a40 <HAL_RCC_GetSysClockFreq+0x40>
 8006a24:	2b08      	cmp	r3, #8
 8006a26:	f200 80e1 	bhi.w	8006bec <HAL_RCC_GetSysClockFreq+0x1ec>
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d002      	beq.n	8006a34 <HAL_RCC_GetSysClockFreq+0x34>
 8006a2e:	2b04      	cmp	r3, #4
 8006a30:	d003      	beq.n	8006a3a <HAL_RCC_GetSysClockFreq+0x3a>
 8006a32:	e0db      	b.n	8006bec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006a34:	4b73      	ldr	r3, [pc, #460]	; (8006c04 <HAL_RCC_GetSysClockFreq+0x204>)
 8006a36:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006a38:	e0db      	b.n	8006bf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006a3a:	4b73      	ldr	r3, [pc, #460]	; (8006c08 <HAL_RCC_GetSysClockFreq+0x208>)
 8006a3c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006a3e:	e0d8      	b.n	8006bf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a40:	4b6f      	ldr	r3, [pc, #444]	; (8006c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006a48:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006a4a:	4b6d      	ldr	r3, [pc, #436]	; (8006c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d063      	beq.n	8006b1e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a56:	4b6a      	ldr	r3, [pc, #424]	; (8006c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	099b      	lsrs	r3, r3, #6
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006a60:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006a62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a68:	633b      	str	r3, [r7, #48]	; 0x30
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	637b      	str	r3, [r7, #52]	; 0x34
 8006a6e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006a72:	4622      	mov	r2, r4
 8006a74:	462b      	mov	r3, r5
 8006a76:	f04f 0000 	mov.w	r0, #0
 8006a7a:	f04f 0100 	mov.w	r1, #0
 8006a7e:	0159      	lsls	r1, r3, #5
 8006a80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006a84:	0150      	lsls	r0, r2, #5
 8006a86:	4602      	mov	r2, r0
 8006a88:	460b      	mov	r3, r1
 8006a8a:	4621      	mov	r1, r4
 8006a8c:	1a51      	subs	r1, r2, r1
 8006a8e:	6139      	str	r1, [r7, #16]
 8006a90:	4629      	mov	r1, r5
 8006a92:	eb63 0301 	sbc.w	r3, r3, r1
 8006a96:	617b      	str	r3, [r7, #20]
 8006a98:	f04f 0200 	mov.w	r2, #0
 8006a9c:	f04f 0300 	mov.w	r3, #0
 8006aa0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006aa4:	4659      	mov	r1, fp
 8006aa6:	018b      	lsls	r3, r1, #6
 8006aa8:	4651      	mov	r1, sl
 8006aaa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006aae:	4651      	mov	r1, sl
 8006ab0:	018a      	lsls	r2, r1, #6
 8006ab2:	4651      	mov	r1, sl
 8006ab4:	ebb2 0801 	subs.w	r8, r2, r1
 8006ab8:	4659      	mov	r1, fp
 8006aba:	eb63 0901 	sbc.w	r9, r3, r1
 8006abe:	f04f 0200 	mov.w	r2, #0
 8006ac2:	f04f 0300 	mov.w	r3, #0
 8006ac6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006aca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006ace:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006ad2:	4690      	mov	r8, r2
 8006ad4:	4699      	mov	r9, r3
 8006ad6:	4623      	mov	r3, r4
 8006ad8:	eb18 0303 	adds.w	r3, r8, r3
 8006adc:	60bb      	str	r3, [r7, #8]
 8006ade:	462b      	mov	r3, r5
 8006ae0:	eb49 0303 	adc.w	r3, r9, r3
 8006ae4:	60fb      	str	r3, [r7, #12]
 8006ae6:	f04f 0200 	mov.w	r2, #0
 8006aea:	f04f 0300 	mov.w	r3, #0
 8006aee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006af2:	4629      	mov	r1, r5
 8006af4:	024b      	lsls	r3, r1, #9
 8006af6:	4621      	mov	r1, r4
 8006af8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006afc:	4621      	mov	r1, r4
 8006afe:	024a      	lsls	r2, r1, #9
 8006b00:	4610      	mov	r0, r2
 8006b02:	4619      	mov	r1, r3
 8006b04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b06:	2200      	movs	r2, #0
 8006b08:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b0a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006b0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b10:	f7fa f8d2 	bl	8000cb8 <__aeabi_uldivmod>
 8006b14:	4602      	mov	r2, r0
 8006b16:	460b      	mov	r3, r1
 8006b18:	4613      	mov	r3, r2
 8006b1a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b1c:	e058      	b.n	8006bd0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b1e:	4b38      	ldr	r3, [pc, #224]	; (8006c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	099b      	lsrs	r3, r3, #6
 8006b24:	2200      	movs	r2, #0
 8006b26:	4618      	mov	r0, r3
 8006b28:	4611      	mov	r1, r2
 8006b2a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006b2e:	623b      	str	r3, [r7, #32]
 8006b30:	2300      	movs	r3, #0
 8006b32:	627b      	str	r3, [r7, #36]	; 0x24
 8006b34:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006b38:	4642      	mov	r2, r8
 8006b3a:	464b      	mov	r3, r9
 8006b3c:	f04f 0000 	mov.w	r0, #0
 8006b40:	f04f 0100 	mov.w	r1, #0
 8006b44:	0159      	lsls	r1, r3, #5
 8006b46:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b4a:	0150      	lsls	r0, r2, #5
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	460b      	mov	r3, r1
 8006b50:	4641      	mov	r1, r8
 8006b52:	ebb2 0a01 	subs.w	sl, r2, r1
 8006b56:	4649      	mov	r1, r9
 8006b58:	eb63 0b01 	sbc.w	fp, r3, r1
 8006b5c:	f04f 0200 	mov.w	r2, #0
 8006b60:	f04f 0300 	mov.w	r3, #0
 8006b64:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006b68:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006b6c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006b70:	ebb2 040a 	subs.w	r4, r2, sl
 8006b74:	eb63 050b 	sbc.w	r5, r3, fp
 8006b78:	f04f 0200 	mov.w	r2, #0
 8006b7c:	f04f 0300 	mov.w	r3, #0
 8006b80:	00eb      	lsls	r3, r5, #3
 8006b82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006b86:	00e2      	lsls	r2, r4, #3
 8006b88:	4614      	mov	r4, r2
 8006b8a:	461d      	mov	r5, r3
 8006b8c:	4643      	mov	r3, r8
 8006b8e:	18e3      	adds	r3, r4, r3
 8006b90:	603b      	str	r3, [r7, #0]
 8006b92:	464b      	mov	r3, r9
 8006b94:	eb45 0303 	adc.w	r3, r5, r3
 8006b98:	607b      	str	r3, [r7, #4]
 8006b9a:	f04f 0200 	mov.w	r2, #0
 8006b9e:	f04f 0300 	mov.w	r3, #0
 8006ba2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006ba6:	4629      	mov	r1, r5
 8006ba8:	028b      	lsls	r3, r1, #10
 8006baa:	4621      	mov	r1, r4
 8006bac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006bb0:	4621      	mov	r1, r4
 8006bb2:	028a      	lsls	r2, r1, #10
 8006bb4:	4610      	mov	r0, r2
 8006bb6:	4619      	mov	r1, r3
 8006bb8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006bba:	2200      	movs	r2, #0
 8006bbc:	61bb      	str	r3, [r7, #24]
 8006bbe:	61fa      	str	r2, [r7, #28]
 8006bc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006bc4:	f7fa f878 	bl	8000cb8 <__aeabi_uldivmod>
 8006bc8:	4602      	mov	r2, r0
 8006bca:	460b      	mov	r3, r1
 8006bcc:	4613      	mov	r3, r2
 8006bce:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006bd0:	4b0b      	ldr	r3, [pc, #44]	; (8006c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	0c1b      	lsrs	r3, r3, #16
 8006bd6:	f003 0303 	and.w	r3, r3, #3
 8006bda:	3301      	adds	r3, #1
 8006bdc:	005b      	lsls	r3, r3, #1
 8006bde:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006be0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006be2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006be8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006bea:	e002      	b.n	8006bf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006bec:	4b05      	ldr	r3, [pc, #20]	; (8006c04 <HAL_RCC_GetSysClockFreq+0x204>)
 8006bee:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006bf0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006bf2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3750      	adds	r7, #80	; 0x50
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bfe:	bf00      	nop
 8006c00:	40023800 	.word	0x40023800
 8006c04:	00f42400 	.word	0x00f42400
 8006c08:	007a1200 	.word	0x007a1200

08006c0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006c10:	4b03      	ldr	r3, [pc, #12]	; (8006c20 <HAL_RCC_GetHCLKFreq+0x14>)
 8006c12:	681b      	ldr	r3, [r3, #0]
}
 8006c14:	4618      	mov	r0, r3
 8006c16:	46bd      	mov	sp, r7
 8006c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1c:	4770      	bx	lr
 8006c1e:	bf00      	nop
 8006c20:	20000000 	.word	0x20000000

08006c24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006c28:	f7ff fff0 	bl	8006c0c <HAL_RCC_GetHCLKFreq>
 8006c2c:	4602      	mov	r2, r0
 8006c2e:	4b05      	ldr	r3, [pc, #20]	; (8006c44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	0a9b      	lsrs	r3, r3, #10
 8006c34:	f003 0307 	and.w	r3, r3, #7
 8006c38:	4903      	ldr	r1, [pc, #12]	; (8006c48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c3a:	5ccb      	ldrb	r3, [r1, r3]
 8006c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	bd80      	pop	{r7, pc}
 8006c44:	40023800 	.word	0x40023800
 8006c48:	0800ff18 	.word	0x0800ff18

08006c4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006c50:	f7ff ffdc 	bl	8006c0c <HAL_RCC_GetHCLKFreq>
 8006c54:	4602      	mov	r2, r0
 8006c56:	4b05      	ldr	r3, [pc, #20]	; (8006c6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	0b5b      	lsrs	r3, r3, #13
 8006c5c:	f003 0307 	and.w	r3, r3, #7
 8006c60:	4903      	ldr	r1, [pc, #12]	; (8006c70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c62:	5ccb      	ldrb	r3, [r1, r3]
 8006c64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	bd80      	pop	{r7, pc}
 8006c6c:	40023800 	.word	0x40023800
 8006c70:	0800ff18 	.word	0x0800ff18

08006c74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b082      	sub	sp, #8
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d101      	bne.n	8006c86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e03f      	b.n	8006d06 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c8c:	b2db      	uxtb	r3, r3
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d106      	bne.n	8006ca0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2200      	movs	r2, #0
 8006c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f7fc ff4a 	bl	8003b34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2224      	movs	r2, #36	; 0x24
 8006ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	68da      	ldr	r2, [r3, #12]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006cb6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f000 fd11 	bl	80076e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	691a      	ldr	r2, [r3, #16]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006ccc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	695a      	ldr	r2, [r3, #20]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006cdc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	68da      	ldr	r2, [r3, #12]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006cec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2220      	movs	r2, #32
 8006cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2220      	movs	r2, #32
 8006d00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006d04:	2300      	movs	r3, #0
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	3708      	adds	r7, #8
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}

08006d0e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d0e:	b580      	push	{r7, lr}
 8006d10:	b08a      	sub	sp, #40	; 0x28
 8006d12:	af02      	add	r7, sp, #8
 8006d14:	60f8      	str	r0, [r7, #12]
 8006d16:	60b9      	str	r1, [r7, #8]
 8006d18:	603b      	str	r3, [r7, #0]
 8006d1a:	4613      	mov	r3, r2
 8006d1c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d28:	b2db      	uxtb	r3, r3
 8006d2a:	2b20      	cmp	r3, #32
 8006d2c:	d17c      	bne.n	8006e28 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d002      	beq.n	8006d3a <HAL_UART_Transmit+0x2c>
 8006d34:	88fb      	ldrh	r3, [r7, #6]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d101      	bne.n	8006d3e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	e075      	b.n	8006e2a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	d101      	bne.n	8006d4c <HAL_UART_Transmit+0x3e>
 8006d48:	2302      	movs	r3, #2
 8006d4a:	e06e      	b.n	8006e2a <HAL_UART_Transmit+0x11c>
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	2201      	movs	r2, #1
 8006d50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2200      	movs	r2, #0
 8006d58:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2221      	movs	r2, #33	; 0x21
 8006d5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d62:	f7fe f863 	bl	8004e2c <HAL_GetTick>
 8006d66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	88fa      	ldrh	r2, [r7, #6]
 8006d6c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	88fa      	ldrh	r2, [r7, #6]
 8006d72:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d7c:	d108      	bne.n	8006d90 <HAL_UART_Transmit+0x82>
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	691b      	ldr	r3, [r3, #16]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d104      	bne.n	8006d90 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006d86:	2300      	movs	r3, #0
 8006d88:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	61bb      	str	r3, [r7, #24]
 8006d8e:	e003      	b.n	8006d98 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d94:	2300      	movs	r3, #0
 8006d96:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006da0:	e02a      	b.n	8006df8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	9300      	str	r3, [sp, #0]
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	2200      	movs	r2, #0
 8006daa:	2180      	movs	r1, #128	; 0x80
 8006dac:	68f8      	ldr	r0, [r7, #12]
 8006dae:	f000 faff 	bl	80073b0 <UART_WaitOnFlagUntilTimeout>
 8006db2:	4603      	mov	r3, r0
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d001      	beq.n	8006dbc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006db8:	2303      	movs	r3, #3
 8006dba:	e036      	b.n	8006e2a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006dbc:	69fb      	ldr	r3, [r7, #28]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d10b      	bne.n	8006dda <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006dc2:	69bb      	ldr	r3, [r7, #24]
 8006dc4:	881b      	ldrh	r3, [r3, #0]
 8006dc6:	461a      	mov	r2, r3
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006dd0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006dd2:	69bb      	ldr	r3, [r7, #24]
 8006dd4:	3302      	adds	r3, #2
 8006dd6:	61bb      	str	r3, [r7, #24]
 8006dd8:	e007      	b.n	8006dea <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006dda:	69fb      	ldr	r3, [r7, #28]
 8006ddc:	781a      	ldrb	r2, [r3, #0]
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006de4:	69fb      	ldr	r3, [r7, #28]
 8006de6:	3301      	adds	r3, #1
 8006de8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	3b01      	subs	r3, #1
 8006df2:	b29a      	uxth	r2, r3
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d1cf      	bne.n	8006da2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	9300      	str	r3, [sp, #0]
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	2140      	movs	r1, #64	; 0x40
 8006e0c:	68f8      	ldr	r0, [r7, #12]
 8006e0e:	f000 facf 	bl	80073b0 <UART_WaitOnFlagUntilTimeout>
 8006e12:	4603      	mov	r3, r0
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d001      	beq.n	8006e1c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006e18:	2303      	movs	r3, #3
 8006e1a:	e006      	b.n	8006e2a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	2220      	movs	r2, #32
 8006e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006e24:	2300      	movs	r3, #0
 8006e26:	e000      	b.n	8006e2a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006e28:	2302      	movs	r3, #2
  }
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3720      	adds	r7, #32
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}
	...

08006e34 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b08c      	sub	sp, #48	; 0x30
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	60f8      	str	r0, [r7, #12]
 8006e3c:	60b9      	str	r1, [r7, #8]
 8006e3e:	4613      	mov	r3, r2
 8006e40:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e48:	b2db      	uxtb	r3, r3
 8006e4a:	2b20      	cmp	r3, #32
 8006e4c:	d165      	bne.n	8006f1a <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d002      	beq.n	8006e5a <HAL_UART_Transmit_DMA+0x26>
 8006e54:	88fb      	ldrh	r3, [r7, #6]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d101      	bne.n	8006e5e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	e05e      	b.n	8006f1c <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e64:	2b01      	cmp	r3, #1
 8006e66:	d101      	bne.n	8006e6c <HAL_UART_Transmit_DMA+0x38>
 8006e68:	2302      	movs	r3, #2
 8006e6a:	e057      	b.n	8006f1c <HAL_UART_Transmit_DMA+0xe8>
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8006e74:	68ba      	ldr	r2, [r7, #8]
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	88fa      	ldrh	r2, [r7, #6]
 8006e7e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	88fa      	ldrh	r2, [r7, #6]
 8006e84:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2200      	movs	r2, #0
 8006e8a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2221      	movs	r2, #33	; 0x21
 8006e90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e98:	4a22      	ldr	r2, [pc, #136]	; (8006f24 <HAL_UART_Transmit_DMA+0xf0>)
 8006e9a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ea0:	4a21      	ldr	r2, [pc, #132]	; (8006f28 <HAL_UART_Transmit_DMA+0xf4>)
 8006ea2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ea8:	4a20      	ldr	r2, [pc, #128]	; (8006f2c <HAL_UART_Transmit_DMA+0xf8>)
 8006eaa:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8006eb4:	f107 0308 	add.w	r3, r7, #8
 8006eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ec0:	6819      	ldr	r1, [r3, #0]
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	3304      	adds	r3, #4
 8006ec8:	461a      	mov	r2, r3
 8006eca:	88fb      	ldrh	r3, [r7, #6]
 8006ecc:	f7fe fd52 	bl	8005974 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006ed8:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2200      	movs	r2, #0
 8006ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	3314      	adds	r3, #20
 8006ee8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eea:	69bb      	ldr	r3, [r7, #24]
 8006eec:	e853 3f00 	ldrex	r3, [r3]
 8006ef0:	617b      	str	r3, [r7, #20]
   return(result);
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ef8:	62bb      	str	r3, [r7, #40]	; 0x28
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	3314      	adds	r3, #20
 8006f00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f02:	627a      	str	r2, [r7, #36]	; 0x24
 8006f04:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f06:	6a39      	ldr	r1, [r7, #32]
 8006f08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006f0a:	e841 2300 	strex	r3, r2, [r1]
 8006f0e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006f10:	69fb      	ldr	r3, [r7, #28]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d1e5      	bne.n	8006ee2 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8006f16:	2300      	movs	r3, #0
 8006f18:	e000      	b.n	8006f1c <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8006f1a:	2302      	movs	r3, #2
  }
}
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	3730      	adds	r7, #48	; 0x30
 8006f20:	46bd      	mov	sp, r7
 8006f22:	bd80      	pop	{r7, pc}
 8006f24:	0800710b 	.word	0x0800710b
 8006f28:	080071a5 	.word	0x080071a5
 8006f2c:	0800731d 	.word	0x0800731d

08006f30 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b084      	sub	sp, #16
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	60f8      	str	r0, [r7, #12]
 8006f38:	60b9      	str	r1, [r7, #8]
 8006f3a:	4613      	mov	r3, r2
 8006f3c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f44:	b2db      	uxtb	r3, r3
 8006f46:	2b20      	cmp	r3, #32
 8006f48:	d11d      	bne.n	8006f86 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d002      	beq.n	8006f56 <HAL_UART_Receive_DMA+0x26>
 8006f50:	88fb      	ldrh	r3, [r7, #6]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d101      	bne.n	8006f5a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006f56:	2301      	movs	r3, #1
 8006f58:	e016      	b.n	8006f88 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	d101      	bne.n	8006f68 <HAL_UART_Receive_DMA+0x38>
 8006f64:	2302      	movs	r3, #2
 8006f66:	e00f      	b.n	8006f88 <HAL_UART_Receive_DMA+0x58>
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	2200      	movs	r2, #0
 8006f74:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006f76:	88fb      	ldrh	r3, [r7, #6]
 8006f78:	461a      	mov	r2, r3
 8006f7a:	68b9      	ldr	r1, [r7, #8]
 8006f7c:	68f8      	ldr	r0, [r7, #12]
 8006f7e:	f000 fa85 	bl	800748c <UART_Start_Receive_DMA>
 8006f82:	4603      	mov	r3, r0
 8006f84:	e000      	b.n	8006f88 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006f86:	2302      	movs	r3, #2
  }
}
 8006f88:	4618      	mov	r0, r3
 8006f8a:	3710      	adds	r7, #16
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b090      	sub	sp, #64	; 0x40
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	695b      	ldr	r3, [r3, #20]
 8006fa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fa6:	2b80      	cmp	r3, #128	; 0x80
 8006fa8:	bf0c      	ite	eq
 8006faa:	2301      	moveq	r3, #1
 8006fac:	2300      	movne	r3, #0
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fb8:	b2db      	uxtb	r3, r3
 8006fba:	2b21      	cmp	r3, #33	; 0x21
 8006fbc:	d128      	bne.n	8007010 <HAL_UART_DMAStop+0x80>
 8006fbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d025      	beq.n	8007010 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	3314      	adds	r3, #20
 8006fca:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fce:	e853 3f00 	ldrex	r3, [r3]
 8006fd2:	623b      	str	r3, [r7, #32]
   return(result);
 8006fd4:	6a3b      	ldr	r3, [r7, #32]
 8006fd6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006fda:	63bb      	str	r3, [r7, #56]	; 0x38
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	3314      	adds	r3, #20
 8006fe2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006fe4:	633a      	str	r2, [r7, #48]	; 0x30
 8006fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fe8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006fea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006fec:	e841 2300 	strex	r3, r2, [r1]
 8006ff0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d1e5      	bne.n	8006fc4 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d004      	beq.n	800700a <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007004:	4618      	mov	r0, r3
 8007006:	f7fe fd0d 	bl	8005a24 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f000 fadc 	bl	80075c8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	695b      	ldr	r3, [r3, #20]
 8007016:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800701a:	2b40      	cmp	r3, #64	; 0x40
 800701c:	bf0c      	ite	eq
 800701e:	2301      	moveq	r3, #1
 8007020:	2300      	movne	r3, #0
 8007022:	b2db      	uxtb	r3, r3
 8007024:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800702c:	b2db      	uxtb	r3, r3
 800702e:	2b22      	cmp	r3, #34	; 0x22
 8007030:	d128      	bne.n	8007084 <HAL_UART_DMAStop+0xf4>
 8007032:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007034:	2b00      	cmp	r3, #0
 8007036:	d025      	beq.n	8007084 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	3314      	adds	r3, #20
 800703e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007040:	693b      	ldr	r3, [r7, #16]
 8007042:	e853 3f00 	ldrex	r3, [r3]
 8007046:	60fb      	str	r3, [r7, #12]
   return(result);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800704e:	637b      	str	r3, [r7, #52]	; 0x34
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	3314      	adds	r3, #20
 8007056:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007058:	61fa      	str	r2, [r7, #28]
 800705a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800705c:	69b9      	ldr	r1, [r7, #24]
 800705e:	69fa      	ldr	r2, [r7, #28]
 8007060:	e841 2300 	strex	r3, r2, [r1]
 8007064:	617b      	str	r3, [r7, #20]
   return(result);
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d1e5      	bne.n	8007038 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007070:	2b00      	cmp	r3, #0
 8007072:	d004      	beq.n	800707e <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007078:	4618      	mov	r0, r3
 800707a:	f7fe fcd3 	bl	8005a24 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 800707e:	6878      	ldr	r0, [r7, #4]
 8007080:	f000 faca 	bl	8007618 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8007084:	2300      	movs	r3, #0
}
 8007086:	4618      	mov	r0, r3
 8007088:	3740      	adds	r7, #64	; 0x40
 800708a:	46bd      	mov	sp, r7
 800708c:	bd80      	pop	{r7, pc}

0800708e <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800708e:	b480      	push	{r7}
 8007090:	b083      	sub	sp, #12
 8007092:	af00      	add	r7, sp, #0
 8007094:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007096:	bf00      	nop
 8007098:	370c      	adds	r7, #12
 800709a:	46bd      	mov	sp, r7
 800709c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a0:	4770      	bx	lr

080070a2 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80070a2:	b480      	push	{r7}
 80070a4:	b083      	sub	sp, #12
 80070a6:	af00      	add	r7, sp, #0
 80070a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80070aa:	bf00      	nop
 80070ac:	370c      	adds	r7, #12
 80070ae:	46bd      	mov	sp, r7
 80070b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b4:	4770      	bx	lr

080070b6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80070b6:	b480      	push	{r7}
 80070b8:	b083      	sub	sp, #12
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80070be:	bf00      	nop
 80070c0:	370c      	adds	r7, #12
 80070c2:	46bd      	mov	sp, r7
 80070c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c8:	4770      	bx	lr

080070ca <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80070ca:	b480      	push	{r7}
 80070cc:	b083      	sub	sp, #12
 80070ce:	af00      	add	r7, sp, #0
 80070d0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80070d2:	bf00      	nop
 80070d4:	370c      	adds	r7, #12
 80070d6:	46bd      	mov	sp, r7
 80070d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070dc:	4770      	bx	lr

080070de <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80070de:	b480      	push	{r7}
 80070e0:	b083      	sub	sp, #12
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80070e6:	bf00      	nop
 80070e8:	370c      	adds	r7, #12
 80070ea:	46bd      	mov	sp, r7
 80070ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f0:	4770      	bx	lr

080070f2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80070f2:	b480      	push	{r7}
 80070f4:	b083      	sub	sp, #12
 80070f6:	af00      	add	r7, sp, #0
 80070f8:	6078      	str	r0, [r7, #4]
 80070fa:	460b      	mov	r3, r1
 80070fc:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80070fe:	bf00      	nop
 8007100:	370c      	adds	r7, #12
 8007102:	46bd      	mov	sp, r7
 8007104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007108:	4770      	bx	lr

0800710a <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800710a:	b580      	push	{r7, lr}
 800710c:	b090      	sub	sp, #64	; 0x40
 800710e:	af00      	add	r7, sp, #0
 8007110:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007116:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007122:	2b00      	cmp	r3, #0
 8007124:	d137      	bne.n	8007196 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8007126:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007128:	2200      	movs	r2, #0
 800712a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800712c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	3314      	adds	r3, #20
 8007132:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007136:	e853 3f00 	ldrex	r3, [r3]
 800713a:	623b      	str	r3, [r7, #32]
   return(result);
 800713c:	6a3b      	ldr	r3, [r7, #32]
 800713e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007142:	63bb      	str	r3, [r7, #56]	; 0x38
 8007144:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	3314      	adds	r3, #20
 800714a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800714c:	633a      	str	r2, [r7, #48]	; 0x30
 800714e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007150:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007152:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007154:	e841 2300 	strex	r3, r2, [r1]
 8007158:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800715a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800715c:	2b00      	cmp	r3, #0
 800715e:	d1e5      	bne.n	800712c <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007160:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	330c      	adds	r3, #12
 8007166:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	e853 3f00 	ldrex	r3, [r3]
 800716e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007176:	637b      	str	r3, [r7, #52]	; 0x34
 8007178:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	330c      	adds	r3, #12
 800717e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007180:	61fa      	str	r2, [r7, #28]
 8007182:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007184:	69b9      	ldr	r1, [r7, #24]
 8007186:	69fa      	ldr	r2, [r7, #28]
 8007188:	e841 2300 	strex	r3, r2, [r1]
 800718c:	617b      	str	r3, [r7, #20]
   return(result);
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d1e5      	bne.n	8007160 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007194:	e002      	b.n	800719c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007196:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007198:	f7ff ff79 	bl	800708e <HAL_UART_TxCpltCallback>
}
 800719c:	bf00      	nop
 800719e:	3740      	adds	r7, #64	; 0x40
 80071a0:	46bd      	mov	sp, r7
 80071a2:	bd80      	pop	{r7, pc}

080071a4 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b084      	sub	sp, #16
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071b0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80071b2:	68f8      	ldr	r0, [r7, #12]
 80071b4:	f7ff ff75 	bl	80070a2 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071b8:	bf00      	nop
 80071ba:	3710      	adds	r7, #16
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}

080071c0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b09c      	sub	sp, #112	; 0x70
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071cc:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d172      	bne.n	80072c2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80071dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071de:	2200      	movs	r2, #0
 80071e0:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80071e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	330c      	adds	r3, #12
 80071e8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80071ec:	e853 3f00 	ldrex	r3, [r3]
 80071f0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80071f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80071f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80071f8:	66bb      	str	r3, [r7, #104]	; 0x68
 80071fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	330c      	adds	r3, #12
 8007200:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007202:	65ba      	str	r2, [r7, #88]	; 0x58
 8007204:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007206:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007208:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800720a:	e841 2300 	strex	r3, r2, [r1]
 800720e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007210:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007212:	2b00      	cmp	r3, #0
 8007214:	d1e5      	bne.n	80071e2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007216:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	3314      	adds	r3, #20
 800721c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800721e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007220:	e853 3f00 	ldrex	r3, [r3]
 8007224:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007226:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007228:	f023 0301 	bic.w	r3, r3, #1
 800722c:	667b      	str	r3, [r7, #100]	; 0x64
 800722e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	3314      	adds	r3, #20
 8007234:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007236:	647a      	str	r2, [r7, #68]	; 0x44
 8007238:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800723a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800723c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800723e:	e841 2300 	strex	r3, r2, [r1]
 8007242:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007244:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007246:	2b00      	cmp	r3, #0
 8007248:	d1e5      	bne.n	8007216 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800724a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	3314      	adds	r3, #20
 8007250:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007254:	e853 3f00 	ldrex	r3, [r3]
 8007258:	623b      	str	r3, [r7, #32]
   return(result);
 800725a:	6a3b      	ldr	r3, [r7, #32]
 800725c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007260:	663b      	str	r3, [r7, #96]	; 0x60
 8007262:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	3314      	adds	r3, #20
 8007268:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800726a:	633a      	str	r2, [r7, #48]	; 0x30
 800726c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800726e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007270:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007272:	e841 2300 	strex	r3, r2, [r1]
 8007276:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800727a:	2b00      	cmp	r3, #0
 800727c:	d1e5      	bne.n	800724a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800727e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007280:	2220      	movs	r2, #32
 8007282:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007286:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800728a:	2b01      	cmp	r3, #1
 800728c:	d119      	bne.n	80072c2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800728e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	330c      	adds	r3, #12
 8007294:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007296:	693b      	ldr	r3, [r7, #16]
 8007298:	e853 3f00 	ldrex	r3, [r3]
 800729c:	60fb      	str	r3, [r7, #12]
   return(result);
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	f023 0310 	bic.w	r3, r3, #16
 80072a4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80072a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	330c      	adds	r3, #12
 80072ac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80072ae:	61fa      	str	r2, [r7, #28]
 80072b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b2:	69b9      	ldr	r1, [r7, #24]
 80072b4:	69fa      	ldr	r2, [r7, #28]
 80072b6:	e841 2300 	strex	r3, r2, [r1]
 80072ba:	617b      	str	r3, [r7, #20]
   return(result);
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d1e5      	bne.n	800728e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	d106      	bne.n	80072d8 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80072ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072cc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80072ce:	4619      	mov	r1, r3
 80072d0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80072d2:	f7ff ff0e 	bl	80070f2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80072d6:	e002      	b.n	80072de <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80072d8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80072da:	f7ff feec 	bl	80070b6 <HAL_UART_RxCpltCallback>
}
 80072de:	bf00      	nop
 80072e0:	3770      	adds	r7, #112	; 0x70
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}

080072e6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80072e6:	b580      	push	{r7, lr}
 80072e8:	b084      	sub	sp, #16
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072f2:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d108      	bne.n	800730e <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007300:	085b      	lsrs	r3, r3, #1
 8007302:	b29b      	uxth	r3, r3
 8007304:	4619      	mov	r1, r3
 8007306:	68f8      	ldr	r0, [r7, #12]
 8007308:	f7ff fef3 	bl	80070f2 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800730c:	e002      	b.n	8007314 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800730e:	68f8      	ldr	r0, [r7, #12]
 8007310:	f7ff fedb 	bl	80070ca <HAL_UART_RxHalfCpltCallback>
}
 8007314:	bf00      	nop
 8007316:	3710      	adds	r7, #16
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}

0800731c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b084      	sub	sp, #16
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007324:	2300      	movs	r3, #0
 8007326:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800732c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800732e:	68bb      	ldr	r3, [r7, #8]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	695b      	ldr	r3, [r3, #20]
 8007334:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007338:	2b80      	cmp	r3, #128	; 0x80
 800733a:	bf0c      	ite	eq
 800733c:	2301      	moveq	r3, #1
 800733e:	2300      	movne	r3, #0
 8007340:	b2db      	uxtb	r3, r3
 8007342:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800734a:	b2db      	uxtb	r3, r3
 800734c:	2b21      	cmp	r3, #33	; 0x21
 800734e:	d108      	bne.n	8007362 <UART_DMAError+0x46>
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d005      	beq.n	8007362 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	2200      	movs	r2, #0
 800735a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800735c:	68b8      	ldr	r0, [r7, #8]
 800735e:	f000 f933 	bl	80075c8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	695b      	ldr	r3, [r3, #20]
 8007368:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800736c:	2b40      	cmp	r3, #64	; 0x40
 800736e:	bf0c      	ite	eq
 8007370:	2301      	moveq	r3, #1
 8007372:	2300      	movne	r3, #0
 8007374:	b2db      	uxtb	r3, r3
 8007376:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800737e:	b2db      	uxtb	r3, r3
 8007380:	2b22      	cmp	r3, #34	; 0x22
 8007382:	d108      	bne.n	8007396 <UART_DMAError+0x7a>
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d005      	beq.n	8007396 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800738a:	68bb      	ldr	r3, [r7, #8]
 800738c:	2200      	movs	r2, #0
 800738e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007390:	68b8      	ldr	r0, [r7, #8]
 8007392:	f000 f941 	bl	8007618 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800739a:	f043 0210 	orr.w	r2, r3, #16
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80073a2:	68b8      	ldr	r0, [r7, #8]
 80073a4:	f7ff fe9b 	bl	80070de <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80073a8:	bf00      	nop
 80073aa:	3710      	adds	r7, #16
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd80      	pop	{r7, pc}

080073b0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b090      	sub	sp, #64	; 0x40
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	60f8      	str	r0, [r7, #12]
 80073b8:	60b9      	str	r1, [r7, #8]
 80073ba:	603b      	str	r3, [r7, #0]
 80073bc:	4613      	mov	r3, r2
 80073be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073c0:	e050      	b.n	8007464 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073c8:	d04c      	beq.n	8007464 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80073ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d007      	beq.n	80073e0 <UART_WaitOnFlagUntilTimeout+0x30>
 80073d0:	f7fd fd2c 	bl	8004e2c <HAL_GetTick>
 80073d4:	4602      	mov	r2, r0
 80073d6:	683b      	ldr	r3, [r7, #0]
 80073d8:	1ad3      	subs	r3, r2, r3
 80073da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80073dc:	429a      	cmp	r2, r3
 80073de:	d241      	bcs.n	8007464 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	330c      	adds	r3, #12
 80073e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073ea:	e853 3f00 	ldrex	r3, [r3]
 80073ee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80073f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80073f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	330c      	adds	r3, #12
 80073fe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007400:	637a      	str	r2, [r7, #52]	; 0x34
 8007402:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007404:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007406:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007408:	e841 2300 	strex	r3, r2, [r1]
 800740c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800740e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007410:	2b00      	cmp	r3, #0
 8007412:	d1e5      	bne.n	80073e0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	3314      	adds	r3, #20
 800741a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800741c:	697b      	ldr	r3, [r7, #20]
 800741e:	e853 3f00 	ldrex	r3, [r3]
 8007422:	613b      	str	r3, [r7, #16]
   return(result);
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	f023 0301 	bic.w	r3, r3, #1
 800742a:	63bb      	str	r3, [r7, #56]	; 0x38
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	3314      	adds	r3, #20
 8007432:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007434:	623a      	str	r2, [r7, #32]
 8007436:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007438:	69f9      	ldr	r1, [r7, #28]
 800743a:	6a3a      	ldr	r2, [r7, #32]
 800743c:	e841 2300 	strex	r3, r2, [r1]
 8007440:	61bb      	str	r3, [r7, #24]
   return(result);
 8007442:	69bb      	ldr	r3, [r7, #24]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d1e5      	bne.n	8007414 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2220      	movs	r2, #32
 800744c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	2220      	movs	r2, #32
 8007454:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2200      	movs	r2, #0
 800745c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007460:	2303      	movs	r3, #3
 8007462:	e00f      	b.n	8007484 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	4013      	ands	r3, r2
 800746e:	68ba      	ldr	r2, [r7, #8]
 8007470:	429a      	cmp	r2, r3
 8007472:	bf0c      	ite	eq
 8007474:	2301      	moveq	r3, #1
 8007476:	2300      	movne	r3, #0
 8007478:	b2db      	uxtb	r3, r3
 800747a:	461a      	mov	r2, r3
 800747c:	79fb      	ldrb	r3, [r7, #7]
 800747e:	429a      	cmp	r2, r3
 8007480:	d09f      	beq.n	80073c2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007482:	2300      	movs	r3, #0
}
 8007484:	4618      	mov	r0, r3
 8007486:	3740      	adds	r7, #64	; 0x40
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b098      	sub	sp, #96	; 0x60
 8007490:	af00      	add	r7, sp, #0
 8007492:	60f8      	str	r0, [r7, #12]
 8007494:	60b9      	str	r1, [r7, #8]
 8007496:	4613      	mov	r3, r2
 8007498:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800749a:	68ba      	ldr	r2, [r7, #8]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	88fa      	ldrh	r2, [r7, #6]
 80074a4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	2200      	movs	r2, #0
 80074aa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	2222      	movs	r2, #34	; 0x22
 80074b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074b8:	4a40      	ldr	r2, [pc, #256]	; (80075bc <UART_Start_Receive_DMA+0x130>)
 80074ba:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074c0:	4a3f      	ldr	r2, [pc, #252]	; (80075c0 <UART_Start_Receive_DMA+0x134>)
 80074c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074c8:	4a3e      	ldr	r2, [pc, #248]	; (80075c4 <UART_Start_Receive_DMA+0x138>)
 80074ca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074d0:	2200      	movs	r2, #0
 80074d2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80074d4:	f107 0308 	add.w	r3, r7, #8
 80074d8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	3304      	adds	r3, #4
 80074e4:	4619      	mov	r1, r3
 80074e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80074e8:	681a      	ldr	r2, [r3, #0]
 80074ea:	88fb      	ldrh	r3, [r7, #6]
 80074ec:	f7fe fa42 	bl	8005974 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80074f0:	2300      	movs	r3, #0
 80074f2:	613b      	str	r3, [r7, #16]
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	613b      	str	r3, [r7, #16]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	613b      	str	r3, [r7, #16]
 8007504:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	2200      	movs	r2, #0
 800750a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	691b      	ldr	r3, [r3, #16]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d019      	beq.n	800754a <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	330c      	adds	r3, #12
 800751c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800751e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007520:	e853 3f00 	ldrex	r3, [r3]
 8007524:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007526:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007528:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800752c:	65bb      	str	r3, [r7, #88]	; 0x58
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	330c      	adds	r3, #12
 8007534:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007536:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007538:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800753a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800753c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800753e:	e841 2300 	strex	r3, r2, [r1]
 8007542:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007544:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007546:	2b00      	cmp	r3, #0
 8007548:	d1e5      	bne.n	8007516 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	3314      	adds	r3, #20
 8007550:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007554:	e853 3f00 	ldrex	r3, [r3]
 8007558:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800755a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800755c:	f043 0301 	orr.w	r3, r3, #1
 8007560:	657b      	str	r3, [r7, #84]	; 0x54
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	3314      	adds	r3, #20
 8007568:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800756a:	63ba      	str	r2, [r7, #56]	; 0x38
 800756c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800756e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007570:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007572:	e841 2300 	strex	r3, r2, [r1]
 8007576:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800757a:	2b00      	cmp	r3, #0
 800757c:	d1e5      	bne.n	800754a <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	3314      	adds	r3, #20
 8007584:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007586:	69bb      	ldr	r3, [r7, #24]
 8007588:	e853 3f00 	ldrex	r3, [r3]
 800758c:	617b      	str	r3, [r7, #20]
   return(result);
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007594:	653b      	str	r3, [r7, #80]	; 0x50
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	3314      	adds	r3, #20
 800759c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800759e:	627a      	str	r2, [r7, #36]	; 0x24
 80075a0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a2:	6a39      	ldr	r1, [r7, #32]
 80075a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075a6:	e841 2300 	strex	r3, r2, [r1]
 80075aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80075ac:	69fb      	ldr	r3, [r7, #28]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d1e5      	bne.n	800757e <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80075b2:	2300      	movs	r3, #0
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	3760      	adds	r7, #96	; 0x60
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}
 80075bc:	080071c1 	.word	0x080071c1
 80075c0:	080072e7 	.word	0x080072e7
 80075c4:	0800731d 	.word	0x0800731d

080075c8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b089      	sub	sp, #36	; 0x24
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	330c      	adds	r3, #12
 80075d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	e853 3f00 	ldrex	r3, [r3]
 80075de:	60bb      	str	r3, [r7, #8]
   return(result);
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80075e6:	61fb      	str	r3, [r7, #28]
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	330c      	adds	r3, #12
 80075ee:	69fa      	ldr	r2, [r7, #28]
 80075f0:	61ba      	str	r2, [r7, #24]
 80075f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f4:	6979      	ldr	r1, [r7, #20]
 80075f6:	69ba      	ldr	r2, [r7, #24]
 80075f8:	e841 2300 	strex	r3, r2, [r1]
 80075fc:	613b      	str	r3, [r7, #16]
   return(result);
 80075fe:	693b      	ldr	r3, [r7, #16]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d1e5      	bne.n	80075d0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2220      	movs	r2, #32
 8007608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800760c:	bf00      	nop
 800760e:	3724      	adds	r7, #36	; 0x24
 8007610:	46bd      	mov	sp, r7
 8007612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007616:	4770      	bx	lr

08007618 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007618:	b480      	push	{r7}
 800761a:	b095      	sub	sp, #84	; 0x54
 800761c:	af00      	add	r7, sp, #0
 800761e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	330c      	adds	r3, #12
 8007626:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007628:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800762a:	e853 3f00 	ldrex	r3, [r3]
 800762e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007632:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007636:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	330c      	adds	r3, #12
 800763e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007640:	643a      	str	r2, [r7, #64]	; 0x40
 8007642:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007644:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007646:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007648:	e841 2300 	strex	r3, r2, [r1]
 800764c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800764e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007650:	2b00      	cmp	r3, #0
 8007652:	d1e5      	bne.n	8007620 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	3314      	adds	r3, #20
 800765a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800765c:	6a3b      	ldr	r3, [r7, #32]
 800765e:	e853 3f00 	ldrex	r3, [r3]
 8007662:	61fb      	str	r3, [r7, #28]
   return(result);
 8007664:	69fb      	ldr	r3, [r7, #28]
 8007666:	f023 0301 	bic.w	r3, r3, #1
 800766a:	64bb      	str	r3, [r7, #72]	; 0x48
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	3314      	adds	r3, #20
 8007672:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007674:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007676:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007678:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800767a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800767c:	e841 2300 	strex	r3, r2, [r1]
 8007680:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007684:	2b00      	cmp	r3, #0
 8007686:	d1e5      	bne.n	8007654 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800768c:	2b01      	cmp	r3, #1
 800768e:	d119      	bne.n	80076c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	330c      	adds	r3, #12
 8007696:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	e853 3f00 	ldrex	r3, [r3]
 800769e:	60bb      	str	r3, [r7, #8]
   return(result);
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	f023 0310 	bic.w	r3, r3, #16
 80076a6:	647b      	str	r3, [r7, #68]	; 0x44
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	330c      	adds	r3, #12
 80076ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80076b0:	61ba      	str	r2, [r7, #24]
 80076b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b4:	6979      	ldr	r1, [r7, #20]
 80076b6:	69ba      	ldr	r2, [r7, #24]
 80076b8:	e841 2300 	strex	r3, r2, [r1]
 80076bc:	613b      	str	r3, [r7, #16]
   return(result);
 80076be:	693b      	ldr	r3, [r7, #16]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d1e5      	bne.n	8007690 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2220      	movs	r2, #32
 80076c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2200      	movs	r2, #0
 80076d0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80076d2:	bf00      	nop
 80076d4:	3754      	adds	r7, #84	; 0x54
 80076d6:	46bd      	mov	sp, r7
 80076d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076dc:	4770      	bx	lr
	...

080076e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80076e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80076e4:	b0c0      	sub	sp, #256	; 0x100
 80076e6:	af00      	add	r7, sp, #0
 80076e8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80076ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	691b      	ldr	r3, [r3, #16]
 80076f4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80076f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076fc:	68d9      	ldr	r1, [r3, #12]
 80076fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007702:	681a      	ldr	r2, [r3, #0]
 8007704:	ea40 0301 	orr.w	r3, r0, r1
 8007708:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800770a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800770e:	689a      	ldr	r2, [r3, #8]
 8007710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007714:	691b      	ldr	r3, [r3, #16]
 8007716:	431a      	orrs	r2, r3
 8007718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800771c:	695b      	ldr	r3, [r3, #20]
 800771e:	431a      	orrs	r2, r3
 8007720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007724:	69db      	ldr	r3, [r3, #28]
 8007726:	4313      	orrs	r3, r2
 8007728:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800772c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	68db      	ldr	r3, [r3, #12]
 8007734:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007738:	f021 010c 	bic.w	r1, r1, #12
 800773c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007740:	681a      	ldr	r2, [r3, #0]
 8007742:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007746:	430b      	orrs	r3, r1
 8007748:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800774a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	695b      	ldr	r3, [r3, #20]
 8007752:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800775a:	6999      	ldr	r1, [r3, #24]
 800775c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007760:	681a      	ldr	r2, [r3, #0]
 8007762:	ea40 0301 	orr.w	r3, r0, r1
 8007766:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800776c:	681a      	ldr	r2, [r3, #0]
 800776e:	4b8f      	ldr	r3, [pc, #572]	; (80079ac <UART_SetConfig+0x2cc>)
 8007770:	429a      	cmp	r2, r3
 8007772:	d005      	beq.n	8007780 <UART_SetConfig+0xa0>
 8007774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007778:	681a      	ldr	r2, [r3, #0]
 800777a:	4b8d      	ldr	r3, [pc, #564]	; (80079b0 <UART_SetConfig+0x2d0>)
 800777c:	429a      	cmp	r2, r3
 800777e:	d104      	bne.n	800778a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007780:	f7ff fa64 	bl	8006c4c <HAL_RCC_GetPCLK2Freq>
 8007784:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007788:	e003      	b.n	8007792 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800778a:	f7ff fa4b 	bl	8006c24 <HAL_RCC_GetPCLK1Freq>
 800778e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007796:	69db      	ldr	r3, [r3, #28]
 8007798:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800779c:	f040 810c 	bne.w	80079b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80077a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80077a4:	2200      	movs	r2, #0
 80077a6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80077aa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80077ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80077b2:	4622      	mov	r2, r4
 80077b4:	462b      	mov	r3, r5
 80077b6:	1891      	adds	r1, r2, r2
 80077b8:	65b9      	str	r1, [r7, #88]	; 0x58
 80077ba:	415b      	adcs	r3, r3
 80077bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80077be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80077c2:	4621      	mov	r1, r4
 80077c4:	eb12 0801 	adds.w	r8, r2, r1
 80077c8:	4629      	mov	r1, r5
 80077ca:	eb43 0901 	adc.w	r9, r3, r1
 80077ce:	f04f 0200 	mov.w	r2, #0
 80077d2:	f04f 0300 	mov.w	r3, #0
 80077d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80077da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80077de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80077e2:	4690      	mov	r8, r2
 80077e4:	4699      	mov	r9, r3
 80077e6:	4623      	mov	r3, r4
 80077e8:	eb18 0303 	adds.w	r3, r8, r3
 80077ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80077f0:	462b      	mov	r3, r5
 80077f2:	eb49 0303 	adc.w	r3, r9, r3
 80077f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80077fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	2200      	movs	r2, #0
 8007802:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007806:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800780a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800780e:	460b      	mov	r3, r1
 8007810:	18db      	adds	r3, r3, r3
 8007812:	653b      	str	r3, [r7, #80]	; 0x50
 8007814:	4613      	mov	r3, r2
 8007816:	eb42 0303 	adc.w	r3, r2, r3
 800781a:	657b      	str	r3, [r7, #84]	; 0x54
 800781c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007820:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007824:	f7f9 fa48 	bl	8000cb8 <__aeabi_uldivmod>
 8007828:	4602      	mov	r2, r0
 800782a:	460b      	mov	r3, r1
 800782c:	4b61      	ldr	r3, [pc, #388]	; (80079b4 <UART_SetConfig+0x2d4>)
 800782e:	fba3 2302 	umull	r2, r3, r3, r2
 8007832:	095b      	lsrs	r3, r3, #5
 8007834:	011c      	lsls	r4, r3, #4
 8007836:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800783a:	2200      	movs	r2, #0
 800783c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007840:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007844:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007848:	4642      	mov	r2, r8
 800784a:	464b      	mov	r3, r9
 800784c:	1891      	adds	r1, r2, r2
 800784e:	64b9      	str	r1, [r7, #72]	; 0x48
 8007850:	415b      	adcs	r3, r3
 8007852:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007854:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007858:	4641      	mov	r1, r8
 800785a:	eb12 0a01 	adds.w	sl, r2, r1
 800785e:	4649      	mov	r1, r9
 8007860:	eb43 0b01 	adc.w	fp, r3, r1
 8007864:	f04f 0200 	mov.w	r2, #0
 8007868:	f04f 0300 	mov.w	r3, #0
 800786c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007870:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007874:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007878:	4692      	mov	sl, r2
 800787a:	469b      	mov	fp, r3
 800787c:	4643      	mov	r3, r8
 800787e:	eb1a 0303 	adds.w	r3, sl, r3
 8007882:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007886:	464b      	mov	r3, r9
 8007888:	eb4b 0303 	adc.w	r3, fp, r3
 800788c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007894:	685b      	ldr	r3, [r3, #4]
 8007896:	2200      	movs	r2, #0
 8007898:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800789c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80078a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80078a4:	460b      	mov	r3, r1
 80078a6:	18db      	adds	r3, r3, r3
 80078a8:	643b      	str	r3, [r7, #64]	; 0x40
 80078aa:	4613      	mov	r3, r2
 80078ac:	eb42 0303 	adc.w	r3, r2, r3
 80078b0:	647b      	str	r3, [r7, #68]	; 0x44
 80078b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80078b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80078ba:	f7f9 f9fd 	bl	8000cb8 <__aeabi_uldivmod>
 80078be:	4602      	mov	r2, r0
 80078c0:	460b      	mov	r3, r1
 80078c2:	4611      	mov	r1, r2
 80078c4:	4b3b      	ldr	r3, [pc, #236]	; (80079b4 <UART_SetConfig+0x2d4>)
 80078c6:	fba3 2301 	umull	r2, r3, r3, r1
 80078ca:	095b      	lsrs	r3, r3, #5
 80078cc:	2264      	movs	r2, #100	; 0x64
 80078ce:	fb02 f303 	mul.w	r3, r2, r3
 80078d2:	1acb      	subs	r3, r1, r3
 80078d4:	00db      	lsls	r3, r3, #3
 80078d6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80078da:	4b36      	ldr	r3, [pc, #216]	; (80079b4 <UART_SetConfig+0x2d4>)
 80078dc:	fba3 2302 	umull	r2, r3, r3, r2
 80078e0:	095b      	lsrs	r3, r3, #5
 80078e2:	005b      	lsls	r3, r3, #1
 80078e4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80078e8:	441c      	add	r4, r3
 80078ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80078ee:	2200      	movs	r2, #0
 80078f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80078f4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80078f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80078fc:	4642      	mov	r2, r8
 80078fe:	464b      	mov	r3, r9
 8007900:	1891      	adds	r1, r2, r2
 8007902:	63b9      	str	r1, [r7, #56]	; 0x38
 8007904:	415b      	adcs	r3, r3
 8007906:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007908:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800790c:	4641      	mov	r1, r8
 800790e:	1851      	adds	r1, r2, r1
 8007910:	6339      	str	r1, [r7, #48]	; 0x30
 8007912:	4649      	mov	r1, r9
 8007914:	414b      	adcs	r3, r1
 8007916:	637b      	str	r3, [r7, #52]	; 0x34
 8007918:	f04f 0200 	mov.w	r2, #0
 800791c:	f04f 0300 	mov.w	r3, #0
 8007920:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007924:	4659      	mov	r1, fp
 8007926:	00cb      	lsls	r3, r1, #3
 8007928:	4651      	mov	r1, sl
 800792a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800792e:	4651      	mov	r1, sl
 8007930:	00ca      	lsls	r2, r1, #3
 8007932:	4610      	mov	r0, r2
 8007934:	4619      	mov	r1, r3
 8007936:	4603      	mov	r3, r0
 8007938:	4642      	mov	r2, r8
 800793a:	189b      	adds	r3, r3, r2
 800793c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007940:	464b      	mov	r3, r9
 8007942:	460a      	mov	r2, r1
 8007944:	eb42 0303 	adc.w	r3, r2, r3
 8007948:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800794c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	2200      	movs	r2, #0
 8007954:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007958:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800795c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007960:	460b      	mov	r3, r1
 8007962:	18db      	adds	r3, r3, r3
 8007964:	62bb      	str	r3, [r7, #40]	; 0x28
 8007966:	4613      	mov	r3, r2
 8007968:	eb42 0303 	adc.w	r3, r2, r3
 800796c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800796e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007972:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007976:	f7f9 f99f 	bl	8000cb8 <__aeabi_uldivmod>
 800797a:	4602      	mov	r2, r0
 800797c:	460b      	mov	r3, r1
 800797e:	4b0d      	ldr	r3, [pc, #52]	; (80079b4 <UART_SetConfig+0x2d4>)
 8007980:	fba3 1302 	umull	r1, r3, r3, r2
 8007984:	095b      	lsrs	r3, r3, #5
 8007986:	2164      	movs	r1, #100	; 0x64
 8007988:	fb01 f303 	mul.w	r3, r1, r3
 800798c:	1ad3      	subs	r3, r2, r3
 800798e:	00db      	lsls	r3, r3, #3
 8007990:	3332      	adds	r3, #50	; 0x32
 8007992:	4a08      	ldr	r2, [pc, #32]	; (80079b4 <UART_SetConfig+0x2d4>)
 8007994:	fba2 2303 	umull	r2, r3, r2, r3
 8007998:	095b      	lsrs	r3, r3, #5
 800799a:	f003 0207 	and.w	r2, r3, #7
 800799e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	4422      	add	r2, r4
 80079a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80079a8:	e105      	b.n	8007bb6 <UART_SetConfig+0x4d6>
 80079aa:	bf00      	nop
 80079ac:	40011000 	.word	0x40011000
 80079b0:	40011400 	.word	0x40011400
 80079b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80079b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80079bc:	2200      	movs	r2, #0
 80079be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80079c2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80079c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80079ca:	4642      	mov	r2, r8
 80079cc:	464b      	mov	r3, r9
 80079ce:	1891      	adds	r1, r2, r2
 80079d0:	6239      	str	r1, [r7, #32]
 80079d2:	415b      	adcs	r3, r3
 80079d4:	627b      	str	r3, [r7, #36]	; 0x24
 80079d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80079da:	4641      	mov	r1, r8
 80079dc:	1854      	adds	r4, r2, r1
 80079de:	4649      	mov	r1, r9
 80079e0:	eb43 0501 	adc.w	r5, r3, r1
 80079e4:	f04f 0200 	mov.w	r2, #0
 80079e8:	f04f 0300 	mov.w	r3, #0
 80079ec:	00eb      	lsls	r3, r5, #3
 80079ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80079f2:	00e2      	lsls	r2, r4, #3
 80079f4:	4614      	mov	r4, r2
 80079f6:	461d      	mov	r5, r3
 80079f8:	4643      	mov	r3, r8
 80079fa:	18e3      	adds	r3, r4, r3
 80079fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007a00:	464b      	mov	r3, r9
 8007a02:	eb45 0303 	adc.w	r3, r5, r3
 8007a06:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007a0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	2200      	movs	r2, #0
 8007a12:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007a16:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007a1a:	f04f 0200 	mov.w	r2, #0
 8007a1e:	f04f 0300 	mov.w	r3, #0
 8007a22:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007a26:	4629      	mov	r1, r5
 8007a28:	008b      	lsls	r3, r1, #2
 8007a2a:	4621      	mov	r1, r4
 8007a2c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a30:	4621      	mov	r1, r4
 8007a32:	008a      	lsls	r2, r1, #2
 8007a34:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007a38:	f7f9 f93e 	bl	8000cb8 <__aeabi_uldivmod>
 8007a3c:	4602      	mov	r2, r0
 8007a3e:	460b      	mov	r3, r1
 8007a40:	4b60      	ldr	r3, [pc, #384]	; (8007bc4 <UART_SetConfig+0x4e4>)
 8007a42:	fba3 2302 	umull	r2, r3, r3, r2
 8007a46:	095b      	lsrs	r3, r3, #5
 8007a48:	011c      	lsls	r4, r3, #4
 8007a4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007a4e:	2200      	movs	r2, #0
 8007a50:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007a54:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007a58:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007a5c:	4642      	mov	r2, r8
 8007a5e:	464b      	mov	r3, r9
 8007a60:	1891      	adds	r1, r2, r2
 8007a62:	61b9      	str	r1, [r7, #24]
 8007a64:	415b      	adcs	r3, r3
 8007a66:	61fb      	str	r3, [r7, #28]
 8007a68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007a6c:	4641      	mov	r1, r8
 8007a6e:	1851      	adds	r1, r2, r1
 8007a70:	6139      	str	r1, [r7, #16]
 8007a72:	4649      	mov	r1, r9
 8007a74:	414b      	adcs	r3, r1
 8007a76:	617b      	str	r3, [r7, #20]
 8007a78:	f04f 0200 	mov.w	r2, #0
 8007a7c:	f04f 0300 	mov.w	r3, #0
 8007a80:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007a84:	4659      	mov	r1, fp
 8007a86:	00cb      	lsls	r3, r1, #3
 8007a88:	4651      	mov	r1, sl
 8007a8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a8e:	4651      	mov	r1, sl
 8007a90:	00ca      	lsls	r2, r1, #3
 8007a92:	4610      	mov	r0, r2
 8007a94:	4619      	mov	r1, r3
 8007a96:	4603      	mov	r3, r0
 8007a98:	4642      	mov	r2, r8
 8007a9a:	189b      	adds	r3, r3, r2
 8007a9c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007aa0:	464b      	mov	r3, r9
 8007aa2:	460a      	mov	r2, r1
 8007aa4:	eb42 0303 	adc.w	r3, r2, r3
 8007aa8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	67bb      	str	r3, [r7, #120]	; 0x78
 8007ab6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007ab8:	f04f 0200 	mov.w	r2, #0
 8007abc:	f04f 0300 	mov.w	r3, #0
 8007ac0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007ac4:	4649      	mov	r1, r9
 8007ac6:	008b      	lsls	r3, r1, #2
 8007ac8:	4641      	mov	r1, r8
 8007aca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ace:	4641      	mov	r1, r8
 8007ad0:	008a      	lsls	r2, r1, #2
 8007ad2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007ad6:	f7f9 f8ef 	bl	8000cb8 <__aeabi_uldivmod>
 8007ada:	4602      	mov	r2, r0
 8007adc:	460b      	mov	r3, r1
 8007ade:	4b39      	ldr	r3, [pc, #228]	; (8007bc4 <UART_SetConfig+0x4e4>)
 8007ae0:	fba3 1302 	umull	r1, r3, r3, r2
 8007ae4:	095b      	lsrs	r3, r3, #5
 8007ae6:	2164      	movs	r1, #100	; 0x64
 8007ae8:	fb01 f303 	mul.w	r3, r1, r3
 8007aec:	1ad3      	subs	r3, r2, r3
 8007aee:	011b      	lsls	r3, r3, #4
 8007af0:	3332      	adds	r3, #50	; 0x32
 8007af2:	4a34      	ldr	r2, [pc, #208]	; (8007bc4 <UART_SetConfig+0x4e4>)
 8007af4:	fba2 2303 	umull	r2, r3, r2, r3
 8007af8:	095b      	lsrs	r3, r3, #5
 8007afa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007afe:	441c      	add	r4, r3
 8007b00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b04:	2200      	movs	r2, #0
 8007b06:	673b      	str	r3, [r7, #112]	; 0x70
 8007b08:	677a      	str	r2, [r7, #116]	; 0x74
 8007b0a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007b0e:	4642      	mov	r2, r8
 8007b10:	464b      	mov	r3, r9
 8007b12:	1891      	adds	r1, r2, r2
 8007b14:	60b9      	str	r1, [r7, #8]
 8007b16:	415b      	adcs	r3, r3
 8007b18:	60fb      	str	r3, [r7, #12]
 8007b1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007b1e:	4641      	mov	r1, r8
 8007b20:	1851      	adds	r1, r2, r1
 8007b22:	6039      	str	r1, [r7, #0]
 8007b24:	4649      	mov	r1, r9
 8007b26:	414b      	adcs	r3, r1
 8007b28:	607b      	str	r3, [r7, #4]
 8007b2a:	f04f 0200 	mov.w	r2, #0
 8007b2e:	f04f 0300 	mov.w	r3, #0
 8007b32:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007b36:	4659      	mov	r1, fp
 8007b38:	00cb      	lsls	r3, r1, #3
 8007b3a:	4651      	mov	r1, sl
 8007b3c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007b40:	4651      	mov	r1, sl
 8007b42:	00ca      	lsls	r2, r1, #3
 8007b44:	4610      	mov	r0, r2
 8007b46:	4619      	mov	r1, r3
 8007b48:	4603      	mov	r3, r0
 8007b4a:	4642      	mov	r2, r8
 8007b4c:	189b      	adds	r3, r3, r2
 8007b4e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007b50:	464b      	mov	r3, r9
 8007b52:	460a      	mov	r2, r1
 8007b54:	eb42 0303 	adc.w	r3, r2, r3
 8007b58:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007b5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b5e:	685b      	ldr	r3, [r3, #4]
 8007b60:	2200      	movs	r2, #0
 8007b62:	663b      	str	r3, [r7, #96]	; 0x60
 8007b64:	667a      	str	r2, [r7, #100]	; 0x64
 8007b66:	f04f 0200 	mov.w	r2, #0
 8007b6a:	f04f 0300 	mov.w	r3, #0
 8007b6e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007b72:	4649      	mov	r1, r9
 8007b74:	008b      	lsls	r3, r1, #2
 8007b76:	4641      	mov	r1, r8
 8007b78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b7c:	4641      	mov	r1, r8
 8007b7e:	008a      	lsls	r2, r1, #2
 8007b80:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007b84:	f7f9 f898 	bl	8000cb8 <__aeabi_uldivmod>
 8007b88:	4602      	mov	r2, r0
 8007b8a:	460b      	mov	r3, r1
 8007b8c:	4b0d      	ldr	r3, [pc, #52]	; (8007bc4 <UART_SetConfig+0x4e4>)
 8007b8e:	fba3 1302 	umull	r1, r3, r3, r2
 8007b92:	095b      	lsrs	r3, r3, #5
 8007b94:	2164      	movs	r1, #100	; 0x64
 8007b96:	fb01 f303 	mul.w	r3, r1, r3
 8007b9a:	1ad3      	subs	r3, r2, r3
 8007b9c:	011b      	lsls	r3, r3, #4
 8007b9e:	3332      	adds	r3, #50	; 0x32
 8007ba0:	4a08      	ldr	r2, [pc, #32]	; (8007bc4 <UART_SetConfig+0x4e4>)
 8007ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ba6:	095b      	lsrs	r3, r3, #5
 8007ba8:	f003 020f 	and.w	r2, r3, #15
 8007bac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4422      	add	r2, r4
 8007bb4:	609a      	str	r2, [r3, #8]
}
 8007bb6:	bf00      	nop
 8007bb8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007bc2:	bf00      	nop
 8007bc4:	51eb851f 	.word	0x51eb851f

08007bc8 <__NVIC_SetPriority>:
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	4603      	mov	r3, r0
 8007bd0:	6039      	str	r1, [r7, #0]
 8007bd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007bd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	db0a      	blt.n	8007bf2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	b2da      	uxtb	r2, r3
 8007be0:	490c      	ldr	r1, [pc, #48]	; (8007c14 <__NVIC_SetPriority+0x4c>)
 8007be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007be6:	0112      	lsls	r2, r2, #4
 8007be8:	b2d2      	uxtb	r2, r2
 8007bea:	440b      	add	r3, r1
 8007bec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007bf0:	e00a      	b.n	8007c08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	b2da      	uxtb	r2, r3
 8007bf6:	4908      	ldr	r1, [pc, #32]	; (8007c18 <__NVIC_SetPriority+0x50>)
 8007bf8:	79fb      	ldrb	r3, [r7, #7]
 8007bfa:	f003 030f 	and.w	r3, r3, #15
 8007bfe:	3b04      	subs	r3, #4
 8007c00:	0112      	lsls	r2, r2, #4
 8007c02:	b2d2      	uxtb	r2, r2
 8007c04:	440b      	add	r3, r1
 8007c06:	761a      	strb	r2, [r3, #24]
}
 8007c08:	bf00      	nop
 8007c0a:	370c      	adds	r7, #12
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c12:	4770      	bx	lr
 8007c14:	e000e100 	.word	0xe000e100
 8007c18:	e000ed00 	.word	0xe000ed00

08007c1c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007c20:	2100      	movs	r1, #0
 8007c22:	f06f 0004 	mvn.w	r0, #4
 8007c26:	f7ff ffcf 	bl	8007bc8 <__NVIC_SetPriority>
#endif
}
 8007c2a:	bf00      	nop
 8007c2c:	bd80      	pop	{r7, pc}
	...

08007c30 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007c30:	b480      	push	{r7}
 8007c32:	b083      	sub	sp, #12
 8007c34:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c36:	f3ef 8305 	mrs	r3, IPSR
 8007c3a:	603b      	str	r3, [r7, #0]
  return(result);
 8007c3c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d003      	beq.n	8007c4a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007c42:	f06f 0305 	mvn.w	r3, #5
 8007c46:	607b      	str	r3, [r7, #4]
 8007c48:	e00c      	b.n	8007c64 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007c4a:	4b0a      	ldr	r3, [pc, #40]	; (8007c74 <osKernelInitialize+0x44>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d105      	bne.n	8007c5e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007c52:	4b08      	ldr	r3, [pc, #32]	; (8007c74 <osKernelInitialize+0x44>)
 8007c54:	2201      	movs	r2, #1
 8007c56:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	607b      	str	r3, [r7, #4]
 8007c5c:	e002      	b.n	8007c64 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007c5e:	f04f 33ff 	mov.w	r3, #4294967295
 8007c62:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007c64:	687b      	ldr	r3, [r7, #4]
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	370c      	adds	r7, #12
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c70:	4770      	bx	lr
 8007c72:	bf00      	nop
 8007c74:	20002df0 	.word	0x20002df0

08007c78 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b082      	sub	sp, #8
 8007c7c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007c7e:	f3ef 8305 	mrs	r3, IPSR
 8007c82:	603b      	str	r3, [r7, #0]
  return(result);
 8007c84:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d003      	beq.n	8007c92 <osKernelStart+0x1a>
    stat = osErrorISR;
 8007c8a:	f06f 0305 	mvn.w	r3, #5
 8007c8e:	607b      	str	r3, [r7, #4]
 8007c90:	e010      	b.n	8007cb4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007c92:	4b0b      	ldr	r3, [pc, #44]	; (8007cc0 <osKernelStart+0x48>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	2b01      	cmp	r3, #1
 8007c98:	d109      	bne.n	8007cae <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007c9a:	f7ff ffbf 	bl	8007c1c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007c9e:	4b08      	ldr	r3, [pc, #32]	; (8007cc0 <osKernelStart+0x48>)
 8007ca0:	2202      	movs	r2, #2
 8007ca2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007ca4:	f001 fa0c 	bl	80090c0 <vTaskStartScheduler>
      stat = osOK;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	607b      	str	r3, [r7, #4]
 8007cac:	e002      	b.n	8007cb4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007cae:	f04f 33ff 	mov.w	r3, #4294967295
 8007cb2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007cb4:	687b      	ldr	r3, [r7, #4]
}
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	3708      	adds	r7, #8
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	bd80      	pop	{r7, pc}
 8007cbe:	bf00      	nop
 8007cc0:	20002df0 	.word	0x20002df0

08007cc4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b08e      	sub	sp, #56	; 0x38
 8007cc8:	af04      	add	r7, sp, #16
 8007cca:	60f8      	str	r0, [r7, #12]
 8007ccc:	60b9      	str	r1, [r7, #8]
 8007cce:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007cd4:	f3ef 8305 	mrs	r3, IPSR
 8007cd8:	617b      	str	r3, [r7, #20]
  return(result);
 8007cda:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d17e      	bne.n	8007dde <osThreadNew+0x11a>
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d07b      	beq.n	8007dde <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007ce6:	2380      	movs	r3, #128	; 0x80
 8007ce8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007cea:	2318      	movs	r3, #24
 8007cec:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007cee:	2300      	movs	r3, #0
 8007cf0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8007cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8007cf6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d045      	beq.n	8007d8a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d002      	beq.n	8007d0c <osThreadNew+0x48>
        name = attr->name;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	699b      	ldr	r3, [r3, #24]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d002      	beq.n	8007d1a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	699b      	ldr	r3, [r3, #24]
 8007d18:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007d1a:	69fb      	ldr	r3, [r7, #28]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d008      	beq.n	8007d32 <osThreadNew+0x6e>
 8007d20:	69fb      	ldr	r3, [r7, #28]
 8007d22:	2b38      	cmp	r3, #56	; 0x38
 8007d24:	d805      	bhi.n	8007d32 <osThreadNew+0x6e>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	685b      	ldr	r3, [r3, #4]
 8007d2a:	f003 0301 	and.w	r3, r3, #1
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d001      	beq.n	8007d36 <osThreadNew+0x72>
        return (NULL);
 8007d32:	2300      	movs	r3, #0
 8007d34:	e054      	b.n	8007de0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	695b      	ldr	r3, [r3, #20]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d003      	beq.n	8007d46 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	695b      	ldr	r3, [r3, #20]
 8007d42:	089b      	lsrs	r3, r3, #2
 8007d44:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d00e      	beq.n	8007d6c <osThreadNew+0xa8>
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	68db      	ldr	r3, [r3, #12]
 8007d52:	2bbb      	cmp	r3, #187	; 0xbb
 8007d54:	d90a      	bls.n	8007d6c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d006      	beq.n	8007d6c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	695b      	ldr	r3, [r3, #20]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d002      	beq.n	8007d6c <osThreadNew+0xa8>
        mem = 1;
 8007d66:	2301      	movs	r3, #1
 8007d68:	61bb      	str	r3, [r7, #24]
 8007d6a:	e010      	b.n	8007d8e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	689b      	ldr	r3, [r3, #8]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d10c      	bne.n	8007d8e <osThreadNew+0xca>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	68db      	ldr	r3, [r3, #12]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d108      	bne.n	8007d8e <osThreadNew+0xca>
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	691b      	ldr	r3, [r3, #16]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d104      	bne.n	8007d8e <osThreadNew+0xca>
          mem = 0;
 8007d84:	2300      	movs	r3, #0
 8007d86:	61bb      	str	r3, [r7, #24]
 8007d88:	e001      	b.n	8007d8e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007d8e:	69bb      	ldr	r3, [r7, #24]
 8007d90:	2b01      	cmp	r3, #1
 8007d92:	d110      	bne.n	8007db6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007d98:	687a      	ldr	r2, [r7, #4]
 8007d9a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007d9c:	9202      	str	r2, [sp, #8]
 8007d9e:	9301      	str	r3, [sp, #4]
 8007da0:	69fb      	ldr	r3, [r7, #28]
 8007da2:	9300      	str	r3, [sp, #0]
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	6a3a      	ldr	r2, [r7, #32]
 8007da8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007daa:	68f8      	ldr	r0, [r7, #12]
 8007dac:	f000 ff9c 	bl	8008ce8 <xTaskCreateStatic>
 8007db0:	4603      	mov	r3, r0
 8007db2:	613b      	str	r3, [r7, #16]
 8007db4:	e013      	b.n	8007dde <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007db6:	69bb      	ldr	r3, [r7, #24]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d110      	bne.n	8007dde <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007dbc:	6a3b      	ldr	r3, [r7, #32]
 8007dbe:	b29a      	uxth	r2, r3
 8007dc0:	f107 0310 	add.w	r3, r7, #16
 8007dc4:	9301      	str	r3, [sp, #4]
 8007dc6:	69fb      	ldr	r3, [r7, #28]
 8007dc8:	9300      	str	r3, [sp, #0]
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007dce:	68f8      	ldr	r0, [r7, #12]
 8007dd0:	f000 ffe7 	bl	8008da2 <xTaskCreate>
 8007dd4:	4603      	mov	r3, r0
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	d001      	beq.n	8007dde <osThreadNew+0x11a>
            hTask = NULL;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007dde:	693b      	ldr	r3, [r7, #16]
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3728      	adds	r7, #40	; 0x28
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}

08007de8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b084      	sub	sp, #16
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007df0:	f3ef 8305 	mrs	r3, IPSR
 8007df4:	60bb      	str	r3, [r7, #8]
  return(result);
 8007df6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d003      	beq.n	8007e04 <osDelay+0x1c>
    stat = osErrorISR;
 8007dfc:	f06f 0305 	mvn.w	r3, #5
 8007e00:	60fb      	str	r3, [r7, #12]
 8007e02:	e007      	b.n	8007e14 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007e04:	2300      	movs	r3, #0
 8007e06:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d002      	beq.n	8007e14 <osDelay+0x2c>
      vTaskDelay(ticks);
 8007e0e:	6878      	ldr	r0, [r7, #4]
 8007e10:	f001 f922 	bl	8009058 <vTaskDelay>
    }
  }

  return (stat);
 8007e14:	68fb      	ldr	r3, [r7, #12]
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3710      	adds	r7, #16
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}
	...

08007e20 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007e20:	b480      	push	{r7}
 8007e22:	b085      	sub	sp, #20
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	60f8      	str	r0, [r7, #12]
 8007e28:	60b9      	str	r1, [r7, #8]
 8007e2a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	4a07      	ldr	r2, [pc, #28]	; (8007e4c <vApplicationGetIdleTaskMemory+0x2c>)
 8007e30:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007e32:	68bb      	ldr	r3, [r7, #8]
 8007e34:	4a06      	ldr	r2, [pc, #24]	; (8007e50 <vApplicationGetIdleTaskMemory+0x30>)
 8007e36:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2280      	movs	r2, #128	; 0x80
 8007e3c:	601a      	str	r2, [r3, #0]
}
 8007e3e:	bf00      	nop
 8007e40:	3714      	adds	r7, #20
 8007e42:	46bd      	mov	sp, r7
 8007e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e48:	4770      	bx	lr
 8007e4a:	bf00      	nop
 8007e4c:	20002df4 	.word	0x20002df4
 8007e50:	20002eb0 	.word	0x20002eb0

08007e54 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007e54:	b480      	push	{r7}
 8007e56:	b085      	sub	sp, #20
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	60f8      	str	r0, [r7, #12]
 8007e5c:	60b9      	str	r1, [r7, #8]
 8007e5e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	4a07      	ldr	r2, [pc, #28]	; (8007e80 <vApplicationGetTimerTaskMemory+0x2c>)
 8007e64:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007e66:	68bb      	ldr	r3, [r7, #8]
 8007e68:	4a06      	ldr	r2, [pc, #24]	; (8007e84 <vApplicationGetTimerTaskMemory+0x30>)
 8007e6a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007e72:	601a      	str	r2, [r3, #0]
}
 8007e74:	bf00      	nop
 8007e76:	3714      	adds	r7, #20
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr
 8007e80:	200030b0 	.word	0x200030b0
 8007e84:	2000316c 	.word	0x2000316c

08007e88 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b083      	sub	sp, #12
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	f103 0208 	add.w	r2, r3, #8
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	f04f 32ff 	mov.w	r2, #4294967295
 8007ea0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f103 0208 	add.w	r2, r3, #8
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f103 0208 	add.w	r2, r3, #8
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007ebc:	bf00      	nop
 8007ebe:	370c      	adds	r7, #12
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec6:	4770      	bx	lr

08007ec8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b083      	sub	sp, #12
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007ed6:	bf00      	nop
 8007ed8:	370c      	adds	r7, #12
 8007eda:	46bd      	mov	sp, r7
 8007edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee0:	4770      	bx	lr

08007ee2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007ee2:	b480      	push	{r7}
 8007ee4:	b085      	sub	sp, #20
 8007ee6:	af00      	add	r7, sp, #0
 8007ee8:	6078      	str	r0, [r7, #4]
 8007eea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	68fa      	ldr	r2, [r7, #12]
 8007ef6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	689a      	ldr	r2, [r3, #8]
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	689b      	ldr	r3, [r3, #8]
 8007f04:	683a      	ldr	r2, [r7, #0]
 8007f06:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	683a      	ldr	r2, [r7, #0]
 8007f0c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	687a      	ldr	r2, [r7, #4]
 8007f12:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	1c5a      	adds	r2, r3, #1
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	601a      	str	r2, [r3, #0]
}
 8007f1e:	bf00      	nop
 8007f20:	3714      	adds	r7, #20
 8007f22:	46bd      	mov	sp, r7
 8007f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f28:	4770      	bx	lr

08007f2a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007f2a:	b480      	push	{r7}
 8007f2c:	b085      	sub	sp, #20
 8007f2e:	af00      	add	r7, sp, #0
 8007f30:	6078      	str	r0, [r7, #4]
 8007f32:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f40:	d103      	bne.n	8007f4a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	691b      	ldr	r3, [r3, #16]
 8007f46:	60fb      	str	r3, [r7, #12]
 8007f48:	e00c      	b.n	8007f64 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	3308      	adds	r3, #8
 8007f4e:	60fb      	str	r3, [r7, #12]
 8007f50:	e002      	b.n	8007f58 <vListInsert+0x2e>
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	60fb      	str	r3, [r7, #12]
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	68ba      	ldr	r2, [r7, #8]
 8007f60:	429a      	cmp	r2, r3
 8007f62:	d2f6      	bcs.n	8007f52 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	685a      	ldr	r2, [r3, #4]
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	685b      	ldr	r3, [r3, #4]
 8007f70:	683a      	ldr	r2, [r7, #0]
 8007f72:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	68fa      	ldr	r2, [r7, #12]
 8007f78:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	683a      	ldr	r2, [r7, #0]
 8007f7e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	687a      	ldr	r2, [r7, #4]
 8007f84:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	1c5a      	adds	r2, r3, #1
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	601a      	str	r2, [r3, #0]
}
 8007f90:	bf00      	nop
 8007f92:	3714      	adds	r7, #20
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr

08007f9c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b085      	sub	sp, #20
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	691b      	ldr	r3, [r3, #16]
 8007fa8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	685b      	ldr	r3, [r3, #4]
 8007fae:	687a      	ldr	r2, [r7, #4]
 8007fb0:	6892      	ldr	r2, [r2, #8]
 8007fb2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	689b      	ldr	r3, [r3, #8]
 8007fb8:	687a      	ldr	r2, [r7, #4]
 8007fba:	6852      	ldr	r2, [r2, #4]
 8007fbc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	685b      	ldr	r3, [r3, #4]
 8007fc2:	687a      	ldr	r2, [r7, #4]
 8007fc4:	429a      	cmp	r2, r3
 8007fc6:	d103      	bne.n	8007fd0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	689a      	ldr	r2, [r3, #8]
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	1e5a      	subs	r2, r3, #1
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	681b      	ldr	r3, [r3, #0]
}
 8007fe4:	4618      	mov	r0, r3
 8007fe6:	3714      	adds	r7, #20
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fee:	4770      	bx	lr

08007ff0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b084      	sub	sp, #16
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d10a      	bne.n	800801a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008004:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008008:	f383 8811 	msr	BASEPRI, r3
 800800c:	f3bf 8f6f 	isb	sy
 8008010:	f3bf 8f4f 	dsb	sy
 8008014:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008016:	bf00      	nop
 8008018:	e7fe      	b.n	8008018 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800801a:	f002 fb03 	bl	800a624 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681a      	ldr	r2, [r3, #0]
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008026:	68f9      	ldr	r1, [r7, #12]
 8008028:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800802a:	fb01 f303 	mul.w	r3, r1, r3
 800802e:	441a      	add	r2, r3
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2200      	movs	r2, #0
 8008038:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681a      	ldr	r2, [r3, #0]
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681a      	ldr	r2, [r3, #0]
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800804a:	3b01      	subs	r3, #1
 800804c:	68f9      	ldr	r1, [r7, #12]
 800804e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008050:	fb01 f303 	mul.w	r3, r1, r3
 8008054:	441a      	add	r2, r3
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	22ff      	movs	r2, #255	; 0xff
 800805e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	22ff      	movs	r2, #255	; 0xff
 8008066:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800806a:	683b      	ldr	r3, [r7, #0]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d114      	bne.n	800809a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	691b      	ldr	r3, [r3, #16]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d01a      	beq.n	80080ae <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	3310      	adds	r3, #16
 800807c:	4618      	mov	r0, r3
 800807e:	f001 fab9 	bl	80095f4 <xTaskRemoveFromEventList>
 8008082:	4603      	mov	r3, r0
 8008084:	2b00      	cmp	r3, #0
 8008086:	d012      	beq.n	80080ae <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008088:	4b0c      	ldr	r3, [pc, #48]	; (80080bc <xQueueGenericReset+0xcc>)
 800808a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800808e:	601a      	str	r2, [r3, #0]
 8008090:	f3bf 8f4f 	dsb	sy
 8008094:	f3bf 8f6f 	isb	sy
 8008098:	e009      	b.n	80080ae <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	3310      	adds	r3, #16
 800809e:	4618      	mov	r0, r3
 80080a0:	f7ff fef2 	bl	8007e88 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	3324      	adds	r3, #36	; 0x24
 80080a8:	4618      	mov	r0, r3
 80080aa:	f7ff feed 	bl	8007e88 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80080ae:	f002 fae9 	bl	800a684 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80080b2:	2301      	movs	r3, #1
}
 80080b4:	4618      	mov	r0, r3
 80080b6:	3710      	adds	r7, #16
 80080b8:	46bd      	mov	sp, r7
 80080ba:	bd80      	pop	{r7, pc}
 80080bc:	e000ed04 	.word	0xe000ed04

080080c0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b08e      	sub	sp, #56	; 0x38
 80080c4:	af02      	add	r7, sp, #8
 80080c6:	60f8      	str	r0, [r7, #12]
 80080c8:	60b9      	str	r1, [r7, #8]
 80080ca:	607a      	str	r2, [r7, #4]
 80080cc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d10a      	bne.n	80080ea <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80080d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080d8:	f383 8811 	msr	BASEPRI, r3
 80080dc:	f3bf 8f6f 	isb	sy
 80080e0:	f3bf 8f4f 	dsb	sy
 80080e4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80080e6:	bf00      	nop
 80080e8:	e7fe      	b.n	80080e8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80080ea:	683b      	ldr	r3, [r7, #0]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d10a      	bne.n	8008106 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80080f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080f4:	f383 8811 	msr	BASEPRI, r3
 80080f8:	f3bf 8f6f 	isb	sy
 80080fc:	f3bf 8f4f 	dsb	sy
 8008100:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008102:	bf00      	nop
 8008104:	e7fe      	b.n	8008104 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d002      	beq.n	8008112 <xQueueGenericCreateStatic+0x52>
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	2b00      	cmp	r3, #0
 8008110:	d001      	beq.n	8008116 <xQueueGenericCreateStatic+0x56>
 8008112:	2301      	movs	r3, #1
 8008114:	e000      	b.n	8008118 <xQueueGenericCreateStatic+0x58>
 8008116:	2300      	movs	r3, #0
 8008118:	2b00      	cmp	r3, #0
 800811a:	d10a      	bne.n	8008132 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800811c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008120:	f383 8811 	msr	BASEPRI, r3
 8008124:	f3bf 8f6f 	isb	sy
 8008128:	f3bf 8f4f 	dsb	sy
 800812c:	623b      	str	r3, [r7, #32]
}
 800812e:	bf00      	nop
 8008130:	e7fe      	b.n	8008130 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d102      	bne.n	800813e <xQueueGenericCreateStatic+0x7e>
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d101      	bne.n	8008142 <xQueueGenericCreateStatic+0x82>
 800813e:	2301      	movs	r3, #1
 8008140:	e000      	b.n	8008144 <xQueueGenericCreateStatic+0x84>
 8008142:	2300      	movs	r3, #0
 8008144:	2b00      	cmp	r3, #0
 8008146:	d10a      	bne.n	800815e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008148:	f04f 0350 	mov.w	r3, #80	; 0x50
 800814c:	f383 8811 	msr	BASEPRI, r3
 8008150:	f3bf 8f6f 	isb	sy
 8008154:	f3bf 8f4f 	dsb	sy
 8008158:	61fb      	str	r3, [r7, #28]
}
 800815a:	bf00      	nop
 800815c:	e7fe      	b.n	800815c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800815e:	2350      	movs	r3, #80	; 0x50
 8008160:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	2b50      	cmp	r3, #80	; 0x50
 8008166:	d00a      	beq.n	800817e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008168:	f04f 0350 	mov.w	r3, #80	; 0x50
 800816c:	f383 8811 	msr	BASEPRI, r3
 8008170:	f3bf 8f6f 	isb	sy
 8008174:	f3bf 8f4f 	dsb	sy
 8008178:	61bb      	str	r3, [r7, #24]
}
 800817a:	bf00      	nop
 800817c:	e7fe      	b.n	800817c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800817e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008186:	2b00      	cmp	r3, #0
 8008188:	d00d      	beq.n	80081a6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800818a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800818c:	2201      	movs	r2, #1
 800818e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008192:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008198:	9300      	str	r3, [sp, #0]
 800819a:	4613      	mov	r3, r2
 800819c:	687a      	ldr	r2, [r7, #4]
 800819e:	68b9      	ldr	r1, [r7, #8]
 80081a0:	68f8      	ldr	r0, [r7, #12]
 80081a2:	f000 f83f 	bl	8008224 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80081a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80081a8:	4618      	mov	r0, r3
 80081aa:	3730      	adds	r7, #48	; 0x30
 80081ac:	46bd      	mov	sp, r7
 80081ae:	bd80      	pop	{r7, pc}

080081b0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b08a      	sub	sp, #40	; 0x28
 80081b4:	af02      	add	r7, sp, #8
 80081b6:	60f8      	str	r0, [r7, #12]
 80081b8:	60b9      	str	r1, [r7, #8]
 80081ba:	4613      	mov	r3, r2
 80081bc:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d10a      	bne.n	80081da <xQueueGenericCreate+0x2a>
	__asm volatile
 80081c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081c8:	f383 8811 	msr	BASEPRI, r3
 80081cc:	f3bf 8f6f 	isb	sy
 80081d0:	f3bf 8f4f 	dsb	sy
 80081d4:	613b      	str	r3, [r7, #16]
}
 80081d6:	bf00      	nop
 80081d8:	e7fe      	b.n	80081d8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	68ba      	ldr	r2, [r7, #8]
 80081de:	fb02 f303 	mul.w	r3, r2, r3
 80081e2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80081e4:	69fb      	ldr	r3, [r7, #28]
 80081e6:	3350      	adds	r3, #80	; 0x50
 80081e8:	4618      	mov	r0, r3
 80081ea:	f002 fb3d 	bl	800a868 <pvPortMalloc>
 80081ee:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80081f0:	69bb      	ldr	r3, [r7, #24]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d011      	beq.n	800821a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80081f6:	69bb      	ldr	r3, [r7, #24]
 80081f8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80081fa:	697b      	ldr	r3, [r7, #20]
 80081fc:	3350      	adds	r3, #80	; 0x50
 80081fe:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008200:	69bb      	ldr	r3, [r7, #24]
 8008202:	2200      	movs	r2, #0
 8008204:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008208:	79fa      	ldrb	r2, [r7, #7]
 800820a:	69bb      	ldr	r3, [r7, #24]
 800820c:	9300      	str	r3, [sp, #0]
 800820e:	4613      	mov	r3, r2
 8008210:	697a      	ldr	r2, [r7, #20]
 8008212:	68b9      	ldr	r1, [r7, #8]
 8008214:	68f8      	ldr	r0, [r7, #12]
 8008216:	f000 f805 	bl	8008224 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800821a:	69bb      	ldr	r3, [r7, #24]
	}
 800821c:	4618      	mov	r0, r3
 800821e:	3720      	adds	r7, #32
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}

08008224 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b084      	sub	sp, #16
 8008228:	af00      	add	r7, sp, #0
 800822a:	60f8      	str	r0, [r7, #12]
 800822c:	60b9      	str	r1, [r7, #8]
 800822e:	607a      	str	r2, [r7, #4]
 8008230:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008232:	68bb      	ldr	r3, [r7, #8]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d103      	bne.n	8008240 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008238:	69bb      	ldr	r3, [r7, #24]
 800823a:	69ba      	ldr	r2, [r7, #24]
 800823c:	601a      	str	r2, [r3, #0]
 800823e:	e002      	b.n	8008246 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008240:	69bb      	ldr	r3, [r7, #24]
 8008242:	687a      	ldr	r2, [r7, #4]
 8008244:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008246:	69bb      	ldr	r3, [r7, #24]
 8008248:	68fa      	ldr	r2, [r7, #12]
 800824a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800824c:	69bb      	ldr	r3, [r7, #24]
 800824e:	68ba      	ldr	r2, [r7, #8]
 8008250:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008252:	2101      	movs	r1, #1
 8008254:	69b8      	ldr	r0, [r7, #24]
 8008256:	f7ff fecb 	bl	8007ff0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800825a:	69bb      	ldr	r3, [r7, #24]
 800825c:	78fa      	ldrb	r2, [r7, #3]
 800825e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008262:	bf00      	nop
 8008264:	3710      	adds	r7, #16
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}

0800826a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800826a:	b580      	push	{r7, lr}
 800826c:	b082      	sub	sp, #8
 800826e:	af00      	add	r7, sp, #0
 8008270:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d00e      	beq.n	8008296 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2200      	movs	r2, #0
 800827c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2200      	movs	r2, #0
 8008282:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2200      	movs	r2, #0
 8008288:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800828a:	2300      	movs	r3, #0
 800828c:	2200      	movs	r2, #0
 800828e:	2100      	movs	r1, #0
 8008290:	6878      	ldr	r0, [r7, #4]
 8008292:	f000 f81d 	bl	80082d0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8008296:	bf00      	nop
 8008298:	3708      	adds	r7, #8
 800829a:	46bd      	mov	sp, r7
 800829c:	bd80      	pop	{r7, pc}

0800829e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800829e:	b580      	push	{r7, lr}
 80082a0:	b086      	sub	sp, #24
 80082a2:	af00      	add	r7, sp, #0
 80082a4:	4603      	mov	r3, r0
 80082a6:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80082a8:	2301      	movs	r3, #1
 80082aa:	617b      	str	r3, [r7, #20]
 80082ac:	2300      	movs	r3, #0
 80082ae:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80082b0:	79fb      	ldrb	r3, [r7, #7]
 80082b2:	461a      	mov	r2, r3
 80082b4:	6939      	ldr	r1, [r7, #16]
 80082b6:	6978      	ldr	r0, [r7, #20]
 80082b8:	f7ff ff7a 	bl	80081b0 <xQueueGenericCreate>
 80082bc:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80082be:	68f8      	ldr	r0, [r7, #12]
 80082c0:	f7ff ffd3 	bl	800826a <prvInitialiseMutex>

		return xNewQueue;
 80082c4:	68fb      	ldr	r3, [r7, #12]
	}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3718      	adds	r7, #24
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}
	...

080082d0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b08e      	sub	sp, #56	; 0x38
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	60f8      	str	r0, [r7, #12]
 80082d8:	60b9      	str	r1, [r7, #8]
 80082da:	607a      	str	r2, [r7, #4]
 80082dc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80082de:	2300      	movs	r3, #0
 80082e0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80082e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d10a      	bne.n	8008302 <xQueueGenericSend+0x32>
	__asm volatile
 80082ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082f0:	f383 8811 	msr	BASEPRI, r3
 80082f4:	f3bf 8f6f 	isb	sy
 80082f8:	f3bf 8f4f 	dsb	sy
 80082fc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80082fe:	bf00      	nop
 8008300:	e7fe      	b.n	8008300 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008302:	68bb      	ldr	r3, [r7, #8]
 8008304:	2b00      	cmp	r3, #0
 8008306:	d103      	bne.n	8008310 <xQueueGenericSend+0x40>
 8008308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800830a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800830c:	2b00      	cmp	r3, #0
 800830e:	d101      	bne.n	8008314 <xQueueGenericSend+0x44>
 8008310:	2301      	movs	r3, #1
 8008312:	e000      	b.n	8008316 <xQueueGenericSend+0x46>
 8008314:	2300      	movs	r3, #0
 8008316:	2b00      	cmp	r3, #0
 8008318:	d10a      	bne.n	8008330 <xQueueGenericSend+0x60>
	__asm volatile
 800831a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800831e:	f383 8811 	msr	BASEPRI, r3
 8008322:	f3bf 8f6f 	isb	sy
 8008326:	f3bf 8f4f 	dsb	sy
 800832a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800832c:	bf00      	nop
 800832e:	e7fe      	b.n	800832e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	2b02      	cmp	r3, #2
 8008334:	d103      	bne.n	800833e <xQueueGenericSend+0x6e>
 8008336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008338:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800833a:	2b01      	cmp	r3, #1
 800833c:	d101      	bne.n	8008342 <xQueueGenericSend+0x72>
 800833e:	2301      	movs	r3, #1
 8008340:	e000      	b.n	8008344 <xQueueGenericSend+0x74>
 8008342:	2300      	movs	r3, #0
 8008344:	2b00      	cmp	r3, #0
 8008346:	d10a      	bne.n	800835e <xQueueGenericSend+0x8e>
	__asm volatile
 8008348:	f04f 0350 	mov.w	r3, #80	; 0x50
 800834c:	f383 8811 	msr	BASEPRI, r3
 8008350:	f3bf 8f6f 	isb	sy
 8008354:	f3bf 8f4f 	dsb	sy
 8008358:	623b      	str	r3, [r7, #32]
}
 800835a:	bf00      	nop
 800835c:	e7fe      	b.n	800835c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800835e:	f001 fb0b 	bl	8009978 <xTaskGetSchedulerState>
 8008362:	4603      	mov	r3, r0
 8008364:	2b00      	cmp	r3, #0
 8008366:	d102      	bne.n	800836e <xQueueGenericSend+0x9e>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d101      	bne.n	8008372 <xQueueGenericSend+0xa2>
 800836e:	2301      	movs	r3, #1
 8008370:	e000      	b.n	8008374 <xQueueGenericSend+0xa4>
 8008372:	2300      	movs	r3, #0
 8008374:	2b00      	cmp	r3, #0
 8008376:	d10a      	bne.n	800838e <xQueueGenericSend+0xbe>
	__asm volatile
 8008378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800837c:	f383 8811 	msr	BASEPRI, r3
 8008380:	f3bf 8f6f 	isb	sy
 8008384:	f3bf 8f4f 	dsb	sy
 8008388:	61fb      	str	r3, [r7, #28]
}
 800838a:	bf00      	nop
 800838c:	e7fe      	b.n	800838c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800838e:	f002 f949 	bl	800a624 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008394:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008396:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008398:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800839a:	429a      	cmp	r2, r3
 800839c:	d302      	bcc.n	80083a4 <xQueueGenericSend+0xd4>
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	2b02      	cmp	r3, #2
 80083a2:	d129      	bne.n	80083f8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80083a4:	683a      	ldr	r2, [r7, #0]
 80083a6:	68b9      	ldr	r1, [r7, #8]
 80083a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80083aa:	f000 fb2f 	bl	8008a0c <prvCopyDataToQueue>
 80083ae:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80083b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d010      	beq.n	80083da <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80083b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80083ba:	3324      	adds	r3, #36	; 0x24
 80083bc:	4618      	mov	r0, r3
 80083be:	f001 f919 	bl	80095f4 <xTaskRemoveFromEventList>
 80083c2:	4603      	mov	r3, r0
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d013      	beq.n	80083f0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80083c8:	4b3f      	ldr	r3, [pc, #252]	; (80084c8 <xQueueGenericSend+0x1f8>)
 80083ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083ce:	601a      	str	r2, [r3, #0]
 80083d0:	f3bf 8f4f 	dsb	sy
 80083d4:	f3bf 8f6f 	isb	sy
 80083d8:	e00a      	b.n	80083f0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80083da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d007      	beq.n	80083f0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80083e0:	4b39      	ldr	r3, [pc, #228]	; (80084c8 <xQueueGenericSend+0x1f8>)
 80083e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083e6:	601a      	str	r2, [r3, #0]
 80083e8:	f3bf 8f4f 	dsb	sy
 80083ec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80083f0:	f002 f948 	bl	800a684 <vPortExitCritical>
				return pdPASS;
 80083f4:	2301      	movs	r3, #1
 80083f6:	e063      	b.n	80084c0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d103      	bne.n	8008406 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80083fe:	f002 f941 	bl	800a684 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008402:	2300      	movs	r3, #0
 8008404:	e05c      	b.n	80084c0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008408:	2b00      	cmp	r3, #0
 800840a:	d106      	bne.n	800841a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800840c:	f107 0314 	add.w	r3, r7, #20
 8008410:	4618      	mov	r0, r3
 8008412:	f001 f953 	bl	80096bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008416:	2301      	movs	r3, #1
 8008418:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800841a:	f002 f933 	bl	800a684 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800841e:	f000 febf 	bl	80091a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008422:	f002 f8ff 	bl	800a624 <vPortEnterCritical>
 8008426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008428:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800842c:	b25b      	sxtb	r3, r3
 800842e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008432:	d103      	bne.n	800843c <xQueueGenericSend+0x16c>
 8008434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008436:	2200      	movs	r2, #0
 8008438:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800843c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800843e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008442:	b25b      	sxtb	r3, r3
 8008444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008448:	d103      	bne.n	8008452 <xQueueGenericSend+0x182>
 800844a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800844c:	2200      	movs	r2, #0
 800844e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008452:	f002 f917 	bl	800a684 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008456:	1d3a      	adds	r2, r7, #4
 8008458:	f107 0314 	add.w	r3, r7, #20
 800845c:	4611      	mov	r1, r2
 800845e:	4618      	mov	r0, r3
 8008460:	f001 f942 	bl	80096e8 <xTaskCheckForTimeOut>
 8008464:	4603      	mov	r3, r0
 8008466:	2b00      	cmp	r3, #0
 8008468:	d124      	bne.n	80084b4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800846a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800846c:	f000 fbc6 	bl	8008bfc <prvIsQueueFull>
 8008470:	4603      	mov	r3, r0
 8008472:	2b00      	cmp	r3, #0
 8008474:	d018      	beq.n	80084a8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008478:	3310      	adds	r3, #16
 800847a:	687a      	ldr	r2, [r7, #4]
 800847c:	4611      	mov	r1, r2
 800847e:	4618      	mov	r0, r3
 8008480:	f001 f868 	bl	8009554 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008484:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008486:	f000 fb51 	bl	8008b2c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800848a:	f000 fe97 	bl	80091bc <xTaskResumeAll>
 800848e:	4603      	mov	r3, r0
 8008490:	2b00      	cmp	r3, #0
 8008492:	f47f af7c 	bne.w	800838e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8008496:	4b0c      	ldr	r3, [pc, #48]	; (80084c8 <xQueueGenericSend+0x1f8>)
 8008498:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800849c:	601a      	str	r2, [r3, #0]
 800849e:	f3bf 8f4f 	dsb	sy
 80084a2:	f3bf 8f6f 	isb	sy
 80084a6:	e772      	b.n	800838e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80084a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80084aa:	f000 fb3f 	bl	8008b2c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80084ae:	f000 fe85 	bl	80091bc <xTaskResumeAll>
 80084b2:	e76c      	b.n	800838e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80084b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80084b6:	f000 fb39 	bl	8008b2c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80084ba:	f000 fe7f 	bl	80091bc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80084be:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80084c0:	4618      	mov	r0, r3
 80084c2:	3738      	adds	r7, #56	; 0x38
 80084c4:	46bd      	mov	sp, r7
 80084c6:	bd80      	pop	{r7, pc}
 80084c8:	e000ed04 	.word	0xe000ed04

080084cc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b090      	sub	sp, #64	; 0x40
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	60f8      	str	r0, [r7, #12]
 80084d4:	60b9      	str	r1, [r7, #8]
 80084d6:	607a      	str	r2, [r7, #4]
 80084d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80084de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d10a      	bne.n	80084fa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80084e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e8:	f383 8811 	msr	BASEPRI, r3
 80084ec:	f3bf 8f6f 	isb	sy
 80084f0:	f3bf 8f4f 	dsb	sy
 80084f4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80084f6:	bf00      	nop
 80084f8:	e7fe      	b.n	80084f8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d103      	bne.n	8008508 <xQueueGenericSendFromISR+0x3c>
 8008500:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008504:	2b00      	cmp	r3, #0
 8008506:	d101      	bne.n	800850c <xQueueGenericSendFromISR+0x40>
 8008508:	2301      	movs	r3, #1
 800850a:	e000      	b.n	800850e <xQueueGenericSendFromISR+0x42>
 800850c:	2300      	movs	r3, #0
 800850e:	2b00      	cmp	r3, #0
 8008510:	d10a      	bne.n	8008528 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8008512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008516:	f383 8811 	msr	BASEPRI, r3
 800851a:	f3bf 8f6f 	isb	sy
 800851e:	f3bf 8f4f 	dsb	sy
 8008522:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008524:	bf00      	nop
 8008526:	e7fe      	b.n	8008526 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	2b02      	cmp	r3, #2
 800852c:	d103      	bne.n	8008536 <xQueueGenericSendFromISR+0x6a>
 800852e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008532:	2b01      	cmp	r3, #1
 8008534:	d101      	bne.n	800853a <xQueueGenericSendFromISR+0x6e>
 8008536:	2301      	movs	r3, #1
 8008538:	e000      	b.n	800853c <xQueueGenericSendFromISR+0x70>
 800853a:	2300      	movs	r3, #0
 800853c:	2b00      	cmp	r3, #0
 800853e:	d10a      	bne.n	8008556 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008544:	f383 8811 	msr	BASEPRI, r3
 8008548:	f3bf 8f6f 	isb	sy
 800854c:	f3bf 8f4f 	dsb	sy
 8008550:	623b      	str	r3, [r7, #32]
}
 8008552:	bf00      	nop
 8008554:	e7fe      	b.n	8008554 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008556:	f002 f947 	bl	800a7e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800855a:	f3ef 8211 	mrs	r2, BASEPRI
 800855e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008562:	f383 8811 	msr	BASEPRI, r3
 8008566:	f3bf 8f6f 	isb	sy
 800856a:	f3bf 8f4f 	dsb	sy
 800856e:	61fa      	str	r2, [r7, #28]
 8008570:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008572:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008574:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008576:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008578:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800857a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800857c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800857e:	429a      	cmp	r2, r3
 8008580:	d302      	bcc.n	8008588 <xQueueGenericSendFromISR+0xbc>
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	2b02      	cmp	r3, #2
 8008586:	d12f      	bne.n	80085e8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800858a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800858e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008596:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008598:	683a      	ldr	r2, [r7, #0]
 800859a:	68b9      	ldr	r1, [r7, #8]
 800859c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800859e:	f000 fa35 	bl	8008a0c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80085a2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80085a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80085aa:	d112      	bne.n	80085d2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80085ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d016      	beq.n	80085e2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80085b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085b6:	3324      	adds	r3, #36	; 0x24
 80085b8:	4618      	mov	r0, r3
 80085ba:	f001 f81b 	bl	80095f4 <xTaskRemoveFromEventList>
 80085be:	4603      	mov	r3, r0
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d00e      	beq.n	80085e2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d00b      	beq.n	80085e2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2201      	movs	r2, #1
 80085ce:	601a      	str	r2, [r3, #0]
 80085d0:	e007      	b.n	80085e2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80085d2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80085d6:	3301      	adds	r3, #1
 80085d8:	b2db      	uxtb	r3, r3
 80085da:	b25a      	sxtb	r2, r3
 80085dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80085e2:	2301      	movs	r3, #1
 80085e4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80085e6:	e001      	b.n	80085ec <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80085e8:	2300      	movs	r3, #0
 80085ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80085ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085ee:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80085f6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80085f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80085fa:	4618      	mov	r0, r3
 80085fc:	3740      	adds	r7, #64	; 0x40
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}
	...

08008604 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b08c      	sub	sp, #48	; 0x30
 8008608:	af00      	add	r7, sp, #0
 800860a:	60f8      	str	r0, [r7, #12]
 800860c:	60b9      	str	r1, [r7, #8]
 800860e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008610:	2300      	movs	r3, #0
 8008612:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800861a:	2b00      	cmp	r3, #0
 800861c:	d10a      	bne.n	8008634 <xQueueReceive+0x30>
	__asm volatile
 800861e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008622:	f383 8811 	msr	BASEPRI, r3
 8008626:	f3bf 8f6f 	isb	sy
 800862a:	f3bf 8f4f 	dsb	sy
 800862e:	623b      	str	r3, [r7, #32]
}
 8008630:	bf00      	nop
 8008632:	e7fe      	b.n	8008632 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d103      	bne.n	8008642 <xQueueReceive+0x3e>
 800863a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800863c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800863e:	2b00      	cmp	r3, #0
 8008640:	d101      	bne.n	8008646 <xQueueReceive+0x42>
 8008642:	2301      	movs	r3, #1
 8008644:	e000      	b.n	8008648 <xQueueReceive+0x44>
 8008646:	2300      	movs	r3, #0
 8008648:	2b00      	cmp	r3, #0
 800864a:	d10a      	bne.n	8008662 <xQueueReceive+0x5e>
	__asm volatile
 800864c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008650:	f383 8811 	msr	BASEPRI, r3
 8008654:	f3bf 8f6f 	isb	sy
 8008658:	f3bf 8f4f 	dsb	sy
 800865c:	61fb      	str	r3, [r7, #28]
}
 800865e:	bf00      	nop
 8008660:	e7fe      	b.n	8008660 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008662:	f001 f989 	bl	8009978 <xTaskGetSchedulerState>
 8008666:	4603      	mov	r3, r0
 8008668:	2b00      	cmp	r3, #0
 800866a:	d102      	bne.n	8008672 <xQueueReceive+0x6e>
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d101      	bne.n	8008676 <xQueueReceive+0x72>
 8008672:	2301      	movs	r3, #1
 8008674:	e000      	b.n	8008678 <xQueueReceive+0x74>
 8008676:	2300      	movs	r3, #0
 8008678:	2b00      	cmp	r3, #0
 800867a:	d10a      	bne.n	8008692 <xQueueReceive+0x8e>
	__asm volatile
 800867c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008680:	f383 8811 	msr	BASEPRI, r3
 8008684:	f3bf 8f6f 	isb	sy
 8008688:	f3bf 8f4f 	dsb	sy
 800868c:	61bb      	str	r3, [r7, #24]
}
 800868e:	bf00      	nop
 8008690:	e7fe      	b.n	8008690 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008692:	f001 ffc7 	bl	800a624 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800869a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800869c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d01f      	beq.n	80086e2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80086a2:	68b9      	ldr	r1, [r7, #8]
 80086a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80086a6:	f000 fa1b 	bl	8008ae0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80086aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ac:	1e5a      	subs	r2, r3, #1
 80086ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086b0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80086b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086b4:	691b      	ldr	r3, [r3, #16]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d00f      	beq.n	80086da <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80086ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086bc:	3310      	adds	r3, #16
 80086be:	4618      	mov	r0, r3
 80086c0:	f000 ff98 	bl	80095f4 <xTaskRemoveFromEventList>
 80086c4:	4603      	mov	r3, r0
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d007      	beq.n	80086da <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80086ca:	4b3d      	ldr	r3, [pc, #244]	; (80087c0 <xQueueReceive+0x1bc>)
 80086cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80086d0:	601a      	str	r2, [r3, #0]
 80086d2:	f3bf 8f4f 	dsb	sy
 80086d6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80086da:	f001 ffd3 	bl	800a684 <vPortExitCritical>
				return pdPASS;
 80086de:	2301      	movs	r3, #1
 80086e0:	e069      	b.n	80087b6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d103      	bne.n	80086f0 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80086e8:	f001 ffcc 	bl	800a684 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80086ec:	2300      	movs	r3, #0
 80086ee:	e062      	b.n	80087b6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80086f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d106      	bne.n	8008704 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80086f6:	f107 0310 	add.w	r3, r7, #16
 80086fa:	4618      	mov	r0, r3
 80086fc:	f000 ffde 	bl	80096bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008700:	2301      	movs	r3, #1
 8008702:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008704:	f001 ffbe 	bl	800a684 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008708:	f000 fd4a 	bl	80091a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800870c:	f001 ff8a 	bl	800a624 <vPortEnterCritical>
 8008710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008712:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008716:	b25b      	sxtb	r3, r3
 8008718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800871c:	d103      	bne.n	8008726 <xQueueReceive+0x122>
 800871e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008720:	2200      	movs	r2, #0
 8008722:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008726:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008728:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800872c:	b25b      	sxtb	r3, r3
 800872e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008732:	d103      	bne.n	800873c <xQueueReceive+0x138>
 8008734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008736:	2200      	movs	r2, #0
 8008738:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800873c:	f001 ffa2 	bl	800a684 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008740:	1d3a      	adds	r2, r7, #4
 8008742:	f107 0310 	add.w	r3, r7, #16
 8008746:	4611      	mov	r1, r2
 8008748:	4618      	mov	r0, r3
 800874a:	f000 ffcd 	bl	80096e8 <xTaskCheckForTimeOut>
 800874e:	4603      	mov	r3, r0
 8008750:	2b00      	cmp	r3, #0
 8008752:	d123      	bne.n	800879c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008754:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008756:	f000 fa3b 	bl	8008bd0 <prvIsQueueEmpty>
 800875a:	4603      	mov	r3, r0
 800875c:	2b00      	cmp	r3, #0
 800875e:	d017      	beq.n	8008790 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008762:	3324      	adds	r3, #36	; 0x24
 8008764:	687a      	ldr	r2, [r7, #4]
 8008766:	4611      	mov	r1, r2
 8008768:	4618      	mov	r0, r3
 800876a:	f000 fef3 	bl	8009554 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800876e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008770:	f000 f9dc 	bl	8008b2c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008774:	f000 fd22 	bl	80091bc <xTaskResumeAll>
 8008778:	4603      	mov	r3, r0
 800877a:	2b00      	cmp	r3, #0
 800877c:	d189      	bne.n	8008692 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800877e:	4b10      	ldr	r3, [pc, #64]	; (80087c0 <xQueueReceive+0x1bc>)
 8008780:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008784:	601a      	str	r2, [r3, #0]
 8008786:	f3bf 8f4f 	dsb	sy
 800878a:	f3bf 8f6f 	isb	sy
 800878e:	e780      	b.n	8008692 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008790:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008792:	f000 f9cb 	bl	8008b2c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008796:	f000 fd11 	bl	80091bc <xTaskResumeAll>
 800879a:	e77a      	b.n	8008692 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800879c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800879e:	f000 f9c5 	bl	8008b2c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80087a2:	f000 fd0b 	bl	80091bc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80087a6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80087a8:	f000 fa12 	bl	8008bd0 <prvIsQueueEmpty>
 80087ac:	4603      	mov	r3, r0
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	f43f af6f 	beq.w	8008692 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80087b4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3730      	adds	r7, #48	; 0x30
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}
 80087be:	bf00      	nop
 80087c0:	e000ed04 	.word	0xe000ed04

080087c4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b08e      	sub	sp, #56	; 0x38
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80087ce:	2300      	movs	r3, #0
 80087d0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80087d6:	2300      	movs	r3, #0
 80087d8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80087da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d10a      	bne.n	80087f6 <xQueueSemaphoreTake+0x32>
	__asm volatile
 80087e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80087e4:	f383 8811 	msr	BASEPRI, r3
 80087e8:	f3bf 8f6f 	isb	sy
 80087ec:	f3bf 8f4f 	dsb	sy
 80087f0:	623b      	str	r3, [r7, #32]
}
 80087f2:	bf00      	nop
 80087f4:	e7fe      	b.n	80087f4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80087f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80087f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d00a      	beq.n	8008814 <xQueueSemaphoreTake+0x50>
	__asm volatile
 80087fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008802:	f383 8811 	msr	BASEPRI, r3
 8008806:	f3bf 8f6f 	isb	sy
 800880a:	f3bf 8f4f 	dsb	sy
 800880e:	61fb      	str	r3, [r7, #28]
}
 8008810:	bf00      	nop
 8008812:	e7fe      	b.n	8008812 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008814:	f001 f8b0 	bl	8009978 <xTaskGetSchedulerState>
 8008818:	4603      	mov	r3, r0
 800881a:	2b00      	cmp	r3, #0
 800881c:	d102      	bne.n	8008824 <xQueueSemaphoreTake+0x60>
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d101      	bne.n	8008828 <xQueueSemaphoreTake+0x64>
 8008824:	2301      	movs	r3, #1
 8008826:	e000      	b.n	800882a <xQueueSemaphoreTake+0x66>
 8008828:	2300      	movs	r3, #0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d10a      	bne.n	8008844 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800882e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008832:	f383 8811 	msr	BASEPRI, r3
 8008836:	f3bf 8f6f 	isb	sy
 800883a:	f3bf 8f4f 	dsb	sy
 800883e:	61bb      	str	r3, [r7, #24]
}
 8008840:	bf00      	nop
 8008842:	e7fe      	b.n	8008842 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008844:	f001 feee 	bl	800a624 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800884a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800884c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800884e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008850:	2b00      	cmp	r3, #0
 8008852:	d024      	beq.n	800889e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008856:	1e5a      	subs	r2, r3, #1
 8008858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800885a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800885c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d104      	bne.n	800886e <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008864:	f001 f9fe 	bl	8009c64 <pvTaskIncrementMutexHeldCount>
 8008868:	4602      	mov	r2, r0
 800886a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800886c:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800886e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008870:	691b      	ldr	r3, [r3, #16]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d00f      	beq.n	8008896 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008878:	3310      	adds	r3, #16
 800887a:	4618      	mov	r0, r3
 800887c:	f000 feba 	bl	80095f4 <xTaskRemoveFromEventList>
 8008880:	4603      	mov	r3, r0
 8008882:	2b00      	cmp	r3, #0
 8008884:	d007      	beq.n	8008896 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008886:	4b54      	ldr	r3, [pc, #336]	; (80089d8 <xQueueSemaphoreTake+0x214>)
 8008888:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800888c:	601a      	str	r2, [r3, #0]
 800888e:	f3bf 8f4f 	dsb	sy
 8008892:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008896:	f001 fef5 	bl	800a684 <vPortExitCritical>
				return pdPASS;
 800889a:	2301      	movs	r3, #1
 800889c:	e097      	b.n	80089ce <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d111      	bne.n	80088c8 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80088a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d00a      	beq.n	80088c0 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80088aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ae:	f383 8811 	msr	BASEPRI, r3
 80088b2:	f3bf 8f6f 	isb	sy
 80088b6:	f3bf 8f4f 	dsb	sy
 80088ba:	617b      	str	r3, [r7, #20]
}
 80088bc:	bf00      	nop
 80088be:	e7fe      	b.n	80088be <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80088c0:	f001 fee0 	bl	800a684 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80088c4:	2300      	movs	r3, #0
 80088c6:	e082      	b.n	80089ce <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80088c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d106      	bne.n	80088dc <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80088ce:	f107 030c 	add.w	r3, r7, #12
 80088d2:	4618      	mov	r0, r3
 80088d4:	f000 fef2 	bl	80096bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80088d8:	2301      	movs	r3, #1
 80088da:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80088dc:	f001 fed2 	bl	800a684 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80088e0:	f000 fc5e 	bl	80091a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80088e4:	f001 fe9e 	bl	800a624 <vPortEnterCritical>
 80088e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088ea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80088ee:	b25b      	sxtb	r3, r3
 80088f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088f4:	d103      	bne.n	80088fe <xQueueSemaphoreTake+0x13a>
 80088f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80088f8:	2200      	movs	r2, #0
 80088fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80088fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008900:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008904:	b25b      	sxtb	r3, r3
 8008906:	f1b3 3fff 	cmp.w	r3, #4294967295
 800890a:	d103      	bne.n	8008914 <xQueueSemaphoreTake+0x150>
 800890c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800890e:	2200      	movs	r2, #0
 8008910:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008914:	f001 feb6 	bl	800a684 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008918:	463a      	mov	r2, r7
 800891a:	f107 030c 	add.w	r3, r7, #12
 800891e:	4611      	mov	r1, r2
 8008920:	4618      	mov	r0, r3
 8008922:	f000 fee1 	bl	80096e8 <xTaskCheckForTimeOut>
 8008926:	4603      	mov	r3, r0
 8008928:	2b00      	cmp	r3, #0
 800892a:	d132      	bne.n	8008992 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800892c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800892e:	f000 f94f 	bl	8008bd0 <prvIsQueueEmpty>
 8008932:	4603      	mov	r3, r0
 8008934:	2b00      	cmp	r3, #0
 8008936:	d026      	beq.n	8008986 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d109      	bne.n	8008954 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8008940:	f001 fe70 	bl	800a624 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008946:	689b      	ldr	r3, [r3, #8]
 8008948:	4618      	mov	r0, r3
 800894a:	f001 f833 	bl	80099b4 <xTaskPriorityInherit>
 800894e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8008950:	f001 fe98 	bl	800a684 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008956:	3324      	adds	r3, #36	; 0x24
 8008958:	683a      	ldr	r2, [r7, #0]
 800895a:	4611      	mov	r1, r2
 800895c:	4618      	mov	r0, r3
 800895e:	f000 fdf9 	bl	8009554 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008962:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008964:	f000 f8e2 	bl	8008b2c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008968:	f000 fc28 	bl	80091bc <xTaskResumeAll>
 800896c:	4603      	mov	r3, r0
 800896e:	2b00      	cmp	r3, #0
 8008970:	f47f af68 	bne.w	8008844 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8008974:	4b18      	ldr	r3, [pc, #96]	; (80089d8 <xQueueSemaphoreTake+0x214>)
 8008976:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800897a:	601a      	str	r2, [r3, #0]
 800897c:	f3bf 8f4f 	dsb	sy
 8008980:	f3bf 8f6f 	isb	sy
 8008984:	e75e      	b.n	8008844 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008986:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008988:	f000 f8d0 	bl	8008b2c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800898c:	f000 fc16 	bl	80091bc <xTaskResumeAll>
 8008990:	e758      	b.n	8008844 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008992:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8008994:	f000 f8ca 	bl	8008b2c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008998:	f000 fc10 	bl	80091bc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800899c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800899e:	f000 f917 	bl	8008bd0 <prvIsQueueEmpty>
 80089a2:	4603      	mov	r3, r0
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	f43f af4d 	beq.w	8008844 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80089aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d00d      	beq.n	80089cc <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80089b0:	f001 fe38 	bl	800a624 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80089b4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80089b6:	f000 f811 	bl	80089dc <prvGetDisinheritPriorityAfterTimeout>
 80089ba:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80089bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089be:	689b      	ldr	r3, [r3, #8]
 80089c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80089c2:	4618      	mov	r0, r3
 80089c4:	f001 f8cc 	bl	8009b60 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80089c8:	f001 fe5c 	bl	800a684 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80089cc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80089ce:	4618      	mov	r0, r3
 80089d0:	3738      	adds	r7, #56	; 0x38
 80089d2:	46bd      	mov	sp, r7
 80089d4:	bd80      	pop	{r7, pc}
 80089d6:	bf00      	nop
 80089d8:	e000ed04 	.word	0xe000ed04

080089dc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80089dc:	b480      	push	{r7}
 80089de:	b085      	sub	sp, #20
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d006      	beq.n	80089fa <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80089f6:	60fb      	str	r3, [r7, #12]
 80089f8:	e001      	b.n	80089fe <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80089fa:	2300      	movs	r3, #0
 80089fc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80089fe:	68fb      	ldr	r3, [r7, #12]
	}
 8008a00:	4618      	mov	r0, r3
 8008a02:	3714      	adds	r7, #20
 8008a04:	46bd      	mov	sp, r7
 8008a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0a:	4770      	bx	lr

08008a0c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b086      	sub	sp, #24
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	60f8      	str	r0, [r7, #12]
 8008a14:	60b9      	str	r1, [r7, #8]
 8008a16:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a20:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d10d      	bne.n	8008a46 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d14d      	bne.n	8008ace <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	689b      	ldr	r3, [r3, #8]
 8008a36:	4618      	mov	r0, r3
 8008a38:	f001 f824 	bl	8009a84 <xTaskPriorityDisinherit>
 8008a3c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	2200      	movs	r2, #0
 8008a42:	609a      	str	r2, [r3, #8]
 8008a44:	e043      	b.n	8008ace <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d119      	bne.n	8008a80 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	6858      	ldr	r0, [r3, #4]
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a54:	461a      	mov	r2, r3
 8008a56:	68b9      	ldr	r1, [r7, #8]
 8008a58:	f002 fafe 	bl	800b058 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	685a      	ldr	r2, [r3, #4]
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a64:	441a      	add	r2, r3
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	685a      	ldr	r2, [r3, #4]
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	689b      	ldr	r3, [r3, #8]
 8008a72:	429a      	cmp	r2, r3
 8008a74:	d32b      	bcc.n	8008ace <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	681a      	ldr	r2, [r3, #0]
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	605a      	str	r2, [r3, #4]
 8008a7e:	e026      	b.n	8008ace <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	68d8      	ldr	r0, [r3, #12]
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a88:	461a      	mov	r2, r3
 8008a8a:	68b9      	ldr	r1, [r7, #8]
 8008a8c:	f002 fae4 	bl	800b058 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	68da      	ldr	r2, [r3, #12]
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a98:	425b      	negs	r3, r3
 8008a9a:	441a      	add	r2, r3
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	68da      	ldr	r2, [r3, #12]
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	429a      	cmp	r2, r3
 8008aaa:	d207      	bcs.n	8008abc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	689a      	ldr	r2, [r3, #8]
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ab4:	425b      	negs	r3, r3
 8008ab6:	441a      	add	r2, r3
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2b02      	cmp	r3, #2
 8008ac0:	d105      	bne.n	8008ace <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008ac2:	693b      	ldr	r3, [r7, #16]
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d002      	beq.n	8008ace <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008ac8:	693b      	ldr	r3, [r7, #16]
 8008aca:	3b01      	subs	r3, #1
 8008acc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	1c5a      	adds	r2, r3, #1
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008ad6:	697b      	ldr	r3, [r7, #20]
}
 8008ad8:	4618      	mov	r0, r3
 8008ada:	3718      	adds	r7, #24
 8008adc:	46bd      	mov	sp, r7
 8008ade:	bd80      	pop	{r7, pc}

08008ae0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008ae0:	b580      	push	{r7, lr}
 8008ae2:	b082      	sub	sp, #8
 8008ae4:	af00      	add	r7, sp, #0
 8008ae6:	6078      	str	r0, [r7, #4]
 8008ae8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d018      	beq.n	8008b24 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	68da      	ldr	r2, [r3, #12]
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008afa:	441a      	add	r2, r3
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	68da      	ldr	r2, [r3, #12]
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	689b      	ldr	r3, [r3, #8]
 8008b08:	429a      	cmp	r2, r3
 8008b0a:	d303      	bcc.n	8008b14 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681a      	ldr	r2, [r3, #0]
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	68d9      	ldr	r1, [r3, #12]
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b1c:	461a      	mov	r2, r3
 8008b1e:	6838      	ldr	r0, [r7, #0]
 8008b20:	f002 fa9a 	bl	800b058 <memcpy>
	}
}
 8008b24:	bf00      	nop
 8008b26:	3708      	adds	r7, #8
 8008b28:	46bd      	mov	sp, r7
 8008b2a:	bd80      	pop	{r7, pc}

08008b2c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b084      	sub	sp, #16
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008b34:	f001 fd76 	bl	800a624 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008b3e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b40:	e011      	b.n	8008b66 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d012      	beq.n	8008b70 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	3324      	adds	r3, #36	; 0x24
 8008b4e:	4618      	mov	r0, r3
 8008b50:	f000 fd50 	bl	80095f4 <xTaskRemoveFromEventList>
 8008b54:	4603      	mov	r3, r0
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d001      	beq.n	8008b5e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008b5a:	f000 fe27 	bl	80097ac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008b5e:	7bfb      	ldrb	r3, [r7, #15]
 8008b60:	3b01      	subs	r3, #1
 8008b62:	b2db      	uxtb	r3, r3
 8008b64:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	dce9      	bgt.n	8008b42 <prvUnlockQueue+0x16>
 8008b6e:	e000      	b.n	8008b72 <prvUnlockQueue+0x46>
					break;
 8008b70:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	22ff      	movs	r2, #255	; 0xff
 8008b76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008b7a:	f001 fd83 	bl	800a684 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008b7e:	f001 fd51 	bl	800a624 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008b88:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008b8a:	e011      	b.n	8008bb0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	691b      	ldr	r3, [r3, #16]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d012      	beq.n	8008bba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	3310      	adds	r3, #16
 8008b98:	4618      	mov	r0, r3
 8008b9a:	f000 fd2b 	bl	80095f4 <xTaskRemoveFromEventList>
 8008b9e:	4603      	mov	r3, r0
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d001      	beq.n	8008ba8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008ba4:	f000 fe02 	bl	80097ac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008ba8:	7bbb      	ldrb	r3, [r7, #14]
 8008baa:	3b01      	subs	r3, #1
 8008bac:	b2db      	uxtb	r3, r3
 8008bae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008bb0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	dce9      	bgt.n	8008b8c <prvUnlockQueue+0x60>
 8008bb8:	e000      	b.n	8008bbc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008bba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	22ff      	movs	r2, #255	; 0xff
 8008bc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008bc4:	f001 fd5e 	bl	800a684 <vPortExitCritical>
}
 8008bc8:	bf00      	nop
 8008bca:	3710      	adds	r7, #16
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	bd80      	pop	{r7, pc}

08008bd0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b084      	sub	sp, #16
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008bd8:	f001 fd24 	bl	800a624 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d102      	bne.n	8008bea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008be4:	2301      	movs	r3, #1
 8008be6:	60fb      	str	r3, [r7, #12]
 8008be8:	e001      	b.n	8008bee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008bea:	2300      	movs	r3, #0
 8008bec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008bee:	f001 fd49 	bl	800a684 <vPortExitCritical>

	return xReturn;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
}
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	3710      	adds	r7, #16
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}

08008bfc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b084      	sub	sp, #16
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008c04:	f001 fd0e 	bl	800a624 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c10:	429a      	cmp	r2, r3
 8008c12:	d102      	bne.n	8008c1a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008c14:	2301      	movs	r3, #1
 8008c16:	60fb      	str	r3, [r7, #12]
 8008c18:	e001      	b.n	8008c1e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008c1e:	f001 fd31 	bl	800a684 <vPortExitCritical>

	return xReturn;
 8008c22:	68fb      	ldr	r3, [r7, #12]
}
 8008c24:	4618      	mov	r0, r3
 8008c26:	3710      	adds	r7, #16
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	bd80      	pop	{r7, pc}

08008c2c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008c2c:	b480      	push	{r7}
 8008c2e:	b085      	sub	sp, #20
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
 8008c34:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008c36:	2300      	movs	r3, #0
 8008c38:	60fb      	str	r3, [r7, #12]
 8008c3a:	e014      	b.n	8008c66 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008c3c:	4a0f      	ldr	r2, [pc, #60]	; (8008c7c <vQueueAddToRegistry+0x50>)
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d10b      	bne.n	8008c60 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008c48:	490c      	ldr	r1, [pc, #48]	; (8008c7c <vQueueAddToRegistry+0x50>)
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	683a      	ldr	r2, [r7, #0]
 8008c4e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008c52:	4a0a      	ldr	r2, [pc, #40]	; (8008c7c <vQueueAddToRegistry+0x50>)
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	00db      	lsls	r3, r3, #3
 8008c58:	4413      	add	r3, r2
 8008c5a:	687a      	ldr	r2, [r7, #4]
 8008c5c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008c5e:	e006      	b.n	8008c6e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	3301      	adds	r3, #1
 8008c64:	60fb      	str	r3, [r7, #12]
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	2b07      	cmp	r3, #7
 8008c6a:	d9e7      	bls.n	8008c3c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008c6c:	bf00      	nop
 8008c6e:	bf00      	nop
 8008c70:	3714      	adds	r7, #20
 8008c72:	46bd      	mov	sp, r7
 8008c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c78:	4770      	bx	lr
 8008c7a:	bf00      	nop
 8008c7c:	2000356c 	.word	0x2000356c

08008c80 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b086      	sub	sp, #24
 8008c84:	af00      	add	r7, sp, #0
 8008c86:	60f8      	str	r0, [r7, #12]
 8008c88:	60b9      	str	r1, [r7, #8]
 8008c8a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008c90:	f001 fcc8 	bl	800a624 <vPortEnterCritical>
 8008c94:	697b      	ldr	r3, [r7, #20]
 8008c96:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008c9a:	b25b      	sxtb	r3, r3
 8008c9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ca0:	d103      	bne.n	8008caa <vQueueWaitForMessageRestricted+0x2a>
 8008ca2:	697b      	ldr	r3, [r7, #20]
 8008ca4:	2200      	movs	r2, #0
 8008ca6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008caa:	697b      	ldr	r3, [r7, #20]
 8008cac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008cb0:	b25b      	sxtb	r3, r3
 8008cb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cb6:	d103      	bne.n	8008cc0 <vQueueWaitForMessageRestricted+0x40>
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008cc0:	f001 fce0 	bl	800a684 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d106      	bne.n	8008cda <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008ccc:	697b      	ldr	r3, [r7, #20]
 8008cce:	3324      	adds	r3, #36	; 0x24
 8008cd0:	687a      	ldr	r2, [r7, #4]
 8008cd2:	68b9      	ldr	r1, [r7, #8]
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	f000 fc61 	bl	800959c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008cda:	6978      	ldr	r0, [r7, #20]
 8008cdc:	f7ff ff26 	bl	8008b2c <prvUnlockQueue>
	}
 8008ce0:	bf00      	nop
 8008ce2:	3718      	adds	r7, #24
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	bd80      	pop	{r7, pc}

08008ce8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b08e      	sub	sp, #56	; 0x38
 8008cec:	af04      	add	r7, sp, #16
 8008cee:	60f8      	str	r0, [r7, #12]
 8008cf0:	60b9      	str	r1, [r7, #8]
 8008cf2:	607a      	str	r2, [r7, #4]
 8008cf4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008cf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d10a      	bne.n	8008d12 <xTaskCreateStatic+0x2a>
	__asm volatile
 8008cfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d00:	f383 8811 	msr	BASEPRI, r3
 8008d04:	f3bf 8f6f 	isb	sy
 8008d08:	f3bf 8f4f 	dsb	sy
 8008d0c:	623b      	str	r3, [r7, #32]
}
 8008d0e:	bf00      	nop
 8008d10:	e7fe      	b.n	8008d10 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008d12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d10a      	bne.n	8008d2e <xTaskCreateStatic+0x46>
	__asm volatile
 8008d18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d1c:	f383 8811 	msr	BASEPRI, r3
 8008d20:	f3bf 8f6f 	isb	sy
 8008d24:	f3bf 8f4f 	dsb	sy
 8008d28:	61fb      	str	r3, [r7, #28]
}
 8008d2a:	bf00      	nop
 8008d2c:	e7fe      	b.n	8008d2c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008d2e:	23bc      	movs	r3, #188	; 0xbc
 8008d30:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008d32:	693b      	ldr	r3, [r7, #16]
 8008d34:	2bbc      	cmp	r3, #188	; 0xbc
 8008d36:	d00a      	beq.n	8008d4e <xTaskCreateStatic+0x66>
	__asm volatile
 8008d38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d3c:	f383 8811 	msr	BASEPRI, r3
 8008d40:	f3bf 8f6f 	isb	sy
 8008d44:	f3bf 8f4f 	dsb	sy
 8008d48:	61bb      	str	r3, [r7, #24]
}
 8008d4a:	bf00      	nop
 8008d4c:	e7fe      	b.n	8008d4c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008d4e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d01e      	beq.n	8008d94 <xTaskCreateStatic+0xac>
 8008d56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d01b      	beq.n	8008d94 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d5e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d62:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008d64:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d68:	2202      	movs	r2, #2
 8008d6a:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008d6e:	2300      	movs	r3, #0
 8008d70:	9303      	str	r3, [sp, #12]
 8008d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d74:	9302      	str	r3, [sp, #8]
 8008d76:	f107 0314 	add.w	r3, r7, #20
 8008d7a:	9301      	str	r3, [sp, #4]
 8008d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d7e:	9300      	str	r3, [sp, #0]
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	687a      	ldr	r2, [r7, #4]
 8008d84:	68b9      	ldr	r1, [r7, #8]
 8008d86:	68f8      	ldr	r0, [r7, #12]
 8008d88:	f000 f850 	bl	8008e2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008d8c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008d8e:	f000 f8f3 	bl	8008f78 <prvAddNewTaskToReadyList>
 8008d92:	e001      	b.n	8008d98 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008d94:	2300      	movs	r3, #0
 8008d96:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008d98:	697b      	ldr	r3, [r7, #20]
	}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3728      	adds	r7, #40	; 0x28
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}

08008da2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008da2:	b580      	push	{r7, lr}
 8008da4:	b08c      	sub	sp, #48	; 0x30
 8008da6:	af04      	add	r7, sp, #16
 8008da8:	60f8      	str	r0, [r7, #12]
 8008daa:	60b9      	str	r1, [r7, #8]
 8008dac:	603b      	str	r3, [r7, #0]
 8008dae:	4613      	mov	r3, r2
 8008db0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008db2:	88fb      	ldrh	r3, [r7, #6]
 8008db4:	009b      	lsls	r3, r3, #2
 8008db6:	4618      	mov	r0, r3
 8008db8:	f001 fd56 	bl	800a868 <pvPortMalloc>
 8008dbc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008dbe:	697b      	ldr	r3, [r7, #20]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d00e      	beq.n	8008de2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008dc4:	20bc      	movs	r0, #188	; 0xbc
 8008dc6:	f001 fd4f 	bl	800a868 <pvPortMalloc>
 8008dca:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008dcc:	69fb      	ldr	r3, [r7, #28]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d003      	beq.n	8008dda <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008dd2:	69fb      	ldr	r3, [r7, #28]
 8008dd4:	697a      	ldr	r2, [r7, #20]
 8008dd6:	631a      	str	r2, [r3, #48]	; 0x30
 8008dd8:	e005      	b.n	8008de6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008dda:	6978      	ldr	r0, [r7, #20]
 8008ddc:	f001 fe10 	bl	800aa00 <vPortFree>
 8008de0:	e001      	b.n	8008de6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008de2:	2300      	movs	r3, #0
 8008de4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008de6:	69fb      	ldr	r3, [r7, #28]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d017      	beq.n	8008e1c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008dec:	69fb      	ldr	r3, [r7, #28]
 8008dee:	2200      	movs	r2, #0
 8008df0:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008df4:	88fa      	ldrh	r2, [r7, #6]
 8008df6:	2300      	movs	r3, #0
 8008df8:	9303      	str	r3, [sp, #12]
 8008dfa:	69fb      	ldr	r3, [r7, #28]
 8008dfc:	9302      	str	r3, [sp, #8]
 8008dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e00:	9301      	str	r3, [sp, #4]
 8008e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e04:	9300      	str	r3, [sp, #0]
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	68b9      	ldr	r1, [r7, #8]
 8008e0a:	68f8      	ldr	r0, [r7, #12]
 8008e0c:	f000 f80e 	bl	8008e2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008e10:	69f8      	ldr	r0, [r7, #28]
 8008e12:	f000 f8b1 	bl	8008f78 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008e16:	2301      	movs	r3, #1
 8008e18:	61bb      	str	r3, [r7, #24]
 8008e1a:	e002      	b.n	8008e22 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8008e20:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008e22:	69bb      	ldr	r3, [r7, #24]
	}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3720      	adds	r7, #32
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}

08008e2c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b088      	sub	sp, #32
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	60f8      	str	r0, [r7, #12]
 8008e34:	60b9      	str	r1, [r7, #8]
 8008e36:	607a      	str	r2, [r7, #4]
 8008e38:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e3c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	009b      	lsls	r3, r3, #2
 8008e42:	461a      	mov	r2, r3
 8008e44:	21a5      	movs	r1, #165	; 0xa5
 8008e46:	f002 f915 	bl	800b074 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008e54:	3b01      	subs	r3, #1
 8008e56:	009b      	lsls	r3, r3, #2
 8008e58:	4413      	add	r3, r2
 8008e5a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008e5c:	69bb      	ldr	r3, [r7, #24]
 8008e5e:	f023 0307 	bic.w	r3, r3, #7
 8008e62:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008e64:	69bb      	ldr	r3, [r7, #24]
 8008e66:	f003 0307 	and.w	r3, r3, #7
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d00a      	beq.n	8008e84 <prvInitialiseNewTask+0x58>
	__asm volatile
 8008e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e72:	f383 8811 	msr	BASEPRI, r3
 8008e76:	f3bf 8f6f 	isb	sy
 8008e7a:	f3bf 8f4f 	dsb	sy
 8008e7e:	617b      	str	r3, [r7, #20]
}
 8008e80:	bf00      	nop
 8008e82:	e7fe      	b.n	8008e82 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d01f      	beq.n	8008eca <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	61fb      	str	r3, [r7, #28]
 8008e8e:	e012      	b.n	8008eb6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008e90:	68ba      	ldr	r2, [r7, #8]
 8008e92:	69fb      	ldr	r3, [r7, #28]
 8008e94:	4413      	add	r3, r2
 8008e96:	7819      	ldrb	r1, [r3, #0]
 8008e98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e9a:	69fb      	ldr	r3, [r7, #28]
 8008e9c:	4413      	add	r3, r2
 8008e9e:	3334      	adds	r3, #52	; 0x34
 8008ea0:	460a      	mov	r2, r1
 8008ea2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008ea4:	68ba      	ldr	r2, [r7, #8]
 8008ea6:	69fb      	ldr	r3, [r7, #28]
 8008ea8:	4413      	add	r3, r2
 8008eaa:	781b      	ldrb	r3, [r3, #0]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d006      	beq.n	8008ebe <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008eb0:	69fb      	ldr	r3, [r7, #28]
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	61fb      	str	r3, [r7, #28]
 8008eb6:	69fb      	ldr	r3, [r7, #28]
 8008eb8:	2b0f      	cmp	r3, #15
 8008eba:	d9e9      	bls.n	8008e90 <prvInitialiseNewTask+0x64>
 8008ebc:	e000      	b.n	8008ec0 <prvInitialiseNewTask+0x94>
			{
				break;
 8008ebe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008ec8:	e003      	b.n	8008ed2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ecc:	2200      	movs	r2, #0
 8008ece:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ed4:	2b37      	cmp	r3, #55	; 0x37
 8008ed6:	d901      	bls.n	8008edc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008ed8:	2337      	movs	r3, #55	; 0x37
 8008eda:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ede:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008ee0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ee4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008ee6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008ee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eea:	2200      	movs	r2, #0
 8008eec:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ef0:	3304      	adds	r3, #4
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	f7fe ffe8 	bl	8007ec8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008efa:	3318      	adds	r3, #24
 8008efc:	4618      	mov	r0, r3
 8008efe:	f7fe ffe3 	bl	8007ec8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008f02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f06:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f0a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f10:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f16:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008f18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008f20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f22:	2200      	movs	r2, #0
 8008f24:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f2a:	3354      	adds	r3, #84	; 0x54
 8008f2c:	2260      	movs	r2, #96	; 0x60
 8008f2e:	2100      	movs	r1, #0
 8008f30:	4618      	mov	r0, r3
 8008f32:	f002 f89f 	bl	800b074 <memset>
 8008f36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f38:	4a0c      	ldr	r2, [pc, #48]	; (8008f6c <prvInitialiseNewTask+0x140>)
 8008f3a:	659a      	str	r2, [r3, #88]	; 0x58
 8008f3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f3e:	4a0c      	ldr	r2, [pc, #48]	; (8008f70 <prvInitialiseNewTask+0x144>)
 8008f40:	65da      	str	r2, [r3, #92]	; 0x5c
 8008f42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f44:	4a0b      	ldr	r2, [pc, #44]	; (8008f74 <prvInitialiseNewTask+0x148>)
 8008f46:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008f48:	683a      	ldr	r2, [r7, #0]
 8008f4a:	68f9      	ldr	r1, [r7, #12]
 8008f4c:	69b8      	ldr	r0, [r7, #24]
 8008f4e:	f001 fa3f 	bl	800a3d0 <pxPortInitialiseStack>
 8008f52:	4602      	mov	r2, r0
 8008f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f56:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d002      	beq.n	8008f64 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008f5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008f62:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008f64:	bf00      	nop
 8008f66:	3720      	adds	r7, #32
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	bd80      	pop	{r7, pc}
 8008f6c:	0800ff48 	.word	0x0800ff48
 8008f70:	0800ff68 	.word	0x0800ff68
 8008f74:	0800ff28 	.word	0x0800ff28

08008f78 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008f78:	b580      	push	{r7, lr}
 8008f7a:	b082      	sub	sp, #8
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008f80:	f001 fb50 	bl	800a624 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008f84:	4b2d      	ldr	r3, [pc, #180]	; (800903c <prvAddNewTaskToReadyList+0xc4>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	3301      	adds	r3, #1
 8008f8a:	4a2c      	ldr	r2, [pc, #176]	; (800903c <prvAddNewTaskToReadyList+0xc4>)
 8008f8c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008f8e:	4b2c      	ldr	r3, [pc, #176]	; (8009040 <prvAddNewTaskToReadyList+0xc8>)
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d109      	bne.n	8008faa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008f96:	4a2a      	ldr	r2, [pc, #168]	; (8009040 <prvAddNewTaskToReadyList+0xc8>)
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008f9c:	4b27      	ldr	r3, [pc, #156]	; (800903c <prvAddNewTaskToReadyList+0xc4>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	d110      	bne.n	8008fc6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008fa4:	f000 fc26 	bl	80097f4 <prvInitialiseTaskLists>
 8008fa8:	e00d      	b.n	8008fc6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008faa:	4b26      	ldr	r3, [pc, #152]	; (8009044 <prvAddNewTaskToReadyList+0xcc>)
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d109      	bne.n	8008fc6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008fb2:	4b23      	ldr	r3, [pc, #140]	; (8009040 <prvAddNewTaskToReadyList+0xc8>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fbc:	429a      	cmp	r2, r3
 8008fbe:	d802      	bhi.n	8008fc6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008fc0:	4a1f      	ldr	r2, [pc, #124]	; (8009040 <prvAddNewTaskToReadyList+0xc8>)
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008fc6:	4b20      	ldr	r3, [pc, #128]	; (8009048 <prvAddNewTaskToReadyList+0xd0>)
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	3301      	adds	r3, #1
 8008fcc:	4a1e      	ldr	r2, [pc, #120]	; (8009048 <prvAddNewTaskToReadyList+0xd0>)
 8008fce:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008fd0:	4b1d      	ldr	r3, [pc, #116]	; (8009048 <prvAddNewTaskToReadyList+0xd0>)
 8008fd2:	681a      	ldr	r2, [r3, #0]
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008fdc:	4b1b      	ldr	r3, [pc, #108]	; (800904c <prvAddNewTaskToReadyList+0xd4>)
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	429a      	cmp	r2, r3
 8008fe2:	d903      	bls.n	8008fec <prvAddNewTaskToReadyList+0x74>
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fe8:	4a18      	ldr	r2, [pc, #96]	; (800904c <prvAddNewTaskToReadyList+0xd4>)
 8008fea:	6013      	str	r3, [r2, #0]
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008ff0:	4613      	mov	r3, r2
 8008ff2:	009b      	lsls	r3, r3, #2
 8008ff4:	4413      	add	r3, r2
 8008ff6:	009b      	lsls	r3, r3, #2
 8008ff8:	4a15      	ldr	r2, [pc, #84]	; (8009050 <prvAddNewTaskToReadyList+0xd8>)
 8008ffa:	441a      	add	r2, r3
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	3304      	adds	r3, #4
 8009000:	4619      	mov	r1, r3
 8009002:	4610      	mov	r0, r2
 8009004:	f7fe ff6d 	bl	8007ee2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009008:	f001 fb3c 	bl	800a684 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800900c:	4b0d      	ldr	r3, [pc, #52]	; (8009044 <prvAddNewTaskToReadyList+0xcc>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d00e      	beq.n	8009032 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009014:	4b0a      	ldr	r3, [pc, #40]	; (8009040 <prvAddNewTaskToReadyList+0xc8>)
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800901e:	429a      	cmp	r2, r3
 8009020:	d207      	bcs.n	8009032 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009022:	4b0c      	ldr	r3, [pc, #48]	; (8009054 <prvAddNewTaskToReadyList+0xdc>)
 8009024:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009028:	601a      	str	r2, [r3, #0]
 800902a:	f3bf 8f4f 	dsb	sy
 800902e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009032:	bf00      	nop
 8009034:	3708      	adds	r7, #8
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}
 800903a:	bf00      	nop
 800903c:	20003a80 	.word	0x20003a80
 8009040:	200035ac 	.word	0x200035ac
 8009044:	20003a8c 	.word	0x20003a8c
 8009048:	20003a9c 	.word	0x20003a9c
 800904c:	20003a88 	.word	0x20003a88
 8009050:	200035b0 	.word	0x200035b0
 8009054:	e000ed04 	.word	0xe000ed04

08009058 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009058:	b580      	push	{r7, lr}
 800905a:	b084      	sub	sp, #16
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009060:	2300      	movs	r3, #0
 8009062:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2b00      	cmp	r3, #0
 8009068:	d017      	beq.n	800909a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800906a:	4b13      	ldr	r3, [pc, #76]	; (80090b8 <vTaskDelay+0x60>)
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d00a      	beq.n	8009088 <vTaskDelay+0x30>
	__asm volatile
 8009072:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009076:	f383 8811 	msr	BASEPRI, r3
 800907a:	f3bf 8f6f 	isb	sy
 800907e:	f3bf 8f4f 	dsb	sy
 8009082:	60bb      	str	r3, [r7, #8]
}
 8009084:	bf00      	nop
 8009086:	e7fe      	b.n	8009086 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009088:	f000 f88a 	bl	80091a0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800908c:	2100      	movs	r1, #0
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f000 fdfc 	bl	8009c8c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009094:	f000 f892 	bl	80091bc <xTaskResumeAll>
 8009098:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	2b00      	cmp	r3, #0
 800909e:	d107      	bne.n	80090b0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80090a0:	4b06      	ldr	r3, [pc, #24]	; (80090bc <vTaskDelay+0x64>)
 80090a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090a6:	601a      	str	r2, [r3, #0]
 80090a8:	f3bf 8f4f 	dsb	sy
 80090ac:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80090b0:	bf00      	nop
 80090b2:	3710      	adds	r7, #16
 80090b4:	46bd      	mov	sp, r7
 80090b6:	bd80      	pop	{r7, pc}
 80090b8:	20003aa8 	.word	0x20003aa8
 80090bc:	e000ed04 	.word	0xe000ed04

080090c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b08a      	sub	sp, #40	; 0x28
 80090c4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80090c6:	2300      	movs	r3, #0
 80090c8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80090ca:	2300      	movs	r3, #0
 80090cc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80090ce:	463a      	mov	r2, r7
 80090d0:	1d39      	adds	r1, r7, #4
 80090d2:	f107 0308 	add.w	r3, r7, #8
 80090d6:	4618      	mov	r0, r3
 80090d8:	f7fe fea2 	bl	8007e20 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80090dc:	6839      	ldr	r1, [r7, #0]
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	68ba      	ldr	r2, [r7, #8]
 80090e2:	9202      	str	r2, [sp, #8]
 80090e4:	9301      	str	r3, [sp, #4]
 80090e6:	2300      	movs	r3, #0
 80090e8:	9300      	str	r3, [sp, #0]
 80090ea:	2300      	movs	r3, #0
 80090ec:	460a      	mov	r2, r1
 80090ee:	4924      	ldr	r1, [pc, #144]	; (8009180 <vTaskStartScheduler+0xc0>)
 80090f0:	4824      	ldr	r0, [pc, #144]	; (8009184 <vTaskStartScheduler+0xc4>)
 80090f2:	f7ff fdf9 	bl	8008ce8 <xTaskCreateStatic>
 80090f6:	4603      	mov	r3, r0
 80090f8:	4a23      	ldr	r2, [pc, #140]	; (8009188 <vTaskStartScheduler+0xc8>)
 80090fa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80090fc:	4b22      	ldr	r3, [pc, #136]	; (8009188 <vTaskStartScheduler+0xc8>)
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d002      	beq.n	800910a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009104:	2301      	movs	r3, #1
 8009106:	617b      	str	r3, [r7, #20]
 8009108:	e001      	b.n	800910e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800910a:	2300      	movs	r3, #0
 800910c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800910e:	697b      	ldr	r3, [r7, #20]
 8009110:	2b01      	cmp	r3, #1
 8009112:	d102      	bne.n	800911a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009114:	f000 fe0e 	bl	8009d34 <xTimerCreateTimerTask>
 8009118:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	2b01      	cmp	r3, #1
 800911e:	d11b      	bne.n	8009158 <vTaskStartScheduler+0x98>
	__asm volatile
 8009120:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009124:	f383 8811 	msr	BASEPRI, r3
 8009128:	f3bf 8f6f 	isb	sy
 800912c:	f3bf 8f4f 	dsb	sy
 8009130:	613b      	str	r3, [r7, #16]
}
 8009132:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009134:	4b15      	ldr	r3, [pc, #84]	; (800918c <vTaskStartScheduler+0xcc>)
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	3354      	adds	r3, #84	; 0x54
 800913a:	4a15      	ldr	r2, [pc, #84]	; (8009190 <vTaskStartScheduler+0xd0>)
 800913c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800913e:	4b15      	ldr	r3, [pc, #84]	; (8009194 <vTaskStartScheduler+0xd4>)
 8009140:	f04f 32ff 	mov.w	r2, #4294967295
 8009144:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009146:	4b14      	ldr	r3, [pc, #80]	; (8009198 <vTaskStartScheduler+0xd8>)
 8009148:	2201      	movs	r2, #1
 800914a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800914c:	4b13      	ldr	r3, [pc, #76]	; (800919c <vTaskStartScheduler+0xdc>)
 800914e:	2200      	movs	r2, #0
 8009150:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009152:	f001 f9c5 	bl	800a4e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009156:	e00e      	b.n	8009176 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009158:	697b      	ldr	r3, [r7, #20]
 800915a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800915e:	d10a      	bne.n	8009176 <vTaskStartScheduler+0xb6>
	__asm volatile
 8009160:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009164:	f383 8811 	msr	BASEPRI, r3
 8009168:	f3bf 8f6f 	isb	sy
 800916c:	f3bf 8f4f 	dsb	sy
 8009170:	60fb      	str	r3, [r7, #12]
}
 8009172:	bf00      	nop
 8009174:	e7fe      	b.n	8009174 <vTaskStartScheduler+0xb4>
}
 8009176:	bf00      	nop
 8009178:	3718      	adds	r7, #24
 800917a:	46bd      	mov	sp, r7
 800917c:	bd80      	pop	{r7, pc}
 800917e:	bf00      	nop
 8009180:	0800fecc 	.word	0x0800fecc
 8009184:	080097c5 	.word	0x080097c5
 8009188:	20003aa4 	.word	0x20003aa4
 800918c:	200035ac 	.word	0x200035ac
 8009190:	20000010 	.word	0x20000010
 8009194:	20003aa0 	.word	0x20003aa0
 8009198:	20003a8c 	.word	0x20003a8c
 800919c:	20003a84 	.word	0x20003a84

080091a0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80091a0:	b480      	push	{r7}
 80091a2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80091a4:	4b04      	ldr	r3, [pc, #16]	; (80091b8 <vTaskSuspendAll+0x18>)
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	3301      	adds	r3, #1
 80091aa:	4a03      	ldr	r2, [pc, #12]	; (80091b8 <vTaskSuspendAll+0x18>)
 80091ac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80091ae:	bf00      	nop
 80091b0:	46bd      	mov	sp, r7
 80091b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b6:	4770      	bx	lr
 80091b8:	20003aa8 	.word	0x20003aa8

080091bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b084      	sub	sp, #16
 80091c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80091c2:	2300      	movs	r3, #0
 80091c4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80091c6:	2300      	movs	r3, #0
 80091c8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80091ca:	4b42      	ldr	r3, [pc, #264]	; (80092d4 <xTaskResumeAll+0x118>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d10a      	bne.n	80091e8 <xTaskResumeAll+0x2c>
	__asm volatile
 80091d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091d6:	f383 8811 	msr	BASEPRI, r3
 80091da:	f3bf 8f6f 	isb	sy
 80091de:	f3bf 8f4f 	dsb	sy
 80091e2:	603b      	str	r3, [r7, #0]
}
 80091e4:	bf00      	nop
 80091e6:	e7fe      	b.n	80091e6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80091e8:	f001 fa1c 	bl	800a624 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80091ec:	4b39      	ldr	r3, [pc, #228]	; (80092d4 <xTaskResumeAll+0x118>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	3b01      	subs	r3, #1
 80091f2:	4a38      	ldr	r2, [pc, #224]	; (80092d4 <xTaskResumeAll+0x118>)
 80091f4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80091f6:	4b37      	ldr	r3, [pc, #220]	; (80092d4 <xTaskResumeAll+0x118>)
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d162      	bne.n	80092c4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80091fe:	4b36      	ldr	r3, [pc, #216]	; (80092d8 <xTaskResumeAll+0x11c>)
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d05e      	beq.n	80092c4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009206:	e02f      	b.n	8009268 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009208:	4b34      	ldr	r3, [pc, #208]	; (80092dc <xTaskResumeAll+0x120>)
 800920a:	68db      	ldr	r3, [r3, #12]
 800920c:	68db      	ldr	r3, [r3, #12]
 800920e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	3318      	adds	r3, #24
 8009214:	4618      	mov	r0, r3
 8009216:	f7fe fec1 	bl	8007f9c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	3304      	adds	r3, #4
 800921e:	4618      	mov	r0, r3
 8009220:	f7fe febc 	bl	8007f9c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009228:	4b2d      	ldr	r3, [pc, #180]	; (80092e0 <xTaskResumeAll+0x124>)
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	429a      	cmp	r2, r3
 800922e:	d903      	bls.n	8009238 <xTaskResumeAll+0x7c>
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009234:	4a2a      	ldr	r2, [pc, #168]	; (80092e0 <xTaskResumeAll+0x124>)
 8009236:	6013      	str	r3, [r2, #0]
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800923c:	4613      	mov	r3, r2
 800923e:	009b      	lsls	r3, r3, #2
 8009240:	4413      	add	r3, r2
 8009242:	009b      	lsls	r3, r3, #2
 8009244:	4a27      	ldr	r2, [pc, #156]	; (80092e4 <xTaskResumeAll+0x128>)
 8009246:	441a      	add	r2, r3
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	3304      	adds	r3, #4
 800924c:	4619      	mov	r1, r3
 800924e:	4610      	mov	r0, r2
 8009250:	f7fe fe47 	bl	8007ee2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009258:	4b23      	ldr	r3, [pc, #140]	; (80092e8 <xTaskResumeAll+0x12c>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800925e:	429a      	cmp	r2, r3
 8009260:	d302      	bcc.n	8009268 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009262:	4b22      	ldr	r3, [pc, #136]	; (80092ec <xTaskResumeAll+0x130>)
 8009264:	2201      	movs	r2, #1
 8009266:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009268:	4b1c      	ldr	r3, [pc, #112]	; (80092dc <xTaskResumeAll+0x120>)
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d1cb      	bne.n	8009208 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d001      	beq.n	800927a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009276:	f000 fb5f 	bl	8009938 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800927a:	4b1d      	ldr	r3, [pc, #116]	; (80092f0 <xTaskResumeAll+0x134>)
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d010      	beq.n	80092a8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009286:	f000 f847 	bl	8009318 <xTaskIncrementTick>
 800928a:	4603      	mov	r3, r0
 800928c:	2b00      	cmp	r3, #0
 800928e:	d002      	beq.n	8009296 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009290:	4b16      	ldr	r3, [pc, #88]	; (80092ec <xTaskResumeAll+0x130>)
 8009292:	2201      	movs	r2, #1
 8009294:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	3b01      	subs	r3, #1
 800929a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d1f1      	bne.n	8009286 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80092a2:	4b13      	ldr	r3, [pc, #76]	; (80092f0 <xTaskResumeAll+0x134>)
 80092a4:	2200      	movs	r2, #0
 80092a6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80092a8:	4b10      	ldr	r3, [pc, #64]	; (80092ec <xTaskResumeAll+0x130>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d009      	beq.n	80092c4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80092b0:	2301      	movs	r3, #1
 80092b2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80092b4:	4b0f      	ldr	r3, [pc, #60]	; (80092f4 <xTaskResumeAll+0x138>)
 80092b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80092ba:	601a      	str	r2, [r3, #0]
 80092bc:	f3bf 8f4f 	dsb	sy
 80092c0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80092c4:	f001 f9de 	bl	800a684 <vPortExitCritical>

	return xAlreadyYielded;
 80092c8:	68bb      	ldr	r3, [r7, #8]
}
 80092ca:	4618      	mov	r0, r3
 80092cc:	3710      	adds	r7, #16
 80092ce:	46bd      	mov	sp, r7
 80092d0:	bd80      	pop	{r7, pc}
 80092d2:	bf00      	nop
 80092d4:	20003aa8 	.word	0x20003aa8
 80092d8:	20003a80 	.word	0x20003a80
 80092dc:	20003a40 	.word	0x20003a40
 80092e0:	20003a88 	.word	0x20003a88
 80092e4:	200035b0 	.word	0x200035b0
 80092e8:	200035ac 	.word	0x200035ac
 80092ec:	20003a94 	.word	0x20003a94
 80092f0:	20003a90 	.word	0x20003a90
 80092f4:	e000ed04 	.word	0xe000ed04

080092f8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80092f8:	b480      	push	{r7}
 80092fa:	b083      	sub	sp, #12
 80092fc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80092fe:	4b05      	ldr	r3, [pc, #20]	; (8009314 <xTaskGetTickCount+0x1c>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009304:	687b      	ldr	r3, [r7, #4]
}
 8009306:	4618      	mov	r0, r3
 8009308:	370c      	adds	r7, #12
 800930a:	46bd      	mov	sp, r7
 800930c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009310:	4770      	bx	lr
 8009312:	bf00      	nop
 8009314:	20003a84 	.word	0x20003a84

08009318 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b086      	sub	sp, #24
 800931c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800931e:	2300      	movs	r3, #0
 8009320:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009322:	4b4f      	ldr	r3, [pc, #316]	; (8009460 <xTaskIncrementTick+0x148>)
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	2b00      	cmp	r3, #0
 8009328:	f040 808f 	bne.w	800944a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800932c:	4b4d      	ldr	r3, [pc, #308]	; (8009464 <xTaskIncrementTick+0x14c>)
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	3301      	adds	r3, #1
 8009332:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009334:	4a4b      	ldr	r2, [pc, #300]	; (8009464 <xTaskIncrementTick+0x14c>)
 8009336:	693b      	ldr	r3, [r7, #16]
 8009338:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800933a:	693b      	ldr	r3, [r7, #16]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d120      	bne.n	8009382 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009340:	4b49      	ldr	r3, [pc, #292]	; (8009468 <xTaskIncrementTick+0x150>)
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d00a      	beq.n	8009360 <xTaskIncrementTick+0x48>
	__asm volatile
 800934a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800934e:	f383 8811 	msr	BASEPRI, r3
 8009352:	f3bf 8f6f 	isb	sy
 8009356:	f3bf 8f4f 	dsb	sy
 800935a:	603b      	str	r3, [r7, #0]
}
 800935c:	bf00      	nop
 800935e:	e7fe      	b.n	800935e <xTaskIncrementTick+0x46>
 8009360:	4b41      	ldr	r3, [pc, #260]	; (8009468 <xTaskIncrementTick+0x150>)
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	60fb      	str	r3, [r7, #12]
 8009366:	4b41      	ldr	r3, [pc, #260]	; (800946c <xTaskIncrementTick+0x154>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	4a3f      	ldr	r2, [pc, #252]	; (8009468 <xTaskIncrementTick+0x150>)
 800936c:	6013      	str	r3, [r2, #0]
 800936e:	4a3f      	ldr	r2, [pc, #252]	; (800946c <xTaskIncrementTick+0x154>)
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	6013      	str	r3, [r2, #0]
 8009374:	4b3e      	ldr	r3, [pc, #248]	; (8009470 <xTaskIncrementTick+0x158>)
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	3301      	adds	r3, #1
 800937a:	4a3d      	ldr	r2, [pc, #244]	; (8009470 <xTaskIncrementTick+0x158>)
 800937c:	6013      	str	r3, [r2, #0]
 800937e:	f000 fadb 	bl	8009938 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009382:	4b3c      	ldr	r3, [pc, #240]	; (8009474 <xTaskIncrementTick+0x15c>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	693a      	ldr	r2, [r7, #16]
 8009388:	429a      	cmp	r2, r3
 800938a:	d349      	bcc.n	8009420 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800938c:	4b36      	ldr	r3, [pc, #216]	; (8009468 <xTaskIncrementTick+0x150>)
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d104      	bne.n	80093a0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009396:	4b37      	ldr	r3, [pc, #220]	; (8009474 <xTaskIncrementTick+0x15c>)
 8009398:	f04f 32ff 	mov.w	r2, #4294967295
 800939c:	601a      	str	r2, [r3, #0]
					break;
 800939e:	e03f      	b.n	8009420 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093a0:	4b31      	ldr	r3, [pc, #196]	; (8009468 <xTaskIncrementTick+0x150>)
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	68db      	ldr	r3, [r3, #12]
 80093a6:	68db      	ldr	r3, [r3, #12]
 80093a8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80093aa:	68bb      	ldr	r3, [r7, #8]
 80093ac:	685b      	ldr	r3, [r3, #4]
 80093ae:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80093b0:	693a      	ldr	r2, [r7, #16]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	429a      	cmp	r2, r3
 80093b6:	d203      	bcs.n	80093c0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80093b8:	4a2e      	ldr	r2, [pc, #184]	; (8009474 <xTaskIncrementTick+0x15c>)
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80093be:	e02f      	b.n	8009420 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80093c0:	68bb      	ldr	r3, [r7, #8]
 80093c2:	3304      	adds	r3, #4
 80093c4:	4618      	mov	r0, r3
 80093c6:	f7fe fde9 	bl	8007f9c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d004      	beq.n	80093dc <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	3318      	adds	r3, #24
 80093d6:	4618      	mov	r0, r3
 80093d8:	f7fe fde0 	bl	8007f9c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80093dc:	68bb      	ldr	r3, [r7, #8]
 80093de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093e0:	4b25      	ldr	r3, [pc, #148]	; (8009478 <xTaskIncrementTick+0x160>)
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	429a      	cmp	r2, r3
 80093e6:	d903      	bls.n	80093f0 <xTaskIncrementTick+0xd8>
 80093e8:	68bb      	ldr	r3, [r7, #8]
 80093ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093ec:	4a22      	ldr	r2, [pc, #136]	; (8009478 <xTaskIncrementTick+0x160>)
 80093ee:	6013      	str	r3, [r2, #0]
 80093f0:	68bb      	ldr	r3, [r7, #8]
 80093f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093f4:	4613      	mov	r3, r2
 80093f6:	009b      	lsls	r3, r3, #2
 80093f8:	4413      	add	r3, r2
 80093fa:	009b      	lsls	r3, r3, #2
 80093fc:	4a1f      	ldr	r2, [pc, #124]	; (800947c <xTaskIncrementTick+0x164>)
 80093fe:	441a      	add	r2, r3
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	3304      	adds	r3, #4
 8009404:	4619      	mov	r1, r3
 8009406:	4610      	mov	r0, r2
 8009408:	f7fe fd6b 	bl	8007ee2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009410:	4b1b      	ldr	r3, [pc, #108]	; (8009480 <xTaskIncrementTick+0x168>)
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009416:	429a      	cmp	r2, r3
 8009418:	d3b8      	bcc.n	800938c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800941a:	2301      	movs	r3, #1
 800941c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800941e:	e7b5      	b.n	800938c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009420:	4b17      	ldr	r3, [pc, #92]	; (8009480 <xTaskIncrementTick+0x168>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009426:	4915      	ldr	r1, [pc, #84]	; (800947c <xTaskIncrementTick+0x164>)
 8009428:	4613      	mov	r3, r2
 800942a:	009b      	lsls	r3, r3, #2
 800942c:	4413      	add	r3, r2
 800942e:	009b      	lsls	r3, r3, #2
 8009430:	440b      	add	r3, r1
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	2b01      	cmp	r3, #1
 8009436:	d901      	bls.n	800943c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009438:	2301      	movs	r3, #1
 800943a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800943c:	4b11      	ldr	r3, [pc, #68]	; (8009484 <xTaskIncrementTick+0x16c>)
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d007      	beq.n	8009454 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009444:	2301      	movs	r3, #1
 8009446:	617b      	str	r3, [r7, #20]
 8009448:	e004      	b.n	8009454 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800944a:	4b0f      	ldr	r3, [pc, #60]	; (8009488 <xTaskIncrementTick+0x170>)
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	3301      	adds	r3, #1
 8009450:	4a0d      	ldr	r2, [pc, #52]	; (8009488 <xTaskIncrementTick+0x170>)
 8009452:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009454:	697b      	ldr	r3, [r7, #20]
}
 8009456:	4618      	mov	r0, r3
 8009458:	3718      	adds	r7, #24
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}
 800945e:	bf00      	nop
 8009460:	20003aa8 	.word	0x20003aa8
 8009464:	20003a84 	.word	0x20003a84
 8009468:	20003a38 	.word	0x20003a38
 800946c:	20003a3c 	.word	0x20003a3c
 8009470:	20003a98 	.word	0x20003a98
 8009474:	20003aa0 	.word	0x20003aa0
 8009478:	20003a88 	.word	0x20003a88
 800947c:	200035b0 	.word	0x200035b0
 8009480:	200035ac 	.word	0x200035ac
 8009484:	20003a94 	.word	0x20003a94
 8009488:	20003a90 	.word	0x20003a90

0800948c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800948c:	b480      	push	{r7}
 800948e:	b085      	sub	sp, #20
 8009490:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009492:	4b2a      	ldr	r3, [pc, #168]	; (800953c <vTaskSwitchContext+0xb0>)
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d003      	beq.n	80094a2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800949a:	4b29      	ldr	r3, [pc, #164]	; (8009540 <vTaskSwitchContext+0xb4>)
 800949c:	2201      	movs	r2, #1
 800949e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80094a0:	e046      	b.n	8009530 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 80094a2:	4b27      	ldr	r3, [pc, #156]	; (8009540 <vTaskSwitchContext+0xb4>)
 80094a4:	2200      	movs	r2, #0
 80094a6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80094a8:	4b26      	ldr	r3, [pc, #152]	; (8009544 <vTaskSwitchContext+0xb8>)
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	60fb      	str	r3, [r7, #12]
 80094ae:	e010      	b.n	80094d2 <vTaskSwitchContext+0x46>
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d10a      	bne.n	80094cc <vTaskSwitchContext+0x40>
	__asm volatile
 80094b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094ba:	f383 8811 	msr	BASEPRI, r3
 80094be:	f3bf 8f6f 	isb	sy
 80094c2:	f3bf 8f4f 	dsb	sy
 80094c6:	607b      	str	r3, [r7, #4]
}
 80094c8:	bf00      	nop
 80094ca:	e7fe      	b.n	80094ca <vTaskSwitchContext+0x3e>
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	3b01      	subs	r3, #1
 80094d0:	60fb      	str	r3, [r7, #12]
 80094d2:	491d      	ldr	r1, [pc, #116]	; (8009548 <vTaskSwitchContext+0xbc>)
 80094d4:	68fa      	ldr	r2, [r7, #12]
 80094d6:	4613      	mov	r3, r2
 80094d8:	009b      	lsls	r3, r3, #2
 80094da:	4413      	add	r3, r2
 80094dc:	009b      	lsls	r3, r3, #2
 80094de:	440b      	add	r3, r1
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d0e4      	beq.n	80094b0 <vTaskSwitchContext+0x24>
 80094e6:	68fa      	ldr	r2, [r7, #12]
 80094e8:	4613      	mov	r3, r2
 80094ea:	009b      	lsls	r3, r3, #2
 80094ec:	4413      	add	r3, r2
 80094ee:	009b      	lsls	r3, r3, #2
 80094f0:	4a15      	ldr	r2, [pc, #84]	; (8009548 <vTaskSwitchContext+0xbc>)
 80094f2:	4413      	add	r3, r2
 80094f4:	60bb      	str	r3, [r7, #8]
 80094f6:	68bb      	ldr	r3, [r7, #8]
 80094f8:	685b      	ldr	r3, [r3, #4]
 80094fa:	685a      	ldr	r2, [r3, #4]
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	605a      	str	r2, [r3, #4]
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	685a      	ldr	r2, [r3, #4]
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	3308      	adds	r3, #8
 8009508:	429a      	cmp	r2, r3
 800950a:	d104      	bne.n	8009516 <vTaskSwitchContext+0x8a>
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	685b      	ldr	r3, [r3, #4]
 8009510:	685a      	ldr	r2, [r3, #4]
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	605a      	str	r2, [r3, #4]
 8009516:	68bb      	ldr	r3, [r7, #8]
 8009518:	685b      	ldr	r3, [r3, #4]
 800951a:	68db      	ldr	r3, [r3, #12]
 800951c:	4a0b      	ldr	r2, [pc, #44]	; (800954c <vTaskSwitchContext+0xc0>)
 800951e:	6013      	str	r3, [r2, #0]
 8009520:	4a08      	ldr	r2, [pc, #32]	; (8009544 <vTaskSwitchContext+0xb8>)
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009526:	4b09      	ldr	r3, [pc, #36]	; (800954c <vTaskSwitchContext+0xc0>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	3354      	adds	r3, #84	; 0x54
 800952c:	4a08      	ldr	r2, [pc, #32]	; (8009550 <vTaskSwitchContext+0xc4>)
 800952e:	6013      	str	r3, [r2, #0]
}
 8009530:	bf00      	nop
 8009532:	3714      	adds	r7, #20
 8009534:	46bd      	mov	sp, r7
 8009536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953a:	4770      	bx	lr
 800953c:	20003aa8 	.word	0x20003aa8
 8009540:	20003a94 	.word	0x20003a94
 8009544:	20003a88 	.word	0x20003a88
 8009548:	200035b0 	.word	0x200035b0
 800954c:	200035ac 	.word	0x200035ac
 8009550:	20000010 	.word	0x20000010

08009554 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b084      	sub	sp, #16
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
 800955c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d10a      	bne.n	800957a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009564:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009568:	f383 8811 	msr	BASEPRI, r3
 800956c:	f3bf 8f6f 	isb	sy
 8009570:	f3bf 8f4f 	dsb	sy
 8009574:	60fb      	str	r3, [r7, #12]
}
 8009576:	bf00      	nop
 8009578:	e7fe      	b.n	8009578 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800957a:	4b07      	ldr	r3, [pc, #28]	; (8009598 <vTaskPlaceOnEventList+0x44>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	3318      	adds	r3, #24
 8009580:	4619      	mov	r1, r3
 8009582:	6878      	ldr	r0, [r7, #4]
 8009584:	f7fe fcd1 	bl	8007f2a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009588:	2101      	movs	r1, #1
 800958a:	6838      	ldr	r0, [r7, #0]
 800958c:	f000 fb7e 	bl	8009c8c <prvAddCurrentTaskToDelayedList>
}
 8009590:	bf00      	nop
 8009592:	3710      	adds	r7, #16
 8009594:	46bd      	mov	sp, r7
 8009596:	bd80      	pop	{r7, pc}
 8009598:	200035ac 	.word	0x200035ac

0800959c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800959c:	b580      	push	{r7, lr}
 800959e:	b086      	sub	sp, #24
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	60f8      	str	r0, [r7, #12]
 80095a4:	60b9      	str	r1, [r7, #8]
 80095a6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d10a      	bne.n	80095c4 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80095ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095b2:	f383 8811 	msr	BASEPRI, r3
 80095b6:	f3bf 8f6f 	isb	sy
 80095ba:	f3bf 8f4f 	dsb	sy
 80095be:	617b      	str	r3, [r7, #20]
}
 80095c0:	bf00      	nop
 80095c2:	e7fe      	b.n	80095c2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80095c4:	4b0a      	ldr	r3, [pc, #40]	; (80095f0 <vTaskPlaceOnEventListRestricted+0x54>)
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	3318      	adds	r3, #24
 80095ca:	4619      	mov	r1, r3
 80095cc:	68f8      	ldr	r0, [r7, #12]
 80095ce:	f7fe fc88 	bl	8007ee2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d002      	beq.n	80095de <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80095d8:	f04f 33ff 	mov.w	r3, #4294967295
 80095dc:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80095de:	6879      	ldr	r1, [r7, #4]
 80095e0:	68b8      	ldr	r0, [r7, #8]
 80095e2:	f000 fb53 	bl	8009c8c <prvAddCurrentTaskToDelayedList>
	}
 80095e6:	bf00      	nop
 80095e8:	3718      	adds	r7, #24
 80095ea:	46bd      	mov	sp, r7
 80095ec:	bd80      	pop	{r7, pc}
 80095ee:	bf00      	nop
 80095f0:	200035ac 	.word	0x200035ac

080095f4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b086      	sub	sp, #24
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	68db      	ldr	r3, [r3, #12]
 8009600:	68db      	ldr	r3, [r3, #12]
 8009602:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009604:	693b      	ldr	r3, [r7, #16]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d10a      	bne.n	8009620 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800960a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800960e:	f383 8811 	msr	BASEPRI, r3
 8009612:	f3bf 8f6f 	isb	sy
 8009616:	f3bf 8f4f 	dsb	sy
 800961a:	60fb      	str	r3, [r7, #12]
}
 800961c:	bf00      	nop
 800961e:	e7fe      	b.n	800961e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009620:	693b      	ldr	r3, [r7, #16]
 8009622:	3318      	adds	r3, #24
 8009624:	4618      	mov	r0, r3
 8009626:	f7fe fcb9 	bl	8007f9c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800962a:	4b1e      	ldr	r3, [pc, #120]	; (80096a4 <xTaskRemoveFromEventList+0xb0>)
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d11d      	bne.n	800966e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009632:	693b      	ldr	r3, [r7, #16]
 8009634:	3304      	adds	r3, #4
 8009636:	4618      	mov	r0, r3
 8009638:	f7fe fcb0 	bl	8007f9c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800963c:	693b      	ldr	r3, [r7, #16]
 800963e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009640:	4b19      	ldr	r3, [pc, #100]	; (80096a8 <xTaskRemoveFromEventList+0xb4>)
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	429a      	cmp	r2, r3
 8009646:	d903      	bls.n	8009650 <xTaskRemoveFromEventList+0x5c>
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800964c:	4a16      	ldr	r2, [pc, #88]	; (80096a8 <xTaskRemoveFromEventList+0xb4>)
 800964e:	6013      	str	r3, [r2, #0]
 8009650:	693b      	ldr	r3, [r7, #16]
 8009652:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009654:	4613      	mov	r3, r2
 8009656:	009b      	lsls	r3, r3, #2
 8009658:	4413      	add	r3, r2
 800965a:	009b      	lsls	r3, r3, #2
 800965c:	4a13      	ldr	r2, [pc, #76]	; (80096ac <xTaskRemoveFromEventList+0xb8>)
 800965e:	441a      	add	r2, r3
 8009660:	693b      	ldr	r3, [r7, #16]
 8009662:	3304      	adds	r3, #4
 8009664:	4619      	mov	r1, r3
 8009666:	4610      	mov	r0, r2
 8009668:	f7fe fc3b 	bl	8007ee2 <vListInsertEnd>
 800966c:	e005      	b.n	800967a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800966e:	693b      	ldr	r3, [r7, #16]
 8009670:	3318      	adds	r3, #24
 8009672:	4619      	mov	r1, r3
 8009674:	480e      	ldr	r0, [pc, #56]	; (80096b0 <xTaskRemoveFromEventList+0xbc>)
 8009676:	f7fe fc34 	bl	8007ee2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800967a:	693b      	ldr	r3, [r7, #16]
 800967c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800967e:	4b0d      	ldr	r3, [pc, #52]	; (80096b4 <xTaskRemoveFromEventList+0xc0>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009684:	429a      	cmp	r2, r3
 8009686:	d905      	bls.n	8009694 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009688:	2301      	movs	r3, #1
 800968a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800968c:	4b0a      	ldr	r3, [pc, #40]	; (80096b8 <xTaskRemoveFromEventList+0xc4>)
 800968e:	2201      	movs	r2, #1
 8009690:	601a      	str	r2, [r3, #0]
 8009692:	e001      	b.n	8009698 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009694:	2300      	movs	r3, #0
 8009696:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009698:	697b      	ldr	r3, [r7, #20]
}
 800969a:	4618      	mov	r0, r3
 800969c:	3718      	adds	r7, #24
 800969e:	46bd      	mov	sp, r7
 80096a0:	bd80      	pop	{r7, pc}
 80096a2:	bf00      	nop
 80096a4:	20003aa8 	.word	0x20003aa8
 80096a8:	20003a88 	.word	0x20003a88
 80096ac:	200035b0 	.word	0x200035b0
 80096b0:	20003a40 	.word	0x20003a40
 80096b4:	200035ac 	.word	0x200035ac
 80096b8:	20003a94 	.word	0x20003a94

080096bc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80096bc:	b480      	push	{r7}
 80096be:	b083      	sub	sp, #12
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80096c4:	4b06      	ldr	r3, [pc, #24]	; (80096e0 <vTaskInternalSetTimeOutState+0x24>)
 80096c6:	681a      	ldr	r2, [r3, #0]
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80096cc:	4b05      	ldr	r3, [pc, #20]	; (80096e4 <vTaskInternalSetTimeOutState+0x28>)
 80096ce:	681a      	ldr	r2, [r3, #0]
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	605a      	str	r2, [r3, #4]
}
 80096d4:	bf00      	nop
 80096d6:	370c      	adds	r7, #12
 80096d8:	46bd      	mov	sp, r7
 80096da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096de:	4770      	bx	lr
 80096e0:	20003a98 	.word	0x20003a98
 80096e4:	20003a84 	.word	0x20003a84

080096e8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b088      	sub	sp, #32
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	6078      	str	r0, [r7, #4]
 80096f0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d10a      	bne.n	800970e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80096f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096fc:	f383 8811 	msr	BASEPRI, r3
 8009700:	f3bf 8f6f 	isb	sy
 8009704:	f3bf 8f4f 	dsb	sy
 8009708:	613b      	str	r3, [r7, #16]
}
 800970a:	bf00      	nop
 800970c:	e7fe      	b.n	800970c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d10a      	bne.n	800972a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8009714:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009718:	f383 8811 	msr	BASEPRI, r3
 800971c:	f3bf 8f6f 	isb	sy
 8009720:	f3bf 8f4f 	dsb	sy
 8009724:	60fb      	str	r3, [r7, #12]
}
 8009726:	bf00      	nop
 8009728:	e7fe      	b.n	8009728 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800972a:	f000 ff7b 	bl	800a624 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800972e:	4b1d      	ldr	r3, [pc, #116]	; (80097a4 <xTaskCheckForTimeOut+0xbc>)
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	685b      	ldr	r3, [r3, #4]
 8009738:	69ba      	ldr	r2, [r7, #24]
 800973a:	1ad3      	subs	r3, r2, r3
 800973c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009746:	d102      	bne.n	800974e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009748:	2300      	movs	r3, #0
 800974a:	61fb      	str	r3, [r7, #28]
 800974c:	e023      	b.n	8009796 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681a      	ldr	r2, [r3, #0]
 8009752:	4b15      	ldr	r3, [pc, #84]	; (80097a8 <xTaskCheckForTimeOut+0xc0>)
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	429a      	cmp	r2, r3
 8009758:	d007      	beq.n	800976a <xTaskCheckForTimeOut+0x82>
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	685b      	ldr	r3, [r3, #4]
 800975e:	69ba      	ldr	r2, [r7, #24]
 8009760:	429a      	cmp	r2, r3
 8009762:	d302      	bcc.n	800976a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009764:	2301      	movs	r3, #1
 8009766:	61fb      	str	r3, [r7, #28]
 8009768:	e015      	b.n	8009796 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	697a      	ldr	r2, [r7, #20]
 8009770:	429a      	cmp	r2, r3
 8009772:	d20b      	bcs.n	800978c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	681a      	ldr	r2, [r3, #0]
 8009778:	697b      	ldr	r3, [r7, #20]
 800977a:	1ad2      	subs	r2, r2, r3
 800977c:	683b      	ldr	r3, [r7, #0]
 800977e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009780:	6878      	ldr	r0, [r7, #4]
 8009782:	f7ff ff9b 	bl	80096bc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009786:	2300      	movs	r3, #0
 8009788:	61fb      	str	r3, [r7, #28]
 800978a:	e004      	b.n	8009796 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	2200      	movs	r2, #0
 8009790:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009792:	2301      	movs	r3, #1
 8009794:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009796:	f000 ff75 	bl	800a684 <vPortExitCritical>

	return xReturn;
 800979a:	69fb      	ldr	r3, [r7, #28]
}
 800979c:	4618      	mov	r0, r3
 800979e:	3720      	adds	r7, #32
 80097a0:	46bd      	mov	sp, r7
 80097a2:	bd80      	pop	{r7, pc}
 80097a4:	20003a84 	.word	0x20003a84
 80097a8:	20003a98 	.word	0x20003a98

080097ac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80097ac:	b480      	push	{r7}
 80097ae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80097b0:	4b03      	ldr	r3, [pc, #12]	; (80097c0 <vTaskMissedYield+0x14>)
 80097b2:	2201      	movs	r2, #1
 80097b4:	601a      	str	r2, [r3, #0]
}
 80097b6:	bf00      	nop
 80097b8:	46bd      	mov	sp, r7
 80097ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097be:	4770      	bx	lr
 80097c0:	20003a94 	.word	0x20003a94

080097c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b082      	sub	sp, #8
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80097cc:	f000 f852 	bl	8009874 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80097d0:	4b06      	ldr	r3, [pc, #24]	; (80097ec <prvIdleTask+0x28>)
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	2b01      	cmp	r3, #1
 80097d6:	d9f9      	bls.n	80097cc <prvIdleTask+0x8>
			{
				taskYIELD();
 80097d8:	4b05      	ldr	r3, [pc, #20]	; (80097f0 <prvIdleTask+0x2c>)
 80097da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80097de:	601a      	str	r2, [r3, #0]
 80097e0:	f3bf 8f4f 	dsb	sy
 80097e4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80097e8:	e7f0      	b.n	80097cc <prvIdleTask+0x8>
 80097ea:	bf00      	nop
 80097ec:	200035b0 	.word	0x200035b0
 80097f0:	e000ed04 	.word	0xe000ed04

080097f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b082      	sub	sp, #8
 80097f8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80097fa:	2300      	movs	r3, #0
 80097fc:	607b      	str	r3, [r7, #4]
 80097fe:	e00c      	b.n	800981a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009800:	687a      	ldr	r2, [r7, #4]
 8009802:	4613      	mov	r3, r2
 8009804:	009b      	lsls	r3, r3, #2
 8009806:	4413      	add	r3, r2
 8009808:	009b      	lsls	r3, r3, #2
 800980a:	4a12      	ldr	r2, [pc, #72]	; (8009854 <prvInitialiseTaskLists+0x60>)
 800980c:	4413      	add	r3, r2
 800980e:	4618      	mov	r0, r3
 8009810:	f7fe fb3a 	bl	8007e88 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	3301      	adds	r3, #1
 8009818:	607b      	str	r3, [r7, #4]
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	2b37      	cmp	r3, #55	; 0x37
 800981e:	d9ef      	bls.n	8009800 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009820:	480d      	ldr	r0, [pc, #52]	; (8009858 <prvInitialiseTaskLists+0x64>)
 8009822:	f7fe fb31 	bl	8007e88 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009826:	480d      	ldr	r0, [pc, #52]	; (800985c <prvInitialiseTaskLists+0x68>)
 8009828:	f7fe fb2e 	bl	8007e88 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800982c:	480c      	ldr	r0, [pc, #48]	; (8009860 <prvInitialiseTaskLists+0x6c>)
 800982e:	f7fe fb2b 	bl	8007e88 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009832:	480c      	ldr	r0, [pc, #48]	; (8009864 <prvInitialiseTaskLists+0x70>)
 8009834:	f7fe fb28 	bl	8007e88 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009838:	480b      	ldr	r0, [pc, #44]	; (8009868 <prvInitialiseTaskLists+0x74>)
 800983a:	f7fe fb25 	bl	8007e88 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800983e:	4b0b      	ldr	r3, [pc, #44]	; (800986c <prvInitialiseTaskLists+0x78>)
 8009840:	4a05      	ldr	r2, [pc, #20]	; (8009858 <prvInitialiseTaskLists+0x64>)
 8009842:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009844:	4b0a      	ldr	r3, [pc, #40]	; (8009870 <prvInitialiseTaskLists+0x7c>)
 8009846:	4a05      	ldr	r2, [pc, #20]	; (800985c <prvInitialiseTaskLists+0x68>)
 8009848:	601a      	str	r2, [r3, #0]
}
 800984a:	bf00      	nop
 800984c:	3708      	adds	r7, #8
 800984e:	46bd      	mov	sp, r7
 8009850:	bd80      	pop	{r7, pc}
 8009852:	bf00      	nop
 8009854:	200035b0 	.word	0x200035b0
 8009858:	20003a10 	.word	0x20003a10
 800985c:	20003a24 	.word	0x20003a24
 8009860:	20003a40 	.word	0x20003a40
 8009864:	20003a54 	.word	0x20003a54
 8009868:	20003a6c 	.word	0x20003a6c
 800986c:	20003a38 	.word	0x20003a38
 8009870:	20003a3c 	.word	0x20003a3c

08009874 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b082      	sub	sp, #8
 8009878:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800987a:	e019      	b.n	80098b0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800987c:	f000 fed2 	bl	800a624 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009880:	4b10      	ldr	r3, [pc, #64]	; (80098c4 <prvCheckTasksWaitingTermination+0x50>)
 8009882:	68db      	ldr	r3, [r3, #12]
 8009884:	68db      	ldr	r3, [r3, #12]
 8009886:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	3304      	adds	r3, #4
 800988c:	4618      	mov	r0, r3
 800988e:	f7fe fb85 	bl	8007f9c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009892:	4b0d      	ldr	r3, [pc, #52]	; (80098c8 <prvCheckTasksWaitingTermination+0x54>)
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	3b01      	subs	r3, #1
 8009898:	4a0b      	ldr	r2, [pc, #44]	; (80098c8 <prvCheckTasksWaitingTermination+0x54>)
 800989a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800989c:	4b0b      	ldr	r3, [pc, #44]	; (80098cc <prvCheckTasksWaitingTermination+0x58>)
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	3b01      	subs	r3, #1
 80098a2:	4a0a      	ldr	r2, [pc, #40]	; (80098cc <prvCheckTasksWaitingTermination+0x58>)
 80098a4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80098a6:	f000 feed 	bl	800a684 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80098aa:	6878      	ldr	r0, [r7, #4]
 80098ac:	f000 f810 	bl	80098d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80098b0:	4b06      	ldr	r3, [pc, #24]	; (80098cc <prvCheckTasksWaitingTermination+0x58>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d1e1      	bne.n	800987c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80098b8:	bf00      	nop
 80098ba:	bf00      	nop
 80098bc:	3708      	adds	r7, #8
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}
 80098c2:	bf00      	nop
 80098c4:	20003a54 	.word	0x20003a54
 80098c8:	20003a80 	.word	0x20003a80
 80098cc:	20003a68 	.word	0x20003a68

080098d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b084      	sub	sp, #16
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	3354      	adds	r3, #84	; 0x54
 80098dc:	4618      	mov	r0, r3
 80098de:	f002 f9dd 	bl	800bc9c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d108      	bne.n	80098fe <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098f0:	4618      	mov	r0, r3
 80098f2:	f001 f885 	bl	800aa00 <vPortFree>
				vPortFree( pxTCB );
 80098f6:	6878      	ldr	r0, [r7, #4]
 80098f8:	f001 f882 	bl	800aa00 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80098fc:	e018      	b.n	8009930 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8009904:	2b01      	cmp	r3, #1
 8009906:	d103      	bne.n	8009910 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009908:	6878      	ldr	r0, [r7, #4]
 800990a:	f001 f879 	bl	800aa00 <vPortFree>
	}
 800990e:	e00f      	b.n	8009930 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8009916:	2b02      	cmp	r3, #2
 8009918:	d00a      	beq.n	8009930 <prvDeleteTCB+0x60>
	__asm volatile
 800991a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800991e:	f383 8811 	msr	BASEPRI, r3
 8009922:	f3bf 8f6f 	isb	sy
 8009926:	f3bf 8f4f 	dsb	sy
 800992a:	60fb      	str	r3, [r7, #12]
}
 800992c:	bf00      	nop
 800992e:	e7fe      	b.n	800992e <prvDeleteTCB+0x5e>
	}
 8009930:	bf00      	nop
 8009932:	3710      	adds	r7, #16
 8009934:	46bd      	mov	sp, r7
 8009936:	bd80      	pop	{r7, pc}

08009938 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009938:	b480      	push	{r7}
 800993a:	b083      	sub	sp, #12
 800993c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800993e:	4b0c      	ldr	r3, [pc, #48]	; (8009970 <prvResetNextTaskUnblockTime+0x38>)
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d104      	bne.n	8009952 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009948:	4b0a      	ldr	r3, [pc, #40]	; (8009974 <prvResetNextTaskUnblockTime+0x3c>)
 800994a:	f04f 32ff 	mov.w	r2, #4294967295
 800994e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009950:	e008      	b.n	8009964 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009952:	4b07      	ldr	r3, [pc, #28]	; (8009970 <prvResetNextTaskUnblockTime+0x38>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	68db      	ldr	r3, [r3, #12]
 8009958:	68db      	ldr	r3, [r3, #12]
 800995a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	685b      	ldr	r3, [r3, #4]
 8009960:	4a04      	ldr	r2, [pc, #16]	; (8009974 <prvResetNextTaskUnblockTime+0x3c>)
 8009962:	6013      	str	r3, [r2, #0]
}
 8009964:	bf00      	nop
 8009966:	370c      	adds	r7, #12
 8009968:	46bd      	mov	sp, r7
 800996a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800996e:	4770      	bx	lr
 8009970:	20003a38 	.word	0x20003a38
 8009974:	20003aa0 	.word	0x20003aa0

08009978 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009978:	b480      	push	{r7}
 800997a:	b083      	sub	sp, #12
 800997c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800997e:	4b0b      	ldr	r3, [pc, #44]	; (80099ac <xTaskGetSchedulerState+0x34>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d102      	bne.n	800998c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009986:	2301      	movs	r3, #1
 8009988:	607b      	str	r3, [r7, #4]
 800998a:	e008      	b.n	800999e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800998c:	4b08      	ldr	r3, [pc, #32]	; (80099b0 <xTaskGetSchedulerState+0x38>)
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d102      	bne.n	800999a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009994:	2302      	movs	r3, #2
 8009996:	607b      	str	r3, [r7, #4]
 8009998:	e001      	b.n	800999e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800999a:	2300      	movs	r3, #0
 800999c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800999e:	687b      	ldr	r3, [r7, #4]
	}
 80099a0:	4618      	mov	r0, r3
 80099a2:	370c      	adds	r7, #12
 80099a4:	46bd      	mov	sp, r7
 80099a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099aa:	4770      	bx	lr
 80099ac:	20003a8c 	.word	0x20003a8c
 80099b0:	20003aa8 	.word	0x20003aa8

080099b4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80099b4:	b580      	push	{r7, lr}
 80099b6:	b084      	sub	sp, #16
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80099c0:	2300      	movs	r3, #0
 80099c2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d051      	beq.n	8009a6e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099ce:	4b2a      	ldr	r3, [pc, #168]	; (8009a78 <xTaskPriorityInherit+0xc4>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099d4:	429a      	cmp	r2, r3
 80099d6:	d241      	bcs.n	8009a5c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80099d8:	68bb      	ldr	r3, [r7, #8]
 80099da:	699b      	ldr	r3, [r3, #24]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	db06      	blt.n	80099ee <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80099e0:	4b25      	ldr	r3, [pc, #148]	; (8009a78 <xTaskPriorityInherit+0xc4>)
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80099e6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80099ea:	68bb      	ldr	r3, [r7, #8]
 80099ec:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80099ee:	68bb      	ldr	r3, [r7, #8]
 80099f0:	6959      	ldr	r1, [r3, #20]
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099f6:	4613      	mov	r3, r2
 80099f8:	009b      	lsls	r3, r3, #2
 80099fa:	4413      	add	r3, r2
 80099fc:	009b      	lsls	r3, r3, #2
 80099fe:	4a1f      	ldr	r2, [pc, #124]	; (8009a7c <xTaskPriorityInherit+0xc8>)
 8009a00:	4413      	add	r3, r2
 8009a02:	4299      	cmp	r1, r3
 8009a04:	d122      	bne.n	8009a4c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	3304      	adds	r3, #4
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	f7fe fac6 	bl	8007f9c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009a10:	4b19      	ldr	r3, [pc, #100]	; (8009a78 <xTaskPriorityInherit+0xc4>)
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a16:	68bb      	ldr	r3, [r7, #8]
 8009a18:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a1e:	4b18      	ldr	r3, [pc, #96]	; (8009a80 <xTaskPriorityInherit+0xcc>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	429a      	cmp	r2, r3
 8009a24:	d903      	bls.n	8009a2e <xTaskPriorityInherit+0x7a>
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a2a:	4a15      	ldr	r2, [pc, #84]	; (8009a80 <xTaskPriorityInherit+0xcc>)
 8009a2c:	6013      	str	r3, [r2, #0]
 8009a2e:	68bb      	ldr	r3, [r7, #8]
 8009a30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a32:	4613      	mov	r3, r2
 8009a34:	009b      	lsls	r3, r3, #2
 8009a36:	4413      	add	r3, r2
 8009a38:	009b      	lsls	r3, r3, #2
 8009a3a:	4a10      	ldr	r2, [pc, #64]	; (8009a7c <xTaskPriorityInherit+0xc8>)
 8009a3c:	441a      	add	r2, r3
 8009a3e:	68bb      	ldr	r3, [r7, #8]
 8009a40:	3304      	adds	r3, #4
 8009a42:	4619      	mov	r1, r3
 8009a44:	4610      	mov	r0, r2
 8009a46:	f7fe fa4c 	bl	8007ee2 <vListInsertEnd>
 8009a4a:	e004      	b.n	8009a56 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009a4c:	4b0a      	ldr	r3, [pc, #40]	; (8009a78 <xTaskPriorityInherit+0xc4>)
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009a56:	2301      	movs	r3, #1
 8009a58:	60fb      	str	r3, [r7, #12]
 8009a5a:	e008      	b.n	8009a6e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009a5c:	68bb      	ldr	r3, [r7, #8]
 8009a5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009a60:	4b05      	ldr	r3, [pc, #20]	; (8009a78 <xTaskPriorityInherit+0xc4>)
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a66:	429a      	cmp	r2, r3
 8009a68:	d201      	bcs.n	8009a6e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009a6a:	2301      	movs	r3, #1
 8009a6c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
	}
 8009a70:	4618      	mov	r0, r3
 8009a72:	3710      	adds	r7, #16
 8009a74:	46bd      	mov	sp, r7
 8009a76:	bd80      	pop	{r7, pc}
 8009a78:	200035ac 	.word	0x200035ac
 8009a7c:	200035b0 	.word	0x200035b0
 8009a80:	20003a88 	.word	0x20003a88

08009a84 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b086      	sub	sp, #24
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009a90:	2300      	movs	r3, #0
 8009a92:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d056      	beq.n	8009b48 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009a9a:	4b2e      	ldr	r3, [pc, #184]	; (8009b54 <xTaskPriorityDisinherit+0xd0>)
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	693a      	ldr	r2, [r7, #16]
 8009aa0:	429a      	cmp	r2, r3
 8009aa2:	d00a      	beq.n	8009aba <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009aa8:	f383 8811 	msr	BASEPRI, r3
 8009aac:	f3bf 8f6f 	isb	sy
 8009ab0:	f3bf 8f4f 	dsb	sy
 8009ab4:	60fb      	str	r3, [r7, #12]
}
 8009ab6:	bf00      	nop
 8009ab8:	e7fe      	b.n	8009ab8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d10a      	bne.n	8009ad8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ac6:	f383 8811 	msr	BASEPRI, r3
 8009aca:	f3bf 8f6f 	isb	sy
 8009ace:	f3bf 8f4f 	dsb	sy
 8009ad2:	60bb      	str	r3, [r7, #8]
}
 8009ad4:	bf00      	nop
 8009ad6:	e7fe      	b.n	8009ad6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009ad8:	693b      	ldr	r3, [r7, #16]
 8009ada:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009adc:	1e5a      	subs	r2, r3, #1
 8009ade:	693b      	ldr	r3, [r7, #16]
 8009ae0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009ae2:	693b      	ldr	r3, [r7, #16]
 8009ae4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009ae6:	693b      	ldr	r3, [r7, #16]
 8009ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009aea:	429a      	cmp	r2, r3
 8009aec:	d02c      	beq.n	8009b48 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d128      	bne.n	8009b48 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009af6:	693b      	ldr	r3, [r7, #16]
 8009af8:	3304      	adds	r3, #4
 8009afa:	4618      	mov	r0, r3
 8009afc:	f7fe fa4e 	bl	8007f9c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009b00:	693b      	ldr	r3, [r7, #16]
 8009b02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b08:	693b      	ldr	r3, [r7, #16]
 8009b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b0c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009b10:	693b      	ldr	r3, [r7, #16]
 8009b12:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b18:	4b0f      	ldr	r3, [pc, #60]	; (8009b58 <xTaskPriorityDisinherit+0xd4>)
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	429a      	cmp	r2, r3
 8009b1e:	d903      	bls.n	8009b28 <xTaskPriorityDisinherit+0xa4>
 8009b20:	693b      	ldr	r3, [r7, #16]
 8009b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b24:	4a0c      	ldr	r2, [pc, #48]	; (8009b58 <xTaskPriorityDisinherit+0xd4>)
 8009b26:	6013      	str	r3, [r2, #0]
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b2c:	4613      	mov	r3, r2
 8009b2e:	009b      	lsls	r3, r3, #2
 8009b30:	4413      	add	r3, r2
 8009b32:	009b      	lsls	r3, r3, #2
 8009b34:	4a09      	ldr	r2, [pc, #36]	; (8009b5c <xTaskPriorityDisinherit+0xd8>)
 8009b36:	441a      	add	r2, r3
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	3304      	adds	r3, #4
 8009b3c:	4619      	mov	r1, r3
 8009b3e:	4610      	mov	r0, r2
 8009b40:	f7fe f9cf 	bl	8007ee2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009b44:	2301      	movs	r3, #1
 8009b46:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009b48:	697b      	ldr	r3, [r7, #20]
	}
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	3718      	adds	r7, #24
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bd80      	pop	{r7, pc}
 8009b52:	bf00      	nop
 8009b54:	200035ac 	.word	0x200035ac
 8009b58:	20003a88 	.word	0x20003a88
 8009b5c:	200035b0 	.word	0x200035b0

08009b60 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b088      	sub	sp, #32
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
 8009b68:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009b6e:	2301      	movs	r3, #1
 8009b70:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d06a      	beq.n	8009c4e <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009b78:	69bb      	ldr	r3, [r7, #24]
 8009b7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d10a      	bne.n	8009b96 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 8009b80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b84:	f383 8811 	msr	BASEPRI, r3
 8009b88:	f3bf 8f6f 	isb	sy
 8009b8c:	f3bf 8f4f 	dsb	sy
 8009b90:	60fb      	str	r3, [r7, #12]
}
 8009b92:	bf00      	nop
 8009b94:	e7fe      	b.n	8009b94 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009b96:	69bb      	ldr	r3, [r7, #24]
 8009b98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009b9a:	683a      	ldr	r2, [r7, #0]
 8009b9c:	429a      	cmp	r2, r3
 8009b9e:	d902      	bls.n	8009ba6 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009ba0:	683b      	ldr	r3, [r7, #0]
 8009ba2:	61fb      	str	r3, [r7, #28]
 8009ba4:	e002      	b.n	8009bac <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009ba6:	69bb      	ldr	r3, [r7, #24]
 8009ba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009baa:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009bac:	69bb      	ldr	r3, [r7, #24]
 8009bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bb0:	69fa      	ldr	r2, [r7, #28]
 8009bb2:	429a      	cmp	r2, r3
 8009bb4:	d04b      	beq.n	8009c4e <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009bb6:	69bb      	ldr	r3, [r7, #24]
 8009bb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009bba:	697a      	ldr	r2, [r7, #20]
 8009bbc:	429a      	cmp	r2, r3
 8009bbe:	d146      	bne.n	8009c4e <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009bc0:	4b25      	ldr	r3, [pc, #148]	; (8009c58 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	69ba      	ldr	r2, [r7, #24]
 8009bc6:	429a      	cmp	r2, r3
 8009bc8:	d10a      	bne.n	8009be0 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 8009bca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bce:	f383 8811 	msr	BASEPRI, r3
 8009bd2:	f3bf 8f6f 	isb	sy
 8009bd6:	f3bf 8f4f 	dsb	sy
 8009bda:	60bb      	str	r3, [r7, #8]
}
 8009bdc:	bf00      	nop
 8009bde:	e7fe      	b.n	8009bde <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009be0:	69bb      	ldr	r3, [r7, #24]
 8009be2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009be4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009be6:	69bb      	ldr	r3, [r7, #24]
 8009be8:	69fa      	ldr	r2, [r7, #28]
 8009bea:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009bec:	69bb      	ldr	r3, [r7, #24]
 8009bee:	699b      	ldr	r3, [r3, #24]
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	db04      	blt.n	8009bfe <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009bf4:	69fb      	ldr	r3, [r7, #28]
 8009bf6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009bfa:	69bb      	ldr	r3, [r7, #24]
 8009bfc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009bfe:	69bb      	ldr	r3, [r7, #24]
 8009c00:	6959      	ldr	r1, [r3, #20]
 8009c02:	693a      	ldr	r2, [r7, #16]
 8009c04:	4613      	mov	r3, r2
 8009c06:	009b      	lsls	r3, r3, #2
 8009c08:	4413      	add	r3, r2
 8009c0a:	009b      	lsls	r3, r3, #2
 8009c0c:	4a13      	ldr	r2, [pc, #76]	; (8009c5c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009c0e:	4413      	add	r3, r2
 8009c10:	4299      	cmp	r1, r3
 8009c12:	d11c      	bne.n	8009c4e <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c14:	69bb      	ldr	r3, [r7, #24]
 8009c16:	3304      	adds	r3, #4
 8009c18:	4618      	mov	r0, r3
 8009c1a:	f7fe f9bf 	bl	8007f9c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009c1e:	69bb      	ldr	r3, [r7, #24]
 8009c20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c22:	4b0f      	ldr	r3, [pc, #60]	; (8009c60 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	429a      	cmp	r2, r3
 8009c28:	d903      	bls.n	8009c32 <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8009c2a:	69bb      	ldr	r3, [r7, #24]
 8009c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c2e:	4a0c      	ldr	r2, [pc, #48]	; (8009c60 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009c30:	6013      	str	r3, [r2, #0]
 8009c32:	69bb      	ldr	r3, [r7, #24]
 8009c34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c36:	4613      	mov	r3, r2
 8009c38:	009b      	lsls	r3, r3, #2
 8009c3a:	4413      	add	r3, r2
 8009c3c:	009b      	lsls	r3, r3, #2
 8009c3e:	4a07      	ldr	r2, [pc, #28]	; (8009c5c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009c40:	441a      	add	r2, r3
 8009c42:	69bb      	ldr	r3, [r7, #24]
 8009c44:	3304      	adds	r3, #4
 8009c46:	4619      	mov	r1, r3
 8009c48:	4610      	mov	r0, r2
 8009c4a:	f7fe f94a 	bl	8007ee2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009c4e:	bf00      	nop
 8009c50:	3720      	adds	r7, #32
 8009c52:	46bd      	mov	sp, r7
 8009c54:	bd80      	pop	{r7, pc}
 8009c56:	bf00      	nop
 8009c58:	200035ac 	.word	0x200035ac
 8009c5c:	200035b0 	.word	0x200035b0
 8009c60:	20003a88 	.word	0x20003a88

08009c64 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009c64:	b480      	push	{r7}
 8009c66:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009c68:	4b07      	ldr	r3, [pc, #28]	; (8009c88 <pvTaskIncrementMutexHeldCount+0x24>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d004      	beq.n	8009c7a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009c70:	4b05      	ldr	r3, [pc, #20]	; (8009c88 <pvTaskIncrementMutexHeldCount+0x24>)
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009c76:	3201      	adds	r2, #1
 8009c78:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8009c7a:	4b03      	ldr	r3, [pc, #12]	; (8009c88 <pvTaskIncrementMutexHeldCount+0x24>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
	}
 8009c7e:	4618      	mov	r0, r3
 8009c80:	46bd      	mov	sp, r7
 8009c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c86:	4770      	bx	lr
 8009c88:	200035ac 	.word	0x200035ac

08009c8c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b084      	sub	sp, #16
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
 8009c94:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009c96:	4b21      	ldr	r3, [pc, #132]	; (8009d1c <prvAddCurrentTaskToDelayedList+0x90>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c9c:	4b20      	ldr	r3, [pc, #128]	; (8009d20 <prvAddCurrentTaskToDelayedList+0x94>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	3304      	adds	r3, #4
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	f7fe f97a 	bl	8007f9c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cae:	d10a      	bne.n	8009cc6 <prvAddCurrentTaskToDelayedList+0x3a>
 8009cb0:	683b      	ldr	r3, [r7, #0]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d007      	beq.n	8009cc6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009cb6:	4b1a      	ldr	r3, [pc, #104]	; (8009d20 <prvAddCurrentTaskToDelayedList+0x94>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	3304      	adds	r3, #4
 8009cbc:	4619      	mov	r1, r3
 8009cbe:	4819      	ldr	r0, [pc, #100]	; (8009d24 <prvAddCurrentTaskToDelayedList+0x98>)
 8009cc0:	f7fe f90f 	bl	8007ee2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009cc4:	e026      	b.n	8009d14 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009cc6:	68fa      	ldr	r2, [r7, #12]
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	4413      	add	r3, r2
 8009ccc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009cce:	4b14      	ldr	r3, [pc, #80]	; (8009d20 <prvAddCurrentTaskToDelayedList+0x94>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	68ba      	ldr	r2, [r7, #8]
 8009cd4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009cd6:	68ba      	ldr	r2, [r7, #8]
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	429a      	cmp	r2, r3
 8009cdc:	d209      	bcs.n	8009cf2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009cde:	4b12      	ldr	r3, [pc, #72]	; (8009d28 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009ce0:	681a      	ldr	r2, [r3, #0]
 8009ce2:	4b0f      	ldr	r3, [pc, #60]	; (8009d20 <prvAddCurrentTaskToDelayedList+0x94>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	3304      	adds	r3, #4
 8009ce8:	4619      	mov	r1, r3
 8009cea:	4610      	mov	r0, r2
 8009cec:	f7fe f91d 	bl	8007f2a <vListInsert>
}
 8009cf0:	e010      	b.n	8009d14 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009cf2:	4b0e      	ldr	r3, [pc, #56]	; (8009d2c <prvAddCurrentTaskToDelayedList+0xa0>)
 8009cf4:	681a      	ldr	r2, [r3, #0]
 8009cf6:	4b0a      	ldr	r3, [pc, #40]	; (8009d20 <prvAddCurrentTaskToDelayedList+0x94>)
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	3304      	adds	r3, #4
 8009cfc:	4619      	mov	r1, r3
 8009cfe:	4610      	mov	r0, r2
 8009d00:	f7fe f913 	bl	8007f2a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009d04:	4b0a      	ldr	r3, [pc, #40]	; (8009d30 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	68ba      	ldr	r2, [r7, #8]
 8009d0a:	429a      	cmp	r2, r3
 8009d0c:	d202      	bcs.n	8009d14 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009d0e:	4a08      	ldr	r2, [pc, #32]	; (8009d30 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009d10:	68bb      	ldr	r3, [r7, #8]
 8009d12:	6013      	str	r3, [r2, #0]
}
 8009d14:	bf00      	nop
 8009d16:	3710      	adds	r7, #16
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bd80      	pop	{r7, pc}
 8009d1c:	20003a84 	.word	0x20003a84
 8009d20:	200035ac 	.word	0x200035ac
 8009d24:	20003a6c 	.word	0x20003a6c
 8009d28:	20003a3c 	.word	0x20003a3c
 8009d2c:	20003a38 	.word	0x20003a38
 8009d30:	20003aa0 	.word	0x20003aa0

08009d34 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b08a      	sub	sp, #40	; 0x28
 8009d38:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009d3e:	f000 fb07 	bl	800a350 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009d42:	4b1c      	ldr	r3, [pc, #112]	; (8009db4 <xTimerCreateTimerTask+0x80>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d021      	beq.n	8009d8e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009d4e:	2300      	movs	r3, #0
 8009d50:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009d52:	1d3a      	adds	r2, r7, #4
 8009d54:	f107 0108 	add.w	r1, r7, #8
 8009d58:	f107 030c 	add.w	r3, r7, #12
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	f7fe f879 	bl	8007e54 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009d62:	6879      	ldr	r1, [r7, #4]
 8009d64:	68bb      	ldr	r3, [r7, #8]
 8009d66:	68fa      	ldr	r2, [r7, #12]
 8009d68:	9202      	str	r2, [sp, #8]
 8009d6a:	9301      	str	r3, [sp, #4]
 8009d6c:	2302      	movs	r3, #2
 8009d6e:	9300      	str	r3, [sp, #0]
 8009d70:	2300      	movs	r3, #0
 8009d72:	460a      	mov	r2, r1
 8009d74:	4910      	ldr	r1, [pc, #64]	; (8009db8 <xTimerCreateTimerTask+0x84>)
 8009d76:	4811      	ldr	r0, [pc, #68]	; (8009dbc <xTimerCreateTimerTask+0x88>)
 8009d78:	f7fe ffb6 	bl	8008ce8 <xTaskCreateStatic>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	4a10      	ldr	r2, [pc, #64]	; (8009dc0 <xTimerCreateTimerTask+0x8c>)
 8009d80:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009d82:	4b0f      	ldr	r3, [pc, #60]	; (8009dc0 <xTimerCreateTimerTask+0x8c>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d001      	beq.n	8009d8e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009d8e:	697b      	ldr	r3, [r7, #20]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d10a      	bne.n	8009daa <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009d94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d98:	f383 8811 	msr	BASEPRI, r3
 8009d9c:	f3bf 8f6f 	isb	sy
 8009da0:	f3bf 8f4f 	dsb	sy
 8009da4:	613b      	str	r3, [r7, #16]
}
 8009da6:	bf00      	nop
 8009da8:	e7fe      	b.n	8009da8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009daa:	697b      	ldr	r3, [r7, #20]
}
 8009dac:	4618      	mov	r0, r3
 8009dae:	3718      	adds	r7, #24
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd80      	pop	{r7, pc}
 8009db4:	20003adc 	.word	0x20003adc
 8009db8:	0800fed4 	.word	0x0800fed4
 8009dbc:	08009ef9 	.word	0x08009ef9
 8009dc0:	20003ae0 	.word	0x20003ae0

08009dc4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b08a      	sub	sp, #40	; 0x28
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	60f8      	str	r0, [r7, #12]
 8009dcc:	60b9      	str	r1, [r7, #8]
 8009dce:	607a      	str	r2, [r7, #4]
 8009dd0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d10a      	bne.n	8009df2 <xTimerGenericCommand+0x2e>
	__asm volatile
 8009ddc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009de0:	f383 8811 	msr	BASEPRI, r3
 8009de4:	f3bf 8f6f 	isb	sy
 8009de8:	f3bf 8f4f 	dsb	sy
 8009dec:	623b      	str	r3, [r7, #32]
}
 8009dee:	bf00      	nop
 8009df0:	e7fe      	b.n	8009df0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009df2:	4b1a      	ldr	r3, [pc, #104]	; (8009e5c <xTimerGenericCommand+0x98>)
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d02a      	beq.n	8009e50 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009dfa:	68bb      	ldr	r3, [r7, #8]
 8009dfc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009e06:	68bb      	ldr	r3, [r7, #8]
 8009e08:	2b05      	cmp	r3, #5
 8009e0a:	dc18      	bgt.n	8009e3e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009e0c:	f7ff fdb4 	bl	8009978 <xTaskGetSchedulerState>
 8009e10:	4603      	mov	r3, r0
 8009e12:	2b02      	cmp	r3, #2
 8009e14:	d109      	bne.n	8009e2a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009e16:	4b11      	ldr	r3, [pc, #68]	; (8009e5c <xTimerGenericCommand+0x98>)
 8009e18:	6818      	ldr	r0, [r3, #0]
 8009e1a:	f107 0110 	add.w	r1, r7, #16
 8009e1e:	2300      	movs	r3, #0
 8009e20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009e22:	f7fe fa55 	bl	80082d0 <xQueueGenericSend>
 8009e26:	6278      	str	r0, [r7, #36]	; 0x24
 8009e28:	e012      	b.n	8009e50 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009e2a:	4b0c      	ldr	r3, [pc, #48]	; (8009e5c <xTimerGenericCommand+0x98>)
 8009e2c:	6818      	ldr	r0, [r3, #0]
 8009e2e:	f107 0110 	add.w	r1, r7, #16
 8009e32:	2300      	movs	r3, #0
 8009e34:	2200      	movs	r2, #0
 8009e36:	f7fe fa4b 	bl	80082d0 <xQueueGenericSend>
 8009e3a:	6278      	str	r0, [r7, #36]	; 0x24
 8009e3c:	e008      	b.n	8009e50 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009e3e:	4b07      	ldr	r3, [pc, #28]	; (8009e5c <xTimerGenericCommand+0x98>)
 8009e40:	6818      	ldr	r0, [r3, #0]
 8009e42:	f107 0110 	add.w	r1, r7, #16
 8009e46:	2300      	movs	r3, #0
 8009e48:	683a      	ldr	r2, [r7, #0]
 8009e4a:	f7fe fb3f 	bl	80084cc <xQueueGenericSendFromISR>
 8009e4e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009e50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009e52:	4618      	mov	r0, r3
 8009e54:	3728      	adds	r7, #40	; 0x28
 8009e56:	46bd      	mov	sp, r7
 8009e58:	bd80      	pop	{r7, pc}
 8009e5a:	bf00      	nop
 8009e5c:	20003adc 	.word	0x20003adc

08009e60 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009e60:	b580      	push	{r7, lr}
 8009e62:	b088      	sub	sp, #32
 8009e64:	af02      	add	r7, sp, #8
 8009e66:	6078      	str	r0, [r7, #4]
 8009e68:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e6a:	4b22      	ldr	r3, [pc, #136]	; (8009ef4 <prvProcessExpiredTimer+0x94>)
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	68db      	ldr	r3, [r3, #12]
 8009e70:	68db      	ldr	r3, [r3, #12]
 8009e72:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	3304      	adds	r3, #4
 8009e78:	4618      	mov	r0, r3
 8009e7a:	f7fe f88f 	bl	8007f9c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009e7e:	697b      	ldr	r3, [r7, #20]
 8009e80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009e84:	f003 0304 	and.w	r3, r3, #4
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d022      	beq.n	8009ed2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009e8c:	697b      	ldr	r3, [r7, #20]
 8009e8e:	699a      	ldr	r2, [r3, #24]
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	18d1      	adds	r1, r2, r3
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	683a      	ldr	r2, [r7, #0]
 8009e98:	6978      	ldr	r0, [r7, #20]
 8009e9a:	f000 f8d1 	bl	800a040 <prvInsertTimerInActiveList>
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d01f      	beq.n	8009ee4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009ea4:	2300      	movs	r3, #0
 8009ea6:	9300      	str	r3, [sp, #0]
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	687a      	ldr	r2, [r7, #4]
 8009eac:	2100      	movs	r1, #0
 8009eae:	6978      	ldr	r0, [r7, #20]
 8009eb0:	f7ff ff88 	bl	8009dc4 <xTimerGenericCommand>
 8009eb4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009eb6:	693b      	ldr	r3, [r7, #16]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d113      	bne.n	8009ee4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8009ebc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ec0:	f383 8811 	msr	BASEPRI, r3
 8009ec4:	f3bf 8f6f 	isb	sy
 8009ec8:	f3bf 8f4f 	dsb	sy
 8009ecc:	60fb      	str	r3, [r7, #12]
}
 8009ece:	bf00      	nop
 8009ed0:	e7fe      	b.n	8009ed0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009ed2:	697b      	ldr	r3, [r7, #20]
 8009ed4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009ed8:	f023 0301 	bic.w	r3, r3, #1
 8009edc:	b2da      	uxtb	r2, r3
 8009ede:	697b      	ldr	r3, [r7, #20]
 8009ee0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009ee4:	697b      	ldr	r3, [r7, #20]
 8009ee6:	6a1b      	ldr	r3, [r3, #32]
 8009ee8:	6978      	ldr	r0, [r7, #20]
 8009eea:	4798      	blx	r3
}
 8009eec:	bf00      	nop
 8009eee:	3718      	adds	r7, #24
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}
 8009ef4:	20003ad4 	.word	0x20003ad4

08009ef8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009ef8:	b580      	push	{r7, lr}
 8009efa:	b084      	sub	sp, #16
 8009efc:	af00      	add	r7, sp, #0
 8009efe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009f00:	f107 0308 	add.w	r3, r7, #8
 8009f04:	4618      	mov	r0, r3
 8009f06:	f000 f857 	bl	8009fb8 <prvGetNextExpireTime>
 8009f0a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	4619      	mov	r1, r3
 8009f10:	68f8      	ldr	r0, [r7, #12]
 8009f12:	f000 f803 	bl	8009f1c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009f16:	f000 f8d5 	bl	800a0c4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009f1a:	e7f1      	b.n	8009f00 <prvTimerTask+0x8>

08009f1c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	b084      	sub	sp, #16
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	6078      	str	r0, [r7, #4]
 8009f24:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009f26:	f7ff f93b 	bl	80091a0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009f2a:	f107 0308 	add.w	r3, r7, #8
 8009f2e:	4618      	mov	r0, r3
 8009f30:	f000 f866 	bl	800a000 <prvSampleTimeNow>
 8009f34:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009f36:	68bb      	ldr	r3, [r7, #8]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d130      	bne.n	8009f9e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009f3c:	683b      	ldr	r3, [r7, #0]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d10a      	bne.n	8009f58 <prvProcessTimerOrBlockTask+0x3c>
 8009f42:	687a      	ldr	r2, [r7, #4]
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	429a      	cmp	r2, r3
 8009f48:	d806      	bhi.n	8009f58 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009f4a:	f7ff f937 	bl	80091bc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009f4e:	68f9      	ldr	r1, [r7, #12]
 8009f50:	6878      	ldr	r0, [r7, #4]
 8009f52:	f7ff ff85 	bl	8009e60 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009f56:	e024      	b.n	8009fa2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d008      	beq.n	8009f70 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009f5e:	4b13      	ldr	r3, [pc, #76]	; (8009fac <prvProcessTimerOrBlockTask+0x90>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d101      	bne.n	8009f6c <prvProcessTimerOrBlockTask+0x50>
 8009f68:	2301      	movs	r3, #1
 8009f6a:	e000      	b.n	8009f6e <prvProcessTimerOrBlockTask+0x52>
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009f70:	4b0f      	ldr	r3, [pc, #60]	; (8009fb0 <prvProcessTimerOrBlockTask+0x94>)
 8009f72:	6818      	ldr	r0, [r3, #0]
 8009f74:	687a      	ldr	r2, [r7, #4]
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	1ad3      	subs	r3, r2, r3
 8009f7a:	683a      	ldr	r2, [r7, #0]
 8009f7c:	4619      	mov	r1, r3
 8009f7e:	f7fe fe7f 	bl	8008c80 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009f82:	f7ff f91b 	bl	80091bc <xTaskResumeAll>
 8009f86:	4603      	mov	r3, r0
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d10a      	bne.n	8009fa2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009f8c:	4b09      	ldr	r3, [pc, #36]	; (8009fb4 <prvProcessTimerOrBlockTask+0x98>)
 8009f8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f92:	601a      	str	r2, [r3, #0]
 8009f94:	f3bf 8f4f 	dsb	sy
 8009f98:	f3bf 8f6f 	isb	sy
}
 8009f9c:	e001      	b.n	8009fa2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009f9e:	f7ff f90d 	bl	80091bc <xTaskResumeAll>
}
 8009fa2:	bf00      	nop
 8009fa4:	3710      	adds	r7, #16
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	bd80      	pop	{r7, pc}
 8009faa:	bf00      	nop
 8009fac:	20003ad8 	.word	0x20003ad8
 8009fb0:	20003adc 	.word	0x20003adc
 8009fb4:	e000ed04 	.word	0xe000ed04

08009fb8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009fb8:	b480      	push	{r7}
 8009fba:	b085      	sub	sp, #20
 8009fbc:	af00      	add	r7, sp, #0
 8009fbe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009fc0:	4b0e      	ldr	r3, [pc, #56]	; (8009ffc <prvGetNextExpireTime+0x44>)
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d101      	bne.n	8009fce <prvGetNextExpireTime+0x16>
 8009fca:	2201      	movs	r2, #1
 8009fcc:	e000      	b.n	8009fd0 <prvGetNextExpireTime+0x18>
 8009fce:	2200      	movs	r2, #0
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d105      	bne.n	8009fe8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009fdc:	4b07      	ldr	r3, [pc, #28]	; (8009ffc <prvGetNextExpireTime+0x44>)
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	68db      	ldr	r3, [r3, #12]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	60fb      	str	r3, [r7, #12]
 8009fe6:	e001      	b.n	8009fec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009fe8:	2300      	movs	r3, #0
 8009fea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009fec:	68fb      	ldr	r3, [r7, #12]
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3714      	adds	r7, #20
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff8:	4770      	bx	lr
 8009ffa:	bf00      	nop
 8009ffc:	20003ad4 	.word	0x20003ad4

0800a000 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a000:	b580      	push	{r7, lr}
 800a002:	b084      	sub	sp, #16
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a008:	f7ff f976 	bl	80092f8 <xTaskGetTickCount>
 800a00c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a00e:	4b0b      	ldr	r3, [pc, #44]	; (800a03c <prvSampleTimeNow+0x3c>)
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	68fa      	ldr	r2, [r7, #12]
 800a014:	429a      	cmp	r2, r3
 800a016:	d205      	bcs.n	800a024 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a018:	f000 f936 	bl	800a288 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2201      	movs	r2, #1
 800a020:	601a      	str	r2, [r3, #0]
 800a022:	e002      	b.n	800a02a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2200      	movs	r2, #0
 800a028:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a02a:	4a04      	ldr	r2, [pc, #16]	; (800a03c <prvSampleTimeNow+0x3c>)
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a030:	68fb      	ldr	r3, [r7, #12]
}
 800a032:	4618      	mov	r0, r3
 800a034:	3710      	adds	r7, #16
 800a036:	46bd      	mov	sp, r7
 800a038:	bd80      	pop	{r7, pc}
 800a03a:	bf00      	nop
 800a03c:	20003ae4 	.word	0x20003ae4

0800a040 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b086      	sub	sp, #24
 800a044:	af00      	add	r7, sp, #0
 800a046:	60f8      	str	r0, [r7, #12]
 800a048:	60b9      	str	r1, [r7, #8]
 800a04a:	607a      	str	r2, [r7, #4]
 800a04c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a04e:	2300      	movs	r3, #0
 800a050:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	68ba      	ldr	r2, [r7, #8]
 800a056:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	68fa      	ldr	r2, [r7, #12]
 800a05c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a05e:	68ba      	ldr	r2, [r7, #8]
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	429a      	cmp	r2, r3
 800a064:	d812      	bhi.n	800a08c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a066:	687a      	ldr	r2, [r7, #4]
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	1ad2      	subs	r2, r2, r3
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	699b      	ldr	r3, [r3, #24]
 800a070:	429a      	cmp	r2, r3
 800a072:	d302      	bcc.n	800a07a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a074:	2301      	movs	r3, #1
 800a076:	617b      	str	r3, [r7, #20]
 800a078:	e01b      	b.n	800a0b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a07a:	4b10      	ldr	r3, [pc, #64]	; (800a0bc <prvInsertTimerInActiveList+0x7c>)
 800a07c:	681a      	ldr	r2, [r3, #0]
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	3304      	adds	r3, #4
 800a082:	4619      	mov	r1, r3
 800a084:	4610      	mov	r0, r2
 800a086:	f7fd ff50 	bl	8007f2a <vListInsert>
 800a08a:	e012      	b.n	800a0b2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a08c:	687a      	ldr	r2, [r7, #4]
 800a08e:	683b      	ldr	r3, [r7, #0]
 800a090:	429a      	cmp	r2, r3
 800a092:	d206      	bcs.n	800a0a2 <prvInsertTimerInActiveList+0x62>
 800a094:	68ba      	ldr	r2, [r7, #8]
 800a096:	683b      	ldr	r3, [r7, #0]
 800a098:	429a      	cmp	r2, r3
 800a09a:	d302      	bcc.n	800a0a2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a09c:	2301      	movs	r3, #1
 800a09e:	617b      	str	r3, [r7, #20]
 800a0a0:	e007      	b.n	800a0b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a0a2:	4b07      	ldr	r3, [pc, #28]	; (800a0c0 <prvInsertTimerInActiveList+0x80>)
 800a0a4:	681a      	ldr	r2, [r3, #0]
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	3304      	adds	r3, #4
 800a0aa:	4619      	mov	r1, r3
 800a0ac:	4610      	mov	r0, r2
 800a0ae:	f7fd ff3c 	bl	8007f2a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a0b2:	697b      	ldr	r3, [r7, #20]
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	3718      	adds	r7, #24
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bd80      	pop	{r7, pc}
 800a0bc:	20003ad8 	.word	0x20003ad8
 800a0c0:	20003ad4 	.word	0x20003ad4

0800a0c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b08e      	sub	sp, #56	; 0x38
 800a0c8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a0ca:	e0ca      	b.n	800a262 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	da18      	bge.n	800a104 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a0d2:	1d3b      	adds	r3, r7, #4
 800a0d4:	3304      	adds	r3, #4
 800a0d6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a0d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d10a      	bne.n	800a0f4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800a0de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0e2:	f383 8811 	msr	BASEPRI, r3
 800a0e6:	f3bf 8f6f 	isb	sy
 800a0ea:	f3bf 8f4f 	dsb	sy
 800a0ee:	61fb      	str	r3, [r7, #28]
}
 800a0f0:	bf00      	nop
 800a0f2:	e7fe      	b.n	800a0f2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a0f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a0fa:	6850      	ldr	r0, [r2, #4]
 800a0fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a0fe:	6892      	ldr	r2, [r2, #8]
 800a100:	4611      	mov	r1, r2
 800a102:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2b00      	cmp	r3, #0
 800a108:	f2c0 80aa 	blt.w	800a260 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a112:	695b      	ldr	r3, [r3, #20]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d004      	beq.n	800a122 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a118:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a11a:	3304      	adds	r3, #4
 800a11c:	4618      	mov	r0, r3
 800a11e:	f7fd ff3d 	bl	8007f9c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a122:	463b      	mov	r3, r7
 800a124:	4618      	mov	r0, r3
 800a126:	f7ff ff6b 	bl	800a000 <prvSampleTimeNow>
 800a12a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	2b09      	cmp	r3, #9
 800a130:	f200 8097 	bhi.w	800a262 <prvProcessReceivedCommands+0x19e>
 800a134:	a201      	add	r2, pc, #4	; (adr r2, 800a13c <prvProcessReceivedCommands+0x78>)
 800a136:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a13a:	bf00      	nop
 800a13c:	0800a165 	.word	0x0800a165
 800a140:	0800a165 	.word	0x0800a165
 800a144:	0800a165 	.word	0x0800a165
 800a148:	0800a1d9 	.word	0x0800a1d9
 800a14c:	0800a1ed 	.word	0x0800a1ed
 800a150:	0800a237 	.word	0x0800a237
 800a154:	0800a165 	.word	0x0800a165
 800a158:	0800a165 	.word	0x0800a165
 800a15c:	0800a1d9 	.word	0x0800a1d9
 800a160:	0800a1ed 	.word	0x0800a1ed
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a166:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a16a:	f043 0301 	orr.w	r3, r3, #1
 800a16e:	b2da      	uxtb	r2, r3
 800a170:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a172:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a176:	68ba      	ldr	r2, [r7, #8]
 800a178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a17a:	699b      	ldr	r3, [r3, #24]
 800a17c:	18d1      	adds	r1, r2, r3
 800a17e:	68bb      	ldr	r3, [r7, #8]
 800a180:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a182:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a184:	f7ff ff5c 	bl	800a040 <prvInsertTimerInActiveList>
 800a188:	4603      	mov	r3, r0
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d069      	beq.n	800a262 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a18e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a190:	6a1b      	ldr	r3, [r3, #32]
 800a192:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a194:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a196:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a198:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a19c:	f003 0304 	and.w	r3, r3, #4
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d05e      	beq.n	800a262 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a1a4:	68ba      	ldr	r2, [r7, #8]
 800a1a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1a8:	699b      	ldr	r3, [r3, #24]
 800a1aa:	441a      	add	r2, r3
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	9300      	str	r3, [sp, #0]
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	2100      	movs	r1, #0
 800a1b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1b6:	f7ff fe05 	bl	8009dc4 <xTimerGenericCommand>
 800a1ba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a1bc:	6a3b      	ldr	r3, [r7, #32]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d14f      	bne.n	800a262 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800a1c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1c6:	f383 8811 	msr	BASEPRI, r3
 800a1ca:	f3bf 8f6f 	isb	sy
 800a1ce:	f3bf 8f4f 	dsb	sy
 800a1d2:	61bb      	str	r3, [r7, #24]
}
 800a1d4:	bf00      	nop
 800a1d6:	e7fe      	b.n	800a1d6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a1d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a1de:	f023 0301 	bic.w	r3, r3, #1
 800a1e2:	b2da      	uxtb	r2, r3
 800a1e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a1ea:	e03a      	b.n	800a262 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a1ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a1f2:	f043 0301 	orr.w	r3, r3, #1
 800a1f6:	b2da      	uxtb	r2, r3
 800a1f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a1fe:	68ba      	ldr	r2, [r7, #8]
 800a200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a202:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a206:	699b      	ldr	r3, [r3, #24]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d10a      	bne.n	800a222 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a20c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a210:	f383 8811 	msr	BASEPRI, r3
 800a214:	f3bf 8f6f 	isb	sy
 800a218:	f3bf 8f4f 	dsb	sy
 800a21c:	617b      	str	r3, [r7, #20]
}
 800a21e:	bf00      	nop
 800a220:	e7fe      	b.n	800a220 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a224:	699a      	ldr	r2, [r3, #24]
 800a226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a228:	18d1      	adds	r1, r2, r3
 800a22a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a22c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a22e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a230:	f7ff ff06 	bl	800a040 <prvInsertTimerInActiveList>
					break;
 800a234:	e015      	b.n	800a262 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a238:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a23c:	f003 0302 	and.w	r3, r3, #2
 800a240:	2b00      	cmp	r3, #0
 800a242:	d103      	bne.n	800a24c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800a244:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a246:	f000 fbdb 	bl	800aa00 <vPortFree>
 800a24a:	e00a      	b.n	800a262 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a24c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a24e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a252:	f023 0301 	bic.w	r3, r3, #1
 800a256:	b2da      	uxtb	r2, r3
 800a258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a25a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a25e:	e000      	b.n	800a262 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800a260:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a262:	4b08      	ldr	r3, [pc, #32]	; (800a284 <prvProcessReceivedCommands+0x1c0>)
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	1d39      	adds	r1, r7, #4
 800a268:	2200      	movs	r2, #0
 800a26a:	4618      	mov	r0, r3
 800a26c:	f7fe f9ca 	bl	8008604 <xQueueReceive>
 800a270:	4603      	mov	r3, r0
 800a272:	2b00      	cmp	r3, #0
 800a274:	f47f af2a 	bne.w	800a0cc <prvProcessReceivedCommands+0x8>
	}
}
 800a278:	bf00      	nop
 800a27a:	bf00      	nop
 800a27c:	3730      	adds	r7, #48	; 0x30
 800a27e:	46bd      	mov	sp, r7
 800a280:	bd80      	pop	{r7, pc}
 800a282:	bf00      	nop
 800a284:	20003adc 	.word	0x20003adc

0800a288 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a288:	b580      	push	{r7, lr}
 800a28a:	b088      	sub	sp, #32
 800a28c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a28e:	e048      	b.n	800a322 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a290:	4b2d      	ldr	r3, [pc, #180]	; (800a348 <prvSwitchTimerLists+0xc0>)
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	68db      	ldr	r3, [r3, #12]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a29a:	4b2b      	ldr	r3, [pc, #172]	; (800a348 <prvSwitchTimerLists+0xc0>)
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	68db      	ldr	r3, [r3, #12]
 800a2a0:	68db      	ldr	r3, [r3, #12]
 800a2a2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	3304      	adds	r3, #4
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	f7fd fe77 	bl	8007f9c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	6a1b      	ldr	r3, [r3, #32]
 800a2b2:	68f8      	ldr	r0, [r7, #12]
 800a2b4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a2bc:	f003 0304 	and.w	r3, r3, #4
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d02e      	beq.n	800a322 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	699b      	ldr	r3, [r3, #24]
 800a2c8:	693a      	ldr	r2, [r7, #16]
 800a2ca:	4413      	add	r3, r2
 800a2cc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a2ce:	68ba      	ldr	r2, [r7, #8]
 800a2d0:	693b      	ldr	r3, [r7, #16]
 800a2d2:	429a      	cmp	r2, r3
 800a2d4:	d90e      	bls.n	800a2f4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	68ba      	ldr	r2, [r7, #8]
 800a2da:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	68fa      	ldr	r2, [r7, #12]
 800a2e0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a2e2:	4b19      	ldr	r3, [pc, #100]	; (800a348 <prvSwitchTimerLists+0xc0>)
 800a2e4:	681a      	ldr	r2, [r3, #0]
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	3304      	adds	r3, #4
 800a2ea:	4619      	mov	r1, r3
 800a2ec:	4610      	mov	r0, r2
 800a2ee:	f7fd fe1c 	bl	8007f2a <vListInsert>
 800a2f2:	e016      	b.n	800a322 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	9300      	str	r3, [sp, #0]
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	693a      	ldr	r2, [r7, #16]
 800a2fc:	2100      	movs	r1, #0
 800a2fe:	68f8      	ldr	r0, [r7, #12]
 800a300:	f7ff fd60 	bl	8009dc4 <xTimerGenericCommand>
 800a304:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d10a      	bne.n	800a322 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a30c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a310:	f383 8811 	msr	BASEPRI, r3
 800a314:	f3bf 8f6f 	isb	sy
 800a318:	f3bf 8f4f 	dsb	sy
 800a31c:	603b      	str	r3, [r7, #0]
}
 800a31e:	bf00      	nop
 800a320:	e7fe      	b.n	800a320 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a322:	4b09      	ldr	r3, [pc, #36]	; (800a348 <prvSwitchTimerLists+0xc0>)
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d1b1      	bne.n	800a290 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a32c:	4b06      	ldr	r3, [pc, #24]	; (800a348 <prvSwitchTimerLists+0xc0>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a332:	4b06      	ldr	r3, [pc, #24]	; (800a34c <prvSwitchTimerLists+0xc4>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	4a04      	ldr	r2, [pc, #16]	; (800a348 <prvSwitchTimerLists+0xc0>)
 800a338:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a33a:	4a04      	ldr	r2, [pc, #16]	; (800a34c <prvSwitchTimerLists+0xc4>)
 800a33c:	697b      	ldr	r3, [r7, #20]
 800a33e:	6013      	str	r3, [r2, #0]
}
 800a340:	bf00      	nop
 800a342:	3718      	adds	r7, #24
 800a344:	46bd      	mov	sp, r7
 800a346:	bd80      	pop	{r7, pc}
 800a348:	20003ad4 	.word	0x20003ad4
 800a34c:	20003ad8 	.word	0x20003ad8

0800a350 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b082      	sub	sp, #8
 800a354:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a356:	f000 f965 	bl	800a624 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a35a:	4b15      	ldr	r3, [pc, #84]	; (800a3b0 <prvCheckForValidListAndQueue+0x60>)
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d120      	bne.n	800a3a4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a362:	4814      	ldr	r0, [pc, #80]	; (800a3b4 <prvCheckForValidListAndQueue+0x64>)
 800a364:	f7fd fd90 	bl	8007e88 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a368:	4813      	ldr	r0, [pc, #76]	; (800a3b8 <prvCheckForValidListAndQueue+0x68>)
 800a36a:	f7fd fd8d 	bl	8007e88 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a36e:	4b13      	ldr	r3, [pc, #76]	; (800a3bc <prvCheckForValidListAndQueue+0x6c>)
 800a370:	4a10      	ldr	r2, [pc, #64]	; (800a3b4 <prvCheckForValidListAndQueue+0x64>)
 800a372:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a374:	4b12      	ldr	r3, [pc, #72]	; (800a3c0 <prvCheckForValidListAndQueue+0x70>)
 800a376:	4a10      	ldr	r2, [pc, #64]	; (800a3b8 <prvCheckForValidListAndQueue+0x68>)
 800a378:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a37a:	2300      	movs	r3, #0
 800a37c:	9300      	str	r3, [sp, #0]
 800a37e:	4b11      	ldr	r3, [pc, #68]	; (800a3c4 <prvCheckForValidListAndQueue+0x74>)
 800a380:	4a11      	ldr	r2, [pc, #68]	; (800a3c8 <prvCheckForValidListAndQueue+0x78>)
 800a382:	2110      	movs	r1, #16
 800a384:	200a      	movs	r0, #10
 800a386:	f7fd fe9b 	bl	80080c0 <xQueueGenericCreateStatic>
 800a38a:	4603      	mov	r3, r0
 800a38c:	4a08      	ldr	r2, [pc, #32]	; (800a3b0 <prvCheckForValidListAndQueue+0x60>)
 800a38e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a390:	4b07      	ldr	r3, [pc, #28]	; (800a3b0 <prvCheckForValidListAndQueue+0x60>)
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d005      	beq.n	800a3a4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a398:	4b05      	ldr	r3, [pc, #20]	; (800a3b0 <prvCheckForValidListAndQueue+0x60>)
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	490b      	ldr	r1, [pc, #44]	; (800a3cc <prvCheckForValidListAndQueue+0x7c>)
 800a39e:	4618      	mov	r0, r3
 800a3a0:	f7fe fc44 	bl	8008c2c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a3a4:	f000 f96e 	bl	800a684 <vPortExitCritical>
}
 800a3a8:	bf00      	nop
 800a3aa:	46bd      	mov	sp, r7
 800a3ac:	bd80      	pop	{r7, pc}
 800a3ae:	bf00      	nop
 800a3b0:	20003adc 	.word	0x20003adc
 800a3b4:	20003aac 	.word	0x20003aac
 800a3b8:	20003ac0 	.word	0x20003ac0
 800a3bc:	20003ad4 	.word	0x20003ad4
 800a3c0:	20003ad8 	.word	0x20003ad8
 800a3c4:	20003b88 	.word	0x20003b88
 800a3c8:	20003ae8 	.word	0x20003ae8
 800a3cc:	0800fedc 	.word	0x0800fedc

0800a3d0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a3d0:	b480      	push	{r7}
 800a3d2:	b085      	sub	sp, #20
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	60f8      	str	r0, [r7, #12]
 800a3d8:	60b9      	str	r1, [r7, #8]
 800a3da:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	3b04      	subs	r3, #4
 800a3e0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a3e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	3b04      	subs	r3, #4
 800a3ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a3f0:	68bb      	ldr	r3, [r7, #8]
 800a3f2:	f023 0201 	bic.w	r2, r3, #1
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	3b04      	subs	r3, #4
 800a3fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a400:	4a0c      	ldr	r2, [pc, #48]	; (800a434 <pxPortInitialiseStack+0x64>)
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	3b14      	subs	r3, #20
 800a40a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a40c:	687a      	ldr	r2, [r7, #4]
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	3b04      	subs	r3, #4
 800a416:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	f06f 0202 	mvn.w	r2, #2
 800a41e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	3b20      	subs	r3, #32
 800a424:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a426:	68fb      	ldr	r3, [r7, #12]
}
 800a428:	4618      	mov	r0, r3
 800a42a:	3714      	adds	r7, #20
 800a42c:	46bd      	mov	sp, r7
 800a42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a432:	4770      	bx	lr
 800a434:	0800a439 	.word	0x0800a439

0800a438 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a438:	b480      	push	{r7}
 800a43a:	b085      	sub	sp, #20
 800a43c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a43e:	2300      	movs	r3, #0
 800a440:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a442:	4b12      	ldr	r3, [pc, #72]	; (800a48c <prvTaskExitError+0x54>)
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a44a:	d00a      	beq.n	800a462 <prvTaskExitError+0x2a>
	__asm volatile
 800a44c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a450:	f383 8811 	msr	BASEPRI, r3
 800a454:	f3bf 8f6f 	isb	sy
 800a458:	f3bf 8f4f 	dsb	sy
 800a45c:	60fb      	str	r3, [r7, #12]
}
 800a45e:	bf00      	nop
 800a460:	e7fe      	b.n	800a460 <prvTaskExitError+0x28>
	__asm volatile
 800a462:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a466:	f383 8811 	msr	BASEPRI, r3
 800a46a:	f3bf 8f6f 	isb	sy
 800a46e:	f3bf 8f4f 	dsb	sy
 800a472:	60bb      	str	r3, [r7, #8]
}
 800a474:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a476:	bf00      	nop
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d0fc      	beq.n	800a478 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a47e:	bf00      	nop
 800a480:	bf00      	nop
 800a482:	3714      	adds	r7, #20
 800a484:	46bd      	mov	sp, r7
 800a486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48a:	4770      	bx	lr
 800a48c:	2000000c 	.word	0x2000000c

0800a490 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a490:	4b07      	ldr	r3, [pc, #28]	; (800a4b0 <pxCurrentTCBConst2>)
 800a492:	6819      	ldr	r1, [r3, #0]
 800a494:	6808      	ldr	r0, [r1, #0]
 800a496:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a49a:	f380 8809 	msr	PSP, r0
 800a49e:	f3bf 8f6f 	isb	sy
 800a4a2:	f04f 0000 	mov.w	r0, #0
 800a4a6:	f380 8811 	msr	BASEPRI, r0
 800a4aa:	4770      	bx	lr
 800a4ac:	f3af 8000 	nop.w

0800a4b0 <pxCurrentTCBConst2>:
 800a4b0:	200035ac 	.word	0x200035ac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a4b4:	bf00      	nop
 800a4b6:	bf00      	nop

0800a4b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a4b8:	4808      	ldr	r0, [pc, #32]	; (800a4dc <prvPortStartFirstTask+0x24>)
 800a4ba:	6800      	ldr	r0, [r0, #0]
 800a4bc:	6800      	ldr	r0, [r0, #0]
 800a4be:	f380 8808 	msr	MSP, r0
 800a4c2:	f04f 0000 	mov.w	r0, #0
 800a4c6:	f380 8814 	msr	CONTROL, r0
 800a4ca:	b662      	cpsie	i
 800a4cc:	b661      	cpsie	f
 800a4ce:	f3bf 8f4f 	dsb	sy
 800a4d2:	f3bf 8f6f 	isb	sy
 800a4d6:	df00      	svc	0
 800a4d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a4da:	bf00      	nop
 800a4dc:	e000ed08 	.word	0xe000ed08

0800a4e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b086      	sub	sp, #24
 800a4e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a4e6:	4b46      	ldr	r3, [pc, #280]	; (800a600 <xPortStartScheduler+0x120>)
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	4a46      	ldr	r2, [pc, #280]	; (800a604 <xPortStartScheduler+0x124>)
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d10a      	bne.n	800a506 <xPortStartScheduler+0x26>
	__asm volatile
 800a4f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4f4:	f383 8811 	msr	BASEPRI, r3
 800a4f8:	f3bf 8f6f 	isb	sy
 800a4fc:	f3bf 8f4f 	dsb	sy
 800a500:	613b      	str	r3, [r7, #16]
}
 800a502:	bf00      	nop
 800a504:	e7fe      	b.n	800a504 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a506:	4b3e      	ldr	r3, [pc, #248]	; (800a600 <xPortStartScheduler+0x120>)
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	4a3f      	ldr	r2, [pc, #252]	; (800a608 <xPortStartScheduler+0x128>)
 800a50c:	4293      	cmp	r3, r2
 800a50e:	d10a      	bne.n	800a526 <xPortStartScheduler+0x46>
	__asm volatile
 800a510:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a514:	f383 8811 	msr	BASEPRI, r3
 800a518:	f3bf 8f6f 	isb	sy
 800a51c:	f3bf 8f4f 	dsb	sy
 800a520:	60fb      	str	r3, [r7, #12]
}
 800a522:	bf00      	nop
 800a524:	e7fe      	b.n	800a524 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a526:	4b39      	ldr	r3, [pc, #228]	; (800a60c <xPortStartScheduler+0x12c>)
 800a528:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a52a:	697b      	ldr	r3, [r7, #20]
 800a52c:	781b      	ldrb	r3, [r3, #0]
 800a52e:	b2db      	uxtb	r3, r3
 800a530:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a532:	697b      	ldr	r3, [r7, #20]
 800a534:	22ff      	movs	r2, #255	; 0xff
 800a536:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	781b      	ldrb	r3, [r3, #0]
 800a53c:	b2db      	uxtb	r3, r3
 800a53e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a540:	78fb      	ldrb	r3, [r7, #3]
 800a542:	b2db      	uxtb	r3, r3
 800a544:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a548:	b2da      	uxtb	r2, r3
 800a54a:	4b31      	ldr	r3, [pc, #196]	; (800a610 <xPortStartScheduler+0x130>)
 800a54c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a54e:	4b31      	ldr	r3, [pc, #196]	; (800a614 <xPortStartScheduler+0x134>)
 800a550:	2207      	movs	r2, #7
 800a552:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a554:	e009      	b.n	800a56a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a556:	4b2f      	ldr	r3, [pc, #188]	; (800a614 <xPortStartScheduler+0x134>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	3b01      	subs	r3, #1
 800a55c:	4a2d      	ldr	r2, [pc, #180]	; (800a614 <xPortStartScheduler+0x134>)
 800a55e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a560:	78fb      	ldrb	r3, [r7, #3]
 800a562:	b2db      	uxtb	r3, r3
 800a564:	005b      	lsls	r3, r3, #1
 800a566:	b2db      	uxtb	r3, r3
 800a568:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a56a:	78fb      	ldrb	r3, [r7, #3]
 800a56c:	b2db      	uxtb	r3, r3
 800a56e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a572:	2b80      	cmp	r3, #128	; 0x80
 800a574:	d0ef      	beq.n	800a556 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a576:	4b27      	ldr	r3, [pc, #156]	; (800a614 <xPortStartScheduler+0x134>)
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	f1c3 0307 	rsb	r3, r3, #7
 800a57e:	2b04      	cmp	r3, #4
 800a580:	d00a      	beq.n	800a598 <xPortStartScheduler+0xb8>
	__asm volatile
 800a582:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a586:	f383 8811 	msr	BASEPRI, r3
 800a58a:	f3bf 8f6f 	isb	sy
 800a58e:	f3bf 8f4f 	dsb	sy
 800a592:	60bb      	str	r3, [r7, #8]
}
 800a594:	bf00      	nop
 800a596:	e7fe      	b.n	800a596 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a598:	4b1e      	ldr	r3, [pc, #120]	; (800a614 <xPortStartScheduler+0x134>)
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	021b      	lsls	r3, r3, #8
 800a59e:	4a1d      	ldr	r2, [pc, #116]	; (800a614 <xPortStartScheduler+0x134>)
 800a5a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a5a2:	4b1c      	ldr	r3, [pc, #112]	; (800a614 <xPortStartScheduler+0x134>)
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a5aa:	4a1a      	ldr	r2, [pc, #104]	; (800a614 <xPortStartScheduler+0x134>)
 800a5ac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	b2da      	uxtb	r2, r3
 800a5b2:	697b      	ldr	r3, [r7, #20]
 800a5b4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a5b6:	4b18      	ldr	r3, [pc, #96]	; (800a618 <xPortStartScheduler+0x138>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	4a17      	ldr	r2, [pc, #92]	; (800a618 <xPortStartScheduler+0x138>)
 800a5bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a5c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a5c2:	4b15      	ldr	r3, [pc, #84]	; (800a618 <xPortStartScheduler+0x138>)
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	4a14      	ldr	r2, [pc, #80]	; (800a618 <xPortStartScheduler+0x138>)
 800a5c8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a5cc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a5ce:	f000 f8dd 	bl	800a78c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a5d2:	4b12      	ldr	r3, [pc, #72]	; (800a61c <xPortStartScheduler+0x13c>)
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a5d8:	f000 f8fc 	bl	800a7d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a5dc:	4b10      	ldr	r3, [pc, #64]	; (800a620 <xPortStartScheduler+0x140>)
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	4a0f      	ldr	r2, [pc, #60]	; (800a620 <xPortStartScheduler+0x140>)
 800a5e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a5e6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a5e8:	f7ff ff66 	bl	800a4b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a5ec:	f7fe ff4e 	bl	800948c <vTaskSwitchContext>
	prvTaskExitError();
 800a5f0:	f7ff ff22 	bl	800a438 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a5f4:	2300      	movs	r3, #0
}
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	3718      	adds	r7, #24
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	bd80      	pop	{r7, pc}
 800a5fe:	bf00      	nop
 800a600:	e000ed00 	.word	0xe000ed00
 800a604:	410fc271 	.word	0x410fc271
 800a608:	410fc270 	.word	0x410fc270
 800a60c:	e000e400 	.word	0xe000e400
 800a610:	20003bd8 	.word	0x20003bd8
 800a614:	20003bdc 	.word	0x20003bdc
 800a618:	e000ed20 	.word	0xe000ed20
 800a61c:	2000000c 	.word	0x2000000c
 800a620:	e000ef34 	.word	0xe000ef34

0800a624 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a624:	b480      	push	{r7}
 800a626:	b083      	sub	sp, #12
 800a628:	af00      	add	r7, sp, #0
	__asm volatile
 800a62a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a62e:	f383 8811 	msr	BASEPRI, r3
 800a632:	f3bf 8f6f 	isb	sy
 800a636:	f3bf 8f4f 	dsb	sy
 800a63a:	607b      	str	r3, [r7, #4]
}
 800a63c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a63e:	4b0f      	ldr	r3, [pc, #60]	; (800a67c <vPortEnterCritical+0x58>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	3301      	adds	r3, #1
 800a644:	4a0d      	ldr	r2, [pc, #52]	; (800a67c <vPortEnterCritical+0x58>)
 800a646:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a648:	4b0c      	ldr	r3, [pc, #48]	; (800a67c <vPortEnterCritical+0x58>)
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	2b01      	cmp	r3, #1
 800a64e:	d10f      	bne.n	800a670 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a650:	4b0b      	ldr	r3, [pc, #44]	; (800a680 <vPortEnterCritical+0x5c>)
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	b2db      	uxtb	r3, r3
 800a656:	2b00      	cmp	r3, #0
 800a658:	d00a      	beq.n	800a670 <vPortEnterCritical+0x4c>
	__asm volatile
 800a65a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a65e:	f383 8811 	msr	BASEPRI, r3
 800a662:	f3bf 8f6f 	isb	sy
 800a666:	f3bf 8f4f 	dsb	sy
 800a66a:	603b      	str	r3, [r7, #0]
}
 800a66c:	bf00      	nop
 800a66e:	e7fe      	b.n	800a66e <vPortEnterCritical+0x4a>
	}
}
 800a670:	bf00      	nop
 800a672:	370c      	adds	r7, #12
 800a674:	46bd      	mov	sp, r7
 800a676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67a:	4770      	bx	lr
 800a67c:	2000000c 	.word	0x2000000c
 800a680:	e000ed04 	.word	0xe000ed04

0800a684 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a684:	b480      	push	{r7}
 800a686:	b083      	sub	sp, #12
 800a688:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a68a:	4b12      	ldr	r3, [pc, #72]	; (800a6d4 <vPortExitCritical+0x50>)
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d10a      	bne.n	800a6a8 <vPortExitCritical+0x24>
	__asm volatile
 800a692:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a696:	f383 8811 	msr	BASEPRI, r3
 800a69a:	f3bf 8f6f 	isb	sy
 800a69e:	f3bf 8f4f 	dsb	sy
 800a6a2:	607b      	str	r3, [r7, #4]
}
 800a6a4:	bf00      	nop
 800a6a6:	e7fe      	b.n	800a6a6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a6a8:	4b0a      	ldr	r3, [pc, #40]	; (800a6d4 <vPortExitCritical+0x50>)
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	3b01      	subs	r3, #1
 800a6ae:	4a09      	ldr	r2, [pc, #36]	; (800a6d4 <vPortExitCritical+0x50>)
 800a6b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a6b2:	4b08      	ldr	r3, [pc, #32]	; (800a6d4 <vPortExitCritical+0x50>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d105      	bne.n	800a6c6 <vPortExitCritical+0x42>
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	f383 8811 	msr	BASEPRI, r3
}
 800a6c4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a6c6:	bf00      	nop
 800a6c8:	370c      	adds	r7, #12
 800a6ca:	46bd      	mov	sp, r7
 800a6cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d0:	4770      	bx	lr
 800a6d2:	bf00      	nop
 800a6d4:	2000000c 	.word	0x2000000c
	...

0800a6e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a6e0:	f3ef 8009 	mrs	r0, PSP
 800a6e4:	f3bf 8f6f 	isb	sy
 800a6e8:	4b15      	ldr	r3, [pc, #84]	; (800a740 <pxCurrentTCBConst>)
 800a6ea:	681a      	ldr	r2, [r3, #0]
 800a6ec:	f01e 0f10 	tst.w	lr, #16
 800a6f0:	bf08      	it	eq
 800a6f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a6f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6fa:	6010      	str	r0, [r2, #0]
 800a6fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a700:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a704:	f380 8811 	msr	BASEPRI, r0
 800a708:	f3bf 8f4f 	dsb	sy
 800a70c:	f3bf 8f6f 	isb	sy
 800a710:	f7fe febc 	bl	800948c <vTaskSwitchContext>
 800a714:	f04f 0000 	mov.w	r0, #0
 800a718:	f380 8811 	msr	BASEPRI, r0
 800a71c:	bc09      	pop	{r0, r3}
 800a71e:	6819      	ldr	r1, [r3, #0]
 800a720:	6808      	ldr	r0, [r1, #0]
 800a722:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a726:	f01e 0f10 	tst.w	lr, #16
 800a72a:	bf08      	it	eq
 800a72c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a730:	f380 8809 	msr	PSP, r0
 800a734:	f3bf 8f6f 	isb	sy
 800a738:	4770      	bx	lr
 800a73a:	bf00      	nop
 800a73c:	f3af 8000 	nop.w

0800a740 <pxCurrentTCBConst>:
 800a740:	200035ac 	.word	0x200035ac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a744:	bf00      	nop
 800a746:	bf00      	nop

0800a748 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b082      	sub	sp, #8
 800a74c:	af00      	add	r7, sp, #0
	__asm volatile
 800a74e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a752:	f383 8811 	msr	BASEPRI, r3
 800a756:	f3bf 8f6f 	isb	sy
 800a75a:	f3bf 8f4f 	dsb	sy
 800a75e:	607b      	str	r3, [r7, #4]
}
 800a760:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a762:	f7fe fdd9 	bl	8009318 <xTaskIncrementTick>
 800a766:	4603      	mov	r3, r0
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d003      	beq.n	800a774 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a76c:	4b06      	ldr	r3, [pc, #24]	; (800a788 <xPortSysTickHandler+0x40>)
 800a76e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a772:	601a      	str	r2, [r3, #0]
 800a774:	2300      	movs	r3, #0
 800a776:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a778:	683b      	ldr	r3, [r7, #0]
 800a77a:	f383 8811 	msr	BASEPRI, r3
}
 800a77e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a780:	bf00      	nop
 800a782:	3708      	adds	r7, #8
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}
 800a788:	e000ed04 	.word	0xe000ed04

0800a78c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a78c:	b480      	push	{r7}
 800a78e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a790:	4b0b      	ldr	r3, [pc, #44]	; (800a7c0 <vPortSetupTimerInterrupt+0x34>)
 800a792:	2200      	movs	r2, #0
 800a794:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a796:	4b0b      	ldr	r3, [pc, #44]	; (800a7c4 <vPortSetupTimerInterrupt+0x38>)
 800a798:	2200      	movs	r2, #0
 800a79a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a79c:	4b0a      	ldr	r3, [pc, #40]	; (800a7c8 <vPortSetupTimerInterrupt+0x3c>)
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	4a0a      	ldr	r2, [pc, #40]	; (800a7cc <vPortSetupTimerInterrupt+0x40>)
 800a7a2:	fba2 2303 	umull	r2, r3, r2, r3
 800a7a6:	099b      	lsrs	r3, r3, #6
 800a7a8:	4a09      	ldr	r2, [pc, #36]	; (800a7d0 <vPortSetupTimerInterrupt+0x44>)
 800a7aa:	3b01      	subs	r3, #1
 800a7ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a7ae:	4b04      	ldr	r3, [pc, #16]	; (800a7c0 <vPortSetupTimerInterrupt+0x34>)
 800a7b0:	2207      	movs	r2, #7
 800a7b2:	601a      	str	r2, [r3, #0]
}
 800a7b4:	bf00      	nop
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7bc:	4770      	bx	lr
 800a7be:	bf00      	nop
 800a7c0:	e000e010 	.word	0xe000e010
 800a7c4:	e000e018 	.word	0xe000e018
 800a7c8:	20000000 	.word	0x20000000
 800a7cc:	10624dd3 	.word	0x10624dd3
 800a7d0:	e000e014 	.word	0xe000e014

0800a7d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a7d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a7e4 <vPortEnableVFP+0x10>
 800a7d8:	6801      	ldr	r1, [r0, #0]
 800a7da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a7de:	6001      	str	r1, [r0, #0]
 800a7e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a7e2:	bf00      	nop
 800a7e4:	e000ed88 	.word	0xe000ed88

0800a7e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b085      	sub	sp, #20
 800a7ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a7ee:	f3ef 8305 	mrs	r3, IPSR
 800a7f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	2b0f      	cmp	r3, #15
 800a7f8:	d914      	bls.n	800a824 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a7fa:	4a17      	ldr	r2, [pc, #92]	; (800a858 <vPortValidateInterruptPriority+0x70>)
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	4413      	add	r3, r2
 800a800:	781b      	ldrb	r3, [r3, #0]
 800a802:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a804:	4b15      	ldr	r3, [pc, #84]	; (800a85c <vPortValidateInterruptPriority+0x74>)
 800a806:	781b      	ldrb	r3, [r3, #0]
 800a808:	7afa      	ldrb	r2, [r7, #11]
 800a80a:	429a      	cmp	r2, r3
 800a80c:	d20a      	bcs.n	800a824 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a80e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a812:	f383 8811 	msr	BASEPRI, r3
 800a816:	f3bf 8f6f 	isb	sy
 800a81a:	f3bf 8f4f 	dsb	sy
 800a81e:	607b      	str	r3, [r7, #4]
}
 800a820:	bf00      	nop
 800a822:	e7fe      	b.n	800a822 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a824:	4b0e      	ldr	r3, [pc, #56]	; (800a860 <vPortValidateInterruptPriority+0x78>)
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a82c:	4b0d      	ldr	r3, [pc, #52]	; (800a864 <vPortValidateInterruptPriority+0x7c>)
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	429a      	cmp	r2, r3
 800a832:	d90a      	bls.n	800a84a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a834:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a838:	f383 8811 	msr	BASEPRI, r3
 800a83c:	f3bf 8f6f 	isb	sy
 800a840:	f3bf 8f4f 	dsb	sy
 800a844:	603b      	str	r3, [r7, #0]
}
 800a846:	bf00      	nop
 800a848:	e7fe      	b.n	800a848 <vPortValidateInterruptPriority+0x60>
	}
 800a84a:	bf00      	nop
 800a84c:	3714      	adds	r7, #20
 800a84e:	46bd      	mov	sp, r7
 800a850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a854:	4770      	bx	lr
 800a856:	bf00      	nop
 800a858:	e000e3f0 	.word	0xe000e3f0
 800a85c:	20003bd8 	.word	0x20003bd8
 800a860:	e000ed0c 	.word	0xe000ed0c
 800a864:	20003bdc 	.word	0x20003bdc

0800a868 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b08a      	sub	sp, #40	; 0x28
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a870:	2300      	movs	r3, #0
 800a872:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a874:	f7fe fc94 	bl	80091a0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a878:	4b5b      	ldr	r3, [pc, #364]	; (800a9e8 <pvPortMalloc+0x180>)
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d101      	bne.n	800a884 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a880:	f000 f920 	bl	800aac4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a884:	4b59      	ldr	r3, [pc, #356]	; (800a9ec <pvPortMalloc+0x184>)
 800a886:	681a      	ldr	r2, [r3, #0]
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	4013      	ands	r3, r2
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	f040 8093 	bne.w	800a9b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2b00      	cmp	r3, #0
 800a896:	d01d      	beq.n	800a8d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a898:	2208      	movs	r2, #8
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	4413      	add	r3, r2
 800a89e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	f003 0307 	and.w	r3, r3, #7
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d014      	beq.n	800a8d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	f023 0307 	bic.w	r3, r3, #7
 800a8b0:	3308      	adds	r3, #8
 800a8b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	f003 0307 	and.w	r3, r3, #7
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d00a      	beq.n	800a8d4 <pvPortMalloc+0x6c>
	__asm volatile
 800a8be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8c2:	f383 8811 	msr	BASEPRI, r3
 800a8c6:	f3bf 8f6f 	isb	sy
 800a8ca:	f3bf 8f4f 	dsb	sy
 800a8ce:	617b      	str	r3, [r7, #20]
}
 800a8d0:	bf00      	nop
 800a8d2:	e7fe      	b.n	800a8d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d06e      	beq.n	800a9b8 <pvPortMalloc+0x150>
 800a8da:	4b45      	ldr	r3, [pc, #276]	; (800a9f0 <pvPortMalloc+0x188>)
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	687a      	ldr	r2, [r7, #4]
 800a8e0:	429a      	cmp	r2, r3
 800a8e2:	d869      	bhi.n	800a9b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a8e4:	4b43      	ldr	r3, [pc, #268]	; (800a9f4 <pvPortMalloc+0x18c>)
 800a8e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a8e8:	4b42      	ldr	r3, [pc, #264]	; (800a9f4 <pvPortMalloc+0x18c>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a8ee:	e004      	b.n	800a8fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a8f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a8f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a8fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8fc:	685b      	ldr	r3, [r3, #4]
 800a8fe:	687a      	ldr	r2, [r7, #4]
 800a900:	429a      	cmp	r2, r3
 800a902:	d903      	bls.n	800a90c <pvPortMalloc+0xa4>
 800a904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d1f1      	bne.n	800a8f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a90c:	4b36      	ldr	r3, [pc, #216]	; (800a9e8 <pvPortMalloc+0x180>)
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a912:	429a      	cmp	r2, r3
 800a914:	d050      	beq.n	800a9b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a916:	6a3b      	ldr	r3, [r7, #32]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	2208      	movs	r2, #8
 800a91c:	4413      	add	r3, r2
 800a91e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a922:	681a      	ldr	r2, [r3, #0]
 800a924:	6a3b      	ldr	r3, [r7, #32]
 800a926:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a92a:	685a      	ldr	r2, [r3, #4]
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	1ad2      	subs	r2, r2, r3
 800a930:	2308      	movs	r3, #8
 800a932:	005b      	lsls	r3, r3, #1
 800a934:	429a      	cmp	r2, r3
 800a936:	d91f      	bls.n	800a978 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a938:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	4413      	add	r3, r2
 800a93e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a940:	69bb      	ldr	r3, [r7, #24]
 800a942:	f003 0307 	and.w	r3, r3, #7
 800a946:	2b00      	cmp	r3, #0
 800a948:	d00a      	beq.n	800a960 <pvPortMalloc+0xf8>
	__asm volatile
 800a94a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a94e:	f383 8811 	msr	BASEPRI, r3
 800a952:	f3bf 8f6f 	isb	sy
 800a956:	f3bf 8f4f 	dsb	sy
 800a95a:	613b      	str	r3, [r7, #16]
}
 800a95c:	bf00      	nop
 800a95e:	e7fe      	b.n	800a95e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a962:	685a      	ldr	r2, [r3, #4]
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	1ad2      	subs	r2, r2, r3
 800a968:	69bb      	ldr	r3, [r7, #24]
 800a96a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a96c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a96e:	687a      	ldr	r2, [r7, #4]
 800a970:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a972:	69b8      	ldr	r0, [r7, #24]
 800a974:	f000 f90a 	bl	800ab8c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a978:	4b1d      	ldr	r3, [pc, #116]	; (800a9f0 <pvPortMalloc+0x188>)
 800a97a:	681a      	ldr	r2, [r3, #0]
 800a97c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a97e:	685b      	ldr	r3, [r3, #4]
 800a980:	1ad3      	subs	r3, r2, r3
 800a982:	4a1b      	ldr	r2, [pc, #108]	; (800a9f0 <pvPortMalloc+0x188>)
 800a984:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a986:	4b1a      	ldr	r3, [pc, #104]	; (800a9f0 <pvPortMalloc+0x188>)
 800a988:	681a      	ldr	r2, [r3, #0]
 800a98a:	4b1b      	ldr	r3, [pc, #108]	; (800a9f8 <pvPortMalloc+0x190>)
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	429a      	cmp	r2, r3
 800a990:	d203      	bcs.n	800a99a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a992:	4b17      	ldr	r3, [pc, #92]	; (800a9f0 <pvPortMalloc+0x188>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	4a18      	ldr	r2, [pc, #96]	; (800a9f8 <pvPortMalloc+0x190>)
 800a998:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a99a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a99c:	685a      	ldr	r2, [r3, #4]
 800a99e:	4b13      	ldr	r3, [pc, #76]	; (800a9ec <pvPortMalloc+0x184>)
 800a9a0:	681b      	ldr	r3, [r3, #0]
 800a9a2:	431a      	orrs	r2, r3
 800a9a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a9a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a9ae:	4b13      	ldr	r3, [pc, #76]	; (800a9fc <pvPortMalloc+0x194>)
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	3301      	adds	r3, #1
 800a9b4:	4a11      	ldr	r2, [pc, #68]	; (800a9fc <pvPortMalloc+0x194>)
 800a9b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a9b8:	f7fe fc00 	bl	80091bc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a9bc:	69fb      	ldr	r3, [r7, #28]
 800a9be:	f003 0307 	and.w	r3, r3, #7
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d00a      	beq.n	800a9dc <pvPortMalloc+0x174>
	__asm volatile
 800a9c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9ca:	f383 8811 	msr	BASEPRI, r3
 800a9ce:	f3bf 8f6f 	isb	sy
 800a9d2:	f3bf 8f4f 	dsb	sy
 800a9d6:	60fb      	str	r3, [r7, #12]
}
 800a9d8:	bf00      	nop
 800a9da:	e7fe      	b.n	800a9da <pvPortMalloc+0x172>
	return pvReturn;
 800a9dc:	69fb      	ldr	r3, [r7, #28]
}
 800a9de:	4618      	mov	r0, r3
 800a9e0:	3728      	adds	r7, #40	; 0x28
 800a9e2:	46bd      	mov	sp, r7
 800a9e4:	bd80      	pop	{r7, pc}
 800a9e6:	bf00      	nop
 800a9e8:	20017468 	.word	0x20017468
 800a9ec:	2001747c 	.word	0x2001747c
 800a9f0:	2001746c 	.word	0x2001746c
 800a9f4:	20017460 	.word	0x20017460
 800a9f8:	20017470 	.word	0x20017470
 800a9fc:	20017474 	.word	0x20017474

0800aa00 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800aa00:	b580      	push	{r7, lr}
 800aa02:	b086      	sub	sp, #24
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d04d      	beq.n	800aaae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800aa12:	2308      	movs	r3, #8
 800aa14:	425b      	negs	r3, r3
 800aa16:	697a      	ldr	r2, [r7, #20]
 800aa18:	4413      	add	r3, r2
 800aa1a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800aa1c:	697b      	ldr	r3, [r7, #20]
 800aa1e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800aa20:	693b      	ldr	r3, [r7, #16]
 800aa22:	685a      	ldr	r2, [r3, #4]
 800aa24:	4b24      	ldr	r3, [pc, #144]	; (800aab8 <vPortFree+0xb8>)
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	4013      	ands	r3, r2
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d10a      	bne.n	800aa44 <vPortFree+0x44>
	__asm volatile
 800aa2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa32:	f383 8811 	msr	BASEPRI, r3
 800aa36:	f3bf 8f6f 	isb	sy
 800aa3a:	f3bf 8f4f 	dsb	sy
 800aa3e:	60fb      	str	r3, [r7, #12]
}
 800aa40:	bf00      	nop
 800aa42:	e7fe      	b.n	800aa42 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800aa44:	693b      	ldr	r3, [r7, #16]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	2b00      	cmp	r3, #0
 800aa4a:	d00a      	beq.n	800aa62 <vPortFree+0x62>
	__asm volatile
 800aa4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa50:	f383 8811 	msr	BASEPRI, r3
 800aa54:	f3bf 8f6f 	isb	sy
 800aa58:	f3bf 8f4f 	dsb	sy
 800aa5c:	60bb      	str	r3, [r7, #8]
}
 800aa5e:	bf00      	nop
 800aa60:	e7fe      	b.n	800aa60 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800aa62:	693b      	ldr	r3, [r7, #16]
 800aa64:	685a      	ldr	r2, [r3, #4]
 800aa66:	4b14      	ldr	r3, [pc, #80]	; (800aab8 <vPortFree+0xb8>)
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	4013      	ands	r3, r2
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d01e      	beq.n	800aaae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800aa70:	693b      	ldr	r3, [r7, #16]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d11a      	bne.n	800aaae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800aa78:	693b      	ldr	r3, [r7, #16]
 800aa7a:	685a      	ldr	r2, [r3, #4]
 800aa7c:	4b0e      	ldr	r3, [pc, #56]	; (800aab8 <vPortFree+0xb8>)
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	43db      	mvns	r3, r3
 800aa82:	401a      	ands	r2, r3
 800aa84:	693b      	ldr	r3, [r7, #16]
 800aa86:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800aa88:	f7fe fb8a 	bl	80091a0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800aa8c:	693b      	ldr	r3, [r7, #16]
 800aa8e:	685a      	ldr	r2, [r3, #4]
 800aa90:	4b0a      	ldr	r3, [pc, #40]	; (800aabc <vPortFree+0xbc>)
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	4413      	add	r3, r2
 800aa96:	4a09      	ldr	r2, [pc, #36]	; (800aabc <vPortFree+0xbc>)
 800aa98:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800aa9a:	6938      	ldr	r0, [r7, #16]
 800aa9c:	f000 f876 	bl	800ab8c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800aaa0:	4b07      	ldr	r3, [pc, #28]	; (800aac0 <vPortFree+0xc0>)
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	3301      	adds	r3, #1
 800aaa6:	4a06      	ldr	r2, [pc, #24]	; (800aac0 <vPortFree+0xc0>)
 800aaa8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800aaaa:	f7fe fb87 	bl	80091bc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800aaae:	bf00      	nop
 800aab0:	3718      	adds	r7, #24
 800aab2:	46bd      	mov	sp, r7
 800aab4:	bd80      	pop	{r7, pc}
 800aab6:	bf00      	nop
 800aab8:	2001747c 	.word	0x2001747c
 800aabc:	2001746c 	.word	0x2001746c
 800aac0:	20017478 	.word	0x20017478

0800aac4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800aac4:	b480      	push	{r7}
 800aac6:	b085      	sub	sp, #20
 800aac8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800aaca:	4b29      	ldr	r3, [pc, #164]	; (800ab70 <prvHeapInit+0xac>)
 800aacc:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800aace:	4b29      	ldr	r3, [pc, #164]	; (800ab74 <prvHeapInit+0xb0>)
 800aad0:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	f003 0307 	and.w	r3, r3, #7
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d00c      	beq.n	800aaf6 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	3307      	adds	r3, #7
 800aae0:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	f023 0307 	bic.w	r3, r3, #7
 800aae8:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aaea:	68ba      	ldr	r2, [r7, #8]
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	1ad3      	subs	r3, r2, r3
 800aaf0:	4a20      	ldr	r2, [pc, #128]	; (800ab74 <prvHeapInit+0xb0>)
 800aaf2:	4413      	add	r3, r2
 800aaf4:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aafa:	4a1f      	ldr	r2, [pc, #124]	; (800ab78 <prvHeapInit+0xb4>)
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ab00:	4b1d      	ldr	r3, [pc, #116]	; (800ab78 <prvHeapInit+0xb4>)
 800ab02:	2200      	movs	r2, #0
 800ab04:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	68ba      	ldr	r2, [r7, #8]
 800ab0a:	4413      	add	r3, r2
 800ab0c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ab0e:	2208      	movs	r2, #8
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	1a9b      	subs	r3, r3, r2
 800ab14:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	f023 0307 	bic.w	r3, r3, #7
 800ab1c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	4a16      	ldr	r2, [pc, #88]	; (800ab7c <prvHeapInit+0xb8>)
 800ab22:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ab24:	4b15      	ldr	r3, [pc, #84]	; (800ab7c <prvHeapInit+0xb8>)
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	2200      	movs	r2, #0
 800ab2a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ab2c:	4b13      	ldr	r3, [pc, #76]	; (800ab7c <prvHeapInit+0xb8>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	2200      	movs	r2, #0
 800ab32:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ab38:	683b      	ldr	r3, [r7, #0]
 800ab3a:	68fa      	ldr	r2, [r7, #12]
 800ab3c:	1ad2      	subs	r2, r2, r3
 800ab3e:	683b      	ldr	r3, [r7, #0]
 800ab40:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ab42:	4b0e      	ldr	r3, [pc, #56]	; (800ab7c <prvHeapInit+0xb8>)
 800ab44:	681a      	ldr	r2, [r3, #0]
 800ab46:	683b      	ldr	r3, [r7, #0]
 800ab48:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab4a:	683b      	ldr	r3, [r7, #0]
 800ab4c:	685b      	ldr	r3, [r3, #4]
 800ab4e:	4a0c      	ldr	r2, [pc, #48]	; (800ab80 <prvHeapInit+0xbc>)
 800ab50:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab52:	683b      	ldr	r3, [r7, #0]
 800ab54:	685b      	ldr	r3, [r3, #4]
 800ab56:	4a0b      	ldr	r2, [pc, #44]	; (800ab84 <prvHeapInit+0xc0>)
 800ab58:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ab5a:	4b0b      	ldr	r3, [pc, #44]	; (800ab88 <prvHeapInit+0xc4>)
 800ab5c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ab60:	601a      	str	r2, [r3, #0]
}
 800ab62:	bf00      	nop
 800ab64:	3714      	adds	r7, #20
 800ab66:	46bd      	mov	sp, r7
 800ab68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6c:	4770      	bx	lr
 800ab6e:	bf00      	nop
 800ab70:	00013880 	.word	0x00013880
 800ab74:	20003be0 	.word	0x20003be0
 800ab78:	20017460 	.word	0x20017460
 800ab7c:	20017468 	.word	0x20017468
 800ab80:	20017470 	.word	0x20017470
 800ab84:	2001746c 	.word	0x2001746c
 800ab88:	2001747c 	.word	0x2001747c

0800ab8c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ab8c:	b480      	push	{r7}
 800ab8e:	b085      	sub	sp, #20
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ab94:	4b28      	ldr	r3, [pc, #160]	; (800ac38 <prvInsertBlockIntoFreeList+0xac>)
 800ab96:	60fb      	str	r3, [r7, #12]
 800ab98:	e002      	b.n	800aba0 <prvInsertBlockIntoFreeList+0x14>
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	60fb      	str	r3, [r7, #12]
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	687a      	ldr	r2, [r7, #4]
 800aba6:	429a      	cmp	r2, r3
 800aba8:	d8f7      	bhi.n	800ab9a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	685b      	ldr	r3, [r3, #4]
 800abb2:	68ba      	ldr	r2, [r7, #8]
 800abb4:	4413      	add	r3, r2
 800abb6:	687a      	ldr	r2, [r7, #4]
 800abb8:	429a      	cmp	r2, r3
 800abba:	d108      	bne.n	800abce <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	685a      	ldr	r2, [r3, #4]
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	685b      	ldr	r3, [r3, #4]
 800abc4:	441a      	add	r2, r3
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	685b      	ldr	r3, [r3, #4]
 800abd6:	68ba      	ldr	r2, [r7, #8]
 800abd8:	441a      	add	r2, r3
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	429a      	cmp	r2, r3
 800abe0:	d118      	bne.n	800ac14 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	681a      	ldr	r2, [r3, #0]
 800abe6:	4b15      	ldr	r3, [pc, #84]	; (800ac3c <prvInsertBlockIntoFreeList+0xb0>)
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	429a      	cmp	r2, r3
 800abec:	d00d      	beq.n	800ac0a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	685a      	ldr	r2, [r3, #4]
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	685b      	ldr	r3, [r3, #4]
 800abf8:	441a      	add	r2, r3
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	681a      	ldr	r2, [r3, #0]
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	601a      	str	r2, [r3, #0]
 800ac08:	e008      	b.n	800ac1c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ac0a:	4b0c      	ldr	r3, [pc, #48]	; (800ac3c <prvInsertBlockIntoFreeList+0xb0>)
 800ac0c:	681a      	ldr	r2, [r3, #0]
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	601a      	str	r2, [r3, #0]
 800ac12:	e003      	b.n	800ac1c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	681a      	ldr	r2, [r3, #0]
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ac1c:	68fa      	ldr	r2, [r7, #12]
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	429a      	cmp	r2, r3
 800ac22:	d002      	beq.n	800ac2a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	687a      	ldr	r2, [r7, #4]
 800ac28:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ac2a:	bf00      	nop
 800ac2c:	3714      	adds	r7, #20
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac34:	4770      	bx	lr
 800ac36:	bf00      	nop
 800ac38:	20017460 	.word	0x20017460
 800ac3c:	20017468 	.word	0x20017468

0800ac40 <atof>:
 800ac40:	2100      	movs	r1, #0
 800ac42:	f001 bf5b 	b.w	800cafc <strtod>
	...

0800ac48 <__errno>:
 800ac48:	4b01      	ldr	r3, [pc, #4]	; (800ac50 <__errno+0x8>)
 800ac4a:	6818      	ldr	r0, [r3, #0]
 800ac4c:	4770      	bx	lr
 800ac4e:	bf00      	nop
 800ac50:	20000010 	.word	0x20000010

0800ac54 <__sflush_r>:
 800ac54:	898a      	ldrh	r2, [r1, #12]
 800ac56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac5a:	4605      	mov	r5, r0
 800ac5c:	0710      	lsls	r0, r2, #28
 800ac5e:	460c      	mov	r4, r1
 800ac60:	d458      	bmi.n	800ad14 <__sflush_r+0xc0>
 800ac62:	684b      	ldr	r3, [r1, #4]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	dc05      	bgt.n	800ac74 <__sflush_r+0x20>
 800ac68:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	dc02      	bgt.n	800ac74 <__sflush_r+0x20>
 800ac6e:	2000      	movs	r0, #0
 800ac70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ac76:	2e00      	cmp	r6, #0
 800ac78:	d0f9      	beq.n	800ac6e <__sflush_r+0x1a>
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ac80:	682f      	ldr	r7, [r5, #0]
 800ac82:	602b      	str	r3, [r5, #0]
 800ac84:	d032      	beq.n	800acec <__sflush_r+0x98>
 800ac86:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ac88:	89a3      	ldrh	r3, [r4, #12]
 800ac8a:	075a      	lsls	r2, r3, #29
 800ac8c:	d505      	bpl.n	800ac9a <__sflush_r+0x46>
 800ac8e:	6863      	ldr	r3, [r4, #4]
 800ac90:	1ac0      	subs	r0, r0, r3
 800ac92:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ac94:	b10b      	cbz	r3, 800ac9a <__sflush_r+0x46>
 800ac96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ac98:	1ac0      	subs	r0, r0, r3
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	4602      	mov	r2, r0
 800ac9e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aca0:	6a21      	ldr	r1, [r4, #32]
 800aca2:	4628      	mov	r0, r5
 800aca4:	47b0      	blx	r6
 800aca6:	1c43      	adds	r3, r0, #1
 800aca8:	89a3      	ldrh	r3, [r4, #12]
 800acaa:	d106      	bne.n	800acba <__sflush_r+0x66>
 800acac:	6829      	ldr	r1, [r5, #0]
 800acae:	291d      	cmp	r1, #29
 800acb0:	d82c      	bhi.n	800ad0c <__sflush_r+0xb8>
 800acb2:	4a2a      	ldr	r2, [pc, #168]	; (800ad5c <__sflush_r+0x108>)
 800acb4:	40ca      	lsrs	r2, r1
 800acb6:	07d6      	lsls	r6, r2, #31
 800acb8:	d528      	bpl.n	800ad0c <__sflush_r+0xb8>
 800acba:	2200      	movs	r2, #0
 800acbc:	6062      	str	r2, [r4, #4]
 800acbe:	04d9      	lsls	r1, r3, #19
 800acc0:	6922      	ldr	r2, [r4, #16]
 800acc2:	6022      	str	r2, [r4, #0]
 800acc4:	d504      	bpl.n	800acd0 <__sflush_r+0x7c>
 800acc6:	1c42      	adds	r2, r0, #1
 800acc8:	d101      	bne.n	800acce <__sflush_r+0x7a>
 800acca:	682b      	ldr	r3, [r5, #0]
 800accc:	b903      	cbnz	r3, 800acd0 <__sflush_r+0x7c>
 800acce:	6560      	str	r0, [r4, #84]	; 0x54
 800acd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800acd2:	602f      	str	r7, [r5, #0]
 800acd4:	2900      	cmp	r1, #0
 800acd6:	d0ca      	beq.n	800ac6e <__sflush_r+0x1a>
 800acd8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800acdc:	4299      	cmp	r1, r3
 800acde:	d002      	beq.n	800ace6 <__sflush_r+0x92>
 800ace0:	4628      	mov	r0, r5
 800ace2:	f000 f9cf 	bl	800b084 <_free_r>
 800ace6:	2000      	movs	r0, #0
 800ace8:	6360      	str	r0, [r4, #52]	; 0x34
 800acea:	e7c1      	b.n	800ac70 <__sflush_r+0x1c>
 800acec:	6a21      	ldr	r1, [r4, #32]
 800acee:	2301      	movs	r3, #1
 800acf0:	4628      	mov	r0, r5
 800acf2:	47b0      	blx	r6
 800acf4:	1c41      	adds	r1, r0, #1
 800acf6:	d1c7      	bne.n	800ac88 <__sflush_r+0x34>
 800acf8:	682b      	ldr	r3, [r5, #0]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d0c4      	beq.n	800ac88 <__sflush_r+0x34>
 800acfe:	2b1d      	cmp	r3, #29
 800ad00:	d001      	beq.n	800ad06 <__sflush_r+0xb2>
 800ad02:	2b16      	cmp	r3, #22
 800ad04:	d101      	bne.n	800ad0a <__sflush_r+0xb6>
 800ad06:	602f      	str	r7, [r5, #0]
 800ad08:	e7b1      	b.n	800ac6e <__sflush_r+0x1a>
 800ad0a:	89a3      	ldrh	r3, [r4, #12]
 800ad0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad10:	81a3      	strh	r3, [r4, #12]
 800ad12:	e7ad      	b.n	800ac70 <__sflush_r+0x1c>
 800ad14:	690f      	ldr	r7, [r1, #16]
 800ad16:	2f00      	cmp	r7, #0
 800ad18:	d0a9      	beq.n	800ac6e <__sflush_r+0x1a>
 800ad1a:	0793      	lsls	r3, r2, #30
 800ad1c:	680e      	ldr	r6, [r1, #0]
 800ad1e:	bf08      	it	eq
 800ad20:	694b      	ldreq	r3, [r1, #20]
 800ad22:	600f      	str	r7, [r1, #0]
 800ad24:	bf18      	it	ne
 800ad26:	2300      	movne	r3, #0
 800ad28:	eba6 0807 	sub.w	r8, r6, r7
 800ad2c:	608b      	str	r3, [r1, #8]
 800ad2e:	f1b8 0f00 	cmp.w	r8, #0
 800ad32:	dd9c      	ble.n	800ac6e <__sflush_r+0x1a>
 800ad34:	6a21      	ldr	r1, [r4, #32]
 800ad36:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ad38:	4643      	mov	r3, r8
 800ad3a:	463a      	mov	r2, r7
 800ad3c:	4628      	mov	r0, r5
 800ad3e:	47b0      	blx	r6
 800ad40:	2800      	cmp	r0, #0
 800ad42:	dc06      	bgt.n	800ad52 <__sflush_r+0xfe>
 800ad44:	89a3      	ldrh	r3, [r4, #12]
 800ad46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad4a:	81a3      	strh	r3, [r4, #12]
 800ad4c:	f04f 30ff 	mov.w	r0, #4294967295
 800ad50:	e78e      	b.n	800ac70 <__sflush_r+0x1c>
 800ad52:	4407      	add	r7, r0
 800ad54:	eba8 0800 	sub.w	r8, r8, r0
 800ad58:	e7e9      	b.n	800ad2e <__sflush_r+0xda>
 800ad5a:	bf00      	nop
 800ad5c:	20400001 	.word	0x20400001

0800ad60 <_fflush_r>:
 800ad60:	b538      	push	{r3, r4, r5, lr}
 800ad62:	690b      	ldr	r3, [r1, #16]
 800ad64:	4605      	mov	r5, r0
 800ad66:	460c      	mov	r4, r1
 800ad68:	b913      	cbnz	r3, 800ad70 <_fflush_r+0x10>
 800ad6a:	2500      	movs	r5, #0
 800ad6c:	4628      	mov	r0, r5
 800ad6e:	bd38      	pop	{r3, r4, r5, pc}
 800ad70:	b118      	cbz	r0, 800ad7a <_fflush_r+0x1a>
 800ad72:	6983      	ldr	r3, [r0, #24]
 800ad74:	b90b      	cbnz	r3, 800ad7a <_fflush_r+0x1a>
 800ad76:	f000 f899 	bl	800aeac <__sinit>
 800ad7a:	4b14      	ldr	r3, [pc, #80]	; (800adcc <_fflush_r+0x6c>)
 800ad7c:	429c      	cmp	r4, r3
 800ad7e:	d11b      	bne.n	800adb8 <_fflush_r+0x58>
 800ad80:	686c      	ldr	r4, [r5, #4]
 800ad82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d0ef      	beq.n	800ad6a <_fflush_r+0xa>
 800ad8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ad8c:	07d0      	lsls	r0, r2, #31
 800ad8e:	d404      	bmi.n	800ad9a <_fflush_r+0x3a>
 800ad90:	0599      	lsls	r1, r3, #22
 800ad92:	d402      	bmi.n	800ad9a <_fflush_r+0x3a>
 800ad94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad96:	f000 f94c 	bl	800b032 <__retarget_lock_acquire_recursive>
 800ad9a:	4628      	mov	r0, r5
 800ad9c:	4621      	mov	r1, r4
 800ad9e:	f7ff ff59 	bl	800ac54 <__sflush_r>
 800ada2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ada4:	07da      	lsls	r2, r3, #31
 800ada6:	4605      	mov	r5, r0
 800ada8:	d4e0      	bmi.n	800ad6c <_fflush_r+0xc>
 800adaa:	89a3      	ldrh	r3, [r4, #12]
 800adac:	059b      	lsls	r3, r3, #22
 800adae:	d4dd      	bmi.n	800ad6c <_fflush_r+0xc>
 800adb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800adb2:	f000 f93f 	bl	800b034 <__retarget_lock_release_recursive>
 800adb6:	e7d9      	b.n	800ad6c <_fflush_r+0xc>
 800adb8:	4b05      	ldr	r3, [pc, #20]	; (800add0 <_fflush_r+0x70>)
 800adba:	429c      	cmp	r4, r3
 800adbc:	d101      	bne.n	800adc2 <_fflush_r+0x62>
 800adbe:	68ac      	ldr	r4, [r5, #8]
 800adc0:	e7df      	b.n	800ad82 <_fflush_r+0x22>
 800adc2:	4b04      	ldr	r3, [pc, #16]	; (800add4 <_fflush_r+0x74>)
 800adc4:	429c      	cmp	r4, r3
 800adc6:	bf08      	it	eq
 800adc8:	68ec      	ldreq	r4, [r5, #12]
 800adca:	e7da      	b.n	800ad82 <_fflush_r+0x22>
 800adcc:	0800ff48 	.word	0x0800ff48
 800add0:	0800ff68 	.word	0x0800ff68
 800add4:	0800ff28 	.word	0x0800ff28

0800add8 <fflush>:
 800add8:	4601      	mov	r1, r0
 800adda:	b920      	cbnz	r0, 800ade6 <fflush+0xe>
 800addc:	4b04      	ldr	r3, [pc, #16]	; (800adf0 <fflush+0x18>)
 800adde:	4905      	ldr	r1, [pc, #20]	; (800adf4 <fflush+0x1c>)
 800ade0:	6818      	ldr	r0, [r3, #0]
 800ade2:	f000 b8e1 	b.w	800afa8 <_fwalk_reent>
 800ade6:	4b04      	ldr	r3, [pc, #16]	; (800adf8 <fflush+0x20>)
 800ade8:	6818      	ldr	r0, [r3, #0]
 800adea:	f7ff bfb9 	b.w	800ad60 <_fflush_r>
 800adee:	bf00      	nop
 800adf0:	0800ff88 	.word	0x0800ff88
 800adf4:	0800ad61 	.word	0x0800ad61
 800adf8:	20000010 	.word	0x20000010

0800adfc <std>:
 800adfc:	2300      	movs	r3, #0
 800adfe:	b510      	push	{r4, lr}
 800ae00:	4604      	mov	r4, r0
 800ae02:	e9c0 3300 	strd	r3, r3, [r0]
 800ae06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ae0a:	6083      	str	r3, [r0, #8]
 800ae0c:	8181      	strh	r1, [r0, #12]
 800ae0e:	6643      	str	r3, [r0, #100]	; 0x64
 800ae10:	81c2      	strh	r2, [r0, #14]
 800ae12:	6183      	str	r3, [r0, #24]
 800ae14:	4619      	mov	r1, r3
 800ae16:	2208      	movs	r2, #8
 800ae18:	305c      	adds	r0, #92	; 0x5c
 800ae1a:	f000 f92b 	bl	800b074 <memset>
 800ae1e:	4b05      	ldr	r3, [pc, #20]	; (800ae34 <std+0x38>)
 800ae20:	6263      	str	r3, [r4, #36]	; 0x24
 800ae22:	4b05      	ldr	r3, [pc, #20]	; (800ae38 <std+0x3c>)
 800ae24:	62a3      	str	r3, [r4, #40]	; 0x28
 800ae26:	4b05      	ldr	r3, [pc, #20]	; (800ae3c <std+0x40>)
 800ae28:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ae2a:	4b05      	ldr	r3, [pc, #20]	; (800ae40 <std+0x44>)
 800ae2c:	6224      	str	r4, [r4, #32]
 800ae2e:	6323      	str	r3, [r4, #48]	; 0x30
 800ae30:	bd10      	pop	{r4, pc}
 800ae32:	bf00      	nop
 800ae34:	0800bdb5 	.word	0x0800bdb5
 800ae38:	0800bdd7 	.word	0x0800bdd7
 800ae3c:	0800be0f 	.word	0x0800be0f
 800ae40:	0800be33 	.word	0x0800be33

0800ae44 <_cleanup_r>:
 800ae44:	4901      	ldr	r1, [pc, #4]	; (800ae4c <_cleanup_r+0x8>)
 800ae46:	f000 b8af 	b.w	800afa8 <_fwalk_reent>
 800ae4a:	bf00      	nop
 800ae4c:	0800ad61 	.word	0x0800ad61

0800ae50 <__sfmoreglue>:
 800ae50:	b570      	push	{r4, r5, r6, lr}
 800ae52:	2268      	movs	r2, #104	; 0x68
 800ae54:	1e4d      	subs	r5, r1, #1
 800ae56:	4355      	muls	r5, r2
 800ae58:	460e      	mov	r6, r1
 800ae5a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ae5e:	f000 f97d 	bl	800b15c <_malloc_r>
 800ae62:	4604      	mov	r4, r0
 800ae64:	b140      	cbz	r0, 800ae78 <__sfmoreglue+0x28>
 800ae66:	2100      	movs	r1, #0
 800ae68:	e9c0 1600 	strd	r1, r6, [r0]
 800ae6c:	300c      	adds	r0, #12
 800ae6e:	60a0      	str	r0, [r4, #8]
 800ae70:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ae74:	f000 f8fe 	bl	800b074 <memset>
 800ae78:	4620      	mov	r0, r4
 800ae7a:	bd70      	pop	{r4, r5, r6, pc}

0800ae7c <__sfp_lock_acquire>:
 800ae7c:	4801      	ldr	r0, [pc, #4]	; (800ae84 <__sfp_lock_acquire+0x8>)
 800ae7e:	f000 b8d8 	b.w	800b032 <__retarget_lock_acquire_recursive>
 800ae82:	bf00      	nop
 800ae84:	20017481 	.word	0x20017481

0800ae88 <__sfp_lock_release>:
 800ae88:	4801      	ldr	r0, [pc, #4]	; (800ae90 <__sfp_lock_release+0x8>)
 800ae8a:	f000 b8d3 	b.w	800b034 <__retarget_lock_release_recursive>
 800ae8e:	bf00      	nop
 800ae90:	20017481 	.word	0x20017481

0800ae94 <__sinit_lock_acquire>:
 800ae94:	4801      	ldr	r0, [pc, #4]	; (800ae9c <__sinit_lock_acquire+0x8>)
 800ae96:	f000 b8cc 	b.w	800b032 <__retarget_lock_acquire_recursive>
 800ae9a:	bf00      	nop
 800ae9c:	20017482 	.word	0x20017482

0800aea0 <__sinit_lock_release>:
 800aea0:	4801      	ldr	r0, [pc, #4]	; (800aea8 <__sinit_lock_release+0x8>)
 800aea2:	f000 b8c7 	b.w	800b034 <__retarget_lock_release_recursive>
 800aea6:	bf00      	nop
 800aea8:	20017482 	.word	0x20017482

0800aeac <__sinit>:
 800aeac:	b510      	push	{r4, lr}
 800aeae:	4604      	mov	r4, r0
 800aeb0:	f7ff fff0 	bl	800ae94 <__sinit_lock_acquire>
 800aeb4:	69a3      	ldr	r3, [r4, #24]
 800aeb6:	b11b      	cbz	r3, 800aec0 <__sinit+0x14>
 800aeb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aebc:	f7ff bff0 	b.w	800aea0 <__sinit_lock_release>
 800aec0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800aec4:	6523      	str	r3, [r4, #80]	; 0x50
 800aec6:	4b13      	ldr	r3, [pc, #76]	; (800af14 <__sinit+0x68>)
 800aec8:	4a13      	ldr	r2, [pc, #76]	; (800af18 <__sinit+0x6c>)
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	62a2      	str	r2, [r4, #40]	; 0x28
 800aece:	42a3      	cmp	r3, r4
 800aed0:	bf04      	itt	eq
 800aed2:	2301      	moveq	r3, #1
 800aed4:	61a3      	streq	r3, [r4, #24]
 800aed6:	4620      	mov	r0, r4
 800aed8:	f000 f820 	bl	800af1c <__sfp>
 800aedc:	6060      	str	r0, [r4, #4]
 800aede:	4620      	mov	r0, r4
 800aee0:	f000 f81c 	bl	800af1c <__sfp>
 800aee4:	60a0      	str	r0, [r4, #8]
 800aee6:	4620      	mov	r0, r4
 800aee8:	f000 f818 	bl	800af1c <__sfp>
 800aeec:	2200      	movs	r2, #0
 800aeee:	60e0      	str	r0, [r4, #12]
 800aef0:	2104      	movs	r1, #4
 800aef2:	6860      	ldr	r0, [r4, #4]
 800aef4:	f7ff ff82 	bl	800adfc <std>
 800aef8:	68a0      	ldr	r0, [r4, #8]
 800aefa:	2201      	movs	r2, #1
 800aefc:	2109      	movs	r1, #9
 800aefe:	f7ff ff7d 	bl	800adfc <std>
 800af02:	68e0      	ldr	r0, [r4, #12]
 800af04:	2202      	movs	r2, #2
 800af06:	2112      	movs	r1, #18
 800af08:	f7ff ff78 	bl	800adfc <std>
 800af0c:	2301      	movs	r3, #1
 800af0e:	61a3      	str	r3, [r4, #24]
 800af10:	e7d2      	b.n	800aeb8 <__sinit+0xc>
 800af12:	bf00      	nop
 800af14:	0800ff88 	.word	0x0800ff88
 800af18:	0800ae45 	.word	0x0800ae45

0800af1c <__sfp>:
 800af1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af1e:	4607      	mov	r7, r0
 800af20:	f7ff ffac 	bl	800ae7c <__sfp_lock_acquire>
 800af24:	4b1e      	ldr	r3, [pc, #120]	; (800afa0 <__sfp+0x84>)
 800af26:	681e      	ldr	r6, [r3, #0]
 800af28:	69b3      	ldr	r3, [r6, #24]
 800af2a:	b913      	cbnz	r3, 800af32 <__sfp+0x16>
 800af2c:	4630      	mov	r0, r6
 800af2e:	f7ff ffbd 	bl	800aeac <__sinit>
 800af32:	3648      	adds	r6, #72	; 0x48
 800af34:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800af38:	3b01      	subs	r3, #1
 800af3a:	d503      	bpl.n	800af44 <__sfp+0x28>
 800af3c:	6833      	ldr	r3, [r6, #0]
 800af3e:	b30b      	cbz	r3, 800af84 <__sfp+0x68>
 800af40:	6836      	ldr	r6, [r6, #0]
 800af42:	e7f7      	b.n	800af34 <__sfp+0x18>
 800af44:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800af48:	b9d5      	cbnz	r5, 800af80 <__sfp+0x64>
 800af4a:	4b16      	ldr	r3, [pc, #88]	; (800afa4 <__sfp+0x88>)
 800af4c:	60e3      	str	r3, [r4, #12]
 800af4e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800af52:	6665      	str	r5, [r4, #100]	; 0x64
 800af54:	f000 f86c 	bl	800b030 <__retarget_lock_init_recursive>
 800af58:	f7ff ff96 	bl	800ae88 <__sfp_lock_release>
 800af5c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800af60:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800af64:	6025      	str	r5, [r4, #0]
 800af66:	61a5      	str	r5, [r4, #24]
 800af68:	2208      	movs	r2, #8
 800af6a:	4629      	mov	r1, r5
 800af6c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800af70:	f000 f880 	bl	800b074 <memset>
 800af74:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800af78:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800af7c:	4620      	mov	r0, r4
 800af7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af80:	3468      	adds	r4, #104	; 0x68
 800af82:	e7d9      	b.n	800af38 <__sfp+0x1c>
 800af84:	2104      	movs	r1, #4
 800af86:	4638      	mov	r0, r7
 800af88:	f7ff ff62 	bl	800ae50 <__sfmoreglue>
 800af8c:	4604      	mov	r4, r0
 800af8e:	6030      	str	r0, [r6, #0]
 800af90:	2800      	cmp	r0, #0
 800af92:	d1d5      	bne.n	800af40 <__sfp+0x24>
 800af94:	f7ff ff78 	bl	800ae88 <__sfp_lock_release>
 800af98:	230c      	movs	r3, #12
 800af9a:	603b      	str	r3, [r7, #0]
 800af9c:	e7ee      	b.n	800af7c <__sfp+0x60>
 800af9e:	bf00      	nop
 800afa0:	0800ff88 	.word	0x0800ff88
 800afa4:	ffff0001 	.word	0xffff0001

0800afa8 <_fwalk_reent>:
 800afa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afac:	4606      	mov	r6, r0
 800afae:	4688      	mov	r8, r1
 800afb0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800afb4:	2700      	movs	r7, #0
 800afb6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800afba:	f1b9 0901 	subs.w	r9, r9, #1
 800afbe:	d505      	bpl.n	800afcc <_fwalk_reent+0x24>
 800afc0:	6824      	ldr	r4, [r4, #0]
 800afc2:	2c00      	cmp	r4, #0
 800afc4:	d1f7      	bne.n	800afb6 <_fwalk_reent+0xe>
 800afc6:	4638      	mov	r0, r7
 800afc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afcc:	89ab      	ldrh	r3, [r5, #12]
 800afce:	2b01      	cmp	r3, #1
 800afd0:	d907      	bls.n	800afe2 <_fwalk_reent+0x3a>
 800afd2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800afd6:	3301      	adds	r3, #1
 800afd8:	d003      	beq.n	800afe2 <_fwalk_reent+0x3a>
 800afda:	4629      	mov	r1, r5
 800afdc:	4630      	mov	r0, r6
 800afde:	47c0      	blx	r8
 800afe0:	4307      	orrs	r7, r0
 800afe2:	3568      	adds	r5, #104	; 0x68
 800afe4:	e7e9      	b.n	800afba <_fwalk_reent+0x12>
	...

0800afe8 <__libc_init_array>:
 800afe8:	b570      	push	{r4, r5, r6, lr}
 800afea:	4d0d      	ldr	r5, [pc, #52]	; (800b020 <__libc_init_array+0x38>)
 800afec:	4c0d      	ldr	r4, [pc, #52]	; (800b024 <__libc_init_array+0x3c>)
 800afee:	1b64      	subs	r4, r4, r5
 800aff0:	10a4      	asrs	r4, r4, #2
 800aff2:	2600      	movs	r6, #0
 800aff4:	42a6      	cmp	r6, r4
 800aff6:	d109      	bne.n	800b00c <__libc_init_array+0x24>
 800aff8:	4d0b      	ldr	r5, [pc, #44]	; (800b028 <__libc_init_array+0x40>)
 800affa:	4c0c      	ldr	r4, [pc, #48]	; (800b02c <__libc_init_array+0x44>)
 800affc:	f004 fbd6 	bl	800f7ac <_init>
 800b000:	1b64      	subs	r4, r4, r5
 800b002:	10a4      	asrs	r4, r4, #2
 800b004:	2600      	movs	r6, #0
 800b006:	42a6      	cmp	r6, r4
 800b008:	d105      	bne.n	800b016 <__libc_init_array+0x2e>
 800b00a:	bd70      	pop	{r4, r5, r6, pc}
 800b00c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b010:	4798      	blx	r3
 800b012:	3601      	adds	r6, #1
 800b014:	e7ee      	b.n	800aff4 <__libc_init_array+0xc>
 800b016:	f855 3b04 	ldr.w	r3, [r5], #4
 800b01a:	4798      	blx	r3
 800b01c:	3601      	adds	r6, #1
 800b01e:	e7f2      	b.n	800b006 <__libc_init_array+0x1e>
 800b020:	08010430 	.word	0x08010430
 800b024:	08010430 	.word	0x08010430
 800b028:	08010430 	.word	0x08010430
 800b02c:	08010434 	.word	0x08010434

0800b030 <__retarget_lock_init_recursive>:
 800b030:	4770      	bx	lr

0800b032 <__retarget_lock_acquire_recursive>:
 800b032:	4770      	bx	lr

0800b034 <__retarget_lock_release_recursive>:
 800b034:	4770      	bx	lr
	...

0800b038 <malloc>:
 800b038:	4b02      	ldr	r3, [pc, #8]	; (800b044 <malloc+0xc>)
 800b03a:	4601      	mov	r1, r0
 800b03c:	6818      	ldr	r0, [r3, #0]
 800b03e:	f000 b88d 	b.w	800b15c <_malloc_r>
 800b042:	bf00      	nop
 800b044:	20000010 	.word	0x20000010

0800b048 <free>:
 800b048:	4b02      	ldr	r3, [pc, #8]	; (800b054 <free+0xc>)
 800b04a:	4601      	mov	r1, r0
 800b04c:	6818      	ldr	r0, [r3, #0]
 800b04e:	f000 b819 	b.w	800b084 <_free_r>
 800b052:	bf00      	nop
 800b054:	20000010 	.word	0x20000010

0800b058 <memcpy>:
 800b058:	440a      	add	r2, r1
 800b05a:	4291      	cmp	r1, r2
 800b05c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b060:	d100      	bne.n	800b064 <memcpy+0xc>
 800b062:	4770      	bx	lr
 800b064:	b510      	push	{r4, lr}
 800b066:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b06a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b06e:	4291      	cmp	r1, r2
 800b070:	d1f9      	bne.n	800b066 <memcpy+0xe>
 800b072:	bd10      	pop	{r4, pc}

0800b074 <memset>:
 800b074:	4402      	add	r2, r0
 800b076:	4603      	mov	r3, r0
 800b078:	4293      	cmp	r3, r2
 800b07a:	d100      	bne.n	800b07e <memset+0xa>
 800b07c:	4770      	bx	lr
 800b07e:	f803 1b01 	strb.w	r1, [r3], #1
 800b082:	e7f9      	b.n	800b078 <memset+0x4>

0800b084 <_free_r>:
 800b084:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b086:	2900      	cmp	r1, #0
 800b088:	d044      	beq.n	800b114 <_free_r+0x90>
 800b08a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b08e:	9001      	str	r0, [sp, #4]
 800b090:	2b00      	cmp	r3, #0
 800b092:	f1a1 0404 	sub.w	r4, r1, #4
 800b096:	bfb8      	it	lt
 800b098:	18e4      	addlt	r4, r4, r3
 800b09a:	f003 f8c7 	bl	800e22c <__malloc_lock>
 800b09e:	4a1e      	ldr	r2, [pc, #120]	; (800b118 <_free_r+0x94>)
 800b0a0:	9801      	ldr	r0, [sp, #4]
 800b0a2:	6813      	ldr	r3, [r2, #0]
 800b0a4:	b933      	cbnz	r3, 800b0b4 <_free_r+0x30>
 800b0a6:	6063      	str	r3, [r4, #4]
 800b0a8:	6014      	str	r4, [r2, #0]
 800b0aa:	b003      	add	sp, #12
 800b0ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b0b0:	f003 b8c2 	b.w	800e238 <__malloc_unlock>
 800b0b4:	42a3      	cmp	r3, r4
 800b0b6:	d908      	bls.n	800b0ca <_free_r+0x46>
 800b0b8:	6825      	ldr	r5, [r4, #0]
 800b0ba:	1961      	adds	r1, r4, r5
 800b0bc:	428b      	cmp	r3, r1
 800b0be:	bf01      	itttt	eq
 800b0c0:	6819      	ldreq	r1, [r3, #0]
 800b0c2:	685b      	ldreq	r3, [r3, #4]
 800b0c4:	1949      	addeq	r1, r1, r5
 800b0c6:	6021      	streq	r1, [r4, #0]
 800b0c8:	e7ed      	b.n	800b0a6 <_free_r+0x22>
 800b0ca:	461a      	mov	r2, r3
 800b0cc:	685b      	ldr	r3, [r3, #4]
 800b0ce:	b10b      	cbz	r3, 800b0d4 <_free_r+0x50>
 800b0d0:	42a3      	cmp	r3, r4
 800b0d2:	d9fa      	bls.n	800b0ca <_free_r+0x46>
 800b0d4:	6811      	ldr	r1, [r2, #0]
 800b0d6:	1855      	adds	r5, r2, r1
 800b0d8:	42a5      	cmp	r5, r4
 800b0da:	d10b      	bne.n	800b0f4 <_free_r+0x70>
 800b0dc:	6824      	ldr	r4, [r4, #0]
 800b0de:	4421      	add	r1, r4
 800b0e0:	1854      	adds	r4, r2, r1
 800b0e2:	42a3      	cmp	r3, r4
 800b0e4:	6011      	str	r1, [r2, #0]
 800b0e6:	d1e0      	bne.n	800b0aa <_free_r+0x26>
 800b0e8:	681c      	ldr	r4, [r3, #0]
 800b0ea:	685b      	ldr	r3, [r3, #4]
 800b0ec:	6053      	str	r3, [r2, #4]
 800b0ee:	4421      	add	r1, r4
 800b0f0:	6011      	str	r1, [r2, #0]
 800b0f2:	e7da      	b.n	800b0aa <_free_r+0x26>
 800b0f4:	d902      	bls.n	800b0fc <_free_r+0x78>
 800b0f6:	230c      	movs	r3, #12
 800b0f8:	6003      	str	r3, [r0, #0]
 800b0fa:	e7d6      	b.n	800b0aa <_free_r+0x26>
 800b0fc:	6825      	ldr	r5, [r4, #0]
 800b0fe:	1961      	adds	r1, r4, r5
 800b100:	428b      	cmp	r3, r1
 800b102:	bf04      	itt	eq
 800b104:	6819      	ldreq	r1, [r3, #0]
 800b106:	685b      	ldreq	r3, [r3, #4]
 800b108:	6063      	str	r3, [r4, #4]
 800b10a:	bf04      	itt	eq
 800b10c:	1949      	addeq	r1, r1, r5
 800b10e:	6021      	streq	r1, [r4, #0]
 800b110:	6054      	str	r4, [r2, #4]
 800b112:	e7ca      	b.n	800b0aa <_free_r+0x26>
 800b114:	b003      	add	sp, #12
 800b116:	bd30      	pop	{r4, r5, pc}
 800b118:	20017484 	.word	0x20017484

0800b11c <sbrk_aligned>:
 800b11c:	b570      	push	{r4, r5, r6, lr}
 800b11e:	4e0e      	ldr	r6, [pc, #56]	; (800b158 <sbrk_aligned+0x3c>)
 800b120:	460c      	mov	r4, r1
 800b122:	6831      	ldr	r1, [r6, #0]
 800b124:	4605      	mov	r5, r0
 800b126:	b911      	cbnz	r1, 800b12e <sbrk_aligned+0x12>
 800b128:	f000 fe14 	bl	800bd54 <_sbrk_r>
 800b12c:	6030      	str	r0, [r6, #0]
 800b12e:	4621      	mov	r1, r4
 800b130:	4628      	mov	r0, r5
 800b132:	f000 fe0f 	bl	800bd54 <_sbrk_r>
 800b136:	1c43      	adds	r3, r0, #1
 800b138:	d00a      	beq.n	800b150 <sbrk_aligned+0x34>
 800b13a:	1cc4      	adds	r4, r0, #3
 800b13c:	f024 0403 	bic.w	r4, r4, #3
 800b140:	42a0      	cmp	r0, r4
 800b142:	d007      	beq.n	800b154 <sbrk_aligned+0x38>
 800b144:	1a21      	subs	r1, r4, r0
 800b146:	4628      	mov	r0, r5
 800b148:	f000 fe04 	bl	800bd54 <_sbrk_r>
 800b14c:	3001      	adds	r0, #1
 800b14e:	d101      	bne.n	800b154 <sbrk_aligned+0x38>
 800b150:	f04f 34ff 	mov.w	r4, #4294967295
 800b154:	4620      	mov	r0, r4
 800b156:	bd70      	pop	{r4, r5, r6, pc}
 800b158:	20017488 	.word	0x20017488

0800b15c <_malloc_r>:
 800b15c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b160:	1ccd      	adds	r5, r1, #3
 800b162:	f025 0503 	bic.w	r5, r5, #3
 800b166:	3508      	adds	r5, #8
 800b168:	2d0c      	cmp	r5, #12
 800b16a:	bf38      	it	cc
 800b16c:	250c      	movcc	r5, #12
 800b16e:	2d00      	cmp	r5, #0
 800b170:	4607      	mov	r7, r0
 800b172:	db01      	blt.n	800b178 <_malloc_r+0x1c>
 800b174:	42a9      	cmp	r1, r5
 800b176:	d905      	bls.n	800b184 <_malloc_r+0x28>
 800b178:	230c      	movs	r3, #12
 800b17a:	603b      	str	r3, [r7, #0]
 800b17c:	2600      	movs	r6, #0
 800b17e:	4630      	mov	r0, r6
 800b180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b184:	4e2e      	ldr	r6, [pc, #184]	; (800b240 <_malloc_r+0xe4>)
 800b186:	f003 f851 	bl	800e22c <__malloc_lock>
 800b18a:	6833      	ldr	r3, [r6, #0]
 800b18c:	461c      	mov	r4, r3
 800b18e:	bb34      	cbnz	r4, 800b1de <_malloc_r+0x82>
 800b190:	4629      	mov	r1, r5
 800b192:	4638      	mov	r0, r7
 800b194:	f7ff ffc2 	bl	800b11c <sbrk_aligned>
 800b198:	1c43      	adds	r3, r0, #1
 800b19a:	4604      	mov	r4, r0
 800b19c:	d14d      	bne.n	800b23a <_malloc_r+0xde>
 800b19e:	6834      	ldr	r4, [r6, #0]
 800b1a0:	4626      	mov	r6, r4
 800b1a2:	2e00      	cmp	r6, #0
 800b1a4:	d140      	bne.n	800b228 <_malloc_r+0xcc>
 800b1a6:	6823      	ldr	r3, [r4, #0]
 800b1a8:	4631      	mov	r1, r6
 800b1aa:	4638      	mov	r0, r7
 800b1ac:	eb04 0803 	add.w	r8, r4, r3
 800b1b0:	f000 fdd0 	bl	800bd54 <_sbrk_r>
 800b1b4:	4580      	cmp	r8, r0
 800b1b6:	d13a      	bne.n	800b22e <_malloc_r+0xd2>
 800b1b8:	6821      	ldr	r1, [r4, #0]
 800b1ba:	3503      	adds	r5, #3
 800b1bc:	1a6d      	subs	r5, r5, r1
 800b1be:	f025 0503 	bic.w	r5, r5, #3
 800b1c2:	3508      	adds	r5, #8
 800b1c4:	2d0c      	cmp	r5, #12
 800b1c6:	bf38      	it	cc
 800b1c8:	250c      	movcc	r5, #12
 800b1ca:	4629      	mov	r1, r5
 800b1cc:	4638      	mov	r0, r7
 800b1ce:	f7ff ffa5 	bl	800b11c <sbrk_aligned>
 800b1d2:	3001      	adds	r0, #1
 800b1d4:	d02b      	beq.n	800b22e <_malloc_r+0xd2>
 800b1d6:	6823      	ldr	r3, [r4, #0]
 800b1d8:	442b      	add	r3, r5
 800b1da:	6023      	str	r3, [r4, #0]
 800b1dc:	e00e      	b.n	800b1fc <_malloc_r+0xa0>
 800b1de:	6822      	ldr	r2, [r4, #0]
 800b1e0:	1b52      	subs	r2, r2, r5
 800b1e2:	d41e      	bmi.n	800b222 <_malloc_r+0xc6>
 800b1e4:	2a0b      	cmp	r2, #11
 800b1e6:	d916      	bls.n	800b216 <_malloc_r+0xba>
 800b1e8:	1961      	adds	r1, r4, r5
 800b1ea:	42a3      	cmp	r3, r4
 800b1ec:	6025      	str	r5, [r4, #0]
 800b1ee:	bf18      	it	ne
 800b1f0:	6059      	strne	r1, [r3, #4]
 800b1f2:	6863      	ldr	r3, [r4, #4]
 800b1f4:	bf08      	it	eq
 800b1f6:	6031      	streq	r1, [r6, #0]
 800b1f8:	5162      	str	r2, [r4, r5]
 800b1fa:	604b      	str	r3, [r1, #4]
 800b1fc:	4638      	mov	r0, r7
 800b1fe:	f104 060b 	add.w	r6, r4, #11
 800b202:	f003 f819 	bl	800e238 <__malloc_unlock>
 800b206:	f026 0607 	bic.w	r6, r6, #7
 800b20a:	1d23      	adds	r3, r4, #4
 800b20c:	1af2      	subs	r2, r6, r3
 800b20e:	d0b6      	beq.n	800b17e <_malloc_r+0x22>
 800b210:	1b9b      	subs	r3, r3, r6
 800b212:	50a3      	str	r3, [r4, r2]
 800b214:	e7b3      	b.n	800b17e <_malloc_r+0x22>
 800b216:	6862      	ldr	r2, [r4, #4]
 800b218:	42a3      	cmp	r3, r4
 800b21a:	bf0c      	ite	eq
 800b21c:	6032      	streq	r2, [r6, #0]
 800b21e:	605a      	strne	r2, [r3, #4]
 800b220:	e7ec      	b.n	800b1fc <_malloc_r+0xa0>
 800b222:	4623      	mov	r3, r4
 800b224:	6864      	ldr	r4, [r4, #4]
 800b226:	e7b2      	b.n	800b18e <_malloc_r+0x32>
 800b228:	4634      	mov	r4, r6
 800b22a:	6876      	ldr	r6, [r6, #4]
 800b22c:	e7b9      	b.n	800b1a2 <_malloc_r+0x46>
 800b22e:	230c      	movs	r3, #12
 800b230:	603b      	str	r3, [r7, #0]
 800b232:	4638      	mov	r0, r7
 800b234:	f003 f800 	bl	800e238 <__malloc_unlock>
 800b238:	e7a1      	b.n	800b17e <_malloc_r+0x22>
 800b23a:	6025      	str	r5, [r4, #0]
 800b23c:	e7de      	b.n	800b1fc <_malloc_r+0xa0>
 800b23e:	bf00      	nop
 800b240:	20017484 	.word	0x20017484

0800b244 <__cvt>:
 800b244:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b248:	ec55 4b10 	vmov	r4, r5, d0
 800b24c:	2d00      	cmp	r5, #0
 800b24e:	460e      	mov	r6, r1
 800b250:	4619      	mov	r1, r3
 800b252:	462b      	mov	r3, r5
 800b254:	bfbb      	ittet	lt
 800b256:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b25a:	461d      	movlt	r5, r3
 800b25c:	2300      	movge	r3, #0
 800b25e:	232d      	movlt	r3, #45	; 0x2d
 800b260:	700b      	strb	r3, [r1, #0]
 800b262:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b264:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b268:	4691      	mov	r9, r2
 800b26a:	f023 0820 	bic.w	r8, r3, #32
 800b26e:	bfbc      	itt	lt
 800b270:	4622      	movlt	r2, r4
 800b272:	4614      	movlt	r4, r2
 800b274:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b278:	d005      	beq.n	800b286 <__cvt+0x42>
 800b27a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b27e:	d100      	bne.n	800b282 <__cvt+0x3e>
 800b280:	3601      	adds	r6, #1
 800b282:	2102      	movs	r1, #2
 800b284:	e000      	b.n	800b288 <__cvt+0x44>
 800b286:	2103      	movs	r1, #3
 800b288:	ab03      	add	r3, sp, #12
 800b28a:	9301      	str	r3, [sp, #4]
 800b28c:	ab02      	add	r3, sp, #8
 800b28e:	9300      	str	r3, [sp, #0]
 800b290:	ec45 4b10 	vmov	d0, r4, r5
 800b294:	4653      	mov	r3, sl
 800b296:	4632      	mov	r2, r6
 800b298:	f001 fdca 	bl	800ce30 <_dtoa_r>
 800b29c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b2a0:	4607      	mov	r7, r0
 800b2a2:	d102      	bne.n	800b2aa <__cvt+0x66>
 800b2a4:	f019 0f01 	tst.w	r9, #1
 800b2a8:	d022      	beq.n	800b2f0 <__cvt+0xac>
 800b2aa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b2ae:	eb07 0906 	add.w	r9, r7, r6
 800b2b2:	d110      	bne.n	800b2d6 <__cvt+0x92>
 800b2b4:	783b      	ldrb	r3, [r7, #0]
 800b2b6:	2b30      	cmp	r3, #48	; 0x30
 800b2b8:	d10a      	bne.n	800b2d0 <__cvt+0x8c>
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	2300      	movs	r3, #0
 800b2be:	4620      	mov	r0, r4
 800b2c0:	4629      	mov	r1, r5
 800b2c2:	f7f5 fc19 	bl	8000af8 <__aeabi_dcmpeq>
 800b2c6:	b918      	cbnz	r0, 800b2d0 <__cvt+0x8c>
 800b2c8:	f1c6 0601 	rsb	r6, r6, #1
 800b2cc:	f8ca 6000 	str.w	r6, [sl]
 800b2d0:	f8da 3000 	ldr.w	r3, [sl]
 800b2d4:	4499      	add	r9, r3
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	2300      	movs	r3, #0
 800b2da:	4620      	mov	r0, r4
 800b2dc:	4629      	mov	r1, r5
 800b2de:	f7f5 fc0b 	bl	8000af8 <__aeabi_dcmpeq>
 800b2e2:	b108      	cbz	r0, 800b2e8 <__cvt+0xa4>
 800b2e4:	f8cd 900c 	str.w	r9, [sp, #12]
 800b2e8:	2230      	movs	r2, #48	; 0x30
 800b2ea:	9b03      	ldr	r3, [sp, #12]
 800b2ec:	454b      	cmp	r3, r9
 800b2ee:	d307      	bcc.n	800b300 <__cvt+0xbc>
 800b2f0:	9b03      	ldr	r3, [sp, #12]
 800b2f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b2f4:	1bdb      	subs	r3, r3, r7
 800b2f6:	4638      	mov	r0, r7
 800b2f8:	6013      	str	r3, [r2, #0]
 800b2fa:	b004      	add	sp, #16
 800b2fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b300:	1c59      	adds	r1, r3, #1
 800b302:	9103      	str	r1, [sp, #12]
 800b304:	701a      	strb	r2, [r3, #0]
 800b306:	e7f0      	b.n	800b2ea <__cvt+0xa6>

0800b308 <__exponent>:
 800b308:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b30a:	4603      	mov	r3, r0
 800b30c:	2900      	cmp	r1, #0
 800b30e:	bfb8      	it	lt
 800b310:	4249      	neglt	r1, r1
 800b312:	f803 2b02 	strb.w	r2, [r3], #2
 800b316:	bfb4      	ite	lt
 800b318:	222d      	movlt	r2, #45	; 0x2d
 800b31a:	222b      	movge	r2, #43	; 0x2b
 800b31c:	2909      	cmp	r1, #9
 800b31e:	7042      	strb	r2, [r0, #1]
 800b320:	dd2a      	ble.n	800b378 <__exponent+0x70>
 800b322:	f10d 0407 	add.w	r4, sp, #7
 800b326:	46a4      	mov	ip, r4
 800b328:	270a      	movs	r7, #10
 800b32a:	46a6      	mov	lr, r4
 800b32c:	460a      	mov	r2, r1
 800b32e:	fb91 f6f7 	sdiv	r6, r1, r7
 800b332:	fb07 1516 	mls	r5, r7, r6, r1
 800b336:	3530      	adds	r5, #48	; 0x30
 800b338:	2a63      	cmp	r2, #99	; 0x63
 800b33a:	f104 34ff 	add.w	r4, r4, #4294967295
 800b33e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b342:	4631      	mov	r1, r6
 800b344:	dcf1      	bgt.n	800b32a <__exponent+0x22>
 800b346:	3130      	adds	r1, #48	; 0x30
 800b348:	f1ae 0502 	sub.w	r5, lr, #2
 800b34c:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b350:	1c44      	adds	r4, r0, #1
 800b352:	4629      	mov	r1, r5
 800b354:	4561      	cmp	r1, ip
 800b356:	d30a      	bcc.n	800b36e <__exponent+0x66>
 800b358:	f10d 0209 	add.w	r2, sp, #9
 800b35c:	eba2 020e 	sub.w	r2, r2, lr
 800b360:	4565      	cmp	r5, ip
 800b362:	bf88      	it	hi
 800b364:	2200      	movhi	r2, #0
 800b366:	4413      	add	r3, r2
 800b368:	1a18      	subs	r0, r3, r0
 800b36a:	b003      	add	sp, #12
 800b36c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b36e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b372:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b376:	e7ed      	b.n	800b354 <__exponent+0x4c>
 800b378:	2330      	movs	r3, #48	; 0x30
 800b37a:	3130      	adds	r1, #48	; 0x30
 800b37c:	7083      	strb	r3, [r0, #2]
 800b37e:	70c1      	strb	r1, [r0, #3]
 800b380:	1d03      	adds	r3, r0, #4
 800b382:	e7f1      	b.n	800b368 <__exponent+0x60>

0800b384 <_printf_float>:
 800b384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b388:	ed2d 8b02 	vpush	{d8}
 800b38c:	b08d      	sub	sp, #52	; 0x34
 800b38e:	460c      	mov	r4, r1
 800b390:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b394:	4616      	mov	r6, r2
 800b396:	461f      	mov	r7, r3
 800b398:	4605      	mov	r5, r0
 800b39a:	f002 feb9 	bl	800e110 <_localeconv_r>
 800b39e:	f8d0 a000 	ldr.w	sl, [r0]
 800b3a2:	4650      	mov	r0, sl
 800b3a4:	f7f4 ff26 	bl	80001f4 <strlen>
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	930a      	str	r3, [sp, #40]	; 0x28
 800b3ac:	6823      	ldr	r3, [r4, #0]
 800b3ae:	9305      	str	r3, [sp, #20]
 800b3b0:	f8d8 3000 	ldr.w	r3, [r8]
 800b3b4:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b3b8:	3307      	adds	r3, #7
 800b3ba:	f023 0307 	bic.w	r3, r3, #7
 800b3be:	f103 0208 	add.w	r2, r3, #8
 800b3c2:	f8c8 2000 	str.w	r2, [r8]
 800b3c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ca:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b3ce:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b3d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b3d6:	9307      	str	r3, [sp, #28]
 800b3d8:	f8cd 8018 	str.w	r8, [sp, #24]
 800b3dc:	ee08 0a10 	vmov	s16, r0
 800b3e0:	4b9f      	ldr	r3, [pc, #636]	; (800b660 <_printf_float+0x2dc>)
 800b3e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b3e6:	f04f 32ff 	mov.w	r2, #4294967295
 800b3ea:	f7f5 fbb7 	bl	8000b5c <__aeabi_dcmpun>
 800b3ee:	bb88      	cbnz	r0, 800b454 <_printf_float+0xd0>
 800b3f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b3f4:	4b9a      	ldr	r3, [pc, #616]	; (800b660 <_printf_float+0x2dc>)
 800b3f6:	f04f 32ff 	mov.w	r2, #4294967295
 800b3fa:	f7f5 fb91 	bl	8000b20 <__aeabi_dcmple>
 800b3fe:	bb48      	cbnz	r0, 800b454 <_printf_float+0xd0>
 800b400:	2200      	movs	r2, #0
 800b402:	2300      	movs	r3, #0
 800b404:	4640      	mov	r0, r8
 800b406:	4649      	mov	r1, r9
 800b408:	f7f5 fb80 	bl	8000b0c <__aeabi_dcmplt>
 800b40c:	b110      	cbz	r0, 800b414 <_printf_float+0x90>
 800b40e:	232d      	movs	r3, #45	; 0x2d
 800b410:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b414:	4b93      	ldr	r3, [pc, #588]	; (800b664 <_printf_float+0x2e0>)
 800b416:	4894      	ldr	r0, [pc, #592]	; (800b668 <_printf_float+0x2e4>)
 800b418:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b41c:	bf94      	ite	ls
 800b41e:	4698      	movls	r8, r3
 800b420:	4680      	movhi	r8, r0
 800b422:	2303      	movs	r3, #3
 800b424:	6123      	str	r3, [r4, #16]
 800b426:	9b05      	ldr	r3, [sp, #20]
 800b428:	f023 0204 	bic.w	r2, r3, #4
 800b42c:	6022      	str	r2, [r4, #0]
 800b42e:	f04f 0900 	mov.w	r9, #0
 800b432:	9700      	str	r7, [sp, #0]
 800b434:	4633      	mov	r3, r6
 800b436:	aa0b      	add	r2, sp, #44	; 0x2c
 800b438:	4621      	mov	r1, r4
 800b43a:	4628      	mov	r0, r5
 800b43c:	f000 f9d8 	bl	800b7f0 <_printf_common>
 800b440:	3001      	adds	r0, #1
 800b442:	f040 8090 	bne.w	800b566 <_printf_float+0x1e2>
 800b446:	f04f 30ff 	mov.w	r0, #4294967295
 800b44a:	b00d      	add	sp, #52	; 0x34
 800b44c:	ecbd 8b02 	vpop	{d8}
 800b450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b454:	4642      	mov	r2, r8
 800b456:	464b      	mov	r3, r9
 800b458:	4640      	mov	r0, r8
 800b45a:	4649      	mov	r1, r9
 800b45c:	f7f5 fb7e 	bl	8000b5c <__aeabi_dcmpun>
 800b460:	b140      	cbz	r0, 800b474 <_printf_float+0xf0>
 800b462:	464b      	mov	r3, r9
 800b464:	2b00      	cmp	r3, #0
 800b466:	bfbc      	itt	lt
 800b468:	232d      	movlt	r3, #45	; 0x2d
 800b46a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b46e:	487f      	ldr	r0, [pc, #508]	; (800b66c <_printf_float+0x2e8>)
 800b470:	4b7f      	ldr	r3, [pc, #508]	; (800b670 <_printf_float+0x2ec>)
 800b472:	e7d1      	b.n	800b418 <_printf_float+0x94>
 800b474:	6863      	ldr	r3, [r4, #4]
 800b476:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b47a:	9206      	str	r2, [sp, #24]
 800b47c:	1c5a      	adds	r2, r3, #1
 800b47e:	d13f      	bne.n	800b500 <_printf_float+0x17c>
 800b480:	2306      	movs	r3, #6
 800b482:	6063      	str	r3, [r4, #4]
 800b484:	9b05      	ldr	r3, [sp, #20]
 800b486:	6861      	ldr	r1, [r4, #4]
 800b488:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b48c:	2300      	movs	r3, #0
 800b48e:	9303      	str	r3, [sp, #12]
 800b490:	ab0a      	add	r3, sp, #40	; 0x28
 800b492:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b496:	ab09      	add	r3, sp, #36	; 0x24
 800b498:	ec49 8b10 	vmov	d0, r8, r9
 800b49c:	9300      	str	r3, [sp, #0]
 800b49e:	6022      	str	r2, [r4, #0]
 800b4a0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b4a4:	4628      	mov	r0, r5
 800b4a6:	f7ff fecd 	bl	800b244 <__cvt>
 800b4aa:	9b06      	ldr	r3, [sp, #24]
 800b4ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b4ae:	2b47      	cmp	r3, #71	; 0x47
 800b4b0:	4680      	mov	r8, r0
 800b4b2:	d108      	bne.n	800b4c6 <_printf_float+0x142>
 800b4b4:	1cc8      	adds	r0, r1, #3
 800b4b6:	db02      	blt.n	800b4be <_printf_float+0x13a>
 800b4b8:	6863      	ldr	r3, [r4, #4]
 800b4ba:	4299      	cmp	r1, r3
 800b4bc:	dd41      	ble.n	800b542 <_printf_float+0x1be>
 800b4be:	f1ab 0b02 	sub.w	fp, fp, #2
 800b4c2:	fa5f fb8b 	uxtb.w	fp, fp
 800b4c6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b4ca:	d820      	bhi.n	800b50e <_printf_float+0x18a>
 800b4cc:	3901      	subs	r1, #1
 800b4ce:	465a      	mov	r2, fp
 800b4d0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b4d4:	9109      	str	r1, [sp, #36]	; 0x24
 800b4d6:	f7ff ff17 	bl	800b308 <__exponent>
 800b4da:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b4dc:	1813      	adds	r3, r2, r0
 800b4de:	2a01      	cmp	r2, #1
 800b4e0:	4681      	mov	r9, r0
 800b4e2:	6123      	str	r3, [r4, #16]
 800b4e4:	dc02      	bgt.n	800b4ec <_printf_float+0x168>
 800b4e6:	6822      	ldr	r2, [r4, #0]
 800b4e8:	07d2      	lsls	r2, r2, #31
 800b4ea:	d501      	bpl.n	800b4f0 <_printf_float+0x16c>
 800b4ec:	3301      	adds	r3, #1
 800b4ee:	6123      	str	r3, [r4, #16]
 800b4f0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d09c      	beq.n	800b432 <_printf_float+0xae>
 800b4f8:	232d      	movs	r3, #45	; 0x2d
 800b4fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b4fe:	e798      	b.n	800b432 <_printf_float+0xae>
 800b500:	9a06      	ldr	r2, [sp, #24]
 800b502:	2a47      	cmp	r2, #71	; 0x47
 800b504:	d1be      	bne.n	800b484 <_printf_float+0x100>
 800b506:	2b00      	cmp	r3, #0
 800b508:	d1bc      	bne.n	800b484 <_printf_float+0x100>
 800b50a:	2301      	movs	r3, #1
 800b50c:	e7b9      	b.n	800b482 <_printf_float+0xfe>
 800b50e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b512:	d118      	bne.n	800b546 <_printf_float+0x1c2>
 800b514:	2900      	cmp	r1, #0
 800b516:	6863      	ldr	r3, [r4, #4]
 800b518:	dd0b      	ble.n	800b532 <_printf_float+0x1ae>
 800b51a:	6121      	str	r1, [r4, #16]
 800b51c:	b913      	cbnz	r3, 800b524 <_printf_float+0x1a0>
 800b51e:	6822      	ldr	r2, [r4, #0]
 800b520:	07d0      	lsls	r0, r2, #31
 800b522:	d502      	bpl.n	800b52a <_printf_float+0x1a6>
 800b524:	3301      	adds	r3, #1
 800b526:	440b      	add	r3, r1
 800b528:	6123      	str	r3, [r4, #16]
 800b52a:	65a1      	str	r1, [r4, #88]	; 0x58
 800b52c:	f04f 0900 	mov.w	r9, #0
 800b530:	e7de      	b.n	800b4f0 <_printf_float+0x16c>
 800b532:	b913      	cbnz	r3, 800b53a <_printf_float+0x1b6>
 800b534:	6822      	ldr	r2, [r4, #0]
 800b536:	07d2      	lsls	r2, r2, #31
 800b538:	d501      	bpl.n	800b53e <_printf_float+0x1ba>
 800b53a:	3302      	adds	r3, #2
 800b53c:	e7f4      	b.n	800b528 <_printf_float+0x1a4>
 800b53e:	2301      	movs	r3, #1
 800b540:	e7f2      	b.n	800b528 <_printf_float+0x1a4>
 800b542:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b546:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b548:	4299      	cmp	r1, r3
 800b54a:	db05      	blt.n	800b558 <_printf_float+0x1d4>
 800b54c:	6823      	ldr	r3, [r4, #0]
 800b54e:	6121      	str	r1, [r4, #16]
 800b550:	07d8      	lsls	r0, r3, #31
 800b552:	d5ea      	bpl.n	800b52a <_printf_float+0x1a6>
 800b554:	1c4b      	adds	r3, r1, #1
 800b556:	e7e7      	b.n	800b528 <_printf_float+0x1a4>
 800b558:	2900      	cmp	r1, #0
 800b55a:	bfd4      	ite	le
 800b55c:	f1c1 0202 	rsble	r2, r1, #2
 800b560:	2201      	movgt	r2, #1
 800b562:	4413      	add	r3, r2
 800b564:	e7e0      	b.n	800b528 <_printf_float+0x1a4>
 800b566:	6823      	ldr	r3, [r4, #0]
 800b568:	055a      	lsls	r2, r3, #21
 800b56a:	d407      	bmi.n	800b57c <_printf_float+0x1f8>
 800b56c:	6923      	ldr	r3, [r4, #16]
 800b56e:	4642      	mov	r2, r8
 800b570:	4631      	mov	r1, r6
 800b572:	4628      	mov	r0, r5
 800b574:	47b8      	blx	r7
 800b576:	3001      	adds	r0, #1
 800b578:	d12c      	bne.n	800b5d4 <_printf_float+0x250>
 800b57a:	e764      	b.n	800b446 <_printf_float+0xc2>
 800b57c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b580:	f240 80e0 	bls.w	800b744 <_printf_float+0x3c0>
 800b584:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b588:	2200      	movs	r2, #0
 800b58a:	2300      	movs	r3, #0
 800b58c:	f7f5 fab4 	bl	8000af8 <__aeabi_dcmpeq>
 800b590:	2800      	cmp	r0, #0
 800b592:	d034      	beq.n	800b5fe <_printf_float+0x27a>
 800b594:	4a37      	ldr	r2, [pc, #220]	; (800b674 <_printf_float+0x2f0>)
 800b596:	2301      	movs	r3, #1
 800b598:	4631      	mov	r1, r6
 800b59a:	4628      	mov	r0, r5
 800b59c:	47b8      	blx	r7
 800b59e:	3001      	adds	r0, #1
 800b5a0:	f43f af51 	beq.w	800b446 <_printf_float+0xc2>
 800b5a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b5a8:	429a      	cmp	r2, r3
 800b5aa:	db02      	blt.n	800b5b2 <_printf_float+0x22e>
 800b5ac:	6823      	ldr	r3, [r4, #0]
 800b5ae:	07d8      	lsls	r0, r3, #31
 800b5b0:	d510      	bpl.n	800b5d4 <_printf_float+0x250>
 800b5b2:	ee18 3a10 	vmov	r3, s16
 800b5b6:	4652      	mov	r2, sl
 800b5b8:	4631      	mov	r1, r6
 800b5ba:	4628      	mov	r0, r5
 800b5bc:	47b8      	blx	r7
 800b5be:	3001      	adds	r0, #1
 800b5c0:	f43f af41 	beq.w	800b446 <_printf_float+0xc2>
 800b5c4:	f04f 0800 	mov.w	r8, #0
 800b5c8:	f104 091a 	add.w	r9, r4, #26
 800b5cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5ce:	3b01      	subs	r3, #1
 800b5d0:	4543      	cmp	r3, r8
 800b5d2:	dc09      	bgt.n	800b5e8 <_printf_float+0x264>
 800b5d4:	6823      	ldr	r3, [r4, #0]
 800b5d6:	079b      	lsls	r3, r3, #30
 800b5d8:	f100 8105 	bmi.w	800b7e6 <_printf_float+0x462>
 800b5dc:	68e0      	ldr	r0, [r4, #12]
 800b5de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b5e0:	4298      	cmp	r0, r3
 800b5e2:	bfb8      	it	lt
 800b5e4:	4618      	movlt	r0, r3
 800b5e6:	e730      	b.n	800b44a <_printf_float+0xc6>
 800b5e8:	2301      	movs	r3, #1
 800b5ea:	464a      	mov	r2, r9
 800b5ec:	4631      	mov	r1, r6
 800b5ee:	4628      	mov	r0, r5
 800b5f0:	47b8      	blx	r7
 800b5f2:	3001      	adds	r0, #1
 800b5f4:	f43f af27 	beq.w	800b446 <_printf_float+0xc2>
 800b5f8:	f108 0801 	add.w	r8, r8, #1
 800b5fc:	e7e6      	b.n	800b5cc <_printf_float+0x248>
 800b5fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b600:	2b00      	cmp	r3, #0
 800b602:	dc39      	bgt.n	800b678 <_printf_float+0x2f4>
 800b604:	4a1b      	ldr	r2, [pc, #108]	; (800b674 <_printf_float+0x2f0>)
 800b606:	2301      	movs	r3, #1
 800b608:	4631      	mov	r1, r6
 800b60a:	4628      	mov	r0, r5
 800b60c:	47b8      	blx	r7
 800b60e:	3001      	adds	r0, #1
 800b610:	f43f af19 	beq.w	800b446 <_printf_float+0xc2>
 800b614:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b618:	4313      	orrs	r3, r2
 800b61a:	d102      	bne.n	800b622 <_printf_float+0x29e>
 800b61c:	6823      	ldr	r3, [r4, #0]
 800b61e:	07d9      	lsls	r1, r3, #31
 800b620:	d5d8      	bpl.n	800b5d4 <_printf_float+0x250>
 800b622:	ee18 3a10 	vmov	r3, s16
 800b626:	4652      	mov	r2, sl
 800b628:	4631      	mov	r1, r6
 800b62a:	4628      	mov	r0, r5
 800b62c:	47b8      	blx	r7
 800b62e:	3001      	adds	r0, #1
 800b630:	f43f af09 	beq.w	800b446 <_printf_float+0xc2>
 800b634:	f04f 0900 	mov.w	r9, #0
 800b638:	f104 0a1a 	add.w	sl, r4, #26
 800b63c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b63e:	425b      	negs	r3, r3
 800b640:	454b      	cmp	r3, r9
 800b642:	dc01      	bgt.n	800b648 <_printf_float+0x2c4>
 800b644:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b646:	e792      	b.n	800b56e <_printf_float+0x1ea>
 800b648:	2301      	movs	r3, #1
 800b64a:	4652      	mov	r2, sl
 800b64c:	4631      	mov	r1, r6
 800b64e:	4628      	mov	r0, r5
 800b650:	47b8      	blx	r7
 800b652:	3001      	adds	r0, #1
 800b654:	f43f aef7 	beq.w	800b446 <_printf_float+0xc2>
 800b658:	f109 0901 	add.w	r9, r9, #1
 800b65c:	e7ee      	b.n	800b63c <_printf_float+0x2b8>
 800b65e:	bf00      	nop
 800b660:	7fefffff 	.word	0x7fefffff
 800b664:	0800ff8c 	.word	0x0800ff8c
 800b668:	0800ff90 	.word	0x0800ff90
 800b66c:	0800ff98 	.word	0x0800ff98
 800b670:	0800ff94 	.word	0x0800ff94
 800b674:	0800ff9c 	.word	0x0800ff9c
 800b678:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b67a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b67c:	429a      	cmp	r2, r3
 800b67e:	bfa8      	it	ge
 800b680:	461a      	movge	r2, r3
 800b682:	2a00      	cmp	r2, #0
 800b684:	4691      	mov	r9, r2
 800b686:	dc37      	bgt.n	800b6f8 <_printf_float+0x374>
 800b688:	f04f 0b00 	mov.w	fp, #0
 800b68c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b690:	f104 021a 	add.w	r2, r4, #26
 800b694:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b696:	9305      	str	r3, [sp, #20]
 800b698:	eba3 0309 	sub.w	r3, r3, r9
 800b69c:	455b      	cmp	r3, fp
 800b69e:	dc33      	bgt.n	800b708 <_printf_float+0x384>
 800b6a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b6a4:	429a      	cmp	r2, r3
 800b6a6:	db3b      	blt.n	800b720 <_printf_float+0x39c>
 800b6a8:	6823      	ldr	r3, [r4, #0]
 800b6aa:	07da      	lsls	r2, r3, #31
 800b6ac:	d438      	bmi.n	800b720 <_printf_float+0x39c>
 800b6ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6b0:	9a05      	ldr	r2, [sp, #20]
 800b6b2:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b6b4:	1a9a      	subs	r2, r3, r2
 800b6b6:	eba3 0901 	sub.w	r9, r3, r1
 800b6ba:	4591      	cmp	r9, r2
 800b6bc:	bfa8      	it	ge
 800b6be:	4691      	movge	r9, r2
 800b6c0:	f1b9 0f00 	cmp.w	r9, #0
 800b6c4:	dc35      	bgt.n	800b732 <_printf_float+0x3ae>
 800b6c6:	f04f 0800 	mov.w	r8, #0
 800b6ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b6ce:	f104 0a1a 	add.w	sl, r4, #26
 800b6d2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b6d6:	1a9b      	subs	r3, r3, r2
 800b6d8:	eba3 0309 	sub.w	r3, r3, r9
 800b6dc:	4543      	cmp	r3, r8
 800b6de:	f77f af79 	ble.w	800b5d4 <_printf_float+0x250>
 800b6e2:	2301      	movs	r3, #1
 800b6e4:	4652      	mov	r2, sl
 800b6e6:	4631      	mov	r1, r6
 800b6e8:	4628      	mov	r0, r5
 800b6ea:	47b8      	blx	r7
 800b6ec:	3001      	adds	r0, #1
 800b6ee:	f43f aeaa 	beq.w	800b446 <_printf_float+0xc2>
 800b6f2:	f108 0801 	add.w	r8, r8, #1
 800b6f6:	e7ec      	b.n	800b6d2 <_printf_float+0x34e>
 800b6f8:	4613      	mov	r3, r2
 800b6fa:	4631      	mov	r1, r6
 800b6fc:	4642      	mov	r2, r8
 800b6fe:	4628      	mov	r0, r5
 800b700:	47b8      	blx	r7
 800b702:	3001      	adds	r0, #1
 800b704:	d1c0      	bne.n	800b688 <_printf_float+0x304>
 800b706:	e69e      	b.n	800b446 <_printf_float+0xc2>
 800b708:	2301      	movs	r3, #1
 800b70a:	4631      	mov	r1, r6
 800b70c:	4628      	mov	r0, r5
 800b70e:	9205      	str	r2, [sp, #20]
 800b710:	47b8      	blx	r7
 800b712:	3001      	adds	r0, #1
 800b714:	f43f ae97 	beq.w	800b446 <_printf_float+0xc2>
 800b718:	9a05      	ldr	r2, [sp, #20]
 800b71a:	f10b 0b01 	add.w	fp, fp, #1
 800b71e:	e7b9      	b.n	800b694 <_printf_float+0x310>
 800b720:	ee18 3a10 	vmov	r3, s16
 800b724:	4652      	mov	r2, sl
 800b726:	4631      	mov	r1, r6
 800b728:	4628      	mov	r0, r5
 800b72a:	47b8      	blx	r7
 800b72c:	3001      	adds	r0, #1
 800b72e:	d1be      	bne.n	800b6ae <_printf_float+0x32a>
 800b730:	e689      	b.n	800b446 <_printf_float+0xc2>
 800b732:	9a05      	ldr	r2, [sp, #20]
 800b734:	464b      	mov	r3, r9
 800b736:	4442      	add	r2, r8
 800b738:	4631      	mov	r1, r6
 800b73a:	4628      	mov	r0, r5
 800b73c:	47b8      	blx	r7
 800b73e:	3001      	adds	r0, #1
 800b740:	d1c1      	bne.n	800b6c6 <_printf_float+0x342>
 800b742:	e680      	b.n	800b446 <_printf_float+0xc2>
 800b744:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b746:	2a01      	cmp	r2, #1
 800b748:	dc01      	bgt.n	800b74e <_printf_float+0x3ca>
 800b74a:	07db      	lsls	r3, r3, #31
 800b74c:	d538      	bpl.n	800b7c0 <_printf_float+0x43c>
 800b74e:	2301      	movs	r3, #1
 800b750:	4642      	mov	r2, r8
 800b752:	4631      	mov	r1, r6
 800b754:	4628      	mov	r0, r5
 800b756:	47b8      	blx	r7
 800b758:	3001      	adds	r0, #1
 800b75a:	f43f ae74 	beq.w	800b446 <_printf_float+0xc2>
 800b75e:	ee18 3a10 	vmov	r3, s16
 800b762:	4652      	mov	r2, sl
 800b764:	4631      	mov	r1, r6
 800b766:	4628      	mov	r0, r5
 800b768:	47b8      	blx	r7
 800b76a:	3001      	adds	r0, #1
 800b76c:	f43f ae6b 	beq.w	800b446 <_printf_float+0xc2>
 800b770:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b774:	2200      	movs	r2, #0
 800b776:	2300      	movs	r3, #0
 800b778:	f7f5 f9be 	bl	8000af8 <__aeabi_dcmpeq>
 800b77c:	b9d8      	cbnz	r0, 800b7b6 <_printf_float+0x432>
 800b77e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b780:	f108 0201 	add.w	r2, r8, #1
 800b784:	3b01      	subs	r3, #1
 800b786:	4631      	mov	r1, r6
 800b788:	4628      	mov	r0, r5
 800b78a:	47b8      	blx	r7
 800b78c:	3001      	adds	r0, #1
 800b78e:	d10e      	bne.n	800b7ae <_printf_float+0x42a>
 800b790:	e659      	b.n	800b446 <_printf_float+0xc2>
 800b792:	2301      	movs	r3, #1
 800b794:	4652      	mov	r2, sl
 800b796:	4631      	mov	r1, r6
 800b798:	4628      	mov	r0, r5
 800b79a:	47b8      	blx	r7
 800b79c:	3001      	adds	r0, #1
 800b79e:	f43f ae52 	beq.w	800b446 <_printf_float+0xc2>
 800b7a2:	f108 0801 	add.w	r8, r8, #1
 800b7a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7a8:	3b01      	subs	r3, #1
 800b7aa:	4543      	cmp	r3, r8
 800b7ac:	dcf1      	bgt.n	800b792 <_printf_float+0x40e>
 800b7ae:	464b      	mov	r3, r9
 800b7b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b7b4:	e6dc      	b.n	800b570 <_printf_float+0x1ec>
 800b7b6:	f04f 0800 	mov.w	r8, #0
 800b7ba:	f104 0a1a 	add.w	sl, r4, #26
 800b7be:	e7f2      	b.n	800b7a6 <_printf_float+0x422>
 800b7c0:	2301      	movs	r3, #1
 800b7c2:	4642      	mov	r2, r8
 800b7c4:	e7df      	b.n	800b786 <_printf_float+0x402>
 800b7c6:	2301      	movs	r3, #1
 800b7c8:	464a      	mov	r2, r9
 800b7ca:	4631      	mov	r1, r6
 800b7cc:	4628      	mov	r0, r5
 800b7ce:	47b8      	blx	r7
 800b7d0:	3001      	adds	r0, #1
 800b7d2:	f43f ae38 	beq.w	800b446 <_printf_float+0xc2>
 800b7d6:	f108 0801 	add.w	r8, r8, #1
 800b7da:	68e3      	ldr	r3, [r4, #12]
 800b7dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b7de:	1a5b      	subs	r3, r3, r1
 800b7e0:	4543      	cmp	r3, r8
 800b7e2:	dcf0      	bgt.n	800b7c6 <_printf_float+0x442>
 800b7e4:	e6fa      	b.n	800b5dc <_printf_float+0x258>
 800b7e6:	f04f 0800 	mov.w	r8, #0
 800b7ea:	f104 0919 	add.w	r9, r4, #25
 800b7ee:	e7f4      	b.n	800b7da <_printf_float+0x456>

0800b7f0 <_printf_common>:
 800b7f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b7f4:	4616      	mov	r6, r2
 800b7f6:	4699      	mov	r9, r3
 800b7f8:	688a      	ldr	r2, [r1, #8]
 800b7fa:	690b      	ldr	r3, [r1, #16]
 800b7fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b800:	4293      	cmp	r3, r2
 800b802:	bfb8      	it	lt
 800b804:	4613      	movlt	r3, r2
 800b806:	6033      	str	r3, [r6, #0]
 800b808:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b80c:	4607      	mov	r7, r0
 800b80e:	460c      	mov	r4, r1
 800b810:	b10a      	cbz	r2, 800b816 <_printf_common+0x26>
 800b812:	3301      	adds	r3, #1
 800b814:	6033      	str	r3, [r6, #0]
 800b816:	6823      	ldr	r3, [r4, #0]
 800b818:	0699      	lsls	r1, r3, #26
 800b81a:	bf42      	ittt	mi
 800b81c:	6833      	ldrmi	r3, [r6, #0]
 800b81e:	3302      	addmi	r3, #2
 800b820:	6033      	strmi	r3, [r6, #0]
 800b822:	6825      	ldr	r5, [r4, #0]
 800b824:	f015 0506 	ands.w	r5, r5, #6
 800b828:	d106      	bne.n	800b838 <_printf_common+0x48>
 800b82a:	f104 0a19 	add.w	sl, r4, #25
 800b82e:	68e3      	ldr	r3, [r4, #12]
 800b830:	6832      	ldr	r2, [r6, #0]
 800b832:	1a9b      	subs	r3, r3, r2
 800b834:	42ab      	cmp	r3, r5
 800b836:	dc26      	bgt.n	800b886 <_printf_common+0x96>
 800b838:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b83c:	1e13      	subs	r3, r2, #0
 800b83e:	6822      	ldr	r2, [r4, #0]
 800b840:	bf18      	it	ne
 800b842:	2301      	movne	r3, #1
 800b844:	0692      	lsls	r2, r2, #26
 800b846:	d42b      	bmi.n	800b8a0 <_printf_common+0xb0>
 800b848:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b84c:	4649      	mov	r1, r9
 800b84e:	4638      	mov	r0, r7
 800b850:	47c0      	blx	r8
 800b852:	3001      	adds	r0, #1
 800b854:	d01e      	beq.n	800b894 <_printf_common+0xa4>
 800b856:	6823      	ldr	r3, [r4, #0]
 800b858:	68e5      	ldr	r5, [r4, #12]
 800b85a:	6832      	ldr	r2, [r6, #0]
 800b85c:	f003 0306 	and.w	r3, r3, #6
 800b860:	2b04      	cmp	r3, #4
 800b862:	bf08      	it	eq
 800b864:	1aad      	subeq	r5, r5, r2
 800b866:	68a3      	ldr	r3, [r4, #8]
 800b868:	6922      	ldr	r2, [r4, #16]
 800b86a:	bf0c      	ite	eq
 800b86c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b870:	2500      	movne	r5, #0
 800b872:	4293      	cmp	r3, r2
 800b874:	bfc4      	itt	gt
 800b876:	1a9b      	subgt	r3, r3, r2
 800b878:	18ed      	addgt	r5, r5, r3
 800b87a:	2600      	movs	r6, #0
 800b87c:	341a      	adds	r4, #26
 800b87e:	42b5      	cmp	r5, r6
 800b880:	d11a      	bne.n	800b8b8 <_printf_common+0xc8>
 800b882:	2000      	movs	r0, #0
 800b884:	e008      	b.n	800b898 <_printf_common+0xa8>
 800b886:	2301      	movs	r3, #1
 800b888:	4652      	mov	r2, sl
 800b88a:	4649      	mov	r1, r9
 800b88c:	4638      	mov	r0, r7
 800b88e:	47c0      	blx	r8
 800b890:	3001      	adds	r0, #1
 800b892:	d103      	bne.n	800b89c <_printf_common+0xac>
 800b894:	f04f 30ff 	mov.w	r0, #4294967295
 800b898:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b89c:	3501      	adds	r5, #1
 800b89e:	e7c6      	b.n	800b82e <_printf_common+0x3e>
 800b8a0:	18e1      	adds	r1, r4, r3
 800b8a2:	1c5a      	adds	r2, r3, #1
 800b8a4:	2030      	movs	r0, #48	; 0x30
 800b8a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b8aa:	4422      	add	r2, r4
 800b8ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b8b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b8b4:	3302      	adds	r3, #2
 800b8b6:	e7c7      	b.n	800b848 <_printf_common+0x58>
 800b8b8:	2301      	movs	r3, #1
 800b8ba:	4622      	mov	r2, r4
 800b8bc:	4649      	mov	r1, r9
 800b8be:	4638      	mov	r0, r7
 800b8c0:	47c0      	blx	r8
 800b8c2:	3001      	adds	r0, #1
 800b8c4:	d0e6      	beq.n	800b894 <_printf_common+0xa4>
 800b8c6:	3601      	adds	r6, #1
 800b8c8:	e7d9      	b.n	800b87e <_printf_common+0x8e>
	...

0800b8cc <_printf_i>:
 800b8cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b8d0:	7e0f      	ldrb	r7, [r1, #24]
 800b8d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b8d4:	2f78      	cmp	r7, #120	; 0x78
 800b8d6:	4691      	mov	r9, r2
 800b8d8:	4680      	mov	r8, r0
 800b8da:	460c      	mov	r4, r1
 800b8dc:	469a      	mov	sl, r3
 800b8de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b8e2:	d807      	bhi.n	800b8f4 <_printf_i+0x28>
 800b8e4:	2f62      	cmp	r7, #98	; 0x62
 800b8e6:	d80a      	bhi.n	800b8fe <_printf_i+0x32>
 800b8e8:	2f00      	cmp	r7, #0
 800b8ea:	f000 80d8 	beq.w	800ba9e <_printf_i+0x1d2>
 800b8ee:	2f58      	cmp	r7, #88	; 0x58
 800b8f0:	f000 80a3 	beq.w	800ba3a <_printf_i+0x16e>
 800b8f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b8f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b8fc:	e03a      	b.n	800b974 <_printf_i+0xa8>
 800b8fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b902:	2b15      	cmp	r3, #21
 800b904:	d8f6      	bhi.n	800b8f4 <_printf_i+0x28>
 800b906:	a101      	add	r1, pc, #4	; (adr r1, 800b90c <_printf_i+0x40>)
 800b908:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b90c:	0800b965 	.word	0x0800b965
 800b910:	0800b979 	.word	0x0800b979
 800b914:	0800b8f5 	.word	0x0800b8f5
 800b918:	0800b8f5 	.word	0x0800b8f5
 800b91c:	0800b8f5 	.word	0x0800b8f5
 800b920:	0800b8f5 	.word	0x0800b8f5
 800b924:	0800b979 	.word	0x0800b979
 800b928:	0800b8f5 	.word	0x0800b8f5
 800b92c:	0800b8f5 	.word	0x0800b8f5
 800b930:	0800b8f5 	.word	0x0800b8f5
 800b934:	0800b8f5 	.word	0x0800b8f5
 800b938:	0800ba85 	.word	0x0800ba85
 800b93c:	0800b9a9 	.word	0x0800b9a9
 800b940:	0800ba67 	.word	0x0800ba67
 800b944:	0800b8f5 	.word	0x0800b8f5
 800b948:	0800b8f5 	.word	0x0800b8f5
 800b94c:	0800baa7 	.word	0x0800baa7
 800b950:	0800b8f5 	.word	0x0800b8f5
 800b954:	0800b9a9 	.word	0x0800b9a9
 800b958:	0800b8f5 	.word	0x0800b8f5
 800b95c:	0800b8f5 	.word	0x0800b8f5
 800b960:	0800ba6f 	.word	0x0800ba6f
 800b964:	682b      	ldr	r3, [r5, #0]
 800b966:	1d1a      	adds	r2, r3, #4
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	602a      	str	r2, [r5, #0]
 800b96c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b970:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b974:	2301      	movs	r3, #1
 800b976:	e0a3      	b.n	800bac0 <_printf_i+0x1f4>
 800b978:	6820      	ldr	r0, [r4, #0]
 800b97a:	6829      	ldr	r1, [r5, #0]
 800b97c:	0606      	lsls	r6, r0, #24
 800b97e:	f101 0304 	add.w	r3, r1, #4
 800b982:	d50a      	bpl.n	800b99a <_printf_i+0xce>
 800b984:	680e      	ldr	r6, [r1, #0]
 800b986:	602b      	str	r3, [r5, #0]
 800b988:	2e00      	cmp	r6, #0
 800b98a:	da03      	bge.n	800b994 <_printf_i+0xc8>
 800b98c:	232d      	movs	r3, #45	; 0x2d
 800b98e:	4276      	negs	r6, r6
 800b990:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b994:	485e      	ldr	r0, [pc, #376]	; (800bb10 <_printf_i+0x244>)
 800b996:	230a      	movs	r3, #10
 800b998:	e019      	b.n	800b9ce <_printf_i+0x102>
 800b99a:	680e      	ldr	r6, [r1, #0]
 800b99c:	602b      	str	r3, [r5, #0]
 800b99e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b9a2:	bf18      	it	ne
 800b9a4:	b236      	sxthne	r6, r6
 800b9a6:	e7ef      	b.n	800b988 <_printf_i+0xbc>
 800b9a8:	682b      	ldr	r3, [r5, #0]
 800b9aa:	6820      	ldr	r0, [r4, #0]
 800b9ac:	1d19      	adds	r1, r3, #4
 800b9ae:	6029      	str	r1, [r5, #0]
 800b9b0:	0601      	lsls	r1, r0, #24
 800b9b2:	d501      	bpl.n	800b9b8 <_printf_i+0xec>
 800b9b4:	681e      	ldr	r6, [r3, #0]
 800b9b6:	e002      	b.n	800b9be <_printf_i+0xf2>
 800b9b8:	0646      	lsls	r6, r0, #25
 800b9ba:	d5fb      	bpl.n	800b9b4 <_printf_i+0xe8>
 800b9bc:	881e      	ldrh	r6, [r3, #0]
 800b9be:	4854      	ldr	r0, [pc, #336]	; (800bb10 <_printf_i+0x244>)
 800b9c0:	2f6f      	cmp	r7, #111	; 0x6f
 800b9c2:	bf0c      	ite	eq
 800b9c4:	2308      	moveq	r3, #8
 800b9c6:	230a      	movne	r3, #10
 800b9c8:	2100      	movs	r1, #0
 800b9ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b9ce:	6865      	ldr	r5, [r4, #4]
 800b9d0:	60a5      	str	r5, [r4, #8]
 800b9d2:	2d00      	cmp	r5, #0
 800b9d4:	bfa2      	ittt	ge
 800b9d6:	6821      	ldrge	r1, [r4, #0]
 800b9d8:	f021 0104 	bicge.w	r1, r1, #4
 800b9dc:	6021      	strge	r1, [r4, #0]
 800b9de:	b90e      	cbnz	r6, 800b9e4 <_printf_i+0x118>
 800b9e0:	2d00      	cmp	r5, #0
 800b9e2:	d04d      	beq.n	800ba80 <_printf_i+0x1b4>
 800b9e4:	4615      	mov	r5, r2
 800b9e6:	fbb6 f1f3 	udiv	r1, r6, r3
 800b9ea:	fb03 6711 	mls	r7, r3, r1, r6
 800b9ee:	5dc7      	ldrb	r7, [r0, r7]
 800b9f0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b9f4:	4637      	mov	r7, r6
 800b9f6:	42bb      	cmp	r3, r7
 800b9f8:	460e      	mov	r6, r1
 800b9fa:	d9f4      	bls.n	800b9e6 <_printf_i+0x11a>
 800b9fc:	2b08      	cmp	r3, #8
 800b9fe:	d10b      	bne.n	800ba18 <_printf_i+0x14c>
 800ba00:	6823      	ldr	r3, [r4, #0]
 800ba02:	07de      	lsls	r6, r3, #31
 800ba04:	d508      	bpl.n	800ba18 <_printf_i+0x14c>
 800ba06:	6923      	ldr	r3, [r4, #16]
 800ba08:	6861      	ldr	r1, [r4, #4]
 800ba0a:	4299      	cmp	r1, r3
 800ba0c:	bfde      	ittt	le
 800ba0e:	2330      	movle	r3, #48	; 0x30
 800ba10:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ba14:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ba18:	1b52      	subs	r2, r2, r5
 800ba1a:	6122      	str	r2, [r4, #16]
 800ba1c:	f8cd a000 	str.w	sl, [sp]
 800ba20:	464b      	mov	r3, r9
 800ba22:	aa03      	add	r2, sp, #12
 800ba24:	4621      	mov	r1, r4
 800ba26:	4640      	mov	r0, r8
 800ba28:	f7ff fee2 	bl	800b7f0 <_printf_common>
 800ba2c:	3001      	adds	r0, #1
 800ba2e:	d14c      	bne.n	800baca <_printf_i+0x1fe>
 800ba30:	f04f 30ff 	mov.w	r0, #4294967295
 800ba34:	b004      	add	sp, #16
 800ba36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba3a:	4835      	ldr	r0, [pc, #212]	; (800bb10 <_printf_i+0x244>)
 800ba3c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ba40:	6829      	ldr	r1, [r5, #0]
 800ba42:	6823      	ldr	r3, [r4, #0]
 800ba44:	f851 6b04 	ldr.w	r6, [r1], #4
 800ba48:	6029      	str	r1, [r5, #0]
 800ba4a:	061d      	lsls	r5, r3, #24
 800ba4c:	d514      	bpl.n	800ba78 <_printf_i+0x1ac>
 800ba4e:	07df      	lsls	r7, r3, #31
 800ba50:	bf44      	itt	mi
 800ba52:	f043 0320 	orrmi.w	r3, r3, #32
 800ba56:	6023      	strmi	r3, [r4, #0]
 800ba58:	b91e      	cbnz	r6, 800ba62 <_printf_i+0x196>
 800ba5a:	6823      	ldr	r3, [r4, #0]
 800ba5c:	f023 0320 	bic.w	r3, r3, #32
 800ba60:	6023      	str	r3, [r4, #0]
 800ba62:	2310      	movs	r3, #16
 800ba64:	e7b0      	b.n	800b9c8 <_printf_i+0xfc>
 800ba66:	6823      	ldr	r3, [r4, #0]
 800ba68:	f043 0320 	orr.w	r3, r3, #32
 800ba6c:	6023      	str	r3, [r4, #0]
 800ba6e:	2378      	movs	r3, #120	; 0x78
 800ba70:	4828      	ldr	r0, [pc, #160]	; (800bb14 <_printf_i+0x248>)
 800ba72:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ba76:	e7e3      	b.n	800ba40 <_printf_i+0x174>
 800ba78:	0659      	lsls	r1, r3, #25
 800ba7a:	bf48      	it	mi
 800ba7c:	b2b6      	uxthmi	r6, r6
 800ba7e:	e7e6      	b.n	800ba4e <_printf_i+0x182>
 800ba80:	4615      	mov	r5, r2
 800ba82:	e7bb      	b.n	800b9fc <_printf_i+0x130>
 800ba84:	682b      	ldr	r3, [r5, #0]
 800ba86:	6826      	ldr	r6, [r4, #0]
 800ba88:	6961      	ldr	r1, [r4, #20]
 800ba8a:	1d18      	adds	r0, r3, #4
 800ba8c:	6028      	str	r0, [r5, #0]
 800ba8e:	0635      	lsls	r5, r6, #24
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	d501      	bpl.n	800ba98 <_printf_i+0x1cc>
 800ba94:	6019      	str	r1, [r3, #0]
 800ba96:	e002      	b.n	800ba9e <_printf_i+0x1d2>
 800ba98:	0670      	lsls	r0, r6, #25
 800ba9a:	d5fb      	bpl.n	800ba94 <_printf_i+0x1c8>
 800ba9c:	8019      	strh	r1, [r3, #0]
 800ba9e:	2300      	movs	r3, #0
 800baa0:	6123      	str	r3, [r4, #16]
 800baa2:	4615      	mov	r5, r2
 800baa4:	e7ba      	b.n	800ba1c <_printf_i+0x150>
 800baa6:	682b      	ldr	r3, [r5, #0]
 800baa8:	1d1a      	adds	r2, r3, #4
 800baaa:	602a      	str	r2, [r5, #0]
 800baac:	681d      	ldr	r5, [r3, #0]
 800baae:	6862      	ldr	r2, [r4, #4]
 800bab0:	2100      	movs	r1, #0
 800bab2:	4628      	mov	r0, r5
 800bab4:	f7f4 fbac 	bl	8000210 <memchr>
 800bab8:	b108      	cbz	r0, 800babe <_printf_i+0x1f2>
 800baba:	1b40      	subs	r0, r0, r5
 800babc:	6060      	str	r0, [r4, #4]
 800babe:	6863      	ldr	r3, [r4, #4]
 800bac0:	6123      	str	r3, [r4, #16]
 800bac2:	2300      	movs	r3, #0
 800bac4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bac8:	e7a8      	b.n	800ba1c <_printf_i+0x150>
 800baca:	6923      	ldr	r3, [r4, #16]
 800bacc:	462a      	mov	r2, r5
 800bace:	4649      	mov	r1, r9
 800bad0:	4640      	mov	r0, r8
 800bad2:	47d0      	blx	sl
 800bad4:	3001      	adds	r0, #1
 800bad6:	d0ab      	beq.n	800ba30 <_printf_i+0x164>
 800bad8:	6823      	ldr	r3, [r4, #0]
 800bada:	079b      	lsls	r3, r3, #30
 800badc:	d413      	bmi.n	800bb06 <_printf_i+0x23a>
 800bade:	68e0      	ldr	r0, [r4, #12]
 800bae0:	9b03      	ldr	r3, [sp, #12]
 800bae2:	4298      	cmp	r0, r3
 800bae4:	bfb8      	it	lt
 800bae6:	4618      	movlt	r0, r3
 800bae8:	e7a4      	b.n	800ba34 <_printf_i+0x168>
 800baea:	2301      	movs	r3, #1
 800baec:	4632      	mov	r2, r6
 800baee:	4649      	mov	r1, r9
 800baf0:	4640      	mov	r0, r8
 800baf2:	47d0      	blx	sl
 800baf4:	3001      	adds	r0, #1
 800baf6:	d09b      	beq.n	800ba30 <_printf_i+0x164>
 800baf8:	3501      	adds	r5, #1
 800bafa:	68e3      	ldr	r3, [r4, #12]
 800bafc:	9903      	ldr	r1, [sp, #12]
 800bafe:	1a5b      	subs	r3, r3, r1
 800bb00:	42ab      	cmp	r3, r5
 800bb02:	dcf2      	bgt.n	800baea <_printf_i+0x21e>
 800bb04:	e7eb      	b.n	800bade <_printf_i+0x212>
 800bb06:	2500      	movs	r5, #0
 800bb08:	f104 0619 	add.w	r6, r4, #25
 800bb0c:	e7f5      	b.n	800bafa <_printf_i+0x22e>
 800bb0e:	bf00      	nop
 800bb10:	0800ff9e 	.word	0x0800ff9e
 800bb14:	0800ffaf 	.word	0x0800ffaf

0800bb18 <_puts_r>:
 800bb18:	b570      	push	{r4, r5, r6, lr}
 800bb1a:	460e      	mov	r6, r1
 800bb1c:	4605      	mov	r5, r0
 800bb1e:	b118      	cbz	r0, 800bb28 <_puts_r+0x10>
 800bb20:	6983      	ldr	r3, [r0, #24]
 800bb22:	b90b      	cbnz	r3, 800bb28 <_puts_r+0x10>
 800bb24:	f7ff f9c2 	bl	800aeac <__sinit>
 800bb28:	69ab      	ldr	r3, [r5, #24]
 800bb2a:	68ac      	ldr	r4, [r5, #8]
 800bb2c:	b913      	cbnz	r3, 800bb34 <_puts_r+0x1c>
 800bb2e:	4628      	mov	r0, r5
 800bb30:	f7ff f9bc 	bl	800aeac <__sinit>
 800bb34:	4b2c      	ldr	r3, [pc, #176]	; (800bbe8 <_puts_r+0xd0>)
 800bb36:	429c      	cmp	r4, r3
 800bb38:	d120      	bne.n	800bb7c <_puts_r+0x64>
 800bb3a:	686c      	ldr	r4, [r5, #4]
 800bb3c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bb3e:	07db      	lsls	r3, r3, #31
 800bb40:	d405      	bmi.n	800bb4e <_puts_r+0x36>
 800bb42:	89a3      	ldrh	r3, [r4, #12]
 800bb44:	0598      	lsls	r0, r3, #22
 800bb46:	d402      	bmi.n	800bb4e <_puts_r+0x36>
 800bb48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb4a:	f7ff fa72 	bl	800b032 <__retarget_lock_acquire_recursive>
 800bb4e:	89a3      	ldrh	r3, [r4, #12]
 800bb50:	0719      	lsls	r1, r3, #28
 800bb52:	d51d      	bpl.n	800bb90 <_puts_r+0x78>
 800bb54:	6923      	ldr	r3, [r4, #16]
 800bb56:	b1db      	cbz	r3, 800bb90 <_puts_r+0x78>
 800bb58:	3e01      	subs	r6, #1
 800bb5a:	68a3      	ldr	r3, [r4, #8]
 800bb5c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bb60:	3b01      	subs	r3, #1
 800bb62:	60a3      	str	r3, [r4, #8]
 800bb64:	bb39      	cbnz	r1, 800bbb6 <_puts_r+0x9e>
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	da38      	bge.n	800bbdc <_puts_r+0xc4>
 800bb6a:	4622      	mov	r2, r4
 800bb6c:	210a      	movs	r1, #10
 800bb6e:	4628      	mov	r0, r5
 800bb70:	f000 ffd0 	bl	800cb14 <__swbuf_r>
 800bb74:	3001      	adds	r0, #1
 800bb76:	d011      	beq.n	800bb9c <_puts_r+0x84>
 800bb78:	250a      	movs	r5, #10
 800bb7a:	e011      	b.n	800bba0 <_puts_r+0x88>
 800bb7c:	4b1b      	ldr	r3, [pc, #108]	; (800bbec <_puts_r+0xd4>)
 800bb7e:	429c      	cmp	r4, r3
 800bb80:	d101      	bne.n	800bb86 <_puts_r+0x6e>
 800bb82:	68ac      	ldr	r4, [r5, #8]
 800bb84:	e7da      	b.n	800bb3c <_puts_r+0x24>
 800bb86:	4b1a      	ldr	r3, [pc, #104]	; (800bbf0 <_puts_r+0xd8>)
 800bb88:	429c      	cmp	r4, r3
 800bb8a:	bf08      	it	eq
 800bb8c:	68ec      	ldreq	r4, [r5, #12]
 800bb8e:	e7d5      	b.n	800bb3c <_puts_r+0x24>
 800bb90:	4621      	mov	r1, r4
 800bb92:	4628      	mov	r0, r5
 800bb94:	f001 f822 	bl	800cbdc <__swsetup_r>
 800bb98:	2800      	cmp	r0, #0
 800bb9a:	d0dd      	beq.n	800bb58 <_puts_r+0x40>
 800bb9c:	f04f 35ff 	mov.w	r5, #4294967295
 800bba0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bba2:	07da      	lsls	r2, r3, #31
 800bba4:	d405      	bmi.n	800bbb2 <_puts_r+0x9a>
 800bba6:	89a3      	ldrh	r3, [r4, #12]
 800bba8:	059b      	lsls	r3, r3, #22
 800bbaa:	d402      	bmi.n	800bbb2 <_puts_r+0x9a>
 800bbac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bbae:	f7ff fa41 	bl	800b034 <__retarget_lock_release_recursive>
 800bbb2:	4628      	mov	r0, r5
 800bbb4:	bd70      	pop	{r4, r5, r6, pc}
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	da04      	bge.n	800bbc4 <_puts_r+0xac>
 800bbba:	69a2      	ldr	r2, [r4, #24]
 800bbbc:	429a      	cmp	r2, r3
 800bbbe:	dc06      	bgt.n	800bbce <_puts_r+0xb6>
 800bbc0:	290a      	cmp	r1, #10
 800bbc2:	d004      	beq.n	800bbce <_puts_r+0xb6>
 800bbc4:	6823      	ldr	r3, [r4, #0]
 800bbc6:	1c5a      	adds	r2, r3, #1
 800bbc8:	6022      	str	r2, [r4, #0]
 800bbca:	7019      	strb	r1, [r3, #0]
 800bbcc:	e7c5      	b.n	800bb5a <_puts_r+0x42>
 800bbce:	4622      	mov	r2, r4
 800bbd0:	4628      	mov	r0, r5
 800bbd2:	f000 ff9f 	bl	800cb14 <__swbuf_r>
 800bbd6:	3001      	adds	r0, #1
 800bbd8:	d1bf      	bne.n	800bb5a <_puts_r+0x42>
 800bbda:	e7df      	b.n	800bb9c <_puts_r+0x84>
 800bbdc:	6823      	ldr	r3, [r4, #0]
 800bbde:	250a      	movs	r5, #10
 800bbe0:	1c5a      	adds	r2, r3, #1
 800bbe2:	6022      	str	r2, [r4, #0]
 800bbe4:	701d      	strb	r5, [r3, #0]
 800bbe6:	e7db      	b.n	800bba0 <_puts_r+0x88>
 800bbe8:	0800ff48 	.word	0x0800ff48
 800bbec:	0800ff68 	.word	0x0800ff68
 800bbf0:	0800ff28 	.word	0x0800ff28

0800bbf4 <puts>:
 800bbf4:	4b02      	ldr	r3, [pc, #8]	; (800bc00 <puts+0xc>)
 800bbf6:	4601      	mov	r1, r0
 800bbf8:	6818      	ldr	r0, [r3, #0]
 800bbfa:	f7ff bf8d 	b.w	800bb18 <_puts_r>
 800bbfe:	bf00      	nop
 800bc00:	20000010 	.word	0x20000010

0800bc04 <rand>:
 800bc04:	4b16      	ldr	r3, [pc, #88]	; (800bc60 <rand+0x5c>)
 800bc06:	b510      	push	{r4, lr}
 800bc08:	681c      	ldr	r4, [r3, #0]
 800bc0a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800bc0c:	b9b3      	cbnz	r3, 800bc3c <rand+0x38>
 800bc0e:	2018      	movs	r0, #24
 800bc10:	f7ff fa12 	bl	800b038 <malloc>
 800bc14:	63a0      	str	r0, [r4, #56]	; 0x38
 800bc16:	b928      	cbnz	r0, 800bc24 <rand+0x20>
 800bc18:	4602      	mov	r2, r0
 800bc1a:	4b12      	ldr	r3, [pc, #72]	; (800bc64 <rand+0x60>)
 800bc1c:	4812      	ldr	r0, [pc, #72]	; (800bc68 <rand+0x64>)
 800bc1e:	214e      	movs	r1, #78	; 0x4e
 800bc20:	f001 f84a 	bl	800ccb8 <__assert_func>
 800bc24:	4a11      	ldr	r2, [pc, #68]	; (800bc6c <rand+0x68>)
 800bc26:	4b12      	ldr	r3, [pc, #72]	; (800bc70 <rand+0x6c>)
 800bc28:	e9c0 2300 	strd	r2, r3, [r0]
 800bc2c:	4b11      	ldr	r3, [pc, #68]	; (800bc74 <rand+0x70>)
 800bc2e:	6083      	str	r3, [r0, #8]
 800bc30:	230b      	movs	r3, #11
 800bc32:	8183      	strh	r3, [r0, #12]
 800bc34:	2201      	movs	r2, #1
 800bc36:	2300      	movs	r3, #0
 800bc38:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800bc3c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800bc3e:	4a0e      	ldr	r2, [pc, #56]	; (800bc78 <rand+0x74>)
 800bc40:	6920      	ldr	r0, [r4, #16]
 800bc42:	6963      	ldr	r3, [r4, #20]
 800bc44:	490d      	ldr	r1, [pc, #52]	; (800bc7c <rand+0x78>)
 800bc46:	4342      	muls	r2, r0
 800bc48:	fb01 2203 	mla	r2, r1, r3, r2
 800bc4c:	fba0 0101 	umull	r0, r1, r0, r1
 800bc50:	1c43      	adds	r3, r0, #1
 800bc52:	eb42 0001 	adc.w	r0, r2, r1
 800bc56:	e9c4 3004 	strd	r3, r0, [r4, #16]
 800bc5a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800bc5e:	bd10      	pop	{r4, pc}
 800bc60:	20000010 	.word	0x20000010
 800bc64:	0800ffc0 	.word	0x0800ffc0
 800bc68:	0800ffd7 	.word	0x0800ffd7
 800bc6c:	abcd330e 	.word	0xabcd330e
 800bc70:	e66d1234 	.word	0xe66d1234
 800bc74:	0005deec 	.word	0x0005deec
 800bc78:	5851f42d 	.word	0x5851f42d
 800bc7c:	4c957f2d 	.word	0x4c957f2d

0800bc80 <cleanup_glue>:
 800bc80:	b538      	push	{r3, r4, r5, lr}
 800bc82:	460c      	mov	r4, r1
 800bc84:	6809      	ldr	r1, [r1, #0]
 800bc86:	4605      	mov	r5, r0
 800bc88:	b109      	cbz	r1, 800bc8e <cleanup_glue+0xe>
 800bc8a:	f7ff fff9 	bl	800bc80 <cleanup_glue>
 800bc8e:	4621      	mov	r1, r4
 800bc90:	4628      	mov	r0, r5
 800bc92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc96:	f7ff b9f5 	b.w	800b084 <_free_r>
	...

0800bc9c <_reclaim_reent>:
 800bc9c:	4b2c      	ldr	r3, [pc, #176]	; (800bd50 <_reclaim_reent+0xb4>)
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	4283      	cmp	r3, r0
 800bca2:	b570      	push	{r4, r5, r6, lr}
 800bca4:	4604      	mov	r4, r0
 800bca6:	d051      	beq.n	800bd4c <_reclaim_reent+0xb0>
 800bca8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800bcaa:	b143      	cbz	r3, 800bcbe <_reclaim_reent+0x22>
 800bcac:	68db      	ldr	r3, [r3, #12]
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d14a      	bne.n	800bd48 <_reclaim_reent+0xac>
 800bcb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bcb4:	6819      	ldr	r1, [r3, #0]
 800bcb6:	b111      	cbz	r1, 800bcbe <_reclaim_reent+0x22>
 800bcb8:	4620      	mov	r0, r4
 800bcba:	f7ff f9e3 	bl	800b084 <_free_r>
 800bcbe:	6961      	ldr	r1, [r4, #20]
 800bcc0:	b111      	cbz	r1, 800bcc8 <_reclaim_reent+0x2c>
 800bcc2:	4620      	mov	r0, r4
 800bcc4:	f7ff f9de 	bl	800b084 <_free_r>
 800bcc8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800bcca:	b111      	cbz	r1, 800bcd2 <_reclaim_reent+0x36>
 800bccc:	4620      	mov	r0, r4
 800bcce:	f7ff f9d9 	bl	800b084 <_free_r>
 800bcd2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800bcd4:	b111      	cbz	r1, 800bcdc <_reclaim_reent+0x40>
 800bcd6:	4620      	mov	r0, r4
 800bcd8:	f7ff f9d4 	bl	800b084 <_free_r>
 800bcdc:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800bcde:	b111      	cbz	r1, 800bce6 <_reclaim_reent+0x4a>
 800bce0:	4620      	mov	r0, r4
 800bce2:	f7ff f9cf 	bl	800b084 <_free_r>
 800bce6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800bce8:	b111      	cbz	r1, 800bcf0 <_reclaim_reent+0x54>
 800bcea:	4620      	mov	r0, r4
 800bcec:	f7ff f9ca 	bl	800b084 <_free_r>
 800bcf0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800bcf2:	b111      	cbz	r1, 800bcfa <_reclaim_reent+0x5e>
 800bcf4:	4620      	mov	r0, r4
 800bcf6:	f7ff f9c5 	bl	800b084 <_free_r>
 800bcfa:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800bcfc:	b111      	cbz	r1, 800bd04 <_reclaim_reent+0x68>
 800bcfe:	4620      	mov	r0, r4
 800bd00:	f7ff f9c0 	bl	800b084 <_free_r>
 800bd04:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bd06:	b111      	cbz	r1, 800bd0e <_reclaim_reent+0x72>
 800bd08:	4620      	mov	r0, r4
 800bd0a:	f7ff f9bb 	bl	800b084 <_free_r>
 800bd0e:	69a3      	ldr	r3, [r4, #24]
 800bd10:	b1e3      	cbz	r3, 800bd4c <_reclaim_reent+0xb0>
 800bd12:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bd14:	4620      	mov	r0, r4
 800bd16:	4798      	blx	r3
 800bd18:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800bd1a:	b1b9      	cbz	r1, 800bd4c <_reclaim_reent+0xb0>
 800bd1c:	4620      	mov	r0, r4
 800bd1e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bd22:	f7ff bfad 	b.w	800bc80 <cleanup_glue>
 800bd26:	5949      	ldr	r1, [r1, r5]
 800bd28:	b941      	cbnz	r1, 800bd3c <_reclaim_reent+0xa0>
 800bd2a:	3504      	adds	r5, #4
 800bd2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd2e:	2d80      	cmp	r5, #128	; 0x80
 800bd30:	68d9      	ldr	r1, [r3, #12]
 800bd32:	d1f8      	bne.n	800bd26 <_reclaim_reent+0x8a>
 800bd34:	4620      	mov	r0, r4
 800bd36:	f7ff f9a5 	bl	800b084 <_free_r>
 800bd3a:	e7ba      	b.n	800bcb2 <_reclaim_reent+0x16>
 800bd3c:	680e      	ldr	r6, [r1, #0]
 800bd3e:	4620      	mov	r0, r4
 800bd40:	f7ff f9a0 	bl	800b084 <_free_r>
 800bd44:	4631      	mov	r1, r6
 800bd46:	e7ef      	b.n	800bd28 <_reclaim_reent+0x8c>
 800bd48:	2500      	movs	r5, #0
 800bd4a:	e7ef      	b.n	800bd2c <_reclaim_reent+0x90>
 800bd4c:	bd70      	pop	{r4, r5, r6, pc}
 800bd4e:	bf00      	nop
 800bd50:	20000010 	.word	0x20000010

0800bd54 <_sbrk_r>:
 800bd54:	b538      	push	{r3, r4, r5, lr}
 800bd56:	4d06      	ldr	r5, [pc, #24]	; (800bd70 <_sbrk_r+0x1c>)
 800bd58:	2300      	movs	r3, #0
 800bd5a:	4604      	mov	r4, r0
 800bd5c:	4608      	mov	r0, r1
 800bd5e:	602b      	str	r3, [r5, #0]
 800bd60:	f7f8 f8b2 	bl	8003ec8 <_sbrk>
 800bd64:	1c43      	adds	r3, r0, #1
 800bd66:	d102      	bne.n	800bd6e <_sbrk_r+0x1a>
 800bd68:	682b      	ldr	r3, [r5, #0]
 800bd6a:	b103      	cbz	r3, 800bd6e <_sbrk_r+0x1a>
 800bd6c:	6023      	str	r3, [r4, #0]
 800bd6e:	bd38      	pop	{r3, r4, r5, pc}
 800bd70:	2001748c 	.word	0x2001748c

0800bd74 <siprintf>:
 800bd74:	b40e      	push	{r1, r2, r3}
 800bd76:	b500      	push	{lr}
 800bd78:	b09c      	sub	sp, #112	; 0x70
 800bd7a:	ab1d      	add	r3, sp, #116	; 0x74
 800bd7c:	9002      	str	r0, [sp, #8]
 800bd7e:	9006      	str	r0, [sp, #24]
 800bd80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bd84:	4809      	ldr	r0, [pc, #36]	; (800bdac <siprintf+0x38>)
 800bd86:	9107      	str	r1, [sp, #28]
 800bd88:	9104      	str	r1, [sp, #16]
 800bd8a:	4909      	ldr	r1, [pc, #36]	; (800bdb0 <siprintf+0x3c>)
 800bd8c:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd90:	9105      	str	r1, [sp, #20]
 800bd92:	6800      	ldr	r0, [r0, #0]
 800bd94:	9301      	str	r3, [sp, #4]
 800bd96:	a902      	add	r1, sp, #8
 800bd98:	f002 ff86 	bl	800eca8 <_svfiprintf_r>
 800bd9c:	9b02      	ldr	r3, [sp, #8]
 800bd9e:	2200      	movs	r2, #0
 800bda0:	701a      	strb	r2, [r3, #0]
 800bda2:	b01c      	add	sp, #112	; 0x70
 800bda4:	f85d eb04 	ldr.w	lr, [sp], #4
 800bda8:	b003      	add	sp, #12
 800bdaa:	4770      	bx	lr
 800bdac:	20000010 	.word	0x20000010
 800bdb0:	ffff0208 	.word	0xffff0208

0800bdb4 <__sread>:
 800bdb4:	b510      	push	{r4, lr}
 800bdb6:	460c      	mov	r4, r1
 800bdb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdbc:	f003 f9ce 	bl	800f15c <_read_r>
 800bdc0:	2800      	cmp	r0, #0
 800bdc2:	bfab      	itete	ge
 800bdc4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bdc6:	89a3      	ldrhlt	r3, [r4, #12]
 800bdc8:	181b      	addge	r3, r3, r0
 800bdca:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bdce:	bfac      	ite	ge
 800bdd0:	6563      	strge	r3, [r4, #84]	; 0x54
 800bdd2:	81a3      	strhlt	r3, [r4, #12]
 800bdd4:	bd10      	pop	{r4, pc}

0800bdd6 <__swrite>:
 800bdd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdda:	461f      	mov	r7, r3
 800bddc:	898b      	ldrh	r3, [r1, #12]
 800bdde:	05db      	lsls	r3, r3, #23
 800bde0:	4605      	mov	r5, r0
 800bde2:	460c      	mov	r4, r1
 800bde4:	4616      	mov	r6, r2
 800bde6:	d505      	bpl.n	800bdf4 <__swrite+0x1e>
 800bde8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdec:	2302      	movs	r3, #2
 800bdee:	2200      	movs	r2, #0
 800bdf0:	f002 f992 	bl	800e118 <_lseek_r>
 800bdf4:	89a3      	ldrh	r3, [r4, #12]
 800bdf6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bdfa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bdfe:	81a3      	strh	r3, [r4, #12]
 800be00:	4632      	mov	r2, r6
 800be02:	463b      	mov	r3, r7
 800be04:	4628      	mov	r0, r5
 800be06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be0a:	f000 bed5 	b.w	800cbb8 <_write_r>

0800be0e <__sseek>:
 800be0e:	b510      	push	{r4, lr}
 800be10:	460c      	mov	r4, r1
 800be12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be16:	f002 f97f 	bl	800e118 <_lseek_r>
 800be1a:	1c43      	adds	r3, r0, #1
 800be1c:	89a3      	ldrh	r3, [r4, #12]
 800be1e:	bf15      	itete	ne
 800be20:	6560      	strne	r0, [r4, #84]	; 0x54
 800be22:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800be26:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800be2a:	81a3      	strheq	r3, [r4, #12]
 800be2c:	bf18      	it	ne
 800be2e:	81a3      	strhne	r3, [r4, #12]
 800be30:	bd10      	pop	{r4, pc}

0800be32 <__sclose>:
 800be32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be36:	f000 bf5d 	b.w	800ccf4 <_close_r>

0800be3a <strchr>:
 800be3a:	b2c9      	uxtb	r1, r1
 800be3c:	4603      	mov	r3, r0
 800be3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be42:	b11a      	cbz	r2, 800be4c <strchr+0x12>
 800be44:	428a      	cmp	r2, r1
 800be46:	d1f9      	bne.n	800be3c <strchr+0x2>
 800be48:	4618      	mov	r0, r3
 800be4a:	4770      	bx	lr
 800be4c:	2900      	cmp	r1, #0
 800be4e:	bf18      	it	ne
 800be50:	2300      	movne	r3, #0
 800be52:	e7f9      	b.n	800be48 <strchr+0xe>

0800be54 <strcpy>:
 800be54:	4603      	mov	r3, r0
 800be56:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be5a:	f803 2b01 	strb.w	r2, [r3], #1
 800be5e:	2a00      	cmp	r2, #0
 800be60:	d1f9      	bne.n	800be56 <strcpy+0x2>
 800be62:	4770      	bx	lr

0800be64 <strncpy>:
 800be64:	b510      	push	{r4, lr}
 800be66:	3901      	subs	r1, #1
 800be68:	4603      	mov	r3, r0
 800be6a:	b132      	cbz	r2, 800be7a <strncpy+0x16>
 800be6c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800be70:	f803 4b01 	strb.w	r4, [r3], #1
 800be74:	3a01      	subs	r2, #1
 800be76:	2c00      	cmp	r4, #0
 800be78:	d1f7      	bne.n	800be6a <strncpy+0x6>
 800be7a:	441a      	add	r2, r3
 800be7c:	2100      	movs	r1, #0
 800be7e:	4293      	cmp	r3, r2
 800be80:	d100      	bne.n	800be84 <strncpy+0x20>
 800be82:	bd10      	pop	{r4, pc}
 800be84:	f803 1b01 	strb.w	r1, [r3], #1
 800be88:	e7f9      	b.n	800be7e <strncpy+0x1a>

0800be8a <strstr>:
 800be8a:	780a      	ldrb	r2, [r1, #0]
 800be8c:	b570      	push	{r4, r5, r6, lr}
 800be8e:	b96a      	cbnz	r2, 800beac <strstr+0x22>
 800be90:	bd70      	pop	{r4, r5, r6, pc}
 800be92:	429a      	cmp	r2, r3
 800be94:	d109      	bne.n	800beaa <strstr+0x20>
 800be96:	460c      	mov	r4, r1
 800be98:	4605      	mov	r5, r0
 800be9a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d0f6      	beq.n	800be90 <strstr+0x6>
 800bea2:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800bea6:	429e      	cmp	r6, r3
 800bea8:	d0f7      	beq.n	800be9a <strstr+0x10>
 800beaa:	3001      	adds	r0, #1
 800beac:	7803      	ldrb	r3, [r0, #0]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d1ef      	bne.n	800be92 <strstr+0x8>
 800beb2:	4618      	mov	r0, r3
 800beb4:	e7ec      	b.n	800be90 <strstr+0x6>

0800beb6 <sulp>:
 800beb6:	b570      	push	{r4, r5, r6, lr}
 800beb8:	4604      	mov	r4, r0
 800beba:	460d      	mov	r5, r1
 800bebc:	ec45 4b10 	vmov	d0, r4, r5
 800bec0:	4616      	mov	r6, r2
 800bec2:	f002 fd31 	bl	800e928 <__ulp>
 800bec6:	ec51 0b10 	vmov	r0, r1, d0
 800beca:	b17e      	cbz	r6, 800beec <sulp+0x36>
 800becc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bed0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	dd09      	ble.n	800beec <sulp+0x36>
 800bed8:	051b      	lsls	r3, r3, #20
 800beda:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800bede:	2400      	movs	r4, #0
 800bee0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800bee4:	4622      	mov	r2, r4
 800bee6:	462b      	mov	r3, r5
 800bee8:	f7f4 fb9e 	bl	8000628 <__aeabi_dmul>
 800beec:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bef0 <_strtod_l>:
 800bef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bef4:	ed2d 8b02 	vpush	{d8}
 800bef8:	b09d      	sub	sp, #116	; 0x74
 800befa:	461f      	mov	r7, r3
 800befc:	2300      	movs	r3, #0
 800befe:	9318      	str	r3, [sp, #96]	; 0x60
 800bf00:	4ba2      	ldr	r3, [pc, #648]	; (800c18c <_strtod_l+0x29c>)
 800bf02:	9213      	str	r2, [sp, #76]	; 0x4c
 800bf04:	681b      	ldr	r3, [r3, #0]
 800bf06:	9305      	str	r3, [sp, #20]
 800bf08:	4604      	mov	r4, r0
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	4688      	mov	r8, r1
 800bf0e:	f7f4 f971 	bl	80001f4 <strlen>
 800bf12:	f04f 0a00 	mov.w	sl, #0
 800bf16:	4605      	mov	r5, r0
 800bf18:	f04f 0b00 	mov.w	fp, #0
 800bf1c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800bf20:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bf22:	781a      	ldrb	r2, [r3, #0]
 800bf24:	2a2b      	cmp	r2, #43	; 0x2b
 800bf26:	d04e      	beq.n	800bfc6 <_strtod_l+0xd6>
 800bf28:	d83b      	bhi.n	800bfa2 <_strtod_l+0xb2>
 800bf2a:	2a0d      	cmp	r2, #13
 800bf2c:	d834      	bhi.n	800bf98 <_strtod_l+0xa8>
 800bf2e:	2a08      	cmp	r2, #8
 800bf30:	d834      	bhi.n	800bf9c <_strtod_l+0xac>
 800bf32:	2a00      	cmp	r2, #0
 800bf34:	d03e      	beq.n	800bfb4 <_strtod_l+0xc4>
 800bf36:	2300      	movs	r3, #0
 800bf38:	930a      	str	r3, [sp, #40]	; 0x28
 800bf3a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800bf3c:	7833      	ldrb	r3, [r6, #0]
 800bf3e:	2b30      	cmp	r3, #48	; 0x30
 800bf40:	f040 80b0 	bne.w	800c0a4 <_strtod_l+0x1b4>
 800bf44:	7873      	ldrb	r3, [r6, #1]
 800bf46:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bf4a:	2b58      	cmp	r3, #88	; 0x58
 800bf4c:	d168      	bne.n	800c020 <_strtod_l+0x130>
 800bf4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf50:	9301      	str	r3, [sp, #4]
 800bf52:	ab18      	add	r3, sp, #96	; 0x60
 800bf54:	9702      	str	r7, [sp, #8]
 800bf56:	9300      	str	r3, [sp, #0]
 800bf58:	4a8d      	ldr	r2, [pc, #564]	; (800c190 <_strtod_l+0x2a0>)
 800bf5a:	ab19      	add	r3, sp, #100	; 0x64
 800bf5c:	a917      	add	r1, sp, #92	; 0x5c
 800bf5e:	4620      	mov	r0, r4
 800bf60:	f001 fdce 	bl	800db00 <__gethex>
 800bf64:	f010 0707 	ands.w	r7, r0, #7
 800bf68:	4605      	mov	r5, r0
 800bf6a:	d005      	beq.n	800bf78 <_strtod_l+0x88>
 800bf6c:	2f06      	cmp	r7, #6
 800bf6e:	d12c      	bne.n	800bfca <_strtod_l+0xda>
 800bf70:	3601      	adds	r6, #1
 800bf72:	2300      	movs	r3, #0
 800bf74:	9617      	str	r6, [sp, #92]	; 0x5c
 800bf76:	930a      	str	r3, [sp, #40]	; 0x28
 800bf78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	f040 8590 	bne.w	800caa0 <_strtod_l+0xbb0>
 800bf80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf82:	b1eb      	cbz	r3, 800bfc0 <_strtod_l+0xd0>
 800bf84:	4652      	mov	r2, sl
 800bf86:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bf8a:	ec43 2b10 	vmov	d0, r2, r3
 800bf8e:	b01d      	add	sp, #116	; 0x74
 800bf90:	ecbd 8b02 	vpop	{d8}
 800bf94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf98:	2a20      	cmp	r2, #32
 800bf9a:	d1cc      	bne.n	800bf36 <_strtod_l+0x46>
 800bf9c:	3301      	adds	r3, #1
 800bf9e:	9317      	str	r3, [sp, #92]	; 0x5c
 800bfa0:	e7be      	b.n	800bf20 <_strtod_l+0x30>
 800bfa2:	2a2d      	cmp	r2, #45	; 0x2d
 800bfa4:	d1c7      	bne.n	800bf36 <_strtod_l+0x46>
 800bfa6:	2201      	movs	r2, #1
 800bfa8:	920a      	str	r2, [sp, #40]	; 0x28
 800bfaa:	1c5a      	adds	r2, r3, #1
 800bfac:	9217      	str	r2, [sp, #92]	; 0x5c
 800bfae:	785b      	ldrb	r3, [r3, #1]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d1c2      	bne.n	800bf3a <_strtod_l+0x4a>
 800bfb4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bfb6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	f040 856e 	bne.w	800ca9c <_strtod_l+0xbac>
 800bfc0:	4652      	mov	r2, sl
 800bfc2:	465b      	mov	r3, fp
 800bfc4:	e7e1      	b.n	800bf8a <_strtod_l+0x9a>
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	e7ee      	b.n	800bfa8 <_strtod_l+0xb8>
 800bfca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800bfcc:	b13a      	cbz	r2, 800bfde <_strtod_l+0xee>
 800bfce:	2135      	movs	r1, #53	; 0x35
 800bfd0:	a81a      	add	r0, sp, #104	; 0x68
 800bfd2:	f002 fdb4 	bl	800eb3e <__copybits>
 800bfd6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800bfd8:	4620      	mov	r0, r4
 800bfda:	f002 f973 	bl	800e2c4 <_Bfree>
 800bfde:	3f01      	subs	r7, #1
 800bfe0:	2f04      	cmp	r7, #4
 800bfe2:	d806      	bhi.n	800bff2 <_strtod_l+0x102>
 800bfe4:	e8df f007 	tbb	[pc, r7]
 800bfe8:	1714030a 	.word	0x1714030a
 800bfec:	0a          	.byte	0x0a
 800bfed:	00          	.byte	0x00
 800bfee:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800bff2:	0728      	lsls	r0, r5, #28
 800bff4:	d5c0      	bpl.n	800bf78 <_strtod_l+0x88>
 800bff6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800bffa:	e7bd      	b.n	800bf78 <_strtod_l+0x88>
 800bffc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800c000:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800c002:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c006:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c00a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c00e:	e7f0      	b.n	800bff2 <_strtod_l+0x102>
 800c010:	f8df b180 	ldr.w	fp, [pc, #384]	; 800c194 <_strtod_l+0x2a4>
 800c014:	e7ed      	b.n	800bff2 <_strtod_l+0x102>
 800c016:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800c01a:	f04f 3aff 	mov.w	sl, #4294967295
 800c01e:	e7e8      	b.n	800bff2 <_strtod_l+0x102>
 800c020:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c022:	1c5a      	adds	r2, r3, #1
 800c024:	9217      	str	r2, [sp, #92]	; 0x5c
 800c026:	785b      	ldrb	r3, [r3, #1]
 800c028:	2b30      	cmp	r3, #48	; 0x30
 800c02a:	d0f9      	beq.n	800c020 <_strtod_l+0x130>
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d0a3      	beq.n	800bf78 <_strtod_l+0x88>
 800c030:	2301      	movs	r3, #1
 800c032:	f04f 0900 	mov.w	r9, #0
 800c036:	9304      	str	r3, [sp, #16]
 800c038:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c03a:	9308      	str	r3, [sp, #32]
 800c03c:	f8cd 901c 	str.w	r9, [sp, #28]
 800c040:	464f      	mov	r7, r9
 800c042:	220a      	movs	r2, #10
 800c044:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800c046:	7806      	ldrb	r6, [r0, #0]
 800c048:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c04c:	b2d9      	uxtb	r1, r3
 800c04e:	2909      	cmp	r1, #9
 800c050:	d92a      	bls.n	800c0a8 <_strtod_l+0x1b8>
 800c052:	9905      	ldr	r1, [sp, #20]
 800c054:	462a      	mov	r2, r5
 800c056:	f003 f89b 	bl	800f190 <strncmp>
 800c05a:	b398      	cbz	r0, 800c0c4 <_strtod_l+0x1d4>
 800c05c:	2000      	movs	r0, #0
 800c05e:	4632      	mov	r2, r6
 800c060:	463d      	mov	r5, r7
 800c062:	9005      	str	r0, [sp, #20]
 800c064:	4603      	mov	r3, r0
 800c066:	2a65      	cmp	r2, #101	; 0x65
 800c068:	d001      	beq.n	800c06e <_strtod_l+0x17e>
 800c06a:	2a45      	cmp	r2, #69	; 0x45
 800c06c:	d118      	bne.n	800c0a0 <_strtod_l+0x1b0>
 800c06e:	b91d      	cbnz	r5, 800c078 <_strtod_l+0x188>
 800c070:	9a04      	ldr	r2, [sp, #16]
 800c072:	4302      	orrs	r2, r0
 800c074:	d09e      	beq.n	800bfb4 <_strtod_l+0xc4>
 800c076:	2500      	movs	r5, #0
 800c078:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800c07c:	f108 0201 	add.w	r2, r8, #1
 800c080:	9217      	str	r2, [sp, #92]	; 0x5c
 800c082:	f898 2001 	ldrb.w	r2, [r8, #1]
 800c086:	2a2b      	cmp	r2, #43	; 0x2b
 800c088:	d075      	beq.n	800c176 <_strtod_l+0x286>
 800c08a:	2a2d      	cmp	r2, #45	; 0x2d
 800c08c:	d07b      	beq.n	800c186 <_strtod_l+0x296>
 800c08e:	f04f 0c00 	mov.w	ip, #0
 800c092:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c096:	2909      	cmp	r1, #9
 800c098:	f240 8082 	bls.w	800c1a0 <_strtod_l+0x2b0>
 800c09c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800c0a0:	2600      	movs	r6, #0
 800c0a2:	e09d      	b.n	800c1e0 <_strtod_l+0x2f0>
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	e7c4      	b.n	800c032 <_strtod_l+0x142>
 800c0a8:	2f08      	cmp	r7, #8
 800c0aa:	bfd8      	it	le
 800c0ac:	9907      	ldrle	r1, [sp, #28]
 800c0ae:	f100 0001 	add.w	r0, r0, #1
 800c0b2:	bfda      	itte	le
 800c0b4:	fb02 3301 	mlale	r3, r2, r1, r3
 800c0b8:	9307      	strle	r3, [sp, #28]
 800c0ba:	fb02 3909 	mlagt	r9, r2, r9, r3
 800c0be:	3701      	adds	r7, #1
 800c0c0:	9017      	str	r0, [sp, #92]	; 0x5c
 800c0c2:	e7bf      	b.n	800c044 <_strtod_l+0x154>
 800c0c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c0c6:	195a      	adds	r2, r3, r5
 800c0c8:	9217      	str	r2, [sp, #92]	; 0x5c
 800c0ca:	5d5a      	ldrb	r2, [r3, r5]
 800c0cc:	2f00      	cmp	r7, #0
 800c0ce:	d037      	beq.n	800c140 <_strtod_l+0x250>
 800c0d0:	9005      	str	r0, [sp, #20]
 800c0d2:	463d      	mov	r5, r7
 800c0d4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800c0d8:	2b09      	cmp	r3, #9
 800c0da:	d912      	bls.n	800c102 <_strtod_l+0x212>
 800c0dc:	2301      	movs	r3, #1
 800c0de:	e7c2      	b.n	800c066 <_strtod_l+0x176>
 800c0e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c0e2:	1c5a      	adds	r2, r3, #1
 800c0e4:	9217      	str	r2, [sp, #92]	; 0x5c
 800c0e6:	785a      	ldrb	r2, [r3, #1]
 800c0e8:	3001      	adds	r0, #1
 800c0ea:	2a30      	cmp	r2, #48	; 0x30
 800c0ec:	d0f8      	beq.n	800c0e0 <_strtod_l+0x1f0>
 800c0ee:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c0f2:	2b08      	cmp	r3, #8
 800c0f4:	f200 84d9 	bhi.w	800caaa <_strtod_l+0xbba>
 800c0f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c0fa:	9005      	str	r0, [sp, #20]
 800c0fc:	2000      	movs	r0, #0
 800c0fe:	9308      	str	r3, [sp, #32]
 800c100:	4605      	mov	r5, r0
 800c102:	3a30      	subs	r2, #48	; 0x30
 800c104:	f100 0301 	add.w	r3, r0, #1
 800c108:	d014      	beq.n	800c134 <_strtod_l+0x244>
 800c10a:	9905      	ldr	r1, [sp, #20]
 800c10c:	4419      	add	r1, r3
 800c10e:	9105      	str	r1, [sp, #20]
 800c110:	462b      	mov	r3, r5
 800c112:	eb00 0e05 	add.w	lr, r0, r5
 800c116:	210a      	movs	r1, #10
 800c118:	4573      	cmp	r3, lr
 800c11a:	d113      	bne.n	800c144 <_strtod_l+0x254>
 800c11c:	182b      	adds	r3, r5, r0
 800c11e:	2b08      	cmp	r3, #8
 800c120:	f105 0501 	add.w	r5, r5, #1
 800c124:	4405      	add	r5, r0
 800c126:	dc1c      	bgt.n	800c162 <_strtod_l+0x272>
 800c128:	9907      	ldr	r1, [sp, #28]
 800c12a:	230a      	movs	r3, #10
 800c12c:	fb03 2301 	mla	r3, r3, r1, r2
 800c130:	9307      	str	r3, [sp, #28]
 800c132:	2300      	movs	r3, #0
 800c134:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c136:	1c51      	adds	r1, r2, #1
 800c138:	9117      	str	r1, [sp, #92]	; 0x5c
 800c13a:	7852      	ldrb	r2, [r2, #1]
 800c13c:	4618      	mov	r0, r3
 800c13e:	e7c9      	b.n	800c0d4 <_strtod_l+0x1e4>
 800c140:	4638      	mov	r0, r7
 800c142:	e7d2      	b.n	800c0ea <_strtod_l+0x1fa>
 800c144:	2b08      	cmp	r3, #8
 800c146:	dc04      	bgt.n	800c152 <_strtod_l+0x262>
 800c148:	9e07      	ldr	r6, [sp, #28]
 800c14a:	434e      	muls	r6, r1
 800c14c:	9607      	str	r6, [sp, #28]
 800c14e:	3301      	adds	r3, #1
 800c150:	e7e2      	b.n	800c118 <_strtod_l+0x228>
 800c152:	f103 0c01 	add.w	ip, r3, #1
 800c156:	f1bc 0f10 	cmp.w	ip, #16
 800c15a:	bfd8      	it	le
 800c15c:	fb01 f909 	mulle.w	r9, r1, r9
 800c160:	e7f5      	b.n	800c14e <_strtod_l+0x25e>
 800c162:	2d10      	cmp	r5, #16
 800c164:	bfdc      	itt	le
 800c166:	230a      	movle	r3, #10
 800c168:	fb03 2909 	mlale	r9, r3, r9, r2
 800c16c:	e7e1      	b.n	800c132 <_strtod_l+0x242>
 800c16e:	2300      	movs	r3, #0
 800c170:	9305      	str	r3, [sp, #20]
 800c172:	2301      	movs	r3, #1
 800c174:	e77c      	b.n	800c070 <_strtod_l+0x180>
 800c176:	f04f 0c00 	mov.w	ip, #0
 800c17a:	f108 0202 	add.w	r2, r8, #2
 800c17e:	9217      	str	r2, [sp, #92]	; 0x5c
 800c180:	f898 2002 	ldrb.w	r2, [r8, #2]
 800c184:	e785      	b.n	800c092 <_strtod_l+0x1a2>
 800c186:	f04f 0c01 	mov.w	ip, #1
 800c18a:	e7f6      	b.n	800c17a <_strtod_l+0x28a>
 800c18c:	080101a4 	.word	0x080101a4
 800c190:	08010034 	.word	0x08010034
 800c194:	7ff00000 	.word	0x7ff00000
 800c198:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c19a:	1c51      	adds	r1, r2, #1
 800c19c:	9117      	str	r1, [sp, #92]	; 0x5c
 800c19e:	7852      	ldrb	r2, [r2, #1]
 800c1a0:	2a30      	cmp	r2, #48	; 0x30
 800c1a2:	d0f9      	beq.n	800c198 <_strtod_l+0x2a8>
 800c1a4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c1a8:	2908      	cmp	r1, #8
 800c1aa:	f63f af79 	bhi.w	800c0a0 <_strtod_l+0x1b0>
 800c1ae:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800c1b2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c1b4:	9206      	str	r2, [sp, #24]
 800c1b6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c1b8:	1c51      	adds	r1, r2, #1
 800c1ba:	9117      	str	r1, [sp, #92]	; 0x5c
 800c1bc:	7852      	ldrb	r2, [r2, #1]
 800c1be:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800c1c2:	2e09      	cmp	r6, #9
 800c1c4:	d937      	bls.n	800c236 <_strtod_l+0x346>
 800c1c6:	9e06      	ldr	r6, [sp, #24]
 800c1c8:	1b89      	subs	r1, r1, r6
 800c1ca:	2908      	cmp	r1, #8
 800c1cc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800c1d0:	dc02      	bgt.n	800c1d8 <_strtod_l+0x2e8>
 800c1d2:	4576      	cmp	r6, lr
 800c1d4:	bfa8      	it	ge
 800c1d6:	4676      	movge	r6, lr
 800c1d8:	f1bc 0f00 	cmp.w	ip, #0
 800c1dc:	d000      	beq.n	800c1e0 <_strtod_l+0x2f0>
 800c1de:	4276      	negs	r6, r6
 800c1e0:	2d00      	cmp	r5, #0
 800c1e2:	d14d      	bne.n	800c280 <_strtod_l+0x390>
 800c1e4:	9904      	ldr	r1, [sp, #16]
 800c1e6:	4301      	orrs	r1, r0
 800c1e8:	f47f aec6 	bne.w	800bf78 <_strtod_l+0x88>
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	f47f aee1 	bne.w	800bfb4 <_strtod_l+0xc4>
 800c1f2:	2a69      	cmp	r2, #105	; 0x69
 800c1f4:	d027      	beq.n	800c246 <_strtod_l+0x356>
 800c1f6:	dc24      	bgt.n	800c242 <_strtod_l+0x352>
 800c1f8:	2a49      	cmp	r2, #73	; 0x49
 800c1fa:	d024      	beq.n	800c246 <_strtod_l+0x356>
 800c1fc:	2a4e      	cmp	r2, #78	; 0x4e
 800c1fe:	f47f aed9 	bne.w	800bfb4 <_strtod_l+0xc4>
 800c202:	499f      	ldr	r1, [pc, #636]	; (800c480 <_strtod_l+0x590>)
 800c204:	a817      	add	r0, sp, #92	; 0x5c
 800c206:	f001 fed3 	bl	800dfb0 <__match>
 800c20a:	2800      	cmp	r0, #0
 800c20c:	f43f aed2 	beq.w	800bfb4 <_strtod_l+0xc4>
 800c210:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c212:	781b      	ldrb	r3, [r3, #0]
 800c214:	2b28      	cmp	r3, #40	; 0x28
 800c216:	d12d      	bne.n	800c274 <_strtod_l+0x384>
 800c218:	499a      	ldr	r1, [pc, #616]	; (800c484 <_strtod_l+0x594>)
 800c21a:	aa1a      	add	r2, sp, #104	; 0x68
 800c21c:	a817      	add	r0, sp, #92	; 0x5c
 800c21e:	f001 fedb 	bl	800dfd8 <__hexnan>
 800c222:	2805      	cmp	r0, #5
 800c224:	d126      	bne.n	800c274 <_strtod_l+0x384>
 800c226:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c228:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800c22c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c230:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c234:	e6a0      	b.n	800bf78 <_strtod_l+0x88>
 800c236:	210a      	movs	r1, #10
 800c238:	fb01 2e0e 	mla	lr, r1, lr, r2
 800c23c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c240:	e7b9      	b.n	800c1b6 <_strtod_l+0x2c6>
 800c242:	2a6e      	cmp	r2, #110	; 0x6e
 800c244:	e7db      	b.n	800c1fe <_strtod_l+0x30e>
 800c246:	4990      	ldr	r1, [pc, #576]	; (800c488 <_strtod_l+0x598>)
 800c248:	a817      	add	r0, sp, #92	; 0x5c
 800c24a:	f001 feb1 	bl	800dfb0 <__match>
 800c24e:	2800      	cmp	r0, #0
 800c250:	f43f aeb0 	beq.w	800bfb4 <_strtod_l+0xc4>
 800c254:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c256:	498d      	ldr	r1, [pc, #564]	; (800c48c <_strtod_l+0x59c>)
 800c258:	3b01      	subs	r3, #1
 800c25a:	a817      	add	r0, sp, #92	; 0x5c
 800c25c:	9317      	str	r3, [sp, #92]	; 0x5c
 800c25e:	f001 fea7 	bl	800dfb0 <__match>
 800c262:	b910      	cbnz	r0, 800c26a <_strtod_l+0x37a>
 800c264:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c266:	3301      	adds	r3, #1
 800c268:	9317      	str	r3, [sp, #92]	; 0x5c
 800c26a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800c49c <_strtod_l+0x5ac>
 800c26e:	f04f 0a00 	mov.w	sl, #0
 800c272:	e681      	b.n	800bf78 <_strtod_l+0x88>
 800c274:	4886      	ldr	r0, [pc, #536]	; (800c490 <_strtod_l+0x5a0>)
 800c276:	f002 ff83 	bl	800f180 <nan>
 800c27a:	ec5b ab10 	vmov	sl, fp, d0
 800c27e:	e67b      	b.n	800bf78 <_strtod_l+0x88>
 800c280:	9b05      	ldr	r3, [sp, #20]
 800c282:	9807      	ldr	r0, [sp, #28]
 800c284:	1af3      	subs	r3, r6, r3
 800c286:	2f00      	cmp	r7, #0
 800c288:	bf08      	it	eq
 800c28a:	462f      	moveq	r7, r5
 800c28c:	2d10      	cmp	r5, #16
 800c28e:	9306      	str	r3, [sp, #24]
 800c290:	46a8      	mov	r8, r5
 800c292:	bfa8      	it	ge
 800c294:	f04f 0810 	movge.w	r8, #16
 800c298:	f7f4 f94c 	bl	8000534 <__aeabi_ui2d>
 800c29c:	2d09      	cmp	r5, #9
 800c29e:	4682      	mov	sl, r0
 800c2a0:	468b      	mov	fp, r1
 800c2a2:	dd13      	ble.n	800c2cc <_strtod_l+0x3dc>
 800c2a4:	4b7b      	ldr	r3, [pc, #492]	; (800c494 <_strtod_l+0x5a4>)
 800c2a6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c2aa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c2ae:	f7f4 f9bb 	bl	8000628 <__aeabi_dmul>
 800c2b2:	4682      	mov	sl, r0
 800c2b4:	4648      	mov	r0, r9
 800c2b6:	468b      	mov	fp, r1
 800c2b8:	f7f4 f93c 	bl	8000534 <__aeabi_ui2d>
 800c2bc:	4602      	mov	r2, r0
 800c2be:	460b      	mov	r3, r1
 800c2c0:	4650      	mov	r0, sl
 800c2c2:	4659      	mov	r1, fp
 800c2c4:	f7f3 fffa 	bl	80002bc <__adddf3>
 800c2c8:	4682      	mov	sl, r0
 800c2ca:	468b      	mov	fp, r1
 800c2cc:	2d0f      	cmp	r5, #15
 800c2ce:	dc38      	bgt.n	800c342 <_strtod_l+0x452>
 800c2d0:	9b06      	ldr	r3, [sp, #24]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	f43f ae50 	beq.w	800bf78 <_strtod_l+0x88>
 800c2d8:	dd24      	ble.n	800c324 <_strtod_l+0x434>
 800c2da:	2b16      	cmp	r3, #22
 800c2dc:	dc0b      	bgt.n	800c2f6 <_strtod_l+0x406>
 800c2de:	496d      	ldr	r1, [pc, #436]	; (800c494 <_strtod_l+0x5a4>)
 800c2e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c2e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2e8:	4652      	mov	r2, sl
 800c2ea:	465b      	mov	r3, fp
 800c2ec:	f7f4 f99c 	bl	8000628 <__aeabi_dmul>
 800c2f0:	4682      	mov	sl, r0
 800c2f2:	468b      	mov	fp, r1
 800c2f4:	e640      	b.n	800bf78 <_strtod_l+0x88>
 800c2f6:	9a06      	ldr	r2, [sp, #24]
 800c2f8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800c2fc:	4293      	cmp	r3, r2
 800c2fe:	db20      	blt.n	800c342 <_strtod_l+0x452>
 800c300:	4c64      	ldr	r4, [pc, #400]	; (800c494 <_strtod_l+0x5a4>)
 800c302:	f1c5 050f 	rsb	r5, r5, #15
 800c306:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c30a:	4652      	mov	r2, sl
 800c30c:	465b      	mov	r3, fp
 800c30e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c312:	f7f4 f989 	bl	8000628 <__aeabi_dmul>
 800c316:	9b06      	ldr	r3, [sp, #24]
 800c318:	1b5d      	subs	r5, r3, r5
 800c31a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c31e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c322:	e7e3      	b.n	800c2ec <_strtod_l+0x3fc>
 800c324:	9b06      	ldr	r3, [sp, #24]
 800c326:	3316      	adds	r3, #22
 800c328:	db0b      	blt.n	800c342 <_strtod_l+0x452>
 800c32a:	9b05      	ldr	r3, [sp, #20]
 800c32c:	1b9e      	subs	r6, r3, r6
 800c32e:	4b59      	ldr	r3, [pc, #356]	; (800c494 <_strtod_l+0x5a4>)
 800c330:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800c334:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c338:	4650      	mov	r0, sl
 800c33a:	4659      	mov	r1, fp
 800c33c:	f7f4 fa9e 	bl	800087c <__aeabi_ddiv>
 800c340:	e7d6      	b.n	800c2f0 <_strtod_l+0x400>
 800c342:	9b06      	ldr	r3, [sp, #24]
 800c344:	eba5 0808 	sub.w	r8, r5, r8
 800c348:	4498      	add	r8, r3
 800c34a:	f1b8 0f00 	cmp.w	r8, #0
 800c34e:	dd74      	ble.n	800c43a <_strtod_l+0x54a>
 800c350:	f018 030f 	ands.w	r3, r8, #15
 800c354:	d00a      	beq.n	800c36c <_strtod_l+0x47c>
 800c356:	494f      	ldr	r1, [pc, #316]	; (800c494 <_strtod_l+0x5a4>)
 800c358:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c35c:	4652      	mov	r2, sl
 800c35e:	465b      	mov	r3, fp
 800c360:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c364:	f7f4 f960 	bl	8000628 <__aeabi_dmul>
 800c368:	4682      	mov	sl, r0
 800c36a:	468b      	mov	fp, r1
 800c36c:	f038 080f 	bics.w	r8, r8, #15
 800c370:	d04f      	beq.n	800c412 <_strtod_l+0x522>
 800c372:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800c376:	dd22      	ble.n	800c3be <_strtod_l+0x4ce>
 800c378:	2500      	movs	r5, #0
 800c37a:	462e      	mov	r6, r5
 800c37c:	9507      	str	r5, [sp, #28]
 800c37e:	9505      	str	r5, [sp, #20]
 800c380:	2322      	movs	r3, #34	; 0x22
 800c382:	f8df b118 	ldr.w	fp, [pc, #280]	; 800c49c <_strtod_l+0x5ac>
 800c386:	6023      	str	r3, [r4, #0]
 800c388:	f04f 0a00 	mov.w	sl, #0
 800c38c:	9b07      	ldr	r3, [sp, #28]
 800c38e:	2b00      	cmp	r3, #0
 800c390:	f43f adf2 	beq.w	800bf78 <_strtod_l+0x88>
 800c394:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c396:	4620      	mov	r0, r4
 800c398:	f001 ff94 	bl	800e2c4 <_Bfree>
 800c39c:	9905      	ldr	r1, [sp, #20]
 800c39e:	4620      	mov	r0, r4
 800c3a0:	f001 ff90 	bl	800e2c4 <_Bfree>
 800c3a4:	4631      	mov	r1, r6
 800c3a6:	4620      	mov	r0, r4
 800c3a8:	f001 ff8c 	bl	800e2c4 <_Bfree>
 800c3ac:	9907      	ldr	r1, [sp, #28]
 800c3ae:	4620      	mov	r0, r4
 800c3b0:	f001 ff88 	bl	800e2c4 <_Bfree>
 800c3b4:	4629      	mov	r1, r5
 800c3b6:	4620      	mov	r0, r4
 800c3b8:	f001 ff84 	bl	800e2c4 <_Bfree>
 800c3bc:	e5dc      	b.n	800bf78 <_strtod_l+0x88>
 800c3be:	4b36      	ldr	r3, [pc, #216]	; (800c498 <_strtod_l+0x5a8>)
 800c3c0:	9304      	str	r3, [sp, #16]
 800c3c2:	2300      	movs	r3, #0
 800c3c4:	ea4f 1828 	mov.w	r8, r8, asr #4
 800c3c8:	4650      	mov	r0, sl
 800c3ca:	4659      	mov	r1, fp
 800c3cc:	4699      	mov	r9, r3
 800c3ce:	f1b8 0f01 	cmp.w	r8, #1
 800c3d2:	dc21      	bgt.n	800c418 <_strtod_l+0x528>
 800c3d4:	b10b      	cbz	r3, 800c3da <_strtod_l+0x4ea>
 800c3d6:	4682      	mov	sl, r0
 800c3d8:	468b      	mov	fp, r1
 800c3da:	4b2f      	ldr	r3, [pc, #188]	; (800c498 <_strtod_l+0x5a8>)
 800c3dc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c3e0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800c3e4:	4652      	mov	r2, sl
 800c3e6:	465b      	mov	r3, fp
 800c3e8:	e9d9 0100 	ldrd	r0, r1, [r9]
 800c3ec:	f7f4 f91c 	bl	8000628 <__aeabi_dmul>
 800c3f0:	4b2a      	ldr	r3, [pc, #168]	; (800c49c <_strtod_l+0x5ac>)
 800c3f2:	460a      	mov	r2, r1
 800c3f4:	400b      	ands	r3, r1
 800c3f6:	492a      	ldr	r1, [pc, #168]	; (800c4a0 <_strtod_l+0x5b0>)
 800c3f8:	428b      	cmp	r3, r1
 800c3fa:	4682      	mov	sl, r0
 800c3fc:	d8bc      	bhi.n	800c378 <_strtod_l+0x488>
 800c3fe:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c402:	428b      	cmp	r3, r1
 800c404:	bf86      	itte	hi
 800c406:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800c4a4 <_strtod_l+0x5b4>
 800c40a:	f04f 3aff 	movhi.w	sl, #4294967295
 800c40e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c412:	2300      	movs	r3, #0
 800c414:	9304      	str	r3, [sp, #16]
 800c416:	e084      	b.n	800c522 <_strtod_l+0x632>
 800c418:	f018 0f01 	tst.w	r8, #1
 800c41c:	d005      	beq.n	800c42a <_strtod_l+0x53a>
 800c41e:	9b04      	ldr	r3, [sp, #16]
 800c420:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c424:	f7f4 f900 	bl	8000628 <__aeabi_dmul>
 800c428:	2301      	movs	r3, #1
 800c42a:	9a04      	ldr	r2, [sp, #16]
 800c42c:	3208      	adds	r2, #8
 800c42e:	f109 0901 	add.w	r9, r9, #1
 800c432:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c436:	9204      	str	r2, [sp, #16]
 800c438:	e7c9      	b.n	800c3ce <_strtod_l+0x4de>
 800c43a:	d0ea      	beq.n	800c412 <_strtod_l+0x522>
 800c43c:	f1c8 0800 	rsb	r8, r8, #0
 800c440:	f018 020f 	ands.w	r2, r8, #15
 800c444:	d00a      	beq.n	800c45c <_strtod_l+0x56c>
 800c446:	4b13      	ldr	r3, [pc, #76]	; (800c494 <_strtod_l+0x5a4>)
 800c448:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c44c:	4650      	mov	r0, sl
 800c44e:	4659      	mov	r1, fp
 800c450:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c454:	f7f4 fa12 	bl	800087c <__aeabi_ddiv>
 800c458:	4682      	mov	sl, r0
 800c45a:	468b      	mov	fp, r1
 800c45c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800c460:	d0d7      	beq.n	800c412 <_strtod_l+0x522>
 800c462:	f1b8 0f1f 	cmp.w	r8, #31
 800c466:	dd1f      	ble.n	800c4a8 <_strtod_l+0x5b8>
 800c468:	2500      	movs	r5, #0
 800c46a:	462e      	mov	r6, r5
 800c46c:	9507      	str	r5, [sp, #28]
 800c46e:	9505      	str	r5, [sp, #20]
 800c470:	2322      	movs	r3, #34	; 0x22
 800c472:	f04f 0a00 	mov.w	sl, #0
 800c476:	f04f 0b00 	mov.w	fp, #0
 800c47a:	6023      	str	r3, [r4, #0]
 800c47c:	e786      	b.n	800c38c <_strtod_l+0x49c>
 800c47e:	bf00      	nop
 800c480:	0800ff99 	.word	0x0800ff99
 800c484:	08010048 	.word	0x08010048
 800c488:	0800ff91 	.word	0x0800ff91
 800c48c:	080100c7 	.word	0x080100c7
 800c490:	080100c3 	.word	0x080100c3
 800c494:	08010240 	.word	0x08010240
 800c498:	08010218 	.word	0x08010218
 800c49c:	7ff00000 	.word	0x7ff00000
 800c4a0:	7ca00000 	.word	0x7ca00000
 800c4a4:	7fefffff 	.word	0x7fefffff
 800c4a8:	f018 0310 	ands.w	r3, r8, #16
 800c4ac:	bf18      	it	ne
 800c4ae:	236a      	movne	r3, #106	; 0x6a
 800c4b0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800c860 <_strtod_l+0x970>
 800c4b4:	9304      	str	r3, [sp, #16]
 800c4b6:	4650      	mov	r0, sl
 800c4b8:	4659      	mov	r1, fp
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	f018 0f01 	tst.w	r8, #1
 800c4c0:	d004      	beq.n	800c4cc <_strtod_l+0x5dc>
 800c4c2:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c4c6:	f7f4 f8af 	bl	8000628 <__aeabi_dmul>
 800c4ca:	2301      	movs	r3, #1
 800c4cc:	ea5f 0868 	movs.w	r8, r8, asr #1
 800c4d0:	f109 0908 	add.w	r9, r9, #8
 800c4d4:	d1f2      	bne.n	800c4bc <_strtod_l+0x5cc>
 800c4d6:	b10b      	cbz	r3, 800c4dc <_strtod_l+0x5ec>
 800c4d8:	4682      	mov	sl, r0
 800c4da:	468b      	mov	fp, r1
 800c4dc:	9b04      	ldr	r3, [sp, #16]
 800c4de:	b1c3      	cbz	r3, 800c512 <_strtod_l+0x622>
 800c4e0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c4e4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	4659      	mov	r1, fp
 800c4ec:	dd11      	ble.n	800c512 <_strtod_l+0x622>
 800c4ee:	2b1f      	cmp	r3, #31
 800c4f0:	f340 8124 	ble.w	800c73c <_strtod_l+0x84c>
 800c4f4:	2b34      	cmp	r3, #52	; 0x34
 800c4f6:	bfde      	ittt	le
 800c4f8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800c4fc:	f04f 33ff 	movle.w	r3, #4294967295
 800c500:	fa03 f202 	lslle.w	r2, r3, r2
 800c504:	f04f 0a00 	mov.w	sl, #0
 800c508:	bfcc      	ite	gt
 800c50a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800c50e:	ea02 0b01 	andle.w	fp, r2, r1
 800c512:	2200      	movs	r2, #0
 800c514:	2300      	movs	r3, #0
 800c516:	4650      	mov	r0, sl
 800c518:	4659      	mov	r1, fp
 800c51a:	f7f4 faed 	bl	8000af8 <__aeabi_dcmpeq>
 800c51e:	2800      	cmp	r0, #0
 800c520:	d1a2      	bne.n	800c468 <_strtod_l+0x578>
 800c522:	9b07      	ldr	r3, [sp, #28]
 800c524:	9300      	str	r3, [sp, #0]
 800c526:	9908      	ldr	r1, [sp, #32]
 800c528:	462b      	mov	r3, r5
 800c52a:	463a      	mov	r2, r7
 800c52c:	4620      	mov	r0, r4
 800c52e:	f001 ff31 	bl	800e394 <__s2b>
 800c532:	9007      	str	r0, [sp, #28]
 800c534:	2800      	cmp	r0, #0
 800c536:	f43f af1f 	beq.w	800c378 <_strtod_l+0x488>
 800c53a:	9b05      	ldr	r3, [sp, #20]
 800c53c:	1b9e      	subs	r6, r3, r6
 800c53e:	9b06      	ldr	r3, [sp, #24]
 800c540:	2b00      	cmp	r3, #0
 800c542:	bfb4      	ite	lt
 800c544:	4633      	movlt	r3, r6
 800c546:	2300      	movge	r3, #0
 800c548:	930c      	str	r3, [sp, #48]	; 0x30
 800c54a:	9b06      	ldr	r3, [sp, #24]
 800c54c:	2500      	movs	r5, #0
 800c54e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c552:	9312      	str	r3, [sp, #72]	; 0x48
 800c554:	462e      	mov	r6, r5
 800c556:	9b07      	ldr	r3, [sp, #28]
 800c558:	4620      	mov	r0, r4
 800c55a:	6859      	ldr	r1, [r3, #4]
 800c55c:	f001 fe72 	bl	800e244 <_Balloc>
 800c560:	9005      	str	r0, [sp, #20]
 800c562:	2800      	cmp	r0, #0
 800c564:	f43f af0c 	beq.w	800c380 <_strtod_l+0x490>
 800c568:	9b07      	ldr	r3, [sp, #28]
 800c56a:	691a      	ldr	r2, [r3, #16]
 800c56c:	3202      	adds	r2, #2
 800c56e:	f103 010c 	add.w	r1, r3, #12
 800c572:	0092      	lsls	r2, r2, #2
 800c574:	300c      	adds	r0, #12
 800c576:	f7fe fd6f 	bl	800b058 <memcpy>
 800c57a:	ec4b ab10 	vmov	d0, sl, fp
 800c57e:	aa1a      	add	r2, sp, #104	; 0x68
 800c580:	a919      	add	r1, sp, #100	; 0x64
 800c582:	4620      	mov	r0, r4
 800c584:	f002 fa4c 	bl	800ea20 <__d2b>
 800c588:	ec4b ab18 	vmov	d8, sl, fp
 800c58c:	9018      	str	r0, [sp, #96]	; 0x60
 800c58e:	2800      	cmp	r0, #0
 800c590:	f43f aef6 	beq.w	800c380 <_strtod_l+0x490>
 800c594:	2101      	movs	r1, #1
 800c596:	4620      	mov	r0, r4
 800c598:	f001 ff96 	bl	800e4c8 <__i2b>
 800c59c:	4606      	mov	r6, r0
 800c59e:	2800      	cmp	r0, #0
 800c5a0:	f43f aeee 	beq.w	800c380 <_strtod_l+0x490>
 800c5a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c5a6:	9904      	ldr	r1, [sp, #16]
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	bfab      	itete	ge
 800c5ac:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800c5ae:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800c5b0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800c5b2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800c5b6:	bfac      	ite	ge
 800c5b8:	eb03 0902 	addge.w	r9, r3, r2
 800c5bc:	1ad7      	sublt	r7, r2, r3
 800c5be:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c5c0:	eba3 0801 	sub.w	r8, r3, r1
 800c5c4:	4490      	add	r8, r2
 800c5c6:	4ba1      	ldr	r3, [pc, #644]	; (800c84c <_strtod_l+0x95c>)
 800c5c8:	f108 38ff 	add.w	r8, r8, #4294967295
 800c5cc:	4598      	cmp	r8, r3
 800c5ce:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c5d2:	f280 80c7 	bge.w	800c764 <_strtod_l+0x874>
 800c5d6:	eba3 0308 	sub.w	r3, r3, r8
 800c5da:	2b1f      	cmp	r3, #31
 800c5dc:	eba2 0203 	sub.w	r2, r2, r3
 800c5e0:	f04f 0101 	mov.w	r1, #1
 800c5e4:	f300 80b1 	bgt.w	800c74a <_strtod_l+0x85a>
 800c5e8:	fa01 f303 	lsl.w	r3, r1, r3
 800c5ec:	930d      	str	r3, [sp, #52]	; 0x34
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	9308      	str	r3, [sp, #32]
 800c5f2:	eb09 0802 	add.w	r8, r9, r2
 800c5f6:	9b04      	ldr	r3, [sp, #16]
 800c5f8:	45c1      	cmp	r9, r8
 800c5fa:	4417      	add	r7, r2
 800c5fc:	441f      	add	r7, r3
 800c5fe:	464b      	mov	r3, r9
 800c600:	bfa8      	it	ge
 800c602:	4643      	movge	r3, r8
 800c604:	42bb      	cmp	r3, r7
 800c606:	bfa8      	it	ge
 800c608:	463b      	movge	r3, r7
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	bfc2      	ittt	gt
 800c60e:	eba8 0803 	subgt.w	r8, r8, r3
 800c612:	1aff      	subgt	r7, r7, r3
 800c614:	eba9 0903 	subgt.w	r9, r9, r3
 800c618:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	dd17      	ble.n	800c64e <_strtod_l+0x75e>
 800c61e:	4631      	mov	r1, r6
 800c620:	461a      	mov	r2, r3
 800c622:	4620      	mov	r0, r4
 800c624:	f002 f810 	bl	800e648 <__pow5mult>
 800c628:	4606      	mov	r6, r0
 800c62a:	2800      	cmp	r0, #0
 800c62c:	f43f aea8 	beq.w	800c380 <_strtod_l+0x490>
 800c630:	4601      	mov	r1, r0
 800c632:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c634:	4620      	mov	r0, r4
 800c636:	f001 ff5d 	bl	800e4f4 <__multiply>
 800c63a:	900b      	str	r0, [sp, #44]	; 0x2c
 800c63c:	2800      	cmp	r0, #0
 800c63e:	f43f ae9f 	beq.w	800c380 <_strtod_l+0x490>
 800c642:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c644:	4620      	mov	r0, r4
 800c646:	f001 fe3d 	bl	800e2c4 <_Bfree>
 800c64a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c64c:	9318      	str	r3, [sp, #96]	; 0x60
 800c64e:	f1b8 0f00 	cmp.w	r8, #0
 800c652:	f300 808c 	bgt.w	800c76e <_strtod_l+0x87e>
 800c656:	9b06      	ldr	r3, [sp, #24]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	dd08      	ble.n	800c66e <_strtod_l+0x77e>
 800c65c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c65e:	9905      	ldr	r1, [sp, #20]
 800c660:	4620      	mov	r0, r4
 800c662:	f001 fff1 	bl	800e648 <__pow5mult>
 800c666:	9005      	str	r0, [sp, #20]
 800c668:	2800      	cmp	r0, #0
 800c66a:	f43f ae89 	beq.w	800c380 <_strtod_l+0x490>
 800c66e:	2f00      	cmp	r7, #0
 800c670:	dd08      	ble.n	800c684 <_strtod_l+0x794>
 800c672:	9905      	ldr	r1, [sp, #20]
 800c674:	463a      	mov	r2, r7
 800c676:	4620      	mov	r0, r4
 800c678:	f002 f840 	bl	800e6fc <__lshift>
 800c67c:	9005      	str	r0, [sp, #20]
 800c67e:	2800      	cmp	r0, #0
 800c680:	f43f ae7e 	beq.w	800c380 <_strtod_l+0x490>
 800c684:	f1b9 0f00 	cmp.w	r9, #0
 800c688:	dd08      	ble.n	800c69c <_strtod_l+0x7ac>
 800c68a:	4631      	mov	r1, r6
 800c68c:	464a      	mov	r2, r9
 800c68e:	4620      	mov	r0, r4
 800c690:	f002 f834 	bl	800e6fc <__lshift>
 800c694:	4606      	mov	r6, r0
 800c696:	2800      	cmp	r0, #0
 800c698:	f43f ae72 	beq.w	800c380 <_strtod_l+0x490>
 800c69c:	9a05      	ldr	r2, [sp, #20]
 800c69e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c6a0:	4620      	mov	r0, r4
 800c6a2:	f002 f8b7 	bl	800e814 <__mdiff>
 800c6a6:	4605      	mov	r5, r0
 800c6a8:	2800      	cmp	r0, #0
 800c6aa:	f43f ae69 	beq.w	800c380 <_strtod_l+0x490>
 800c6ae:	68c3      	ldr	r3, [r0, #12]
 800c6b0:	930b      	str	r3, [sp, #44]	; 0x2c
 800c6b2:	2300      	movs	r3, #0
 800c6b4:	60c3      	str	r3, [r0, #12]
 800c6b6:	4631      	mov	r1, r6
 800c6b8:	f002 f890 	bl	800e7dc <__mcmp>
 800c6bc:	2800      	cmp	r0, #0
 800c6be:	da60      	bge.n	800c782 <_strtod_l+0x892>
 800c6c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c6c2:	ea53 030a 	orrs.w	r3, r3, sl
 800c6c6:	f040 8082 	bne.w	800c7ce <_strtod_l+0x8de>
 800c6ca:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	d17d      	bne.n	800c7ce <_strtod_l+0x8de>
 800c6d2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c6d6:	0d1b      	lsrs	r3, r3, #20
 800c6d8:	051b      	lsls	r3, r3, #20
 800c6da:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c6de:	d976      	bls.n	800c7ce <_strtod_l+0x8de>
 800c6e0:	696b      	ldr	r3, [r5, #20]
 800c6e2:	b913      	cbnz	r3, 800c6ea <_strtod_l+0x7fa>
 800c6e4:	692b      	ldr	r3, [r5, #16]
 800c6e6:	2b01      	cmp	r3, #1
 800c6e8:	dd71      	ble.n	800c7ce <_strtod_l+0x8de>
 800c6ea:	4629      	mov	r1, r5
 800c6ec:	2201      	movs	r2, #1
 800c6ee:	4620      	mov	r0, r4
 800c6f0:	f002 f804 	bl	800e6fc <__lshift>
 800c6f4:	4631      	mov	r1, r6
 800c6f6:	4605      	mov	r5, r0
 800c6f8:	f002 f870 	bl	800e7dc <__mcmp>
 800c6fc:	2800      	cmp	r0, #0
 800c6fe:	dd66      	ble.n	800c7ce <_strtod_l+0x8de>
 800c700:	9904      	ldr	r1, [sp, #16]
 800c702:	4a53      	ldr	r2, [pc, #332]	; (800c850 <_strtod_l+0x960>)
 800c704:	465b      	mov	r3, fp
 800c706:	2900      	cmp	r1, #0
 800c708:	f000 8081 	beq.w	800c80e <_strtod_l+0x91e>
 800c70c:	ea02 010b 	and.w	r1, r2, fp
 800c710:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c714:	dc7b      	bgt.n	800c80e <_strtod_l+0x91e>
 800c716:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c71a:	f77f aea9 	ble.w	800c470 <_strtod_l+0x580>
 800c71e:	4b4d      	ldr	r3, [pc, #308]	; (800c854 <_strtod_l+0x964>)
 800c720:	4650      	mov	r0, sl
 800c722:	4659      	mov	r1, fp
 800c724:	2200      	movs	r2, #0
 800c726:	f7f3 ff7f 	bl	8000628 <__aeabi_dmul>
 800c72a:	460b      	mov	r3, r1
 800c72c:	4303      	orrs	r3, r0
 800c72e:	bf08      	it	eq
 800c730:	2322      	moveq	r3, #34	; 0x22
 800c732:	4682      	mov	sl, r0
 800c734:	468b      	mov	fp, r1
 800c736:	bf08      	it	eq
 800c738:	6023      	streq	r3, [r4, #0]
 800c73a:	e62b      	b.n	800c394 <_strtod_l+0x4a4>
 800c73c:	f04f 32ff 	mov.w	r2, #4294967295
 800c740:	fa02 f303 	lsl.w	r3, r2, r3
 800c744:	ea03 0a0a 	and.w	sl, r3, sl
 800c748:	e6e3      	b.n	800c512 <_strtod_l+0x622>
 800c74a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800c74e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800c752:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800c756:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800c75a:	fa01 f308 	lsl.w	r3, r1, r8
 800c75e:	9308      	str	r3, [sp, #32]
 800c760:	910d      	str	r1, [sp, #52]	; 0x34
 800c762:	e746      	b.n	800c5f2 <_strtod_l+0x702>
 800c764:	2300      	movs	r3, #0
 800c766:	9308      	str	r3, [sp, #32]
 800c768:	2301      	movs	r3, #1
 800c76a:	930d      	str	r3, [sp, #52]	; 0x34
 800c76c:	e741      	b.n	800c5f2 <_strtod_l+0x702>
 800c76e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c770:	4642      	mov	r2, r8
 800c772:	4620      	mov	r0, r4
 800c774:	f001 ffc2 	bl	800e6fc <__lshift>
 800c778:	9018      	str	r0, [sp, #96]	; 0x60
 800c77a:	2800      	cmp	r0, #0
 800c77c:	f47f af6b 	bne.w	800c656 <_strtod_l+0x766>
 800c780:	e5fe      	b.n	800c380 <_strtod_l+0x490>
 800c782:	465f      	mov	r7, fp
 800c784:	d16e      	bne.n	800c864 <_strtod_l+0x974>
 800c786:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c788:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c78c:	b342      	cbz	r2, 800c7e0 <_strtod_l+0x8f0>
 800c78e:	4a32      	ldr	r2, [pc, #200]	; (800c858 <_strtod_l+0x968>)
 800c790:	4293      	cmp	r3, r2
 800c792:	d128      	bne.n	800c7e6 <_strtod_l+0x8f6>
 800c794:	9b04      	ldr	r3, [sp, #16]
 800c796:	4651      	mov	r1, sl
 800c798:	b1eb      	cbz	r3, 800c7d6 <_strtod_l+0x8e6>
 800c79a:	4b2d      	ldr	r3, [pc, #180]	; (800c850 <_strtod_l+0x960>)
 800c79c:	403b      	ands	r3, r7
 800c79e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c7a2:	f04f 32ff 	mov.w	r2, #4294967295
 800c7a6:	d819      	bhi.n	800c7dc <_strtod_l+0x8ec>
 800c7a8:	0d1b      	lsrs	r3, r3, #20
 800c7aa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c7ae:	fa02 f303 	lsl.w	r3, r2, r3
 800c7b2:	4299      	cmp	r1, r3
 800c7b4:	d117      	bne.n	800c7e6 <_strtod_l+0x8f6>
 800c7b6:	4b29      	ldr	r3, [pc, #164]	; (800c85c <_strtod_l+0x96c>)
 800c7b8:	429f      	cmp	r7, r3
 800c7ba:	d102      	bne.n	800c7c2 <_strtod_l+0x8d2>
 800c7bc:	3101      	adds	r1, #1
 800c7be:	f43f addf 	beq.w	800c380 <_strtod_l+0x490>
 800c7c2:	4b23      	ldr	r3, [pc, #140]	; (800c850 <_strtod_l+0x960>)
 800c7c4:	403b      	ands	r3, r7
 800c7c6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800c7ca:	f04f 0a00 	mov.w	sl, #0
 800c7ce:	9b04      	ldr	r3, [sp, #16]
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d1a4      	bne.n	800c71e <_strtod_l+0x82e>
 800c7d4:	e5de      	b.n	800c394 <_strtod_l+0x4a4>
 800c7d6:	f04f 33ff 	mov.w	r3, #4294967295
 800c7da:	e7ea      	b.n	800c7b2 <_strtod_l+0x8c2>
 800c7dc:	4613      	mov	r3, r2
 800c7de:	e7e8      	b.n	800c7b2 <_strtod_l+0x8c2>
 800c7e0:	ea53 030a 	orrs.w	r3, r3, sl
 800c7e4:	d08c      	beq.n	800c700 <_strtod_l+0x810>
 800c7e6:	9b08      	ldr	r3, [sp, #32]
 800c7e8:	b1db      	cbz	r3, 800c822 <_strtod_l+0x932>
 800c7ea:	423b      	tst	r3, r7
 800c7ec:	d0ef      	beq.n	800c7ce <_strtod_l+0x8de>
 800c7ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c7f0:	9a04      	ldr	r2, [sp, #16]
 800c7f2:	4650      	mov	r0, sl
 800c7f4:	4659      	mov	r1, fp
 800c7f6:	b1c3      	cbz	r3, 800c82a <_strtod_l+0x93a>
 800c7f8:	f7ff fb5d 	bl	800beb6 <sulp>
 800c7fc:	4602      	mov	r2, r0
 800c7fe:	460b      	mov	r3, r1
 800c800:	ec51 0b18 	vmov	r0, r1, d8
 800c804:	f7f3 fd5a 	bl	80002bc <__adddf3>
 800c808:	4682      	mov	sl, r0
 800c80a:	468b      	mov	fp, r1
 800c80c:	e7df      	b.n	800c7ce <_strtod_l+0x8de>
 800c80e:	4013      	ands	r3, r2
 800c810:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c814:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c818:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c81c:	f04f 3aff 	mov.w	sl, #4294967295
 800c820:	e7d5      	b.n	800c7ce <_strtod_l+0x8de>
 800c822:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c824:	ea13 0f0a 	tst.w	r3, sl
 800c828:	e7e0      	b.n	800c7ec <_strtod_l+0x8fc>
 800c82a:	f7ff fb44 	bl	800beb6 <sulp>
 800c82e:	4602      	mov	r2, r0
 800c830:	460b      	mov	r3, r1
 800c832:	ec51 0b18 	vmov	r0, r1, d8
 800c836:	f7f3 fd3f 	bl	80002b8 <__aeabi_dsub>
 800c83a:	2200      	movs	r2, #0
 800c83c:	2300      	movs	r3, #0
 800c83e:	4682      	mov	sl, r0
 800c840:	468b      	mov	fp, r1
 800c842:	f7f4 f959 	bl	8000af8 <__aeabi_dcmpeq>
 800c846:	2800      	cmp	r0, #0
 800c848:	d0c1      	beq.n	800c7ce <_strtod_l+0x8de>
 800c84a:	e611      	b.n	800c470 <_strtod_l+0x580>
 800c84c:	fffffc02 	.word	0xfffffc02
 800c850:	7ff00000 	.word	0x7ff00000
 800c854:	39500000 	.word	0x39500000
 800c858:	000fffff 	.word	0x000fffff
 800c85c:	7fefffff 	.word	0x7fefffff
 800c860:	08010060 	.word	0x08010060
 800c864:	4631      	mov	r1, r6
 800c866:	4628      	mov	r0, r5
 800c868:	f002 f936 	bl	800ead8 <__ratio>
 800c86c:	ec59 8b10 	vmov	r8, r9, d0
 800c870:	ee10 0a10 	vmov	r0, s0
 800c874:	2200      	movs	r2, #0
 800c876:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c87a:	4649      	mov	r1, r9
 800c87c:	f7f4 f950 	bl	8000b20 <__aeabi_dcmple>
 800c880:	2800      	cmp	r0, #0
 800c882:	d07a      	beq.n	800c97a <_strtod_l+0xa8a>
 800c884:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c886:	2b00      	cmp	r3, #0
 800c888:	d04a      	beq.n	800c920 <_strtod_l+0xa30>
 800c88a:	4b95      	ldr	r3, [pc, #596]	; (800cae0 <_strtod_l+0xbf0>)
 800c88c:	2200      	movs	r2, #0
 800c88e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c892:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800cae0 <_strtod_l+0xbf0>
 800c896:	f04f 0800 	mov.w	r8, #0
 800c89a:	4b92      	ldr	r3, [pc, #584]	; (800cae4 <_strtod_l+0xbf4>)
 800c89c:	403b      	ands	r3, r7
 800c89e:	930d      	str	r3, [sp, #52]	; 0x34
 800c8a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c8a2:	4b91      	ldr	r3, [pc, #580]	; (800cae8 <_strtod_l+0xbf8>)
 800c8a4:	429a      	cmp	r2, r3
 800c8a6:	f040 80b0 	bne.w	800ca0a <_strtod_l+0xb1a>
 800c8aa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c8ae:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800c8b2:	ec4b ab10 	vmov	d0, sl, fp
 800c8b6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c8ba:	f002 f835 	bl	800e928 <__ulp>
 800c8be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c8c2:	ec53 2b10 	vmov	r2, r3, d0
 800c8c6:	f7f3 feaf 	bl	8000628 <__aeabi_dmul>
 800c8ca:	4652      	mov	r2, sl
 800c8cc:	465b      	mov	r3, fp
 800c8ce:	f7f3 fcf5 	bl	80002bc <__adddf3>
 800c8d2:	460b      	mov	r3, r1
 800c8d4:	4983      	ldr	r1, [pc, #524]	; (800cae4 <_strtod_l+0xbf4>)
 800c8d6:	4a85      	ldr	r2, [pc, #532]	; (800caec <_strtod_l+0xbfc>)
 800c8d8:	4019      	ands	r1, r3
 800c8da:	4291      	cmp	r1, r2
 800c8dc:	4682      	mov	sl, r0
 800c8de:	d960      	bls.n	800c9a2 <_strtod_l+0xab2>
 800c8e0:	ee18 3a90 	vmov	r3, s17
 800c8e4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800c8e8:	4293      	cmp	r3, r2
 800c8ea:	d104      	bne.n	800c8f6 <_strtod_l+0xa06>
 800c8ec:	ee18 3a10 	vmov	r3, s16
 800c8f0:	3301      	adds	r3, #1
 800c8f2:	f43f ad45 	beq.w	800c380 <_strtod_l+0x490>
 800c8f6:	f8df b200 	ldr.w	fp, [pc, #512]	; 800caf8 <_strtod_l+0xc08>
 800c8fa:	f04f 3aff 	mov.w	sl, #4294967295
 800c8fe:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c900:	4620      	mov	r0, r4
 800c902:	f001 fcdf 	bl	800e2c4 <_Bfree>
 800c906:	9905      	ldr	r1, [sp, #20]
 800c908:	4620      	mov	r0, r4
 800c90a:	f001 fcdb 	bl	800e2c4 <_Bfree>
 800c90e:	4631      	mov	r1, r6
 800c910:	4620      	mov	r0, r4
 800c912:	f001 fcd7 	bl	800e2c4 <_Bfree>
 800c916:	4629      	mov	r1, r5
 800c918:	4620      	mov	r0, r4
 800c91a:	f001 fcd3 	bl	800e2c4 <_Bfree>
 800c91e:	e61a      	b.n	800c556 <_strtod_l+0x666>
 800c920:	f1ba 0f00 	cmp.w	sl, #0
 800c924:	d11b      	bne.n	800c95e <_strtod_l+0xa6e>
 800c926:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c92a:	b9f3      	cbnz	r3, 800c96a <_strtod_l+0xa7a>
 800c92c:	4b6c      	ldr	r3, [pc, #432]	; (800cae0 <_strtod_l+0xbf0>)
 800c92e:	2200      	movs	r2, #0
 800c930:	4640      	mov	r0, r8
 800c932:	4649      	mov	r1, r9
 800c934:	f7f4 f8ea 	bl	8000b0c <__aeabi_dcmplt>
 800c938:	b9d0      	cbnz	r0, 800c970 <_strtod_l+0xa80>
 800c93a:	4640      	mov	r0, r8
 800c93c:	4649      	mov	r1, r9
 800c93e:	4b6c      	ldr	r3, [pc, #432]	; (800caf0 <_strtod_l+0xc00>)
 800c940:	2200      	movs	r2, #0
 800c942:	f7f3 fe71 	bl	8000628 <__aeabi_dmul>
 800c946:	4680      	mov	r8, r0
 800c948:	4689      	mov	r9, r1
 800c94a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c94e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800c952:	9315      	str	r3, [sp, #84]	; 0x54
 800c954:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800c958:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c95c:	e79d      	b.n	800c89a <_strtod_l+0x9aa>
 800c95e:	f1ba 0f01 	cmp.w	sl, #1
 800c962:	d102      	bne.n	800c96a <_strtod_l+0xa7a>
 800c964:	2f00      	cmp	r7, #0
 800c966:	f43f ad83 	beq.w	800c470 <_strtod_l+0x580>
 800c96a:	4b62      	ldr	r3, [pc, #392]	; (800caf4 <_strtod_l+0xc04>)
 800c96c:	2200      	movs	r2, #0
 800c96e:	e78e      	b.n	800c88e <_strtod_l+0x99e>
 800c970:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800caf0 <_strtod_l+0xc00>
 800c974:	f04f 0800 	mov.w	r8, #0
 800c978:	e7e7      	b.n	800c94a <_strtod_l+0xa5a>
 800c97a:	4b5d      	ldr	r3, [pc, #372]	; (800caf0 <_strtod_l+0xc00>)
 800c97c:	4640      	mov	r0, r8
 800c97e:	4649      	mov	r1, r9
 800c980:	2200      	movs	r2, #0
 800c982:	f7f3 fe51 	bl	8000628 <__aeabi_dmul>
 800c986:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c988:	4680      	mov	r8, r0
 800c98a:	4689      	mov	r9, r1
 800c98c:	b933      	cbnz	r3, 800c99c <_strtod_l+0xaac>
 800c98e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c992:	900e      	str	r0, [sp, #56]	; 0x38
 800c994:	930f      	str	r3, [sp, #60]	; 0x3c
 800c996:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800c99a:	e7dd      	b.n	800c958 <_strtod_l+0xa68>
 800c99c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800c9a0:	e7f9      	b.n	800c996 <_strtod_l+0xaa6>
 800c9a2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800c9a6:	9b04      	ldr	r3, [sp, #16]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d1a8      	bne.n	800c8fe <_strtod_l+0xa0e>
 800c9ac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c9b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c9b2:	0d1b      	lsrs	r3, r3, #20
 800c9b4:	051b      	lsls	r3, r3, #20
 800c9b6:	429a      	cmp	r2, r3
 800c9b8:	d1a1      	bne.n	800c8fe <_strtod_l+0xa0e>
 800c9ba:	4640      	mov	r0, r8
 800c9bc:	4649      	mov	r1, r9
 800c9be:	f7f4 f993 	bl	8000ce8 <__aeabi_d2lz>
 800c9c2:	f7f3 fe03 	bl	80005cc <__aeabi_l2d>
 800c9c6:	4602      	mov	r2, r0
 800c9c8:	460b      	mov	r3, r1
 800c9ca:	4640      	mov	r0, r8
 800c9cc:	4649      	mov	r1, r9
 800c9ce:	f7f3 fc73 	bl	80002b8 <__aeabi_dsub>
 800c9d2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c9d4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c9d8:	ea43 030a 	orr.w	r3, r3, sl
 800c9dc:	4313      	orrs	r3, r2
 800c9de:	4680      	mov	r8, r0
 800c9e0:	4689      	mov	r9, r1
 800c9e2:	d055      	beq.n	800ca90 <_strtod_l+0xba0>
 800c9e4:	a336      	add	r3, pc, #216	; (adr r3, 800cac0 <_strtod_l+0xbd0>)
 800c9e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ea:	f7f4 f88f 	bl	8000b0c <__aeabi_dcmplt>
 800c9ee:	2800      	cmp	r0, #0
 800c9f0:	f47f acd0 	bne.w	800c394 <_strtod_l+0x4a4>
 800c9f4:	a334      	add	r3, pc, #208	; (adr r3, 800cac8 <_strtod_l+0xbd8>)
 800c9f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9fa:	4640      	mov	r0, r8
 800c9fc:	4649      	mov	r1, r9
 800c9fe:	f7f4 f8a3 	bl	8000b48 <__aeabi_dcmpgt>
 800ca02:	2800      	cmp	r0, #0
 800ca04:	f43f af7b 	beq.w	800c8fe <_strtod_l+0xa0e>
 800ca08:	e4c4      	b.n	800c394 <_strtod_l+0x4a4>
 800ca0a:	9b04      	ldr	r3, [sp, #16]
 800ca0c:	b333      	cbz	r3, 800ca5c <_strtod_l+0xb6c>
 800ca0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ca10:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ca14:	d822      	bhi.n	800ca5c <_strtod_l+0xb6c>
 800ca16:	a32e      	add	r3, pc, #184	; (adr r3, 800cad0 <_strtod_l+0xbe0>)
 800ca18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca1c:	4640      	mov	r0, r8
 800ca1e:	4649      	mov	r1, r9
 800ca20:	f7f4 f87e 	bl	8000b20 <__aeabi_dcmple>
 800ca24:	b1a0      	cbz	r0, 800ca50 <_strtod_l+0xb60>
 800ca26:	4649      	mov	r1, r9
 800ca28:	4640      	mov	r0, r8
 800ca2a:	f7f4 f8d5 	bl	8000bd8 <__aeabi_d2uiz>
 800ca2e:	2801      	cmp	r0, #1
 800ca30:	bf38      	it	cc
 800ca32:	2001      	movcc	r0, #1
 800ca34:	f7f3 fd7e 	bl	8000534 <__aeabi_ui2d>
 800ca38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca3a:	4680      	mov	r8, r0
 800ca3c:	4689      	mov	r9, r1
 800ca3e:	bb23      	cbnz	r3, 800ca8a <_strtod_l+0xb9a>
 800ca40:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ca44:	9010      	str	r0, [sp, #64]	; 0x40
 800ca46:	9311      	str	r3, [sp, #68]	; 0x44
 800ca48:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ca4c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ca50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca52:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ca54:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800ca58:	1a9b      	subs	r3, r3, r2
 800ca5a:	9309      	str	r3, [sp, #36]	; 0x24
 800ca5c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ca60:	eeb0 0a48 	vmov.f32	s0, s16
 800ca64:	eef0 0a68 	vmov.f32	s1, s17
 800ca68:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ca6c:	f001 ff5c 	bl	800e928 <__ulp>
 800ca70:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ca74:	ec53 2b10 	vmov	r2, r3, d0
 800ca78:	f7f3 fdd6 	bl	8000628 <__aeabi_dmul>
 800ca7c:	ec53 2b18 	vmov	r2, r3, d8
 800ca80:	f7f3 fc1c 	bl	80002bc <__adddf3>
 800ca84:	4682      	mov	sl, r0
 800ca86:	468b      	mov	fp, r1
 800ca88:	e78d      	b.n	800c9a6 <_strtod_l+0xab6>
 800ca8a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800ca8e:	e7db      	b.n	800ca48 <_strtod_l+0xb58>
 800ca90:	a311      	add	r3, pc, #68	; (adr r3, 800cad8 <_strtod_l+0xbe8>)
 800ca92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca96:	f7f4 f839 	bl	8000b0c <__aeabi_dcmplt>
 800ca9a:	e7b2      	b.n	800ca02 <_strtod_l+0xb12>
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	930a      	str	r3, [sp, #40]	; 0x28
 800caa0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800caa2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800caa4:	6013      	str	r3, [r2, #0]
 800caa6:	f7ff ba6b 	b.w	800bf80 <_strtod_l+0x90>
 800caaa:	2a65      	cmp	r2, #101	; 0x65
 800caac:	f43f ab5f 	beq.w	800c16e <_strtod_l+0x27e>
 800cab0:	2a45      	cmp	r2, #69	; 0x45
 800cab2:	f43f ab5c 	beq.w	800c16e <_strtod_l+0x27e>
 800cab6:	2301      	movs	r3, #1
 800cab8:	f7ff bb94 	b.w	800c1e4 <_strtod_l+0x2f4>
 800cabc:	f3af 8000 	nop.w
 800cac0:	94a03595 	.word	0x94a03595
 800cac4:	3fdfffff 	.word	0x3fdfffff
 800cac8:	35afe535 	.word	0x35afe535
 800cacc:	3fe00000 	.word	0x3fe00000
 800cad0:	ffc00000 	.word	0xffc00000
 800cad4:	41dfffff 	.word	0x41dfffff
 800cad8:	94a03595 	.word	0x94a03595
 800cadc:	3fcfffff 	.word	0x3fcfffff
 800cae0:	3ff00000 	.word	0x3ff00000
 800cae4:	7ff00000 	.word	0x7ff00000
 800cae8:	7fe00000 	.word	0x7fe00000
 800caec:	7c9fffff 	.word	0x7c9fffff
 800caf0:	3fe00000 	.word	0x3fe00000
 800caf4:	bff00000 	.word	0xbff00000
 800caf8:	7fefffff 	.word	0x7fefffff

0800cafc <strtod>:
 800cafc:	460a      	mov	r2, r1
 800cafe:	4601      	mov	r1, r0
 800cb00:	4802      	ldr	r0, [pc, #8]	; (800cb0c <strtod+0x10>)
 800cb02:	4b03      	ldr	r3, [pc, #12]	; (800cb10 <strtod+0x14>)
 800cb04:	6800      	ldr	r0, [r0, #0]
 800cb06:	f7ff b9f3 	b.w	800bef0 <_strtod_l>
 800cb0a:	bf00      	nop
 800cb0c:	20000010 	.word	0x20000010
 800cb10:	20000078 	.word	0x20000078

0800cb14 <__swbuf_r>:
 800cb14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb16:	460e      	mov	r6, r1
 800cb18:	4614      	mov	r4, r2
 800cb1a:	4605      	mov	r5, r0
 800cb1c:	b118      	cbz	r0, 800cb26 <__swbuf_r+0x12>
 800cb1e:	6983      	ldr	r3, [r0, #24]
 800cb20:	b90b      	cbnz	r3, 800cb26 <__swbuf_r+0x12>
 800cb22:	f7fe f9c3 	bl	800aeac <__sinit>
 800cb26:	4b21      	ldr	r3, [pc, #132]	; (800cbac <__swbuf_r+0x98>)
 800cb28:	429c      	cmp	r4, r3
 800cb2a:	d12b      	bne.n	800cb84 <__swbuf_r+0x70>
 800cb2c:	686c      	ldr	r4, [r5, #4]
 800cb2e:	69a3      	ldr	r3, [r4, #24]
 800cb30:	60a3      	str	r3, [r4, #8]
 800cb32:	89a3      	ldrh	r3, [r4, #12]
 800cb34:	071a      	lsls	r2, r3, #28
 800cb36:	d52f      	bpl.n	800cb98 <__swbuf_r+0x84>
 800cb38:	6923      	ldr	r3, [r4, #16]
 800cb3a:	b36b      	cbz	r3, 800cb98 <__swbuf_r+0x84>
 800cb3c:	6923      	ldr	r3, [r4, #16]
 800cb3e:	6820      	ldr	r0, [r4, #0]
 800cb40:	1ac0      	subs	r0, r0, r3
 800cb42:	6963      	ldr	r3, [r4, #20]
 800cb44:	b2f6      	uxtb	r6, r6
 800cb46:	4283      	cmp	r3, r0
 800cb48:	4637      	mov	r7, r6
 800cb4a:	dc04      	bgt.n	800cb56 <__swbuf_r+0x42>
 800cb4c:	4621      	mov	r1, r4
 800cb4e:	4628      	mov	r0, r5
 800cb50:	f7fe f906 	bl	800ad60 <_fflush_r>
 800cb54:	bb30      	cbnz	r0, 800cba4 <__swbuf_r+0x90>
 800cb56:	68a3      	ldr	r3, [r4, #8]
 800cb58:	3b01      	subs	r3, #1
 800cb5a:	60a3      	str	r3, [r4, #8]
 800cb5c:	6823      	ldr	r3, [r4, #0]
 800cb5e:	1c5a      	adds	r2, r3, #1
 800cb60:	6022      	str	r2, [r4, #0]
 800cb62:	701e      	strb	r6, [r3, #0]
 800cb64:	6963      	ldr	r3, [r4, #20]
 800cb66:	3001      	adds	r0, #1
 800cb68:	4283      	cmp	r3, r0
 800cb6a:	d004      	beq.n	800cb76 <__swbuf_r+0x62>
 800cb6c:	89a3      	ldrh	r3, [r4, #12]
 800cb6e:	07db      	lsls	r3, r3, #31
 800cb70:	d506      	bpl.n	800cb80 <__swbuf_r+0x6c>
 800cb72:	2e0a      	cmp	r6, #10
 800cb74:	d104      	bne.n	800cb80 <__swbuf_r+0x6c>
 800cb76:	4621      	mov	r1, r4
 800cb78:	4628      	mov	r0, r5
 800cb7a:	f7fe f8f1 	bl	800ad60 <_fflush_r>
 800cb7e:	b988      	cbnz	r0, 800cba4 <__swbuf_r+0x90>
 800cb80:	4638      	mov	r0, r7
 800cb82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb84:	4b0a      	ldr	r3, [pc, #40]	; (800cbb0 <__swbuf_r+0x9c>)
 800cb86:	429c      	cmp	r4, r3
 800cb88:	d101      	bne.n	800cb8e <__swbuf_r+0x7a>
 800cb8a:	68ac      	ldr	r4, [r5, #8]
 800cb8c:	e7cf      	b.n	800cb2e <__swbuf_r+0x1a>
 800cb8e:	4b09      	ldr	r3, [pc, #36]	; (800cbb4 <__swbuf_r+0xa0>)
 800cb90:	429c      	cmp	r4, r3
 800cb92:	bf08      	it	eq
 800cb94:	68ec      	ldreq	r4, [r5, #12]
 800cb96:	e7ca      	b.n	800cb2e <__swbuf_r+0x1a>
 800cb98:	4621      	mov	r1, r4
 800cb9a:	4628      	mov	r0, r5
 800cb9c:	f000 f81e 	bl	800cbdc <__swsetup_r>
 800cba0:	2800      	cmp	r0, #0
 800cba2:	d0cb      	beq.n	800cb3c <__swbuf_r+0x28>
 800cba4:	f04f 37ff 	mov.w	r7, #4294967295
 800cba8:	e7ea      	b.n	800cb80 <__swbuf_r+0x6c>
 800cbaa:	bf00      	nop
 800cbac:	0800ff48 	.word	0x0800ff48
 800cbb0:	0800ff68 	.word	0x0800ff68
 800cbb4:	0800ff28 	.word	0x0800ff28

0800cbb8 <_write_r>:
 800cbb8:	b538      	push	{r3, r4, r5, lr}
 800cbba:	4d07      	ldr	r5, [pc, #28]	; (800cbd8 <_write_r+0x20>)
 800cbbc:	4604      	mov	r4, r0
 800cbbe:	4608      	mov	r0, r1
 800cbc0:	4611      	mov	r1, r2
 800cbc2:	2200      	movs	r2, #0
 800cbc4:	602a      	str	r2, [r5, #0]
 800cbc6:	461a      	mov	r2, r3
 800cbc8:	f7f7 fcc2 	bl	8004550 <_write>
 800cbcc:	1c43      	adds	r3, r0, #1
 800cbce:	d102      	bne.n	800cbd6 <_write_r+0x1e>
 800cbd0:	682b      	ldr	r3, [r5, #0]
 800cbd2:	b103      	cbz	r3, 800cbd6 <_write_r+0x1e>
 800cbd4:	6023      	str	r3, [r4, #0]
 800cbd6:	bd38      	pop	{r3, r4, r5, pc}
 800cbd8:	2001748c 	.word	0x2001748c

0800cbdc <__swsetup_r>:
 800cbdc:	4b32      	ldr	r3, [pc, #200]	; (800cca8 <__swsetup_r+0xcc>)
 800cbde:	b570      	push	{r4, r5, r6, lr}
 800cbe0:	681d      	ldr	r5, [r3, #0]
 800cbe2:	4606      	mov	r6, r0
 800cbe4:	460c      	mov	r4, r1
 800cbe6:	b125      	cbz	r5, 800cbf2 <__swsetup_r+0x16>
 800cbe8:	69ab      	ldr	r3, [r5, #24]
 800cbea:	b913      	cbnz	r3, 800cbf2 <__swsetup_r+0x16>
 800cbec:	4628      	mov	r0, r5
 800cbee:	f7fe f95d 	bl	800aeac <__sinit>
 800cbf2:	4b2e      	ldr	r3, [pc, #184]	; (800ccac <__swsetup_r+0xd0>)
 800cbf4:	429c      	cmp	r4, r3
 800cbf6:	d10f      	bne.n	800cc18 <__swsetup_r+0x3c>
 800cbf8:	686c      	ldr	r4, [r5, #4]
 800cbfa:	89a3      	ldrh	r3, [r4, #12]
 800cbfc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cc00:	0719      	lsls	r1, r3, #28
 800cc02:	d42c      	bmi.n	800cc5e <__swsetup_r+0x82>
 800cc04:	06dd      	lsls	r5, r3, #27
 800cc06:	d411      	bmi.n	800cc2c <__swsetup_r+0x50>
 800cc08:	2309      	movs	r3, #9
 800cc0a:	6033      	str	r3, [r6, #0]
 800cc0c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cc10:	81a3      	strh	r3, [r4, #12]
 800cc12:	f04f 30ff 	mov.w	r0, #4294967295
 800cc16:	e03e      	b.n	800cc96 <__swsetup_r+0xba>
 800cc18:	4b25      	ldr	r3, [pc, #148]	; (800ccb0 <__swsetup_r+0xd4>)
 800cc1a:	429c      	cmp	r4, r3
 800cc1c:	d101      	bne.n	800cc22 <__swsetup_r+0x46>
 800cc1e:	68ac      	ldr	r4, [r5, #8]
 800cc20:	e7eb      	b.n	800cbfa <__swsetup_r+0x1e>
 800cc22:	4b24      	ldr	r3, [pc, #144]	; (800ccb4 <__swsetup_r+0xd8>)
 800cc24:	429c      	cmp	r4, r3
 800cc26:	bf08      	it	eq
 800cc28:	68ec      	ldreq	r4, [r5, #12]
 800cc2a:	e7e6      	b.n	800cbfa <__swsetup_r+0x1e>
 800cc2c:	0758      	lsls	r0, r3, #29
 800cc2e:	d512      	bpl.n	800cc56 <__swsetup_r+0x7a>
 800cc30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cc32:	b141      	cbz	r1, 800cc46 <__swsetup_r+0x6a>
 800cc34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cc38:	4299      	cmp	r1, r3
 800cc3a:	d002      	beq.n	800cc42 <__swsetup_r+0x66>
 800cc3c:	4630      	mov	r0, r6
 800cc3e:	f7fe fa21 	bl	800b084 <_free_r>
 800cc42:	2300      	movs	r3, #0
 800cc44:	6363      	str	r3, [r4, #52]	; 0x34
 800cc46:	89a3      	ldrh	r3, [r4, #12]
 800cc48:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800cc4c:	81a3      	strh	r3, [r4, #12]
 800cc4e:	2300      	movs	r3, #0
 800cc50:	6063      	str	r3, [r4, #4]
 800cc52:	6923      	ldr	r3, [r4, #16]
 800cc54:	6023      	str	r3, [r4, #0]
 800cc56:	89a3      	ldrh	r3, [r4, #12]
 800cc58:	f043 0308 	orr.w	r3, r3, #8
 800cc5c:	81a3      	strh	r3, [r4, #12]
 800cc5e:	6923      	ldr	r3, [r4, #16]
 800cc60:	b94b      	cbnz	r3, 800cc76 <__swsetup_r+0x9a>
 800cc62:	89a3      	ldrh	r3, [r4, #12]
 800cc64:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cc68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cc6c:	d003      	beq.n	800cc76 <__swsetup_r+0x9a>
 800cc6e:	4621      	mov	r1, r4
 800cc70:	4630      	mov	r0, r6
 800cc72:	f001 fa89 	bl	800e188 <__smakebuf_r>
 800cc76:	89a0      	ldrh	r0, [r4, #12]
 800cc78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cc7c:	f010 0301 	ands.w	r3, r0, #1
 800cc80:	d00a      	beq.n	800cc98 <__swsetup_r+0xbc>
 800cc82:	2300      	movs	r3, #0
 800cc84:	60a3      	str	r3, [r4, #8]
 800cc86:	6963      	ldr	r3, [r4, #20]
 800cc88:	425b      	negs	r3, r3
 800cc8a:	61a3      	str	r3, [r4, #24]
 800cc8c:	6923      	ldr	r3, [r4, #16]
 800cc8e:	b943      	cbnz	r3, 800cca2 <__swsetup_r+0xc6>
 800cc90:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cc94:	d1ba      	bne.n	800cc0c <__swsetup_r+0x30>
 800cc96:	bd70      	pop	{r4, r5, r6, pc}
 800cc98:	0781      	lsls	r1, r0, #30
 800cc9a:	bf58      	it	pl
 800cc9c:	6963      	ldrpl	r3, [r4, #20]
 800cc9e:	60a3      	str	r3, [r4, #8]
 800cca0:	e7f4      	b.n	800cc8c <__swsetup_r+0xb0>
 800cca2:	2000      	movs	r0, #0
 800cca4:	e7f7      	b.n	800cc96 <__swsetup_r+0xba>
 800cca6:	bf00      	nop
 800cca8:	20000010 	.word	0x20000010
 800ccac:	0800ff48 	.word	0x0800ff48
 800ccb0:	0800ff68 	.word	0x0800ff68
 800ccb4:	0800ff28 	.word	0x0800ff28

0800ccb8 <__assert_func>:
 800ccb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ccba:	4614      	mov	r4, r2
 800ccbc:	461a      	mov	r2, r3
 800ccbe:	4b09      	ldr	r3, [pc, #36]	; (800cce4 <__assert_func+0x2c>)
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	4605      	mov	r5, r0
 800ccc4:	68d8      	ldr	r0, [r3, #12]
 800ccc6:	b14c      	cbz	r4, 800ccdc <__assert_func+0x24>
 800ccc8:	4b07      	ldr	r3, [pc, #28]	; (800cce8 <__assert_func+0x30>)
 800ccca:	9100      	str	r1, [sp, #0]
 800cccc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ccd0:	4906      	ldr	r1, [pc, #24]	; (800ccec <__assert_func+0x34>)
 800ccd2:	462b      	mov	r3, r5
 800ccd4:	f000 fe9a 	bl	800da0c <fiprintf>
 800ccd8:	f002 fa7b 	bl	800f1d2 <abort>
 800ccdc:	4b04      	ldr	r3, [pc, #16]	; (800ccf0 <__assert_func+0x38>)
 800ccde:	461c      	mov	r4, r3
 800cce0:	e7f3      	b.n	800ccca <__assert_func+0x12>
 800cce2:	bf00      	nop
 800cce4:	20000010 	.word	0x20000010
 800cce8:	08010088 	.word	0x08010088
 800ccec:	08010095 	.word	0x08010095
 800ccf0:	080100c3 	.word	0x080100c3

0800ccf4 <_close_r>:
 800ccf4:	b538      	push	{r3, r4, r5, lr}
 800ccf6:	4d06      	ldr	r5, [pc, #24]	; (800cd10 <_close_r+0x1c>)
 800ccf8:	2300      	movs	r3, #0
 800ccfa:	4604      	mov	r4, r0
 800ccfc:	4608      	mov	r0, r1
 800ccfe:	602b      	str	r3, [r5, #0]
 800cd00:	f7f7 f8ad 	bl	8003e5e <_close>
 800cd04:	1c43      	adds	r3, r0, #1
 800cd06:	d102      	bne.n	800cd0e <_close_r+0x1a>
 800cd08:	682b      	ldr	r3, [r5, #0]
 800cd0a:	b103      	cbz	r3, 800cd0e <_close_r+0x1a>
 800cd0c:	6023      	str	r3, [r4, #0]
 800cd0e:	bd38      	pop	{r3, r4, r5, pc}
 800cd10:	2001748c 	.word	0x2001748c

0800cd14 <quorem>:
 800cd14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd18:	6903      	ldr	r3, [r0, #16]
 800cd1a:	690c      	ldr	r4, [r1, #16]
 800cd1c:	42a3      	cmp	r3, r4
 800cd1e:	4607      	mov	r7, r0
 800cd20:	f2c0 8081 	blt.w	800ce26 <quorem+0x112>
 800cd24:	3c01      	subs	r4, #1
 800cd26:	f101 0814 	add.w	r8, r1, #20
 800cd2a:	f100 0514 	add.w	r5, r0, #20
 800cd2e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cd32:	9301      	str	r3, [sp, #4]
 800cd34:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cd38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cd3c:	3301      	adds	r3, #1
 800cd3e:	429a      	cmp	r2, r3
 800cd40:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cd44:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cd48:	fbb2 f6f3 	udiv	r6, r2, r3
 800cd4c:	d331      	bcc.n	800cdb2 <quorem+0x9e>
 800cd4e:	f04f 0e00 	mov.w	lr, #0
 800cd52:	4640      	mov	r0, r8
 800cd54:	46ac      	mov	ip, r5
 800cd56:	46f2      	mov	sl, lr
 800cd58:	f850 2b04 	ldr.w	r2, [r0], #4
 800cd5c:	b293      	uxth	r3, r2
 800cd5e:	fb06 e303 	mla	r3, r6, r3, lr
 800cd62:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800cd66:	b29b      	uxth	r3, r3
 800cd68:	ebaa 0303 	sub.w	r3, sl, r3
 800cd6c:	f8dc a000 	ldr.w	sl, [ip]
 800cd70:	0c12      	lsrs	r2, r2, #16
 800cd72:	fa13 f38a 	uxtah	r3, r3, sl
 800cd76:	fb06 e202 	mla	r2, r6, r2, lr
 800cd7a:	9300      	str	r3, [sp, #0]
 800cd7c:	9b00      	ldr	r3, [sp, #0]
 800cd7e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cd82:	b292      	uxth	r2, r2
 800cd84:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800cd88:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cd8c:	f8bd 3000 	ldrh.w	r3, [sp]
 800cd90:	4581      	cmp	r9, r0
 800cd92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cd96:	f84c 3b04 	str.w	r3, [ip], #4
 800cd9a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cd9e:	d2db      	bcs.n	800cd58 <quorem+0x44>
 800cda0:	f855 300b 	ldr.w	r3, [r5, fp]
 800cda4:	b92b      	cbnz	r3, 800cdb2 <quorem+0x9e>
 800cda6:	9b01      	ldr	r3, [sp, #4]
 800cda8:	3b04      	subs	r3, #4
 800cdaa:	429d      	cmp	r5, r3
 800cdac:	461a      	mov	r2, r3
 800cdae:	d32e      	bcc.n	800ce0e <quorem+0xfa>
 800cdb0:	613c      	str	r4, [r7, #16]
 800cdb2:	4638      	mov	r0, r7
 800cdb4:	f001 fd12 	bl	800e7dc <__mcmp>
 800cdb8:	2800      	cmp	r0, #0
 800cdba:	db24      	blt.n	800ce06 <quorem+0xf2>
 800cdbc:	3601      	adds	r6, #1
 800cdbe:	4628      	mov	r0, r5
 800cdc0:	f04f 0c00 	mov.w	ip, #0
 800cdc4:	f858 2b04 	ldr.w	r2, [r8], #4
 800cdc8:	f8d0 e000 	ldr.w	lr, [r0]
 800cdcc:	b293      	uxth	r3, r2
 800cdce:	ebac 0303 	sub.w	r3, ip, r3
 800cdd2:	0c12      	lsrs	r2, r2, #16
 800cdd4:	fa13 f38e 	uxtah	r3, r3, lr
 800cdd8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800cddc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cde0:	b29b      	uxth	r3, r3
 800cde2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cde6:	45c1      	cmp	r9, r8
 800cde8:	f840 3b04 	str.w	r3, [r0], #4
 800cdec:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cdf0:	d2e8      	bcs.n	800cdc4 <quorem+0xb0>
 800cdf2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cdf6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cdfa:	b922      	cbnz	r2, 800ce06 <quorem+0xf2>
 800cdfc:	3b04      	subs	r3, #4
 800cdfe:	429d      	cmp	r5, r3
 800ce00:	461a      	mov	r2, r3
 800ce02:	d30a      	bcc.n	800ce1a <quorem+0x106>
 800ce04:	613c      	str	r4, [r7, #16]
 800ce06:	4630      	mov	r0, r6
 800ce08:	b003      	add	sp, #12
 800ce0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce0e:	6812      	ldr	r2, [r2, #0]
 800ce10:	3b04      	subs	r3, #4
 800ce12:	2a00      	cmp	r2, #0
 800ce14:	d1cc      	bne.n	800cdb0 <quorem+0x9c>
 800ce16:	3c01      	subs	r4, #1
 800ce18:	e7c7      	b.n	800cdaa <quorem+0x96>
 800ce1a:	6812      	ldr	r2, [r2, #0]
 800ce1c:	3b04      	subs	r3, #4
 800ce1e:	2a00      	cmp	r2, #0
 800ce20:	d1f0      	bne.n	800ce04 <quorem+0xf0>
 800ce22:	3c01      	subs	r4, #1
 800ce24:	e7eb      	b.n	800cdfe <quorem+0xea>
 800ce26:	2000      	movs	r0, #0
 800ce28:	e7ee      	b.n	800ce08 <quorem+0xf4>
 800ce2a:	0000      	movs	r0, r0
 800ce2c:	0000      	movs	r0, r0
	...

0800ce30 <_dtoa_r>:
 800ce30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce34:	ed2d 8b04 	vpush	{d8-d9}
 800ce38:	ec57 6b10 	vmov	r6, r7, d0
 800ce3c:	b093      	sub	sp, #76	; 0x4c
 800ce3e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ce40:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ce44:	9106      	str	r1, [sp, #24]
 800ce46:	ee10 aa10 	vmov	sl, s0
 800ce4a:	4604      	mov	r4, r0
 800ce4c:	9209      	str	r2, [sp, #36]	; 0x24
 800ce4e:	930c      	str	r3, [sp, #48]	; 0x30
 800ce50:	46bb      	mov	fp, r7
 800ce52:	b975      	cbnz	r5, 800ce72 <_dtoa_r+0x42>
 800ce54:	2010      	movs	r0, #16
 800ce56:	f7fe f8ef 	bl	800b038 <malloc>
 800ce5a:	4602      	mov	r2, r0
 800ce5c:	6260      	str	r0, [r4, #36]	; 0x24
 800ce5e:	b920      	cbnz	r0, 800ce6a <_dtoa_r+0x3a>
 800ce60:	4ba7      	ldr	r3, [pc, #668]	; (800d100 <_dtoa_r+0x2d0>)
 800ce62:	21ea      	movs	r1, #234	; 0xea
 800ce64:	48a7      	ldr	r0, [pc, #668]	; (800d104 <_dtoa_r+0x2d4>)
 800ce66:	f7ff ff27 	bl	800ccb8 <__assert_func>
 800ce6a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ce6e:	6005      	str	r5, [r0, #0]
 800ce70:	60c5      	str	r5, [r0, #12]
 800ce72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ce74:	6819      	ldr	r1, [r3, #0]
 800ce76:	b151      	cbz	r1, 800ce8e <_dtoa_r+0x5e>
 800ce78:	685a      	ldr	r2, [r3, #4]
 800ce7a:	604a      	str	r2, [r1, #4]
 800ce7c:	2301      	movs	r3, #1
 800ce7e:	4093      	lsls	r3, r2
 800ce80:	608b      	str	r3, [r1, #8]
 800ce82:	4620      	mov	r0, r4
 800ce84:	f001 fa1e 	bl	800e2c4 <_Bfree>
 800ce88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ce8a:	2200      	movs	r2, #0
 800ce8c:	601a      	str	r2, [r3, #0]
 800ce8e:	1e3b      	subs	r3, r7, #0
 800ce90:	bfaa      	itet	ge
 800ce92:	2300      	movge	r3, #0
 800ce94:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800ce98:	f8c8 3000 	strge.w	r3, [r8]
 800ce9c:	4b9a      	ldr	r3, [pc, #616]	; (800d108 <_dtoa_r+0x2d8>)
 800ce9e:	bfbc      	itt	lt
 800cea0:	2201      	movlt	r2, #1
 800cea2:	f8c8 2000 	strlt.w	r2, [r8]
 800cea6:	ea33 030b 	bics.w	r3, r3, fp
 800ceaa:	d11b      	bne.n	800cee4 <_dtoa_r+0xb4>
 800ceac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ceae:	f242 730f 	movw	r3, #9999	; 0x270f
 800ceb2:	6013      	str	r3, [r2, #0]
 800ceb4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ceb8:	4333      	orrs	r3, r6
 800ceba:	f000 8592 	beq.w	800d9e2 <_dtoa_r+0xbb2>
 800cebe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cec0:	b963      	cbnz	r3, 800cedc <_dtoa_r+0xac>
 800cec2:	4b92      	ldr	r3, [pc, #584]	; (800d10c <_dtoa_r+0x2dc>)
 800cec4:	e022      	b.n	800cf0c <_dtoa_r+0xdc>
 800cec6:	4b92      	ldr	r3, [pc, #584]	; (800d110 <_dtoa_r+0x2e0>)
 800cec8:	9301      	str	r3, [sp, #4]
 800ceca:	3308      	adds	r3, #8
 800cecc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cece:	6013      	str	r3, [r2, #0]
 800ced0:	9801      	ldr	r0, [sp, #4]
 800ced2:	b013      	add	sp, #76	; 0x4c
 800ced4:	ecbd 8b04 	vpop	{d8-d9}
 800ced8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cedc:	4b8b      	ldr	r3, [pc, #556]	; (800d10c <_dtoa_r+0x2dc>)
 800cede:	9301      	str	r3, [sp, #4]
 800cee0:	3303      	adds	r3, #3
 800cee2:	e7f3      	b.n	800cecc <_dtoa_r+0x9c>
 800cee4:	2200      	movs	r2, #0
 800cee6:	2300      	movs	r3, #0
 800cee8:	4650      	mov	r0, sl
 800ceea:	4659      	mov	r1, fp
 800ceec:	f7f3 fe04 	bl	8000af8 <__aeabi_dcmpeq>
 800cef0:	ec4b ab19 	vmov	d9, sl, fp
 800cef4:	4680      	mov	r8, r0
 800cef6:	b158      	cbz	r0, 800cf10 <_dtoa_r+0xe0>
 800cef8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cefa:	2301      	movs	r3, #1
 800cefc:	6013      	str	r3, [r2, #0]
 800cefe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	f000 856b 	beq.w	800d9dc <_dtoa_r+0xbac>
 800cf06:	4883      	ldr	r0, [pc, #524]	; (800d114 <_dtoa_r+0x2e4>)
 800cf08:	6018      	str	r0, [r3, #0]
 800cf0a:	1e43      	subs	r3, r0, #1
 800cf0c:	9301      	str	r3, [sp, #4]
 800cf0e:	e7df      	b.n	800ced0 <_dtoa_r+0xa0>
 800cf10:	ec4b ab10 	vmov	d0, sl, fp
 800cf14:	aa10      	add	r2, sp, #64	; 0x40
 800cf16:	a911      	add	r1, sp, #68	; 0x44
 800cf18:	4620      	mov	r0, r4
 800cf1a:	f001 fd81 	bl	800ea20 <__d2b>
 800cf1e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800cf22:	ee08 0a10 	vmov	s16, r0
 800cf26:	2d00      	cmp	r5, #0
 800cf28:	f000 8084 	beq.w	800d034 <_dtoa_r+0x204>
 800cf2c:	ee19 3a90 	vmov	r3, s19
 800cf30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cf34:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800cf38:	4656      	mov	r6, sl
 800cf3a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800cf3e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cf42:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800cf46:	4b74      	ldr	r3, [pc, #464]	; (800d118 <_dtoa_r+0x2e8>)
 800cf48:	2200      	movs	r2, #0
 800cf4a:	4630      	mov	r0, r6
 800cf4c:	4639      	mov	r1, r7
 800cf4e:	f7f3 f9b3 	bl	80002b8 <__aeabi_dsub>
 800cf52:	a365      	add	r3, pc, #404	; (adr r3, 800d0e8 <_dtoa_r+0x2b8>)
 800cf54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf58:	f7f3 fb66 	bl	8000628 <__aeabi_dmul>
 800cf5c:	a364      	add	r3, pc, #400	; (adr r3, 800d0f0 <_dtoa_r+0x2c0>)
 800cf5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf62:	f7f3 f9ab 	bl	80002bc <__adddf3>
 800cf66:	4606      	mov	r6, r0
 800cf68:	4628      	mov	r0, r5
 800cf6a:	460f      	mov	r7, r1
 800cf6c:	f7f3 faf2 	bl	8000554 <__aeabi_i2d>
 800cf70:	a361      	add	r3, pc, #388	; (adr r3, 800d0f8 <_dtoa_r+0x2c8>)
 800cf72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf76:	f7f3 fb57 	bl	8000628 <__aeabi_dmul>
 800cf7a:	4602      	mov	r2, r0
 800cf7c:	460b      	mov	r3, r1
 800cf7e:	4630      	mov	r0, r6
 800cf80:	4639      	mov	r1, r7
 800cf82:	f7f3 f99b 	bl	80002bc <__adddf3>
 800cf86:	4606      	mov	r6, r0
 800cf88:	460f      	mov	r7, r1
 800cf8a:	f7f3 fdfd 	bl	8000b88 <__aeabi_d2iz>
 800cf8e:	2200      	movs	r2, #0
 800cf90:	9000      	str	r0, [sp, #0]
 800cf92:	2300      	movs	r3, #0
 800cf94:	4630      	mov	r0, r6
 800cf96:	4639      	mov	r1, r7
 800cf98:	f7f3 fdb8 	bl	8000b0c <__aeabi_dcmplt>
 800cf9c:	b150      	cbz	r0, 800cfb4 <_dtoa_r+0x184>
 800cf9e:	9800      	ldr	r0, [sp, #0]
 800cfa0:	f7f3 fad8 	bl	8000554 <__aeabi_i2d>
 800cfa4:	4632      	mov	r2, r6
 800cfa6:	463b      	mov	r3, r7
 800cfa8:	f7f3 fda6 	bl	8000af8 <__aeabi_dcmpeq>
 800cfac:	b910      	cbnz	r0, 800cfb4 <_dtoa_r+0x184>
 800cfae:	9b00      	ldr	r3, [sp, #0]
 800cfb0:	3b01      	subs	r3, #1
 800cfb2:	9300      	str	r3, [sp, #0]
 800cfb4:	9b00      	ldr	r3, [sp, #0]
 800cfb6:	2b16      	cmp	r3, #22
 800cfb8:	d85a      	bhi.n	800d070 <_dtoa_r+0x240>
 800cfba:	9a00      	ldr	r2, [sp, #0]
 800cfbc:	4b57      	ldr	r3, [pc, #348]	; (800d11c <_dtoa_r+0x2ec>)
 800cfbe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cfc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfc6:	ec51 0b19 	vmov	r0, r1, d9
 800cfca:	f7f3 fd9f 	bl	8000b0c <__aeabi_dcmplt>
 800cfce:	2800      	cmp	r0, #0
 800cfd0:	d050      	beq.n	800d074 <_dtoa_r+0x244>
 800cfd2:	9b00      	ldr	r3, [sp, #0]
 800cfd4:	3b01      	subs	r3, #1
 800cfd6:	9300      	str	r3, [sp, #0]
 800cfd8:	2300      	movs	r3, #0
 800cfda:	930b      	str	r3, [sp, #44]	; 0x2c
 800cfdc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cfde:	1b5d      	subs	r5, r3, r5
 800cfe0:	1e6b      	subs	r3, r5, #1
 800cfe2:	9305      	str	r3, [sp, #20]
 800cfe4:	bf45      	ittet	mi
 800cfe6:	f1c5 0301 	rsbmi	r3, r5, #1
 800cfea:	9304      	strmi	r3, [sp, #16]
 800cfec:	2300      	movpl	r3, #0
 800cfee:	2300      	movmi	r3, #0
 800cff0:	bf4c      	ite	mi
 800cff2:	9305      	strmi	r3, [sp, #20]
 800cff4:	9304      	strpl	r3, [sp, #16]
 800cff6:	9b00      	ldr	r3, [sp, #0]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	db3d      	blt.n	800d078 <_dtoa_r+0x248>
 800cffc:	9b05      	ldr	r3, [sp, #20]
 800cffe:	9a00      	ldr	r2, [sp, #0]
 800d000:	920a      	str	r2, [sp, #40]	; 0x28
 800d002:	4413      	add	r3, r2
 800d004:	9305      	str	r3, [sp, #20]
 800d006:	2300      	movs	r3, #0
 800d008:	9307      	str	r3, [sp, #28]
 800d00a:	9b06      	ldr	r3, [sp, #24]
 800d00c:	2b09      	cmp	r3, #9
 800d00e:	f200 8089 	bhi.w	800d124 <_dtoa_r+0x2f4>
 800d012:	2b05      	cmp	r3, #5
 800d014:	bfc4      	itt	gt
 800d016:	3b04      	subgt	r3, #4
 800d018:	9306      	strgt	r3, [sp, #24]
 800d01a:	9b06      	ldr	r3, [sp, #24]
 800d01c:	f1a3 0302 	sub.w	r3, r3, #2
 800d020:	bfcc      	ite	gt
 800d022:	2500      	movgt	r5, #0
 800d024:	2501      	movle	r5, #1
 800d026:	2b03      	cmp	r3, #3
 800d028:	f200 8087 	bhi.w	800d13a <_dtoa_r+0x30a>
 800d02c:	e8df f003 	tbb	[pc, r3]
 800d030:	59383a2d 	.word	0x59383a2d
 800d034:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800d038:	441d      	add	r5, r3
 800d03a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800d03e:	2b20      	cmp	r3, #32
 800d040:	bfc1      	itttt	gt
 800d042:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800d046:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800d04a:	fa0b f303 	lslgt.w	r3, fp, r3
 800d04e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800d052:	bfda      	itte	le
 800d054:	f1c3 0320 	rsble	r3, r3, #32
 800d058:	fa06 f003 	lslle.w	r0, r6, r3
 800d05c:	4318      	orrgt	r0, r3
 800d05e:	f7f3 fa69 	bl	8000534 <__aeabi_ui2d>
 800d062:	2301      	movs	r3, #1
 800d064:	4606      	mov	r6, r0
 800d066:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800d06a:	3d01      	subs	r5, #1
 800d06c:	930e      	str	r3, [sp, #56]	; 0x38
 800d06e:	e76a      	b.n	800cf46 <_dtoa_r+0x116>
 800d070:	2301      	movs	r3, #1
 800d072:	e7b2      	b.n	800cfda <_dtoa_r+0x1aa>
 800d074:	900b      	str	r0, [sp, #44]	; 0x2c
 800d076:	e7b1      	b.n	800cfdc <_dtoa_r+0x1ac>
 800d078:	9b04      	ldr	r3, [sp, #16]
 800d07a:	9a00      	ldr	r2, [sp, #0]
 800d07c:	1a9b      	subs	r3, r3, r2
 800d07e:	9304      	str	r3, [sp, #16]
 800d080:	4253      	negs	r3, r2
 800d082:	9307      	str	r3, [sp, #28]
 800d084:	2300      	movs	r3, #0
 800d086:	930a      	str	r3, [sp, #40]	; 0x28
 800d088:	e7bf      	b.n	800d00a <_dtoa_r+0x1da>
 800d08a:	2300      	movs	r3, #0
 800d08c:	9308      	str	r3, [sp, #32]
 800d08e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d090:	2b00      	cmp	r3, #0
 800d092:	dc55      	bgt.n	800d140 <_dtoa_r+0x310>
 800d094:	2301      	movs	r3, #1
 800d096:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d09a:	461a      	mov	r2, r3
 800d09c:	9209      	str	r2, [sp, #36]	; 0x24
 800d09e:	e00c      	b.n	800d0ba <_dtoa_r+0x28a>
 800d0a0:	2301      	movs	r3, #1
 800d0a2:	e7f3      	b.n	800d08c <_dtoa_r+0x25c>
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d0a8:	9308      	str	r3, [sp, #32]
 800d0aa:	9b00      	ldr	r3, [sp, #0]
 800d0ac:	4413      	add	r3, r2
 800d0ae:	9302      	str	r3, [sp, #8]
 800d0b0:	3301      	adds	r3, #1
 800d0b2:	2b01      	cmp	r3, #1
 800d0b4:	9303      	str	r3, [sp, #12]
 800d0b6:	bfb8      	it	lt
 800d0b8:	2301      	movlt	r3, #1
 800d0ba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800d0bc:	2200      	movs	r2, #0
 800d0be:	6042      	str	r2, [r0, #4]
 800d0c0:	2204      	movs	r2, #4
 800d0c2:	f102 0614 	add.w	r6, r2, #20
 800d0c6:	429e      	cmp	r6, r3
 800d0c8:	6841      	ldr	r1, [r0, #4]
 800d0ca:	d93d      	bls.n	800d148 <_dtoa_r+0x318>
 800d0cc:	4620      	mov	r0, r4
 800d0ce:	f001 f8b9 	bl	800e244 <_Balloc>
 800d0d2:	9001      	str	r0, [sp, #4]
 800d0d4:	2800      	cmp	r0, #0
 800d0d6:	d13b      	bne.n	800d150 <_dtoa_r+0x320>
 800d0d8:	4b11      	ldr	r3, [pc, #68]	; (800d120 <_dtoa_r+0x2f0>)
 800d0da:	4602      	mov	r2, r0
 800d0dc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d0e0:	e6c0      	b.n	800ce64 <_dtoa_r+0x34>
 800d0e2:	2301      	movs	r3, #1
 800d0e4:	e7df      	b.n	800d0a6 <_dtoa_r+0x276>
 800d0e6:	bf00      	nop
 800d0e8:	636f4361 	.word	0x636f4361
 800d0ec:	3fd287a7 	.word	0x3fd287a7
 800d0f0:	8b60c8b3 	.word	0x8b60c8b3
 800d0f4:	3fc68a28 	.word	0x3fc68a28
 800d0f8:	509f79fb 	.word	0x509f79fb
 800d0fc:	3fd34413 	.word	0x3fd34413
 800d100:	0800ffc0 	.word	0x0800ffc0
 800d104:	080100d1 	.word	0x080100d1
 800d108:	7ff00000 	.word	0x7ff00000
 800d10c:	080100cd 	.word	0x080100cd
 800d110:	080100c4 	.word	0x080100c4
 800d114:	0800ff9d 	.word	0x0800ff9d
 800d118:	3ff80000 	.word	0x3ff80000
 800d11c:	08010240 	.word	0x08010240
 800d120:	0801012c 	.word	0x0801012c
 800d124:	2501      	movs	r5, #1
 800d126:	2300      	movs	r3, #0
 800d128:	9306      	str	r3, [sp, #24]
 800d12a:	9508      	str	r5, [sp, #32]
 800d12c:	f04f 33ff 	mov.w	r3, #4294967295
 800d130:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d134:	2200      	movs	r2, #0
 800d136:	2312      	movs	r3, #18
 800d138:	e7b0      	b.n	800d09c <_dtoa_r+0x26c>
 800d13a:	2301      	movs	r3, #1
 800d13c:	9308      	str	r3, [sp, #32]
 800d13e:	e7f5      	b.n	800d12c <_dtoa_r+0x2fc>
 800d140:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d142:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800d146:	e7b8      	b.n	800d0ba <_dtoa_r+0x28a>
 800d148:	3101      	adds	r1, #1
 800d14a:	6041      	str	r1, [r0, #4]
 800d14c:	0052      	lsls	r2, r2, #1
 800d14e:	e7b8      	b.n	800d0c2 <_dtoa_r+0x292>
 800d150:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d152:	9a01      	ldr	r2, [sp, #4]
 800d154:	601a      	str	r2, [r3, #0]
 800d156:	9b03      	ldr	r3, [sp, #12]
 800d158:	2b0e      	cmp	r3, #14
 800d15a:	f200 809d 	bhi.w	800d298 <_dtoa_r+0x468>
 800d15e:	2d00      	cmp	r5, #0
 800d160:	f000 809a 	beq.w	800d298 <_dtoa_r+0x468>
 800d164:	9b00      	ldr	r3, [sp, #0]
 800d166:	2b00      	cmp	r3, #0
 800d168:	dd32      	ble.n	800d1d0 <_dtoa_r+0x3a0>
 800d16a:	4ab7      	ldr	r2, [pc, #732]	; (800d448 <_dtoa_r+0x618>)
 800d16c:	f003 030f 	and.w	r3, r3, #15
 800d170:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800d174:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d178:	9b00      	ldr	r3, [sp, #0]
 800d17a:	05d8      	lsls	r0, r3, #23
 800d17c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800d180:	d516      	bpl.n	800d1b0 <_dtoa_r+0x380>
 800d182:	4bb2      	ldr	r3, [pc, #712]	; (800d44c <_dtoa_r+0x61c>)
 800d184:	ec51 0b19 	vmov	r0, r1, d9
 800d188:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d18c:	f7f3 fb76 	bl	800087c <__aeabi_ddiv>
 800d190:	f007 070f 	and.w	r7, r7, #15
 800d194:	4682      	mov	sl, r0
 800d196:	468b      	mov	fp, r1
 800d198:	2503      	movs	r5, #3
 800d19a:	4eac      	ldr	r6, [pc, #688]	; (800d44c <_dtoa_r+0x61c>)
 800d19c:	b957      	cbnz	r7, 800d1b4 <_dtoa_r+0x384>
 800d19e:	4642      	mov	r2, r8
 800d1a0:	464b      	mov	r3, r9
 800d1a2:	4650      	mov	r0, sl
 800d1a4:	4659      	mov	r1, fp
 800d1a6:	f7f3 fb69 	bl	800087c <__aeabi_ddiv>
 800d1aa:	4682      	mov	sl, r0
 800d1ac:	468b      	mov	fp, r1
 800d1ae:	e028      	b.n	800d202 <_dtoa_r+0x3d2>
 800d1b0:	2502      	movs	r5, #2
 800d1b2:	e7f2      	b.n	800d19a <_dtoa_r+0x36a>
 800d1b4:	07f9      	lsls	r1, r7, #31
 800d1b6:	d508      	bpl.n	800d1ca <_dtoa_r+0x39a>
 800d1b8:	4640      	mov	r0, r8
 800d1ba:	4649      	mov	r1, r9
 800d1bc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d1c0:	f7f3 fa32 	bl	8000628 <__aeabi_dmul>
 800d1c4:	3501      	adds	r5, #1
 800d1c6:	4680      	mov	r8, r0
 800d1c8:	4689      	mov	r9, r1
 800d1ca:	107f      	asrs	r7, r7, #1
 800d1cc:	3608      	adds	r6, #8
 800d1ce:	e7e5      	b.n	800d19c <_dtoa_r+0x36c>
 800d1d0:	f000 809b 	beq.w	800d30a <_dtoa_r+0x4da>
 800d1d4:	9b00      	ldr	r3, [sp, #0]
 800d1d6:	4f9d      	ldr	r7, [pc, #628]	; (800d44c <_dtoa_r+0x61c>)
 800d1d8:	425e      	negs	r6, r3
 800d1da:	4b9b      	ldr	r3, [pc, #620]	; (800d448 <_dtoa_r+0x618>)
 800d1dc:	f006 020f 	and.w	r2, r6, #15
 800d1e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d1e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1e8:	ec51 0b19 	vmov	r0, r1, d9
 800d1ec:	f7f3 fa1c 	bl	8000628 <__aeabi_dmul>
 800d1f0:	1136      	asrs	r6, r6, #4
 800d1f2:	4682      	mov	sl, r0
 800d1f4:	468b      	mov	fp, r1
 800d1f6:	2300      	movs	r3, #0
 800d1f8:	2502      	movs	r5, #2
 800d1fa:	2e00      	cmp	r6, #0
 800d1fc:	d17a      	bne.n	800d2f4 <_dtoa_r+0x4c4>
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d1d3      	bne.n	800d1aa <_dtoa_r+0x37a>
 800d202:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d204:	2b00      	cmp	r3, #0
 800d206:	f000 8082 	beq.w	800d30e <_dtoa_r+0x4de>
 800d20a:	4b91      	ldr	r3, [pc, #580]	; (800d450 <_dtoa_r+0x620>)
 800d20c:	2200      	movs	r2, #0
 800d20e:	4650      	mov	r0, sl
 800d210:	4659      	mov	r1, fp
 800d212:	f7f3 fc7b 	bl	8000b0c <__aeabi_dcmplt>
 800d216:	2800      	cmp	r0, #0
 800d218:	d079      	beq.n	800d30e <_dtoa_r+0x4de>
 800d21a:	9b03      	ldr	r3, [sp, #12]
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d076      	beq.n	800d30e <_dtoa_r+0x4de>
 800d220:	9b02      	ldr	r3, [sp, #8]
 800d222:	2b00      	cmp	r3, #0
 800d224:	dd36      	ble.n	800d294 <_dtoa_r+0x464>
 800d226:	9b00      	ldr	r3, [sp, #0]
 800d228:	4650      	mov	r0, sl
 800d22a:	4659      	mov	r1, fp
 800d22c:	1e5f      	subs	r7, r3, #1
 800d22e:	2200      	movs	r2, #0
 800d230:	4b88      	ldr	r3, [pc, #544]	; (800d454 <_dtoa_r+0x624>)
 800d232:	f7f3 f9f9 	bl	8000628 <__aeabi_dmul>
 800d236:	9e02      	ldr	r6, [sp, #8]
 800d238:	4682      	mov	sl, r0
 800d23a:	468b      	mov	fp, r1
 800d23c:	3501      	adds	r5, #1
 800d23e:	4628      	mov	r0, r5
 800d240:	f7f3 f988 	bl	8000554 <__aeabi_i2d>
 800d244:	4652      	mov	r2, sl
 800d246:	465b      	mov	r3, fp
 800d248:	f7f3 f9ee 	bl	8000628 <__aeabi_dmul>
 800d24c:	4b82      	ldr	r3, [pc, #520]	; (800d458 <_dtoa_r+0x628>)
 800d24e:	2200      	movs	r2, #0
 800d250:	f7f3 f834 	bl	80002bc <__adddf3>
 800d254:	46d0      	mov	r8, sl
 800d256:	46d9      	mov	r9, fp
 800d258:	4682      	mov	sl, r0
 800d25a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d25e:	2e00      	cmp	r6, #0
 800d260:	d158      	bne.n	800d314 <_dtoa_r+0x4e4>
 800d262:	4b7e      	ldr	r3, [pc, #504]	; (800d45c <_dtoa_r+0x62c>)
 800d264:	2200      	movs	r2, #0
 800d266:	4640      	mov	r0, r8
 800d268:	4649      	mov	r1, r9
 800d26a:	f7f3 f825 	bl	80002b8 <__aeabi_dsub>
 800d26e:	4652      	mov	r2, sl
 800d270:	465b      	mov	r3, fp
 800d272:	4680      	mov	r8, r0
 800d274:	4689      	mov	r9, r1
 800d276:	f7f3 fc67 	bl	8000b48 <__aeabi_dcmpgt>
 800d27a:	2800      	cmp	r0, #0
 800d27c:	f040 8295 	bne.w	800d7aa <_dtoa_r+0x97a>
 800d280:	4652      	mov	r2, sl
 800d282:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d286:	4640      	mov	r0, r8
 800d288:	4649      	mov	r1, r9
 800d28a:	f7f3 fc3f 	bl	8000b0c <__aeabi_dcmplt>
 800d28e:	2800      	cmp	r0, #0
 800d290:	f040 8289 	bne.w	800d7a6 <_dtoa_r+0x976>
 800d294:	ec5b ab19 	vmov	sl, fp, d9
 800d298:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	f2c0 8148 	blt.w	800d530 <_dtoa_r+0x700>
 800d2a0:	9a00      	ldr	r2, [sp, #0]
 800d2a2:	2a0e      	cmp	r2, #14
 800d2a4:	f300 8144 	bgt.w	800d530 <_dtoa_r+0x700>
 800d2a8:	4b67      	ldr	r3, [pc, #412]	; (800d448 <_dtoa_r+0x618>)
 800d2aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d2ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d2b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	f280 80d5 	bge.w	800d464 <_dtoa_r+0x634>
 800d2ba:	9b03      	ldr	r3, [sp, #12]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	f300 80d1 	bgt.w	800d464 <_dtoa_r+0x634>
 800d2c2:	f040 826f 	bne.w	800d7a4 <_dtoa_r+0x974>
 800d2c6:	4b65      	ldr	r3, [pc, #404]	; (800d45c <_dtoa_r+0x62c>)
 800d2c8:	2200      	movs	r2, #0
 800d2ca:	4640      	mov	r0, r8
 800d2cc:	4649      	mov	r1, r9
 800d2ce:	f7f3 f9ab 	bl	8000628 <__aeabi_dmul>
 800d2d2:	4652      	mov	r2, sl
 800d2d4:	465b      	mov	r3, fp
 800d2d6:	f7f3 fc2d 	bl	8000b34 <__aeabi_dcmpge>
 800d2da:	9e03      	ldr	r6, [sp, #12]
 800d2dc:	4637      	mov	r7, r6
 800d2de:	2800      	cmp	r0, #0
 800d2e0:	f040 8245 	bne.w	800d76e <_dtoa_r+0x93e>
 800d2e4:	9d01      	ldr	r5, [sp, #4]
 800d2e6:	2331      	movs	r3, #49	; 0x31
 800d2e8:	f805 3b01 	strb.w	r3, [r5], #1
 800d2ec:	9b00      	ldr	r3, [sp, #0]
 800d2ee:	3301      	adds	r3, #1
 800d2f0:	9300      	str	r3, [sp, #0]
 800d2f2:	e240      	b.n	800d776 <_dtoa_r+0x946>
 800d2f4:	07f2      	lsls	r2, r6, #31
 800d2f6:	d505      	bpl.n	800d304 <_dtoa_r+0x4d4>
 800d2f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d2fc:	f7f3 f994 	bl	8000628 <__aeabi_dmul>
 800d300:	3501      	adds	r5, #1
 800d302:	2301      	movs	r3, #1
 800d304:	1076      	asrs	r6, r6, #1
 800d306:	3708      	adds	r7, #8
 800d308:	e777      	b.n	800d1fa <_dtoa_r+0x3ca>
 800d30a:	2502      	movs	r5, #2
 800d30c:	e779      	b.n	800d202 <_dtoa_r+0x3d2>
 800d30e:	9f00      	ldr	r7, [sp, #0]
 800d310:	9e03      	ldr	r6, [sp, #12]
 800d312:	e794      	b.n	800d23e <_dtoa_r+0x40e>
 800d314:	9901      	ldr	r1, [sp, #4]
 800d316:	4b4c      	ldr	r3, [pc, #304]	; (800d448 <_dtoa_r+0x618>)
 800d318:	4431      	add	r1, r6
 800d31a:	910d      	str	r1, [sp, #52]	; 0x34
 800d31c:	9908      	ldr	r1, [sp, #32]
 800d31e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d322:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d326:	2900      	cmp	r1, #0
 800d328:	d043      	beq.n	800d3b2 <_dtoa_r+0x582>
 800d32a:	494d      	ldr	r1, [pc, #308]	; (800d460 <_dtoa_r+0x630>)
 800d32c:	2000      	movs	r0, #0
 800d32e:	f7f3 faa5 	bl	800087c <__aeabi_ddiv>
 800d332:	4652      	mov	r2, sl
 800d334:	465b      	mov	r3, fp
 800d336:	f7f2 ffbf 	bl	80002b8 <__aeabi_dsub>
 800d33a:	9d01      	ldr	r5, [sp, #4]
 800d33c:	4682      	mov	sl, r0
 800d33e:	468b      	mov	fp, r1
 800d340:	4649      	mov	r1, r9
 800d342:	4640      	mov	r0, r8
 800d344:	f7f3 fc20 	bl	8000b88 <__aeabi_d2iz>
 800d348:	4606      	mov	r6, r0
 800d34a:	f7f3 f903 	bl	8000554 <__aeabi_i2d>
 800d34e:	4602      	mov	r2, r0
 800d350:	460b      	mov	r3, r1
 800d352:	4640      	mov	r0, r8
 800d354:	4649      	mov	r1, r9
 800d356:	f7f2 ffaf 	bl	80002b8 <__aeabi_dsub>
 800d35a:	3630      	adds	r6, #48	; 0x30
 800d35c:	f805 6b01 	strb.w	r6, [r5], #1
 800d360:	4652      	mov	r2, sl
 800d362:	465b      	mov	r3, fp
 800d364:	4680      	mov	r8, r0
 800d366:	4689      	mov	r9, r1
 800d368:	f7f3 fbd0 	bl	8000b0c <__aeabi_dcmplt>
 800d36c:	2800      	cmp	r0, #0
 800d36e:	d163      	bne.n	800d438 <_dtoa_r+0x608>
 800d370:	4642      	mov	r2, r8
 800d372:	464b      	mov	r3, r9
 800d374:	4936      	ldr	r1, [pc, #216]	; (800d450 <_dtoa_r+0x620>)
 800d376:	2000      	movs	r0, #0
 800d378:	f7f2 ff9e 	bl	80002b8 <__aeabi_dsub>
 800d37c:	4652      	mov	r2, sl
 800d37e:	465b      	mov	r3, fp
 800d380:	f7f3 fbc4 	bl	8000b0c <__aeabi_dcmplt>
 800d384:	2800      	cmp	r0, #0
 800d386:	f040 80b5 	bne.w	800d4f4 <_dtoa_r+0x6c4>
 800d38a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d38c:	429d      	cmp	r5, r3
 800d38e:	d081      	beq.n	800d294 <_dtoa_r+0x464>
 800d390:	4b30      	ldr	r3, [pc, #192]	; (800d454 <_dtoa_r+0x624>)
 800d392:	2200      	movs	r2, #0
 800d394:	4650      	mov	r0, sl
 800d396:	4659      	mov	r1, fp
 800d398:	f7f3 f946 	bl	8000628 <__aeabi_dmul>
 800d39c:	4b2d      	ldr	r3, [pc, #180]	; (800d454 <_dtoa_r+0x624>)
 800d39e:	4682      	mov	sl, r0
 800d3a0:	468b      	mov	fp, r1
 800d3a2:	4640      	mov	r0, r8
 800d3a4:	4649      	mov	r1, r9
 800d3a6:	2200      	movs	r2, #0
 800d3a8:	f7f3 f93e 	bl	8000628 <__aeabi_dmul>
 800d3ac:	4680      	mov	r8, r0
 800d3ae:	4689      	mov	r9, r1
 800d3b0:	e7c6      	b.n	800d340 <_dtoa_r+0x510>
 800d3b2:	4650      	mov	r0, sl
 800d3b4:	4659      	mov	r1, fp
 800d3b6:	f7f3 f937 	bl	8000628 <__aeabi_dmul>
 800d3ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d3bc:	9d01      	ldr	r5, [sp, #4]
 800d3be:	930f      	str	r3, [sp, #60]	; 0x3c
 800d3c0:	4682      	mov	sl, r0
 800d3c2:	468b      	mov	fp, r1
 800d3c4:	4649      	mov	r1, r9
 800d3c6:	4640      	mov	r0, r8
 800d3c8:	f7f3 fbde 	bl	8000b88 <__aeabi_d2iz>
 800d3cc:	4606      	mov	r6, r0
 800d3ce:	f7f3 f8c1 	bl	8000554 <__aeabi_i2d>
 800d3d2:	3630      	adds	r6, #48	; 0x30
 800d3d4:	4602      	mov	r2, r0
 800d3d6:	460b      	mov	r3, r1
 800d3d8:	4640      	mov	r0, r8
 800d3da:	4649      	mov	r1, r9
 800d3dc:	f7f2 ff6c 	bl	80002b8 <__aeabi_dsub>
 800d3e0:	f805 6b01 	strb.w	r6, [r5], #1
 800d3e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d3e6:	429d      	cmp	r5, r3
 800d3e8:	4680      	mov	r8, r0
 800d3ea:	4689      	mov	r9, r1
 800d3ec:	f04f 0200 	mov.w	r2, #0
 800d3f0:	d124      	bne.n	800d43c <_dtoa_r+0x60c>
 800d3f2:	4b1b      	ldr	r3, [pc, #108]	; (800d460 <_dtoa_r+0x630>)
 800d3f4:	4650      	mov	r0, sl
 800d3f6:	4659      	mov	r1, fp
 800d3f8:	f7f2 ff60 	bl	80002bc <__adddf3>
 800d3fc:	4602      	mov	r2, r0
 800d3fe:	460b      	mov	r3, r1
 800d400:	4640      	mov	r0, r8
 800d402:	4649      	mov	r1, r9
 800d404:	f7f3 fba0 	bl	8000b48 <__aeabi_dcmpgt>
 800d408:	2800      	cmp	r0, #0
 800d40a:	d173      	bne.n	800d4f4 <_dtoa_r+0x6c4>
 800d40c:	4652      	mov	r2, sl
 800d40e:	465b      	mov	r3, fp
 800d410:	4913      	ldr	r1, [pc, #76]	; (800d460 <_dtoa_r+0x630>)
 800d412:	2000      	movs	r0, #0
 800d414:	f7f2 ff50 	bl	80002b8 <__aeabi_dsub>
 800d418:	4602      	mov	r2, r0
 800d41a:	460b      	mov	r3, r1
 800d41c:	4640      	mov	r0, r8
 800d41e:	4649      	mov	r1, r9
 800d420:	f7f3 fb74 	bl	8000b0c <__aeabi_dcmplt>
 800d424:	2800      	cmp	r0, #0
 800d426:	f43f af35 	beq.w	800d294 <_dtoa_r+0x464>
 800d42a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d42c:	1e6b      	subs	r3, r5, #1
 800d42e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d430:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d434:	2b30      	cmp	r3, #48	; 0x30
 800d436:	d0f8      	beq.n	800d42a <_dtoa_r+0x5fa>
 800d438:	9700      	str	r7, [sp, #0]
 800d43a:	e049      	b.n	800d4d0 <_dtoa_r+0x6a0>
 800d43c:	4b05      	ldr	r3, [pc, #20]	; (800d454 <_dtoa_r+0x624>)
 800d43e:	f7f3 f8f3 	bl	8000628 <__aeabi_dmul>
 800d442:	4680      	mov	r8, r0
 800d444:	4689      	mov	r9, r1
 800d446:	e7bd      	b.n	800d3c4 <_dtoa_r+0x594>
 800d448:	08010240 	.word	0x08010240
 800d44c:	08010218 	.word	0x08010218
 800d450:	3ff00000 	.word	0x3ff00000
 800d454:	40240000 	.word	0x40240000
 800d458:	401c0000 	.word	0x401c0000
 800d45c:	40140000 	.word	0x40140000
 800d460:	3fe00000 	.word	0x3fe00000
 800d464:	9d01      	ldr	r5, [sp, #4]
 800d466:	4656      	mov	r6, sl
 800d468:	465f      	mov	r7, fp
 800d46a:	4642      	mov	r2, r8
 800d46c:	464b      	mov	r3, r9
 800d46e:	4630      	mov	r0, r6
 800d470:	4639      	mov	r1, r7
 800d472:	f7f3 fa03 	bl	800087c <__aeabi_ddiv>
 800d476:	f7f3 fb87 	bl	8000b88 <__aeabi_d2iz>
 800d47a:	4682      	mov	sl, r0
 800d47c:	f7f3 f86a 	bl	8000554 <__aeabi_i2d>
 800d480:	4642      	mov	r2, r8
 800d482:	464b      	mov	r3, r9
 800d484:	f7f3 f8d0 	bl	8000628 <__aeabi_dmul>
 800d488:	4602      	mov	r2, r0
 800d48a:	460b      	mov	r3, r1
 800d48c:	4630      	mov	r0, r6
 800d48e:	4639      	mov	r1, r7
 800d490:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800d494:	f7f2 ff10 	bl	80002b8 <__aeabi_dsub>
 800d498:	f805 6b01 	strb.w	r6, [r5], #1
 800d49c:	9e01      	ldr	r6, [sp, #4]
 800d49e:	9f03      	ldr	r7, [sp, #12]
 800d4a0:	1bae      	subs	r6, r5, r6
 800d4a2:	42b7      	cmp	r7, r6
 800d4a4:	4602      	mov	r2, r0
 800d4a6:	460b      	mov	r3, r1
 800d4a8:	d135      	bne.n	800d516 <_dtoa_r+0x6e6>
 800d4aa:	f7f2 ff07 	bl	80002bc <__adddf3>
 800d4ae:	4642      	mov	r2, r8
 800d4b0:	464b      	mov	r3, r9
 800d4b2:	4606      	mov	r6, r0
 800d4b4:	460f      	mov	r7, r1
 800d4b6:	f7f3 fb47 	bl	8000b48 <__aeabi_dcmpgt>
 800d4ba:	b9d0      	cbnz	r0, 800d4f2 <_dtoa_r+0x6c2>
 800d4bc:	4642      	mov	r2, r8
 800d4be:	464b      	mov	r3, r9
 800d4c0:	4630      	mov	r0, r6
 800d4c2:	4639      	mov	r1, r7
 800d4c4:	f7f3 fb18 	bl	8000af8 <__aeabi_dcmpeq>
 800d4c8:	b110      	cbz	r0, 800d4d0 <_dtoa_r+0x6a0>
 800d4ca:	f01a 0f01 	tst.w	sl, #1
 800d4ce:	d110      	bne.n	800d4f2 <_dtoa_r+0x6c2>
 800d4d0:	4620      	mov	r0, r4
 800d4d2:	ee18 1a10 	vmov	r1, s16
 800d4d6:	f000 fef5 	bl	800e2c4 <_Bfree>
 800d4da:	2300      	movs	r3, #0
 800d4dc:	9800      	ldr	r0, [sp, #0]
 800d4de:	702b      	strb	r3, [r5, #0]
 800d4e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d4e2:	3001      	adds	r0, #1
 800d4e4:	6018      	str	r0, [r3, #0]
 800d4e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	f43f acf1 	beq.w	800ced0 <_dtoa_r+0xa0>
 800d4ee:	601d      	str	r5, [r3, #0]
 800d4f0:	e4ee      	b.n	800ced0 <_dtoa_r+0xa0>
 800d4f2:	9f00      	ldr	r7, [sp, #0]
 800d4f4:	462b      	mov	r3, r5
 800d4f6:	461d      	mov	r5, r3
 800d4f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d4fc:	2a39      	cmp	r2, #57	; 0x39
 800d4fe:	d106      	bne.n	800d50e <_dtoa_r+0x6de>
 800d500:	9a01      	ldr	r2, [sp, #4]
 800d502:	429a      	cmp	r2, r3
 800d504:	d1f7      	bne.n	800d4f6 <_dtoa_r+0x6c6>
 800d506:	9901      	ldr	r1, [sp, #4]
 800d508:	2230      	movs	r2, #48	; 0x30
 800d50a:	3701      	adds	r7, #1
 800d50c:	700a      	strb	r2, [r1, #0]
 800d50e:	781a      	ldrb	r2, [r3, #0]
 800d510:	3201      	adds	r2, #1
 800d512:	701a      	strb	r2, [r3, #0]
 800d514:	e790      	b.n	800d438 <_dtoa_r+0x608>
 800d516:	4ba6      	ldr	r3, [pc, #664]	; (800d7b0 <_dtoa_r+0x980>)
 800d518:	2200      	movs	r2, #0
 800d51a:	f7f3 f885 	bl	8000628 <__aeabi_dmul>
 800d51e:	2200      	movs	r2, #0
 800d520:	2300      	movs	r3, #0
 800d522:	4606      	mov	r6, r0
 800d524:	460f      	mov	r7, r1
 800d526:	f7f3 fae7 	bl	8000af8 <__aeabi_dcmpeq>
 800d52a:	2800      	cmp	r0, #0
 800d52c:	d09d      	beq.n	800d46a <_dtoa_r+0x63a>
 800d52e:	e7cf      	b.n	800d4d0 <_dtoa_r+0x6a0>
 800d530:	9a08      	ldr	r2, [sp, #32]
 800d532:	2a00      	cmp	r2, #0
 800d534:	f000 80d7 	beq.w	800d6e6 <_dtoa_r+0x8b6>
 800d538:	9a06      	ldr	r2, [sp, #24]
 800d53a:	2a01      	cmp	r2, #1
 800d53c:	f300 80ba 	bgt.w	800d6b4 <_dtoa_r+0x884>
 800d540:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d542:	2a00      	cmp	r2, #0
 800d544:	f000 80b2 	beq.w	800d6ac <_dtoa_r+0x87c>
 800d548:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d54c:	9e07      	ldr	r6, [sp, #28]
 800d54e:	9d04      	ldr	r5, [sp, #16]
 800d550:	9a04      	ldr	r2, [sp, #16]
 800d552:	441a      	add	r2, r3
 800d554:	9204      	str	r2, [sp, #16]
 800d556:	9a05      	ldr	r2, [sp, #20]
 800d558:	2101      	movs	r1, #1
 800d55a:	441a      	add	r2, r3
 800d55c:	4620      	mov	r0, r4
 800d55e:	9205      	str	r2, [sp, #20]
 800d560:	f000 ffb2 	bl	800e4c8 <__i2b>
 800d564:	4607      	mov	r7, r0
 800d566:	2d00      	cmp	r5, #0
 800d568:	dd0c      	ble.n	800d584 <_dtoa_r+0x754>
 800d56a:	9b05      	ldr	r3, [sp, #20]
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	dd09      	ble.n	800d584 <_dtoa_r+0x754>
 800d570:	42ab      	cmp	r3, r5
 800d572:	9a04      	ldr	r2, [sp, #16]
 800d574:	bfa8      	it	ge
 800d576:	462b      	movge	r3, r5
 800d578:	1ad2      	subs	r2, r2, r3
 800d57a:	9204      	str	r2, [sp, #16]
 800d57c:	9a05      	ldr	r2, [sp, #20]
 800d57e:	1aed      	subs	r5, r5, r3
 800d580:	1ad3      	subs	r3, r2, r3
 800d582:	9305      	str	r3, [sp, #20]
 800d584:	9b07      	ldr	r3, [sp, #28]
 800d586:	b31b      	cbz	r3, 800d5d0 <_dtoa_r+0x7a0>
 800d588:	9b08      	ldr	r3, [sp, #32]
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	f000 80af 	beq.w	800d6ee <_dtoa_r+0x8be>
 800d590:	2e00      	cmp	r6, #0
 800d592:	dd13      	ble.n	800d5bc <_dtoa_r+0x78c>
 800d594:	4639      	mov	r1, r7
 800d596:	4632      	mov	r2, r6
 800d598:	4620      	mov	r0, r4
 800d59a:	f001 f855 	bl	800e648 <__pow5mult>
 800d59e:	ee18 2a10 	vmov	r2, s16
 800d5a2:	4601      	mov	r1, r0
 800d5a4:	4607      	mov	r7, r0
 800d5a6:	4620      	mov	r0, r4
 800d5a8:	f000 ffa4 	bl	800e4f4 <__multiply>
 800d5ac:	ee18 1a10 	vmov	r1, s16
 800d5b0:	4680      	mov	r8, r0
 800d5b2:	4620      	mov	r0, r4
 800d5b4:	f000 fe86 	bl	800e2c4 <_Bfree>
 800d5b8:	ee08 8a10 	vmov	s16, r8
 800d5bc:	9b07      	ldr	r3, [sp, #28]
 800d5be:	1b9a      	subs	r2, r3, r6
 800d5c0:	d006      	beq.n	800d5d0 <_dtoa_r+0x7a0>
 800d5c2:	ee18 1a10 	vmov	r1, s16
 800d5c6:	4620      	mov	r0, r4
 800d5c8:	f001 f83e 	bl	800e648 <__pow5mult>
 800d5cc:	ee08 0a10 	vmov	s16, r0
 800d5d0:	2101      	movs	r1, #1
 800d5d2:	4620      	mov	r0, r4
 800d5d4:	f000 ff78 	bl	800e4c8 <__i2b>
 800d5d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	4606      	mov	r6, r0
 800d5de:	f340 8088 	ble.w	800d6f2 <_dtoa_r+0x8c2>
 800d5e2:	461a      	mov	r2, r3
 800d5e4:	4601      	mov	r1, r0
 800d5e6:	4620      	mov	r0, r4
 800d5e8:	f001 f82e 	bl	800e648 <__pow5mult>
 800d5ec:	9b06      	ldr	r3, [sp, #24]
 800d5ee:	2b01      	cmp	r3, #1
 800d5f0:	4606      	mov	r6, r0
 800d5f2:	f340 8081 	ble.w	800d6f8 <_dtoa_r+0x8c8>
 800d5f6:	f04f 0800 	mov.w	r8, #0
 800d5fa:	6933      	ldr	r3, [r6, #16]
 800d5fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d600:	6918      	ldr	r0, [r3, #16]
 800d602:	f000 ff11 	bl	800e428 <__hi0bits>
 800d606:	f1c0 0020 	rsb	r0, r0, #32
 800d60a:	9b05      	ldr	r3, [sp, #20]
 800d60c:	4418      	add	r0, r3
 800d60e:	f010 001f 	ands.w	r0, r0, #31
 800d612:	f000 8092 	beq.w	800d73a <_dtoa_r+0x90a>
 800d616:	f1c0 0320 	rsb	r3, r0, #32
 800d61a:	2b04      	cmp	r3, #4
 800d61c:	f340 808a 	ble.w	800d734 <_dtoa_r+0x904>
 800d620:	f1c0 001c 	rsb	r0, r0, #28
 800d624:	9b04      	ldr	r3, [sp, #16]
 800d626:	4403      	add	r3, r0
 800d628:	9304      	str	r3, [sp, #16]
 800d62a:	9b05      	ldr	r3, [sp, #20]
 800d62c:	4403      	add	r3, r0
 800d62e:	4405      	add	r5, r0
 800d630:	9305      	str	r3, [sp, #20]
 800d632:	9b04      	ldr	r3, [sp, #16]
 800d634:	2b00      	cmp	r3, #0
 800d636:	dd07      	ble.n	800d648 <_dtoa_r+0x818>
 800d638:	ee18 1a10 	vmov	r1, s16
 800d63c:	461a      	mov	r2, r3
 800d63e:	4620      	mov	r0, r4
 800d640:	f001 f85c 	bl	800e6fc <__lshift>
 800d644:	ee08 0a10 	vmov	s16, r0
 800d648:	9b05      	ldr	r3, [sp, #20]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	dd05      	ble.n	800d65a <_dtoa_r+0x82a>
 800d64e:	4631      	mov	r1, r6
 800d650:	461a      	mov	r2, r3
 800d652:	4620      	mov	r0, r4
 800d654:	f001 f852 	bl	800e6fc <__lshift>
 800d658:	4606      	mov	r6, r0
 800d65a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d06e      	beq.n	800d73e <_dtoa_r+0x90e>
 800d660:	ee18 0a10 	vmov	r0, s16
 800d664:	4631      	mov	r1, r6
 800d666:	f001 f8b9 	bl	800e7dc <__mcmp>
 800d66a:	2800      	cmp	r0, #0
 800d66c:	da67      	bge.n	800d73e <_dtoa_r+0x90e>
 800d66e:	9b00      	ldr	r3, [sp, #0]
 800d670:	3b01      	subs	r3, #1
 800d672:	ee18 1a10 	vmov	r1, s16
 800d676:	9300      	str	r3, [sp, #0]
 800d678:	220a      	movs	r2, #10
 800d67a:	2300      	movs	r3, #0
 800d67c:	4620      	mov	r0, r4
 800d67e:	f000 fe43 	bl	800e308 <__multadd>
 800d682:	9b08      	ldr	r3, [sp, #32]
 800d684:	ee08 0a10 	vmov	s16, r0
 800d688:	2b00      	cmp	r3, #0
 800d68a:	f000 81b1 	beq.w	800d9f0 <_dtoa_r+0xbc0>
 800d68e:	2300      	movs	r3, #0
 800d690:	4639      	mov	r1, r7
 800d692:	220a      	movs	r2, #10
 800d694:	4620      	mov	r0, r4
 800d696:	f000 fe37 	bl	800e308 <__multadd>
 800d69a:	9b02      	ldr	r3, [sp, #8]
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	4607      	mov	r7, r0
 800d6a0:	f300 808e 	bgt.w	800d7c0 <_dtoa_r+0x990>
 800d6a4:	9b06      	ldr	r3, [sp, #24]
 800d6a6:	2b02      	cmp	r3, #2
 800d6a8:	dc51      	bgt.n	800d74e <_dtoa_r+0x91e>
 800d6aa:	e089      	b.n	800d7c0 <_dtoa_r+0x990>
 800d6ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d6ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d6b2:	e74b      	b.n	800d54c <_dtoa_r+0x71c>
 800d6b4:	9b03      	ldr	r3, [sp, #12]
 800d6b6:	1e5e      	subs	r6, r3, #1
 800d6b8:	9b07      	ldr	r3, [sp, #28]
 800d6ba:	42b3      	cmp	r3, r6
 800d6bc:	bfbf      	itttt	lt
 800d6be:	9b07      	ldrlt	r3, [sp, #28]
 800d6c0:	9607      	strlt	r6, [sp, #28]
 800d6c2:	1af2      	sublt	r2, r6, r3
 800d6c4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d6c6:	bfb6      	itet	lt
 800d6c8:	189b      	addlt	r3, r3, r2
 800d6ca:	1b9e      	subge	r6, r3, r6
 800d6cc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d6ce:	9b03      	ldr	r3, [sp, #12]
 800d6d0:	bfb8      	it	lt
 800d6d2:	2600      	movlt	r6, #0
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	bfb7      	itett	lt
 800d6d8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800d6dc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800d6e0:	1a9d      	sublt	r5, r3, r2
 800d6e2:	2300      	movlt	r3, #0
 800d6e4:	e734      	b.n	800d550 <_dtoa_r+0x720>
 800d6e6:	9e07      	ldr	r6, [sp, #28]
 800d6e8:	9d04      	ldr	r5, [sp, #16]
 800d6ea:	9f08      	ldr	r7, [sp, #32]
 800d6ec:	e73b      	b.n	800d566 <_dtoa_r+0x736>
 800d6ee:	9a07      	ldr	r2, [sp, #28]
 800d6f0:	e767      	b.n	800d5c2 <_dtoa_r+0x792>
 800d6f2:	9b06      	ldr	r3, [sp, #24]
 800d6f4:	2b01      	cmp	r3, #1
 800d6f6:	dc18      	bgt.n	800d72a <_dtoa_r+0x8fa>
 800d6f8:	f1ba 0f00 	cmp.w	sl, #0
 800d6fc:	d115      	bne.n	800d72a <_dtoa_r+0x8fa>
 800d6fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d702:	b993      	cbnz	r3, 800d72a <_dtoa_r+0x8fa>
 800d704:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d708:	0d1b      	lsrs	r3, r3, #20
 800d70a:	051b      	lsls	r3, r3, #20
 800d70c:	b183      	cbz	r3, 800d730 <_dtoa_r+0x900>
 800d70e:	9b04      	ldr	r3, [sp, #16]
 800d710:	3301      	adds	r3, #1
 800d712:	9304      	str	r3, [sp, #16]
 800d714:	9b05      	ldr	r3, [sp, #20]
 800d716:	3301      	adds	r3, #1
 800d718:	9305      	str	r3, [sp, #20]
 800d71a:	f04f 0801 	mov.w	r8, #1
 800d71e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d720:	2b00      	cmp	r3, #0
 800d722:	f47f af6a 	bne.w	800d5fa <_dtoa_r+0x7ca>
 800d726:	2001      	movs	r0, #1
 800d728:	e76f      	b.n	800d60a <_dtoa_r+0x7da>
 800d72a:	f04f 0800 	mov.w	r8, #0
 800d72e:	e7f6      	b.n	800d71e <_dtoa_r+0x8ee>
 800d730:	4698      	mov	r8, r3
 800d732:	e7f4      	b.n	800d71e <_dtoa_r+0x8ee>
 800d734:	f43f af7d 	beq.w	800d632 <_dtoa_r+0x802>
 800d738:	4618      	mov	r0, r3
 800d73a:	301c      	adds	r0, #28
 800d73c:	e772      	b.n	800d624 <_dtoa_r+0x7f4>
 800d73e:	9b03      	ldr	r3, [sp, #12]
 800d740:	2b00      	cmp	r3, #0
 800d742:	dc37      	bgt.n	800d7b4 <_dtoa_r+0x984>
 800d744:	9b06      	ldr	r3, [sp, #24]
 800d746:	2b02      	cmp	r3, #2
 800d748:	dd34      	ble.n	800d7b4 <_dtoa_r+0x984>
 800d74a:	9b03      	ldr	r3, [sp, #12]
 800d74c:	9302      	str	r3, [sp, #8]
 800d74e:	9b02      	ldr	r3, [sp, #8]
 800d750:	b96b      	cbnz	r3, 800d76e <_dtoa_r+0x93e>
 800d752:	4631      	mov	r1, r6
 800d754:	2205      	movs	r2, #5
 800d756:	4620      	mov	r0, r4
 800d758:	f000 fdd6 	bl	800e308 <__multadd>
 800d75c:	4601      	mov	r1, r0
 800d75e:	4606      	mov	r6, r0
 800d760:	ee18 0a10 	vmov	r0, s16
 800d764:	f001 f83a 	bl	800e7dc <__mcmp>
 800d768:	2800      	cmp	r0, #0
 800d76a:	f73f adbb 	bgt.w	800d2e4 <_dtoa_r+0x4b4>
 800d76e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d770:	9d01      	ldr	r5, [sp, #4]
 800d772:	43db      	mvns	r3, r3
 800d774:	9300      	str	r3, [sp, #0]
 800d776:	f04f 0800 	mov.w	r8, #0
 800d77a:	4631      	mov	r1, r6
 800d77c:	4620      	mov	r0, r4
 800d77e:	f000 fda1 	bl	800e2c4 <_Bfree>
 800d782:	2f00      	cmp	r7, #0
 800d784:	f43f aea4 	beq.w	800d4d0 <_dtoa_r+0x6a0>
 800d788:	f1b8 0f00 	cmp.w	r8, #0
 800d78c:	d005      	beq.n	800d79a <_dtoa_r+0x96a>
 800d78e:	45b8      	cmp	r8, r7
 800d790:	d003      	beq.n	800d79a <_dtoa_r+0x96a>
 800d792:	4641      	mov	r1, r8
 800d794:	4620      	mov	r0, r4
 800d796:	f000 fd95 	bl	800e2c4 <_Bfree>
 800d79a:	4639      	mov	r1, r7
 800d79c:	4620      	mov	r0, r4
 800d79e:	f000 fd91 	bl	800e2c4 <_Bfree>
 800d7a2:	e695      	b.n	800d4d0 <_dtoa_r+0x6a0>
 800d7a4:	2600      	movs	r6, #0
 800d7a6:	4637      	mov	r7, r6
 800d7a8:	e7e1      	b.n	800d76e <_dtoa_r+0x93e>
 800d7aa:	9700      	str	r7, [sp, #0]
 800d7ac:	4637      	mov	r7, r6
 800d7ae:	e599      	b.n	800d2e4 <_dtoa_r+0x4b4>
 800d7b0:	40240000 	.word	0x40240000
 800d7b4:	9b08      	ldr	r3, [sp, #32]
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	f000 80ca 	beq.w	800d950 <_dtoa_r+0xb20>
 800d7bc:	9b03      	ldr	r3, [sp, #12]
 800d7be:	9302      	str	r3, [sp, #8]
 800d7c0:	2d00      	cmp	r5, #0
 800d7c2:	dd05      	ble.n	800d7d0 <_dtoa_r+0x9a0>
 800d7c4:	4639      	mov	r1, r7
 800d7c6:	462a      	mov	r2, r5
 800d7c8:	4620      	mov	r0, r4
 800d7ca:	f000 ff97 	bl	800e6fc <__lshift>
 800d7ce:	4607      	mov	r7, r0
 800d7d0:	f1b8 0f00 	cmp.w	r8, #0
 800d7d4:	d05b      	beq.n	800d88e <_dtoa_r+0xa5e>
 800d7d6:	6879      	ldr	r1, [r7, #4]
 800d7d8:	4620      	mov	r0, r4
 800d7da:	f000 fd33 	bl	800e244 <_Balloc>
 800d7de:	4605      	mov	r5, r0
 800d7e0:	b928      	cbnz	r0, 800d7ee <_dtoa_r+0x9be>
 800d7e2:	4b87      	ldr	r3, [pc, #540]	; (800da00 <_dtoa_r+0xbd0>)
 800d7e4:	4602      	mov	r2, r0
 800d7e6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d7ea:	f7ff bb3b 	b.w	800ce64 <_dtoa_r+0x34>
 800d7ee:	693a      	ldr	r2, [r7, #16]
 800d7f0:	3202      	adds	r2, #2
 800d7f2:	0092      	lsls	r2, r2, #2
 800d7f4:	f107 010c 	add.w	r1, r7, #12
 800d7f8:	300c      	adds	r0, #12
 800d7fa:	f7fd fc2d 	bl	800b058 <memcpy>
 800d7fe:	2201      	movs	r2, #1
 800d800:	4629      	mov	r1, r5
 800d802:	4620      	mov	r0, r4
 800d804:	f000 ff7a 	bl	800e6fc <__lshift>
 800d808:	9b01      	ldr	r3, [sp, #4]
 800d80a:	f103 0901 	add.w	r9, r3, #1
 800d80e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800d812:	4413      	add	r3, r2
 800d814:	9305      	str	r3, [sp, #20]
 800d816:	f00a 0301 	and.w	r3, sl, #1
 800d81a:	46b8      	mov	r8, r7
 800d81c:	9304      	str	r3, [sp, #16]
 800d81e:	4607      	mov	r7, r0
 800d820:	4631      	mov	r1, r6
 800d822:	ee18 0a10 	vmov	r0, s16
 800d826:	f7ff fa75 	bl	800cd14 <quorem>
 800d82a:	4641      	mov	r1, r8
 800d82c:	9002      	str	r0, [sp, #8]
 800d82e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d832:	ee18 0a10 	vmov	r0, s16
 800d836:	f000 ffd1 	bl	800e7dc <__mcmp>
 800d83a:	463a      	mov	r2, r7
 800d83c:	9003      	str	r0, [sp, #12]
 800d83e:	4631      	mov	r1, r6
 800d840:	4620      	mov	r0, r4
 800d842:	f000 ffe7 	bl	800e814 <__mdiff>
 800d846:	68c2      	ldr	r2, [r0, #12]
 800d848:	f109 3bff 	add.w	fp, r9, #4294967295
 800d84c:	4605      	mov	r5, r0
 800d84e:	bb02      	cbnz	r2, 800d892 <_dtoa_r+0xa62>
 800d850:	4601      	mov	r1, r0
 800d852:	ee18 0a10 	vmov	r0, s16
 800d856:	f000 ffc1 	bl	800e7dc <__mcmp>
 800d85a:	4602      	mov	r2, r0
 800d85c:	4629      	mov	r1, r5
 800d85e:	4620      	mov	r0, r4
 800d860:	9207      	str	r2, [sp, #28]
 800d862:	f000 fd2f 	bl	800e2c4 <_Bfree>
 800d866:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800d86a:	ea43 0102 	orr.w	r1, r3, r2
 800d86e:	9b04      	ldr	r3, [sp, #16]
 800d870:	430b      	orrs	r3, r1
 800d872:	464d      	mov	r5, r9
 800d874:	d10f      	bne.n	800d896 <_dtoa_r+0xa66>
 800d876:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d87a:	d02a      	beq.n	800d8d2 <_dtoa_r+0xaa2>
 800d87c:	9b03      	ldr	r3, [sp, #12]
 800d87e:	2b00      	cmp	r3, #0
 800d880:	dd02      	ble.n	800d888 <_dtoa_r+0xa58>
 800d882:	9b02      	ldr	r3, [sp, #8]
 800d884:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800d888:	f88b a000 	strb.w	sl, [fp]
 800d88c:	e775      	b.n	800d77a <_dtoa_r+0x94a>
 800d88e:	4638      	mov	r0, r7
 800d890:	e7ba      	b.n	800d808 <_dtoa_r+0x9d8>
 800d892:	2201      	movs	r2, #1
 800d894:	e7e2      	b.n	800d85c <_dtoa_r+0xa2c>
 800d896:	9b03      	ldr	r3, [sp, #12]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	db04      	blt.n	800d8a6 <_dtoa_r+0xa76>
 800d89c:	9906      	ldr	r1, [sp, #24]
 800d89e:	430b      	orrs	r3, r1
 800d8a0:	9904      	ldr	r1, [sp, #16]
 800d8a2:	430b      	orrs	r3, r1
 800d8a4:	d122      	bne.n	800d8ec <_dtoa_r+0xabc>
 800d8a6:	2a00      	cmp	r2, #0
 800d8a8:	ddee      	ble.n	800d888 <_dtoa_r+0xa58>
 800d8aa:	ee18 1a10 	vmov	r1, s16
 800d8ae:	2201      	movs	r2, #1
 800d8b0:	4620      	mov	r0, r4
 800d8b2:	f000 ff23 	bl	800e6fc <__lshift>
 800d8b6:	4631      	mov	r1, r6
 800d8b8:	ee08 0a10 	vmov	s16, r0
 800d8bc:	f000 ff8e 	bl	800e7dc <__mcmp>
 800d8c0:	2800      	cmp	r0, #0
 800d8c2:	dc03      	bgt.n	800d8cc <_dtoa_r+0xa9c>
 800d8c4:	d1e0      	bne.n	800d888 <_dtoa_r+0xa58>
 800d8c6:	f01a 0f01 	tst.w	sl, #1
 800d8ca:	d0dd      	beq.n	800d888 <_dtoa_r+0xa58>
 800d8cc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d8d0:	d1d7      	bne.n	800d882 <_dtoa_r+0xa52>
 800d8d2:	2339      	movs	r3, #57	; 0x39
 800d8d4:	f88b 3000 	strb.w	r3, [fp]
 800d8d8:	462b      	mov	r3, r5
 800d8da:	461d      	mov	r5, r3
 800d8dc:	3b01      	subs	r3, #1
 800d8de:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d8e2:	2a39      	cmp	r2, #57	; 0x39
 800d8e4:	d071      	beq.n	800d9ca <_dtoa_r+0xb9a>
 800d8e6:	3201      	adds	r2, #1
 800d8e8:	701a      	strb	r2, [r3, #0]
 800d8ea:	e746      	b.n	800d77a <_dtoa_r+0x94a>
 800d8ec:	2a00      	cmp	r2, #0
 800d8ee:	dd07      	ble.n	800d900 <_dtoa_r+0xad0>
 800d8f0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d8f4:	d0ed      	beq.n	800d8d2 <_dtoa_r+0xaa2>
 800d8f6:	f10a 0301 	add.w	r3, sl, #1
 800d8fa:	f88b 3000 	strb.w	r3, [fp]
 800d8fe:	e73c      	b.n	800d77a <_dtoa_r+0x94a>
 800d900:	9b05      	ldr	r3, [sp, #20]
 800d902:	f809 ac01 	strb.w	sl, [r9, #-1]
 800d906:	4599      	cmp	r9, r3
 800d908:	d047      	beq.n	800d99a <_dtoa_r+0xb6a>
 800d90a:	ee18 1a10 	vmov	r1, s16
 800d90e:	2300      	movs	r3, #0
 800d910:	220a      	movs	r2, #10
 800d912:	4620      	mov	r0, r4
 800d914:	f000 fcf8 	bl	800e308 <__multadd>
 800d918:	45b8      	cmp	r8, r7
 800d91a:	ee08 0a10 	vmov	s16, r0
 800d91e:	f04f 0300 	mov.w	r3, #0
 800d922:	f04f 020a 	mov.w	r2, #10
 800d926:	4641      	mov	r1, r8
 800d928:	4620      	mov	r0, r4
 800d92a:	d106      	bne.n	800d93a <_dtoa_r+0xb0a>
 800d92c:	f000 fcec 	bl	800e308 <__multadd>
 800d930:	4680      	mov	r8, r0
 800d932:	4607      	mov	r7, r0
 800d934:	f109 0901 	add.w	r9, r9, #1
 800d938:	e772      	b.n	800d820 <_dtoa_r+0x9f0>
 800d93a:	f000 fce5 	bl	800e308 <__multadd>
 800d93e:	4639      	mov	r1, r7
 800d940:	4680      	mov	r8, r0
 800d942:	2300      	movs	r3, #0
 800d944:	220a      	movs	r2, #10
 800d946:	4620      	mov	r0, r4
 800d948:	f000 fcde 	bl	800e308 <__multadd>
 800d94c:	4607      	mov	r7, r0
 800d94e:	e7f1      	b.n	800d934 <_dtoa_r+0xb04>
 800d950:	9b03      	ldr	r3, [sp, #12]
 800d952:	9302      	str	r3, [sp, #8]
 800d954:	9d01      	ldr	r5, [sp, #4]
 800d956:	ee18 0a10 	vmov	r0, s16
 800d95a:	4631      	mov	r1, r6
 800d95c:	f7ff f9da 	bl	800cd14 <quorem>
 800d960:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d964:	9b01      	ldr	r3, [sp, #4]
 800d966:	f805 ab01 	strb.w	sl, [r5], #1
 800d96a:	1aea      	subs	r2, r5, r3
 800d96c:	9b02      	ldr	r3, [sp, #8]
 800d96e:	4293      	cmp	r3, r2
 800d970:	dd09      	ble.n	800d986 <_dtoa_r+0xb56>
 800d972:	ee18 1a10 	vmov	r1, s16
 800d976:	2300      	movs	r3, #0
 800d978:	220a      	movs	r2, #10
 800d97a:	4620      	mov	r0, r4
 800d97c:	f000 fcc4 	bl	800e308 <__multadd>
 800d980:	ee08 0a10 	vmov	s16, r0
 800d984:	e7e7      	b.n	800d956 <_dtoa_r+0xb26>
 800d986:	9b02      	ldr	r3, [sp, #8]
 800d988:	2b00      	cmp	r3, #0
 800d98a:	bfc8      	it	gt
 800d98c:	461d      	movgt	r5, r3
 800d98e:	9b01      	ldr	r3, [sp, #4]
 800d990:	bfd8      	it	le
 800d992:	2501      	movle	r5, #1
 800d994:	441d      	add	r5, r3
 800d996:	f04f 0800 	mov.w	r8, #0
 800d99a:	ee18 1a10 	vmov	r1, s16
 800d99e:	2201      	movs	r2, #1
 800d9a0:	4620      	mov	r0, r4
 800d9a2:	f000 feab 	bl	800e6fc <__lshift>
 800d9a6:	4631      	mov	r1, r6
 800d9a8:	ee08 0a10 	vmov	s16, r0
 800d9ac:	f000 ff16 	bl	800e7dc <__mcmp>
 800d9b0:	2800      	cmp	r0, #0
 800d9b2:	dc91      	bgt.n	800d8d8 <_dtoa_r+0xaa8>
 800d9b4:	d102      	bne.n	800d9bc <_dtoa_r+0xb8c>
 800d9b6:	f01a 0f01 	tst.w	sl, #1
 800d9ba:	d18d      	bne.n	800d8d8 <_dtoa_r+0xaa8>
 800d9bc:	462b      	mov	r3, r5
 800d9be:	461d      	mov	r5, r3
 800d9c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d9c4:	2a30      	cmp	r2, #48	; 0x30
 800d9c6:	d0fa      	beq.n	800d9be <_dtoa_r+0xb8e>
 800d9c8:	e6d7      	b.n	800d77a <_dtoa_r+0x94a>
 800d9ca:	9a01      	ldr	r2, [sp, #4]
 800d9cc:	429a      	cmp	r2, r3
 800d9ce:	d184      	bne.n	800d8da <_dtoa_r+0xaaa>
 800d9d0:	9b00      	ldr	r3, [sp, #0]
 800d9d2:	3301      	adds	r3, #1
 800d9d4:	9300      	str	r3, [sp, #0]
 800d9d6:	2331      	movs	r3, #49	; 0x31
 800d9d8:	7013      	strb	r3, [r2, #0]
 800d9da:	e6ce      	b.n	800d77a <_dtoa_r+0x94a>
 800d9dc:	4b09      	ldr	r3, [pc, #36]	; (800da04 <_dtoa_r+0xbd4>)
 800d9de:	f7ff ba95 	b.w	800cf0c <_dtoa_r+0xdc>
 800d9e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	f47f aa6e 	bne.w	800cec6 <_dtoa_r+0x96>
 800d9ea:	4b07      	ldr	r3, [pc, #28]	; (800da08 <_dtoa_r+0xbd8>)
 800d9ec:	f7ff ba8e 	b.w	800cf0c <_dtoa_r+0xdc>
 800d9f0:	9b02      	ldr	r3, [sp, #8]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	dcae      	bgt.n	800d954 <_dtoa_r+0xb24>
 800d9f6:	9b06      	ldr	r3, [sp, #24]
 800d9f8:	2b02      	cmp	r3, #2
 800d9fa:	f73f aea8 	bgt.w	800d74e <_dtoa_r+0x91e>
 800d9fe:	e7a9      	b.n	800d954 <_dtoa_r+0xb24>
 800da00:	0801012c 	.word	0x0801012c
 800da04:	0800ff9c 	.word	0x0800ff9c
 800da08:	080100c4 	.word	0x080100c4

0800da0c <fiprintf>:
 800da0c:	b40e      	push	{r1, r2, r3}
 800da0e:	b503      	push	{r0, r1, lr}
 800da10:	4601      	mov	r1, r0
 800da12:	ab03      	add	r3, sp, #12
 800da14:	4805      	ldr	r0, [pc, #20]	; (800da2c <fiprintf+0x20>)
 800da16:	f853 2b04 	ldr.w	r2, [r3], #4
 800da1a:	6800      	ldr	r0, [r0, #0]
 800da1c:	9301      	str	r3, [sp, #4]
 800da1e:	f001 fa6d 	bl	800eefc <_vfiprintf_r>
 800da22:	b002      	add	sp, #8
 800da24:	f85d eb04 	ldr.w	lr, [sp], #4
 800da28:	b003      	add	sp, #12
 800da2a:	4770      	bx	lr
 800da2c:	20000010 	.word	0x20000010

0800da30 <rshift>:
 800da30:	6903      	ldr	r3, [r0, #16]
 800da32:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800da36:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800da3a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800da3e:	f100 0414 	add.w	r4, r0, #20
 800da42:	dd45      	ble.n	800dad0 <rshift+0xa0>
 800da44:	f011 011f 	ands.w	r1, r1, #31
 800da48:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800da4c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800da50:	d10c      	bne.n	800da6c <rshift+0x3c>
 800da52:	f100 0710 	add.w	r7, r0, #16
 800da56:	4629      	mov	r1, r5
 800da58:	42b1      	cmp	r1, r6
 800da5a:	d334      	bcc.n	800dac6 <rshift+0x96>
 800da5c:	1a9b      	subs	r3, r3, r2
 800da5e:	009b      	lsls	r3, r3, #2
 800da60:	1eea      	subs	r2, r5, #3
 800da62:	4296      	cmp	r6, r2
 800da64:	bf38      	it	cc
 800da66:	2300      	movcc	r3, #0
 800da68:	4423      	add	r3, r4
 800da6a:	e015      	b.n	800da98 <rshift+0x68>
 800da6c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800da70:	f1c1 0820 	rsb	r8, r1, #32
 800da74:	40cf      	lsrs	r7, r1
 800da76:	f105 0e04 	add.w	lr, r5, #4
 800da7a:	46a1      	mov	r9, r4
 800da7c:	4576      	cmp	r6, lr
 800da7e:	46f4      	mov	ip, lr
 800da80:	d815      	bhi.n	800daae <rshift+0x7e>
 800da82:	1a9a      	subs	r2, r3, r2
 800da84:	0092      	lsls	r2, r2, #2
 800da86:	3a04      	subs	r2, #4
 800da88:	3501      	adds	r5, #1
 800da8a:	42ae      	cmp	r6, r5
 800da8c:	bf38      	it	cc
 800da8e:	2200      	movcc	r2, #0
 800da90:	18a3      	adds	r3, r4, r2
 800da92:	50a7      	str	r7, [r4, r2]
 800da94:	b107      	cbz	r7, 800da98 <rshift+0x68>
 800da96:	3304      	adds	r3, #4
 800da98:	1b1a      	subs	r2, r3, r4
 800da9a:	42a3      	cmp	r3, r4
 800da9c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800daa0:	bf08      	it	eq
 800daa2:	2300      	moveq	r3, #0
 800daa4:	6102      	str	r2, [r0, #16]
 800daa6:	bf08      	it	eq
 800daa8:	6143      	streq	r3, [r0, #20]
 800daaa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800daae:	f8dc c000 	ldr.w	ip, [ip]
 800dab2:	fa0c fc08 	lsl.w	ip, ip, r8
 800dab6:	ea4c 0707 	orr.w	r7, ip, r7
 800daba:	f849 7b04 	str.w	r7, [r9], #4
 800dabe:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dac2:	40cf      	lsrs	r7, r1
 800dac4:	e7da      	b.n	800da7c <rshift+0x4c>
 800dac6:	f851 cb04 	ldr.w	ip, [r1], #4
 800daca:	f847 cf04 	str.w	ip, [r7, #4]!
 800dace:	e7c3      	b.n	800da58 <rshift+0x28>
 800dad0:	4623      	mov	r3, r4
 800dad2:	e7e1      	b.n	800da98 <rshift+0x68>

0800dad4 <__hexdig_fun>:
 800dad4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800dad8:	2b09      	cmp	r3, #9
 800dada:	d802      	bhi.n	800dae2 <__hexdig_fun+0xe>
 800dadc:	3820      	subs	r0, #32
 800dade:	b2c0      	uxtb	r0, r0
 800dae0:	4770      	bx	lr
 800dae2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800dae6:	2b05      	cmp	r3, #5
 800dae8:	d801      	bhi.n	800daee <__hexdig_fun+0x1a>
 800daea:	3847      	subs	r0, #71	; 0x47
 800daec:	e7f7      	b.n	800dade <__hexdig_fun+0xa>
 800daee:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800daf2:	2b05      	cmp	r3, #5
 800daf4:	d801      	bhi.n	800dafa <__hexdig_fun+0x26>
 800daf6:	3827      	subs	r0, #39	; 0x27
 800daf8:	e7f1      	b.n	800dade <__hexdig_fun+0xa>
 800dafa:	2000      	movs	r0, #0
 800dafc:	4770      	bx	lr
	...

0800db00 <__gethex>:
 800db00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db04:	ed2d 8b02 	vpush	{d8}
 800db08:	b089      	sub	sp, #36	; 0x24
 800db0a:	ee08 0a10 	vmov	s16, r0
 800db0e:	9304      	str	r3, [sp, #16]
 800db10:	4bb4      	ldr	r3, [pc, #720]	; (800dde4 <__gethex+0x2e4>)
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	9301      	str	r3, [sp, #4]
 800db16:	4618      	mov	r0, r3
 800db18:	468b      	mov	fp, r1
 800db1a:	4690      	mov	r8, r2
 800db1c:	f7f2 fb6a 	bl	80001f4 <strlen>
 800db20:	9b01      	ldr	r3, [sp, #4]
 800db22:	f8db 2000 	ldr.w	r2, [fp]
 800db26:	4403      	add	r3, r0
 800db28:	4682      	mov	sl, r0
 800db2a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800db2e:	9305      	str	r3, [sp, #20]
 800db30:	1c93      	adds	r3, r2, #2
 800db32:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800db36:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800db3a:	32fe      	adds	r2, #254	; 0xfe
 800db3c:	18d1      	adds	r1, r2, r3
 800db3e:	461f      	mov	r7, r3
 800db40:	f813 0b01 	ldrb.w	r0, [r3], #1
 800db44:	9100      	str	r1, [sp, #0]
 800db46:	2830      	cmp	r0, #48	; 0x30
 800db48:	d0f8      	beq.n	800db3c <__gethex+0x3c>
 800db4a:	f7ff ffc3 	bl	800dad4 <__hexdig_fun>
 800db4e:	4604      	mov	r4, r0
 800db50:	2800      	cmp	r0, #0
 800db52:	d13a      	bne.n	800dbca <__gethex+0xca>
 800db54:	9901      	ldr	r1, [sp, #4]
 800db56:	4652      	mov	r2, sl
 800db58:	4638      	mov	r0, r7
 800db5a:	f001 fb19 	bl	800f190 <strncmp>
 800db5e:	4605      	mov	r5, r0
 800db60:	2800      	cmp	r0, #0
 800db62:	d168      	bne.n	800dc36 <__gethex+0x136>
 800db64:	f817 000a 	ldrb.w	r0, [r7, sl]
 800db68:	eb07 060a 	add.w	r6, r7, sl
 800db6c:	f7ff ffb2 	bl	800dad4 <__hexdig_fun>
 800db70:	2800      	cmp	r0, #0
 800db72:	d062      	beq.n	800dc3a <__gethex+0x13a>
 800db74:	4633      	mov	r3, r6
 800db76:	7818      	ldrb	r0, [r3, #0]
 800db78:	2830      	cmp	r0, #48	; 0x30
 800db7a:	461f      	mov	r7, r3
 800db7c:	f103 0301 	add.w	r3, r3, #1
 800db80:	d0f9      	beq.n	800db76 <__gethex+0x76>
 800db82:	f7ff ffa7 	bl	800dad4 <__hexdig_fun>
 800db86:	2301      	movs	r3, #1
 800db88:	fab0 f480 	clz	r4, r0
 800db8c:	0964      	lsrs	r4, r4, #5
 800db8e:	4635      	mov	r5, r6
 800db90:	9300      	str	r3, [sp, #0]
 800db92:	463a      	mov	r2, r7
 800db94:	4616      	mov	r6, r2
 800db96:	3201      	adds	r2, #1
 800db98:	7830      	ldrb	r0, [r6, #0]
 800db9a:	f7ff ff9b 	bl	800dad4 <__hexdig_fun>
 800db9e:	2800      	cmp	r0, #0
 800dba0:	d1f8      	bne.n	800db94 <__gethex+0x94>
 800dba2:	9901      	ldr	r1, [sp, #4]
 800dba4:	4652      	mov	r2, sl
 800dba6:	4630      	mov	r0, r6
 800dba8:	f001 faf2 	bl	800f190 <strncmp>
 800dbac:	b980      	cbnz	r0, 800dbd0 <__gethex+0xd0>
 800dbae:	b94d      	cbnz	r5, 800dbc4 <__gethex+0xc4>
 800dbb0:	eb06 050a 	add.w	r5, r6, sl
 800dbb4:	462a      	mov	r2, r5
 800dbb6:	4616      	mov	r6, r2
 800dbb8:	3201      	adds	r2, #1
 800dbba:	7830      	ldrb	r0, [r6, #0]
 800dbbc:	f7ff ff8a 	bl	800dad4 <__hexdig_fun>
 800dbc0:	2800      	cmp	r0, #0
 800dbc2:	d1f8      	bne.n	800dbb6 <__gethex+0xb6>
 800dbc4:	1bad      	subs	r5, r5, r6
 800dbc6:	00ad      	lsls	r5, r5, #2
 800dbc8:	e004      	b.n	800dbd4 <__gethex+0xd4>
 800dbca:	2400      	movs	r4, #0
 800dbcc:	4625      	mov	r5, r4
 800dbce:	e7e0      	b.n	800db92 <__gethex+0x92>
 800dbd0:	2d00      	cmp	r5, #0
 800dbd2:	d1f7      	bne.n	800dbc4 <__gethex+0xc4>
 800dbd4:	7833      	ldrb	r3, [r6, #0]
 800dbd6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800dbda:	2b50      	cmp	r3, #80	; 0x50
 800dbdc:	d13b      	bne.n	800dc56 <__gethex+0x156>
 800dbde:	7873      	ldrb	r3, [r6, #1]
 800dbe0:	2b2b      	cmp	r3, #43	; 0x2b
 800dbe2:	d02c      	beq.n	800dc3e <__gethex+0x13e>
 800dbe4:	2b2d      	cmp	r3, #45	; 0x2d
 800dbe6:	d02e      	beq.n	800dc46 <__gethex+0x146>
 800dbe8:	1c71      	adds	r1, r6, #1
 800dbea:	f04f 0900 	mov.w	r9, #0
 800dbee:	7808      	ldrb	r0, [r1, #0]
 800dbf0:	f7ff ff70 	bl	800dad4 <__hexdig_fun>
 800dbf4:	1e43      	subs	r3, r0, #1
 800dbf6:	b2db      	uxtb	r3, r3
 800dbf8:	2b18      	cmp	r3, #24
 800dbfa:	d82c      	bhi.n	800dc56 <__gethex+0x156>
 800dbfc:	f1a0 0210 	sub.w	r2, r0, #16
 800dc00:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dc04:	f7ff ff66 	bl	800dad4 <__hexdig_fun>
 800dc08:	1e43      	subs	r3, r0, #1
 800dc0a:	b2db      	uxtb	r3, r3
 800dc0c:	2b18      	cmp	r3, #24
 800dc0e:	d91d      	bls.n	800dc4c <__gethex+0x14c>
 800dc10:	f1b9 0f00 	cmp.w	r9, #0
 800dc14:	d000      	beq.n	800dc18 <__gethex+0x118>
 800dc16:	4252      	negs	r2, r2
 800dc18:	4415      	add	r5, r2
 800dc1a:	f8cb 1000 	str.w	r1, [fp]
 800dc1e:	b1e4      	cbz	r4, 800dc5a <__gethex+0x15a>
 800dc20:	9b00      	ldr	r3, [sp, #0]
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	bf14      	ite	ne
 800dc26:	2700      	movne	r7, #0
 800dc28:	2706      	moveq	r7, #6
 800dc2a:	4638      	mov	r0, r7
 800dc2c:	b009      	add	sp, #36	; 0x24
 800dc2e:	ecbd 8b02 	vpop	{d8}
 800dc32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc36:	463e      	mov	r6, r7
 800dc38:	4625      	mov	r5, r4
 800dc3a:	2401      	movs	r4, #1
 800dc3c:	e7ca      	b.n	800dbd4 <__gethex+0xd4>
 800dc3e:	f04f 0900 	mov.w	r9, #0
 800dc42:	1cb1      	adds	r1, r6, #2
 800dc44:	e7d3      	b.n	800dbee <__gethex+0xee>
 800dc46:	f04f 0901 	mov.w	r9, #1
 800dc4a:	e7fa      	b.n	800dc42 <__gethex+0x142>
 800dc4c:	230a      	movs	r3, #10
 800dc4e:	fb03 0202 	mla	r2, r3, r2, r0
 800dc52:	3a10      	subs	r2, #16
 800dc54:	e7d4      	b.n	800dc00 <__gethex+0x100>
 800dc56:	4631      	mov	r1, r6
 800dc58:	e7df      	b.n	800dc1a <__gethex+0x11a>
 800dc5a:	1bf3      	subs	r3, r6, r7
 800dc5c:	3b01      	subs	r3, #1
 800dc5e:	4621      	mov	r1, r4
 800dc60:	2b07      	cmp	r3, #7
 800dc62:	dc0b      	bgt.n	800dc7c <__gethex+0x17c>
 800dc64:	ee18 0a10 	vmov	r0, s16
 800dc68:	f000 faec 	bl	800e244 <_Balloc>
 800dc6c:	4604      	mov	r4, r0
 800dc6e:	b940      	cbnz	r0, 800dc82 <__gethex+0x182>
 800dc70:	4b5d      	ldr	r3, [pc, #372]	; (800dde8 <__gethex+0x2e8>)
 800dc72:	4602      	mov	r2, r0
 800dc74:	21de      	movs	r1, #222	; 0xde
 800dc76:	485d      	ldr	r0, [pc, #372]	; (800ddec <__gethex+0x2ec>)
 800dc78:	f7ff f81e 	bl	800ccb8 <__assert_func>
 800dc7c:	3101      	adds	r1, #1
 800dc7e:	105b      	asrs	r3, r3, #1
 800dc80:	e7ee      	b.n	800dc60 <__gethex+0x160>
 800dc82:	f100 0914 	add.w	r9, r0, #20
 800dc86:	f04f 0b00 	mov.w	fp, #0
 800dc8a:	f1ca 0301 	rsb	r3, sl, #1
 800dc8e:	f8cd 9008 	str.w	r9, [sp, #8]
 800dc92:	f8cd b000 	str.w	fp, [sp]
 800dc96:	9306      	str	r3, [sp, #24]
 800dc98:	42b7      	cmp	r7, r6
 800dc9a:	d340      	bcc.n	800dd1e <__gethex+0x21e>
 800dc9c:	9802      	ldr	r0, [sp, #8]
 800dc9e:	9b00      	ldr	r3, [sp, #0]
 800dca0:	f840 3b04 	str.w	r3, [r0], #4
 800dca4:	eba0 0009 	sub.w	r0, r0, r9
 800dca8:	1080      	asrs	r0, r0, #2
 800dcaa:	0146      	lsls	r6, r0, #5
 800dcac:	6120      	str	r0, [r4, #16]
 800dcae:	4618      	mov	r0, r3
 800dcb0:	f000 fbba 	bl	800e428 <__hi0bits>
 800dcb4:	1a30      	subs	r0, r6, r0
 800dcb6:	f8d8 6000 	ldr.w	r6, [r8]
 800dcba:	42b0      	cmp	r0, r6
 800dcbc:	dd63      	ble.n	800dd86 <__gethex+0x286>
 800dcbe:	1b87      	subs	r7, r0, r6
 800dcc0:	4639      	mov	r1, r7
 800dcc2:	4620      	mov	r0, r4
 800dcc4:	f000 ff5e 	bl	800eb84 <__any_on>
 800dcc8:	4682      	mov	sl, r0
 800dcca:	b1a8      	cbz	r0, 800dcf8 <__gethex+0x1f8>
 800dccc:	1e7b      	subs	r3, r7, #1
 800dcce:	1159      	asrs	r1, r3, #5
 800dcd0:	f003 021f 	and.w	r2, r3, #31
 800dcd4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800dcd8:	f04f 0a01 	mov.w	sl, #1
 800dcdc:	fa0a f202 	lsl.w	r2, sl, r2
 800dce0:	420a      	tst	r2, r1
 800dce2:	d009      	beq.n	800dcf8 <__gethex+0x1f8>
 800dce4:	4553      	cmp	r3, sl
 800dce6:	dd05      	ble.n	800dcf4 <__gethex+0x1f4>
 800dce8:	1eb9      	subs	r1, r7, #2
 800dcea:	4620      	mov	r0, r4
 800dcec:	f000 ff4a 	bl	800eb84 <__any_on>
 800dcf0:	2800      	cmp	r0, #0
 800dcf2:	d145      	bne.n	800dd80 <__gethex+0x280>
 800dcf4:	f04f 0a02 	mov.w	sl, #2
 800dcf8:	4639      	mov	r1, r7
 800dcfa:	4620      	mov	r0, r4
 800dcfc:	f7ff fe98 	bl	800da30 <rshift>
 800dd00:	443d      	add	r5, r7
 800dd02:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dd06:	42ab      	cmp	r3, r5
 800dd08:	da4c      	bge.n	800dda4 <__gethex+0x2a4>
 800dd0a:	ee18 0a10 	vmov	r0, s16
 800dd0e:	4621      	mov	r1, r4
 800dd10:	f000 fad8 	bl	800e2c4 <_Bfree>
 800dd14:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800dd16:	2300      	movs	r3, #0
 800dd18:	6013      	str	r3, [r2, #0]
 800dd1a:	27a3      	movs	r7, #163	; 0xa3
 800dd1c:	e785      	b.n	800dc2a <__gethex+0x12a>
 800dd1e:	1e73      	subs	r3, r6, #1
 800dd20:	9a05      	ldr	r2, [sp, #20]
 800dd22:	9303      	str	r3, [sp, #12]
 800dd24:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800dd28:	4293      	cmp	r3, r2
 800dd2a:	d019      	beq.n	800dd60 <__gethex+0x260>
 800dd2c:	f1bb 0f20 	cmp.w	fp, #32
 800dd30:	d107      	bne.n	800dd42 <__gethex+0x242>
 800dd32:	9b02      	ldr	r3, [sp, #8]
 800dd34:	9a00      	ldr	r2, [sp, #0]
 800dd36:	f843 2b04 	str.w	r2, [r3], #4
 800dd3a:	9302      	str	r3, [sp, #8]
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	9300      	str	r3, [sp, #0]
 800dd40:	469b      	mov	fp, r3
 800dd42:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800dd46:	f7ff fec5 	bl	800dad4 <__hexdig_fun>
 800dd4a:	9b00      	ldr	r3, [sp, #0]
 800dd4c:	f000 000f 	and.w	r0, r0, #15
 800dd50:	fa00 f00b 	lsl.w	r0, r0, fp
 800dd54:	4303      	orrs	r3, r0
 800dd56:	9300      	str	r3, [sp, #0]
 800dd58:	f10b 0b04 	add.w	fp, fp, #4
 800dd5c:	9b03      	ldr	r3, [sp, #12]
 800dd5e:	e00d      	b.n	800dd7c <__gethex+0x27c>
 800dd60:	9b03      	ldr	r3, [sp, #12]
 800dd62:	9a06      	ldr	r2, [sp, #24]
 800dd64:	4413      	add	r3, r2
 800dd66:	42bb      	cmp	r3, r7
 800dd68:	d3e0      	bcc.n	800dd2c <__gethex+0x22c>
 800dd6a:	4618      	mov	r0, r3
 800dd6c:	9901      	ldr	r1, [sp, #4]
 800dd6e:	9307      	str	r3, [sp, #28]
 800dd70:	4652      	mov	r2, sl
 800dd72:	f001 fa0d 	bl	800f190 <strncmp>
 800dd76:	9b07      	ldr	r3, [sp, #28]
 800dd78:	2800      	cmp	r0, #0
 800dd7a:	d1d7      	bne.n	800dd2c <__gethex+0x22c>
 800dd7c:	461e      	mov	r6, r3
 800dd7e:	e78b      	b.n	800dc98 <__gethex+0x198>
 800dd80:	f04f 0a03 	mov.w	sl, #3
 800dd84:	e7b8      	b.n	800dcf8 <__gethex+0x1f8>
 800dd86:	da0a      	bge.n	800dd9e <__gethex+0x29e>
 800dd88:	1a37      	subs	r7, r6, r0
 800dd8a:	4621      	mov	r1, r4
 800dd8c:	ee18 0a10 	vmov	r0, s16
 800dd90:	463a      	mov	r2, r7
 800dd92:	f000 fcb3 	bl	800e6fc <__lshift>
 800dd96:	1bed      	subs	r5, r5, r7
 800dd98:	4604      	mov	r4, r0
 800dd9a:	f100 0914 	add.w	r9, r0, #20
 800dd9e:	f04f 0a00 	mov.w	sl, #0
 800dda2:	e7ae      	b.n	800dd02 <__gethex+0x202>
 800dda4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800dda8:	42a8      	cmp	r0, r5
 800ddaa:	dd72      	ble.n	800de92 <__gethex+0x392>
 800ddac:	1b45      	subs	r5, r0, r5
 800ddae:	42ae      	cmp	r6, r5
 800ddb0:	dc36      	bgt.n	800de20 <__gethex+0x320>
 800ddb2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ddb6:	2b02      	cmp	r3, #2
 800ddb8:	d02a      	beq.n	800de10 <__gethex+0x310>
 800ddba:	2b03      	cmp	r3, #3
 800ddbc:	d02c      	beq.n	800de18 <__gethex+0x318>
 800ddbe:	2b01      	cmp	r3, #1
 800ddc0:	d11c      	bne.n	800ddfc <__gethex+0x2fc>
 800ddc2:	42ae      	cmp	r6, r5
 800ddc4:	d11a      	bne.n	800ddfc <__gethex+0x2fc>
 800ddc6:	2e01      	cmp	r6, #1
 800ddc8:	d112      	bne.n	800ddf0 <__gethex+0x2f0>
 800ddca:	9a04      	ldr	r2, [sp, #16]
 800ddcc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ddd0:	6013      	str	r3, [r2, #0]
 800ddd2:	2301      	movs	r3, #1
 800ddd4:	6123      	str	r3, [r4, #16]
 800ddd6:	f8c9 3000 	str.w	r3, [r9]
 800ddda:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800dddc:	2762      	movs	r7, #98	; 0x62
 800ddde:	601c      	str	r4, [r3, #0]
 800dde0:	e723      	b.n	800dc2a <__gethex+0x12a>
 800dde2:	bf00      	nop
 800dde4:	080101a4 	.word	0x080101a4
 800dde8:	0801012c 	.word	0x0801012c
 800ddec:	0801013d 	.word	0x0801013d
 800ddf0:	1e71      	subs	r1, r6, #1
 800ddf2:	4620      	mov	r0, r4
 800ddf4:	f000 fec6 	bl	800eb84 <__any_on>
 800ddf8:	2800      	cmp	r0, #0
 800ddfa:	d1e6      	bne.n	800ddca <__gethex+0x2ca>
 800ddfc:	ee18 0a10 	vmov	r0, s16
 800de00:	4621      	mov	r1, r4
 800de02:	f000 fa5f 	bl	800e2c4 <_Bfree>
 800de06:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800de08:	2300      	movs	r3, #0
 800de0a:	6013      	str	r3, [r2, #0]
 800de0c:	2750      	movs	r7, #80	; 0x50
 800de0e:	e70c      	b.n	800dc2a <__gethex+0x12a>
 800de10:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800de12:	2b00      	cmp	r3, #0
 800de14:	d1f2      	bne.n	800ddfc <__gethex+0x2fc>
 800de16:	e7d8      	b.n	800ddca <__gethex+0x2ca>
 800de18:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d1d5      	bne.n	800ddca <__gethex+0x2ca>
 800de1e:	e7ed      	b.n	800ddfc <__gethex+0x2fc>
 800de20:	1e6f      	subs	r7, r5, #1
 800de22:	f1ba 0f00 	cmp.w	sl, #0
 800de26:	d131      	bne.n	800de8c <__gethex+0x38c>
 800de28:	b127      	cbz	r7, 800de34 <__gethex+0x334>
 800de2a:	4639      	mov	r1, r7
 800de2c:	4620      	mov	r0, r4
 800de2e:	f000 fea9 	bl	800eb84 <__any_on>
 800de32:	4682      	mov	sl, r0
 800de34:	117b      	asrs	r3, r7, #5
 800de36:	2101      	movs	r1, #1
 800de38:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800de3c:	f007 071f 	and.w	r7, r7, #31
 800de40:	fa01 f707 	lsl.w	r7, r1, r7
 800de44:	421f      	tst	r7, r3
 800de46:	4629      	mov	r1, r5
 800de48:	4620      	mov	r0, r4
 800de4a:	bf18      	it	ne
 800de4c:	f04a 0a02 	orrne.w	sl, sl, #2
 800de50:	1b76      	subs	r6, r6, r5
 800de52:	f7ff fded 	bl	800da30 <rshift>
 800de56:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800de5a:	2702      	movs	r7, #2
 800de5c:	f1ba 0f00 	cmp.w	sl, #0
 800de60:	d048      	beq.n	800def4 <__gethex+0x3f4>
 800de62:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800de66:	2b02      	cmp	r3, #2
 800de68:	d015      	beq.n	800de96 <__gethex+0x396>
 800de6a:	2b03      	cmp	r3, #3
 800de6c:	d017      	beq.n	800de9e <__gethex+0x39e>
 800de6e:	2b01      	cmp	r3, #1
 800de70:	d109      	bne.n	800de86 <__gethex+0x386>
 800de72:	f01a 0f02 	tst.w	sl, #2
 800de76:	d006      	beq.n	800de86 <__gethex+0x386>
 800de78:	f8d9 0000 	ldr.w	r0, [r9]
 800de7c:	ea4a 0a00 	orr.w	sl, sl, r0
 800de80:	f01a 0f01 	tst.w	sl, #1
 800de84:	d10e      	bne.n	800dea4 <__gethex+0x3a4>
 800de86:	f047 0710 	orr.w	r7, r7, #16
 800de8a:	e033      	b.n	800def4 <__gethex+0x3f4>
 800de8c:	f04f 0a01 	mov.w	sl, #1
 800de90:	e7d0      	b.n	800de34 <__gethex+0x334>
 800de92:	2701      	movs	r7, #1
 800de94:	e7e2      	b.n	800de5c <__gethex+0x35c>
 800de96:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800de98:	f1c3 0301 	rsb	r3, r3, #1
 800de9c:	9315      	str	r3, [sp, #84]	; 0x54
 800de9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dea0:	2b00      	cmp	r3, #0
 800dea2:	d0f0      	beq.n	800de86 <__gethex+0x386>
 800dea4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800dea8:	f104 0314 	add.w	r3, r4, #20
 800deac:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800deb0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800deb4:	f04f 0c00 	mov.w	ip, #0
 800deb8:	4618      	mov	r0, r3
 800deba:	f853 2b04 	ldr.w	r2, [r3], #4
 800debe:	f1b2 3fff 	cmp.w	r2, #4294967295
 800dec2:	d01c      	beq.n	800defe <__gethex+0x3fe>
 800dec4:	3201      	adds	r2, #1
 800dec6:	6002      	str	r2, [r0, #0]
 800dec8:	2f02      	cmp	r7, #2
 800deca:	f104 0314 	add.w	r3, r4, #20
 800dece:	d13f      	bne.n	800df50 <__gethex+0x450>
 800ded0:	f8d8 2000 	ldr.w	r2, [r8]
 800ded4:	3a01      	subs	r2, #1
 800ded6:	42b2      	cmp	r2, r6
 800ded8:	d10a      	bne.n	800def0 <__gethex+0x3f0>
 800deda:	1171      	asrs	r1, r6, #5
 800dedc:	2201      	movs	r2, #1
 800dede:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dee2:	f006 061f 	and.w	r6, r6, #31
 800dee6:	fa02 f606 	lsl.w	r6, r2, r6
 800deea:	421e      	tst	r6, r3
 800deec:	bf18      	it	ne
 800deee:	4617      	movne	r7, r2
 800def0:	f047 0720 	orr.w	r7, r7, #32
 800def4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800def6:	601c      	str	r4, [r3, #0]
 800def8:	9b04      	ldr	r3, [sp, #16]
 800defa:	601d      	str	r5, [r3, #0]
 800defc:	e695      	b.n	800dc2a <__gethex+0x12a>
 800defe:	4299      	cmp	r1, r3
 800df00:	f843 cc04 	str.w	ip, [r3, #-4]
 800df04:	d8d8      	bhi.n	800deb8 <__gethex+0x3b8>
 800df06:	68a3      	ldr	r3, [r4, #8]
 800df08:	459b      	cmp	fp, r3
 800df0a:	db19      	blt.n	800df40 <__gethex+0x440>
 800df0c:	6861      	ldr	r1, [r4, #4]
 800df0e:	ee18 0a10 	vmov	r0, s16
 800df12:	3101      	adds	r1, #1
 800df14:	f000 f996 	bl	800e244 <_Balloc>
 800df18:	4681      	mov	r9, r0
 800df1a:	b918      	cbnz	r0, 800df24 <__gethex+0x424>
 800df1c:	4b1a      	ldr	r3, [pc, #104]	; (800df88 <__gethex+0x488>)
 800df1e:	4602      	mov	r2, r0
 800df20:	2184      	movs	r1, #132	; 0x84
 800df22:	e6a8      	b.n	800dc76 <__gethex+0x176>
 800df24:	6922      	ldr	r2, [r4, #16]
 800df26:	3202      	adds	r2, #2
 800df28:	f104 010c 	add.w	r1, r4, #12
 800df2c:	0092      	lsls	r2, r2, #2
 800df2e:	300c      	adds	r0, #12
 800df30:	f7fd f892 	bl	800b058 <memcpy>
 800df34:	4621      	mov	r1, r4
 800df36:	ee18 0a10 	vmov	r0, s16
 800df3a:	f000 f9c3 	bl	800e2c4 <_Bfree>
 800df3e:	464c      	mov	r4, r9
 800df40:	6923      	ldr	r3, [r4, #16]
 800df42:	1c5a      	adds	r2, r3, #1
 800df44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800df48:	6122      	str	r2, [r4, #16]
 800df4a:	2201      	movs	r2, #1
 800df4c:	615a      	str	r2, [r3, #20]
 800df4e:	e7bb      	b.n	800dec8 <__gethex+0x3c8>
 800df50:	6922      	ldr	r2, [r4, #16]
 800df52:	455a      	cmp	r2, fp
 800df54:	dd0b      	ble.n	800df6e <__gethex+0x46e>
 800df56:	2101      	movs	r1, #1
 800df58:	4620      	mov	r0, r4
 800df5a:	f7ff fd69 	bl	800da30 <rshift>
 800df5e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800df62:	3501      	adds	r5, #1
 800df64:	42ab      	cmp	r3, r5
 800df66:	f6ff aed0 	blt.w	800dd0a <__gethex+0x20a>
 800df6a:	2701      	movs	r7, #1
 800df6c:	e7c0      	b.n	800def0 <__gethex+0x3f0>
 800df6e:	f016 061f 	ands.w	r6, r6, #31
 800df72:	d0fa      	beq.n	800df6a <__gethex+0x46a>
 800df74:	4453      	add	r3, sl
 800df76:	f1c6 0620 	rsb	r6, r6, #32
 800df7a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800df7e:	f000 fa53 	bl	800e428 <__hi0bits>
 800df82:	42b0      	cmp	r0, r6
 800df84:	dbe7      	blt.n	800df56 <__gethex+0x456>
 800df86:	e7f0      	b.n	800df6a <__gethex+0x46a>
 800df88:	0801012c 	.word	0x0801012c

0800df8c <L_shift>:
 800df8c:	f1c2 0208 	rsb	r2, r2, #8
 800df90:	0092      	lsls	r2, r2, #2
 800df92:	b570      	push	{r4, r5, r6, lr}
 800df94:	f1c2 0620 	rsb	r6, r2, #32
 800df98:	6843      	ldr	r3, [r0, #4]
 800df9a:	6804      	ldr	r4, [r0, #0]
 800df9c:	fa03 f506 	lsl.w	r5, r3, r6
 800dfa0:	432c      	orrs	r4, r5
 800dfa2:	40d3      	lsrs	r3, r2
 800dfa4:	6004      	str	r4, [r0, #0]
 800dfa6:	f840 3f04 	str.w	r3, [r0, #4]!
 800dfaa:	4288      	cmp	r0, r1
 800dfac:	d3f4      	bcc.n	800df98 <L_shift+0xc>
 800dfae:	bd70      	pop	{r4, r5, r6, pc}

0800dfb0 <__match>:
 800dfb0:	b530      	push	{r4, r5, lr}
 800dfb2:	6803      	ldr	r3, [r0, #0]
 800dfb4:	3301      	adds	r3, #1
 800dfb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dfba:	b914      	cbnz	r4, 800dfc2 <__match+0x12>
 800dfbc:	6003      	str	r3, [r0, #0]
 800dfbe:	2001      	movs	r0, #1
 800dfc0:	bd30      	pop	{r4, r5, pc}
 800dfc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dfc6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800dfca:	2d19      	cmp	r5, #25
 800dfcc:	bf98      	it	ls
 800dfce:	3220      	addls	r2, #32
 800dfd0:	42a2      	cmp	r2, r4
 800dfd2:	d0f0      	beq.n	800dfb6 <__match+0x6>
 800dfd4:	2000      	movs	r0, #0
 800dfd6:	e7f3      	b.n	800dfc0 <__match+0x10>

0800dfd8 <__hexnan>:
 800dfd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfdc:	680b      	ldr	r3, [r1, #0]
 800dfde:	115e      	asrs	r6, r3, #5
 800dfe0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800dfe4:	f013 031f 	ands.w	r3, r3, #31
 800dfe8:	b087      	sub	sp, #28
 800dfea:	bf18      	it	ne
 800dfec:	3604      	addne	r6, #4
 800dfee:	2500      	movs	r5, #0
 800dff0:	1f37      	subs	r7, r6, #4
 800dff2:	4690      	mov	r8, r2
 800dff4:	6802      	ldr	r2, [r0, #0]
 800dff6:	9301      	str	r3, [sp, #4]
 800dff8:	4682      	mov	sl, r0
 800dffa:	f846 5c04 	str.w	r5, [r6, #-4]
 800dffe:	46b9      	mov	r9, r7
 800e000:	463c      	mov	r4, r7
 800e002:	9502      	str	r5, [sp, #8]
 800e004:	46ab      	mov	fp, r5
 800e006:	7851      	ldrb	r1, [r2, #1]
 800e008:	1c53      	adds	r3, r2, #1
 800e00a:	9303      	str	r3, [sp, #12]
 800e00c:	b341      	cbz	r1, 800e060 <__hexnan+0x88>
 800e00e:	4608      	mov	r0, r1
 800e010:	9205      	str	r2, [sp, #20]
 800e012:	9104      	str	r1, [sp, #16]
 800e014:	f7ff fd5e 	bl	800dad4 <__hexdig_fun>
 800e018:	2800      	cmp	r0, #0
 800e01a:	d14f      	bne.n	800e0bc <__hexnan+0xe4>
 800e01c:	9904      	ldr	r1, [sp, #16]
 800e01e:	9a05      	ldr	r2, [sp, #20]
 800e020:	2920      	cmp	r1, #32
 800e022:	d818      	bhi.n	800e056 <__hexnan+0x7e>
 800e024:	9b02      	ldr	r3, [sp, #8]
 800e026:	459b      	cmp	fp, r3
 800e028:	dd13      	ble.n	800e052 <__hexnan+0x7a>
 800e02a:	454c      	cmp	r4, r9
 800e02c:	d206      	bcs.n	800e03c <__hexnan+0x64>
 800e02e:	2d07      	cmp	r5, #7
 800e030:	dc04      	bgt.n	800e03c <__hexnan+0x64>
 800e032:	462a      	mov	r2, r5
 800e034:	4649      	mov	r1, r9
 800e036:	4620      	mov	r0, r4
 800e038:	f7ff ffa8 	bl	800df8c <L_shift>
 800e03c:	4544      	cmp	r4, r8
 800e03e:	d950      	bls.n	800e0e2 <__hexnan+0x10a>
 800e040:	2300      	movs	r3, #0
 800e042:	f1a4 0904 	sub.w	r9, r4, #4
 800e046:	f844 3c04 	str.w	r3, [r4, #-4]
 800e04a:	f8cd b008 	str.w	fp, [sp, #8]
 800e04e:	464c      	mov	r4, r9
 800e050:	461d      	mov	r5, r3
 800e052:	9a03      	ldr	r2, [sp, #12]
 800e054:	e7d7      	b.n	800e006 <__hexnan+0x2e>
 800e056:	2929      	cmp	r1, #41	; 0x29
 800e058:	d156      	bne.n	800e108 <__hexnan+0x130>
 800e05a:	3202      	adds	r2, #2
 800e05c:	f8ca 2000 	str.w	r2, [sl]
 800e060:	f1bb 0f00 	cmp.w	fp, #0
 800e064:	d050      	beq.n	800e108 <__hexnan+0x130>
 800e066:	454c      	cmp	r4, r9
 800e068:	d206      	bcs.n	800e078 <__hexnan+0xa0>
 800e06a:	2d07      	cmp	r5, #7
 800e06c:	dc04      	bgt.n	800e078 <__hexnan+0xa0>
 800e06e:	462a      	mov	r2, r5
 800e070:	4649      	mov	r1, r9
 800e072:	4620      	mov	r0, r4
 800e074:	f7ff ff8a 	bl	800df8c <L_shift>
 800e078:	4544      	cmp	r4, r8
 800e07a:	d934      	bls.n	800e0e6 <__hexnan+0x10e>
 800e07c:	f1a8 0204 	sub.w	r2, r8, #4
 800e080:	4623      	mov	r3, r4
 800e082:	f853 1b04 	ldr.w	r1, [r3], #4
 800e086:	f842 1f04 	str.w	r1, [r2, #4]!
 800e08a:	429f      	cmp	r7, r3
 800e08c:	d2f9      	bcs.n	800e082 <__hexnan+0xaa>
 800e08e:	1b3b      	subs	r3, r7, r4
 800e090:	f023 0303 	bic.w	r3, r3, #3
 800e094:	3304      	adds	r3, #4
 800e096:	3401      	adds	r4, #1
 800e098:	3e03      	subs	r6, #3
 800e09a:	42b4      	cmp	r4, r6
 800e09c:	bf88      	it	hi
 800e09e:	2304      	movhi	r3, #4
 800e0a0:	4443      	add	r3, r8
 800e0a2:	2200      	movs	r2, #0
 800e0a4:	f843 2b04 	str.w	r2, [r3], #4
 800e0a8:	429f      	cmp	r7, r3
 800e0aa:	d2fb      	bcs.n	800e0a4 <__hexnan+0xcc>
 800e0ac:	683b      	ldr	r3, [r7, #0]
 800e0ae:	b91b      	cbnz	r3, 800e0b8 <__hexnan+0xe0>
 800e0b0:	4547      	cmp	r7, r8
 800e0b2:	d127      	bne.n	800e104 <__hexnan+0x12c>
 800e0b4:	2301      	movs	r3, #1
 800e0b6:	603b      	str	r3, [r7, #0]
 800e0b8:	2005      	movs	r0, #5
 800e0ba:	e026      	b.n	800e10a <__hexnan+0x132>
 800e0bc:	3501      	adds	r5, #1
 800e0be:	2d08      	cmp	r5, #8
 800e0c0:	f10b 0b01 	add.w	fp, fp, #1
 800e0c4:	dd06      	ble.n	800e0d4 <__hexnan+0xfc>
 800e0c6:	4544      	cmp	r4, r8
 800e0c8:	d9c3      	bls.n	800e052 <__hexnan+0x7a>
 800e0ca:	2300      	movs	r3, #0
 800e0cc:	f844 3c04 	str.w	r3, [r4, #-4]
 800e0d0:	2501      	movs	r5, #1
 800e0d2:	3c04      	subs	r4, #4
 800e0d4:	6822      	ldr	r2, [r4, #0]
 800e0d6:	f000 000f 	and.w	r0, r0, #15
 800e0da:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800e0de:	6022      	str	r2, [r4, #0]
 800e0e0:	e7b7      	b.n	800e052 <__hexnan+0x7a>
 800e0e2:	2508      	movs	r5, #8
 800e0e4:	e7b5      	b.n	800e052 <__hexnan+0x7a>
 800e0e6:	9b01      	ldr	r3, [sp, #4]
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d0df      	beq.n	800e0ac <__hexnan+0xd4>
 800e0ec:	f04f 32ff 	mov.w	r2, #4294967295
 800e0f0:	f1c3 0320 	rsb	r3, r3, #32
 800e0f4:	fa22 f303 	lsr.w	r3, r2, r3
 800e0f8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e0fc:	401a      	ands	r2, r3
 800e0fe:	f846 2c04 	str.w	r2, [r6, #-4]
 800e102:	e7d3      	b.n	800e0ac <__hexnan+0xd4>
 800e104:	3f04      	subs	r7, #4
 800e106:	e7d1      	b.n	800e0ac <__hexnan+0xd4>
 800e108:	2004      	movs	r0, #4
 800e10a:	b007      	add	sp, #28
 800e10c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e110 <_localeconv_r>:
 800e110:	4800      	ldr	r0, [pc, #0]	; (800e114 <_localeconv_r+0x4>)
 800e112:	4770      	bx	lr
 800e114:	20000168 	.word	0x20000168

0800e118 <_lseek_r>:
 800e118:	b538      	push	{r3, r4, r5, lr}
 800e11a:	4d07      	ldr	r5, [pc, #28]	; (800e138 <_lseek_r+0x20>)
 800e11c:	4604      	mov	r4, r0
 800e11e:	4608      	mov	r0, r1
 800e120:	4611      	mov	r1, r2
 800e122:	2200      	movs	r2, #0
 800e124:	602a      	str	r2, [r5, #0]
 800e126:	461a      	mov	r2, r3
 800e128:	f7f5 fec0 	bl	8003eac <_lseek>
 800e12c:	1c43      	adds	r3, r0, #1
 800e12e:	d102      	bne.n	800e136 <_lseek_r+0x1e>
 800e130:	682b      	ldr	r3, [r5, #0]
 800e132:	b103      	cbz	r3, 800e136 <_lseek_r+0x1e>
 800e134:	6023      	str	r3, [r4, #0]
 800e136:	bd38      	pop	{r3, r4, r5, pc}
 800e138:	2001748c 	.word	0x2001748c

0800e13c <__swhatbuf_r>:
 800e13c:	b570      	push	{r4, r5, r6, lr}
 800e13e:	460e      	mov	r6, r1
 800e140:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e144:	2900      	cmp	r1, #0
 800e146:	b096      	sub	sp, #88	; 0x58
 800e148:	4614      	mov	r4, r2
 800e14a:	461d      	mov	r5, r3
 800e14c:	da08      	bge.n	800e160 <__swhatbuf_r+0x24>
 800e14e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e152:	2200      	movs	r2, #0
 800e154:	602a      	str	r2, [r5, #0]
 800e156:	061a      	lsls	r2, r3, #24
 800e158:	d410      	bmi.n	800e17c <__swhatbuf_r+0x40>
 800e15a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e15e:	e00e      	b.n	800e17e <__swhatbuf_r+0x42>
 800e160:	466a      	mov	r2, sp
 800e162:	f001 f83d 	bl	800f1e0 <_fstat_r>
 800e166:	2800      	cmp	r0, #0
 800e168:	dbf1      	blt.n	800e14e <__swhatbuf_r+0x12>
 800e16a:	9a01      	ldr	r2, [sp, #4]
 800e16c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e170:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e174:	425a      	negs	r2, r3
 800e176:	415a      	adcs	r2, r3
 800e178:	602a      	str	r2, [r5, #0]
 800e17a:	e7ee      	b.n	800e15a <__swhatbuf_r+0x1e>
 800e17c:	2340      	movs	r3, #64	; 0x40
 800e17e:	2000      	movs	r0, #0
 800e180:	6023      	str	r3, [r4, #0]
 800e182:	b016      	add	sp, #88	; 0x58
 800e184:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e188 <__smakebuf_r>:
 800e188:	898b      	ldrh	r3, [r1, #12]
 800e18a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e18c:	079d      	lsls	r5, r3, #30
 800e18e:	4606      	mov	r6, r0
 800e190:	460c      	mov	r4, r1
 800e192:	d507      	bpl.n	800e1a4 <__smakebuf_r+0x1c>
 800e194:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e198:	6023      	str	r3, [r4, #0]
 800e19a:	6123      	str	r3, [r4, #16]
 800e19c:	2301      	movs	r3, #1
 800e19e:	6163      	str	r3, [r4, #20]
 800e1a0:	b002      	add	sp, #8
 800e1a2:	bd70      	pop	{r4, r5, r6, pc}
 800e1a4:	ab01      	add	r3, sp, #4
 800e1a6:	466a      	mov	r2, sp
 800e1a8:	f7ff ffc8 	bl	800e13c <__swhatbuf_r>
 800e1ac:	9900      	ldr	r1, [sp, #0]
 800e1ae:	4605      	mov	r5, r0
 800e1b0:	4630      	mov	r0, r6
 800e1b2:	f7fc ffd3 	bl	800b15c <_malloc_r>
 800e1b6:	b948      	cbnz	r0, 800e1cc <__smakebuf_r+0x44>
 800e1b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e1bc:	059a      	lsls	r2, r3, #22
 800e1be:	d4ef      	bmi.n	800e1a0 <__smakebuf_r+0x18>
 800e1c0:	f023 0303 	bic.w	r3, r3, #3
 800e1c4:	f043 0302 	orr.w	r3, r3, #2
 800e1c8:	81a3      	strh	r3, [r4, #12]
 800e1ca:	e7e3      	b.n	800e194 <__smakebuf_r+0xc>
 800e1cc:	4b0d      	ldr	r3, [pc, #52]	; (800e204 <__smakebuf_r+0x7c>)
 800e1ce:	62b3      	str	r3, [r6, #40]	; 0x28
 800e1d0:	89a3      	ldrh	r3, [r4, #12]
 800e1d2:	6020      	str	r0, [r4, #0]
 800e1d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e1d8:	81a3      	strh	r3, [r4, #12]
 800e1da:	9b00      	ldr	r3, [sp, #0]
 800e1dc:	6163      	str	r3, [r4, #20]
 800e1de:	9b01      	ldr	r3, [sp, #4]
 800e1e0:	6120      	str	r0, [r4, #16]
 800e1e2:	b15b      	cbz	r3, 800e1fc <__smakebuf_r+0x74>
 800e1e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e1e8:	4630      	mov	r0, r6
 800e1ea:	f001 f80b 	bl	800f204 <_isatty_r>
 800e1ee:	b128      	cbz	r0, 800e1fc <__smakebuf_r+0x74>
 800e1f0:	89a3      	ldrh	r3, [r4, #12]
 800e1f2:	f023 0303 	bic.w	r3, r3, #3
 800e1f6:	f043 0301 	orr.w	r3, r3, #1
 800e1fa:	81a3      	strh	r3, [r4, #12]
 800e1fc:	89a0      	ldrh	r0, [r4, #12]
 800e1fe:	4305      	orrs	r5, r0
 800e200:	81a5      	strh	r5, [r4, #12]
 800e202:	e7cd      	b.n	800e1a0 <__smakebuf_r+0x18>
 800e204:	0800ae45 	.word	0x0800ae45

0800e208 <__ascii_mbtowc>:
 800e208:	b082      	sub	sp, #8
 800e20a:	b901      	cbnz	r1, 800e20e <__ascii_mbtowc+0x6>
 800e20c:	a901      	add	r1, sp, #4
 800e20e:	b142      	cbz	r2, 800e222 <__ascii_mbtowc+0x1a>
 800e210:	b14b      	cbz	r3, 800e226 <__ascii_mbtowc+0x1e>
 800e212:	7813      	ldrb	r3, [r2, #0]
 800e214:	600b      	str	r3, [r1, #0]
 800e216:	7812      	ldrb	r2, [r2, #0]
 800e218:	1e10      	subs	r0, r2, #0
 800e21a:	bf18      	it	ne
 800e21c:	2001      	movne	r0, #1
 800e21e:	b002      	add	sp, #8
 800e220:	4770      	bx	lr
 800e222:	4610      	mov	r0, r2
 800e224:	e7fb      	b.n	800e21e <__ascii_mbtowc+0x16>
 800e226:	f06f 0001 	mvn.w	r0, #1
 800e22a:	e7f8      	b.n	800e21e <__ascii_mbtowc+0x16>

0800e22c <__malloc_lock>:
 800e22c:	4801      	ldr	r0, [pc, #4]	; (800e234 <__malloc_lock+0x8>)
 800e22e:	f7fc bf00 	b.w	800b032 <__retarget_lock_acquire_recursive>
 800e232:	bf00      	nop
 800e234:	20017480 	.word	0x20017480

0800e238 <__malloc_unlock>:
 800e238:	4801      	ldr	r0, [pc, #4]	; (800e240 <__malloc_unlock+0x8>)
 800e23a:	f7fc befb 	b.w	800b034 <__retarget_lock_release_recursive>
 800e23e:	bf00      	nop
 800e240:	20017480 	.word	0x20017480

0800e244 <_Balloc>:
 800e244:	b570      	push	{r4, r5, r6, lr}
 800e246:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e248:	4604      	mov	r4, r0
 800e24a:	460d      	mov	r5, r1
 800e24c:	b976      	cbnz	r6, 800e26c <_Balloc+0x28>
 800e24e:	2010      	movs	r0, #16
 800e250:	f7fc fef2 	bl	800b038 <malloc>
 800e254:	4602      	mov	r2, r0
 800e256:	6260      	str	r0, [r4, #36]	; 0x24
 800e258:	b920      	cbnz	r0, 800e264 <_Balloc+0x20>
 800e25a:	4b18      	ldr	r3, [pc, #96]	; (800e2bc <_Balloc+0x78>)
 800e25c:	4818      	ldr	r0, [pc, #96]	; (800e2c0 <_Balloc+0x7c>)
 800e25e:	2166      	movs	r1, #102	; 0x66
 800e260:	f7fe fd2a 	bl	800ccb8 <__assert_func>
 800e264:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e268:	6006      	str	r6, [r0, #0]
 800e26a:	60c6      	str	r6, [r0, #12]
 800e26c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e26e:	68f3      	ldr	r3, [r6, #12]
 800e270:	b183      	cbz	r3, 800e294 <_Balloc+0x50>
 800e272:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e274:	68db      	ldr	r3, [r3, #12]
 800e276:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e27a:	b9b8      	cbnz	r0, 800e2ac <_Balloc+0x68>
 800e27c:	2101      	movs	r1, #1
 800e27e:	fa01 f605 	lsl.w	r6, r1, r5
 800e282:	1d72      	adds	r2, r6, #5
 800e284:	0092      	lsls	r2, r2, #2
 800e286:	4620      	mov	r0, r4
 800e288:	f000 fc9d 	bl	800ebc6 <_calloc_r>
 800e28c:	b160      	cbz	r0, 800e2a8 <_Balloc+0x64>
 800e28e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e292:	e00e      	b.n	800e2b2 <_Balloc+0x6e>
 800e294:	2221      	movs	r2, #33	; 0x21
 800e296:	2104      	movs	r1, #4
 800e298:	4620      	mov	r0, r4
 800e29a:	f000 fc94 	bl	800ebc6 <_calloc_r>
 800e29e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e2a0:	60f0      	str	r0, [r6, #12]
 800e2a2:	68db      	ldr	r3, [r3, #12]
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d1e4      	bne.n	800e272 <_Balloc+0x2e>
 800e2a8:	2000      	movs	r0, #0
 800e2aa:	bd70      	pop	{r4, r5, r6, pc}
 800e2ac:	6802      	ldr	r2, [r0, #0]
 800e2ae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e2b2:	2300      	movs	r3, #0
 800e2b4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e2b8:	e7f7      	b.n	800e2aa <_Balloc+0x66>
 800e2ba:	bf00      	nop
 800e2bc:	0800ffc0 	.word	0x0800ffc0
 800e2c0:	080101b8 	.word	0x080101b8

0800e2c4 <_Bfree>:
 800e2c4:	b570      	push	{r4, r5, r6, lr}
 800e2c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800e2c8:	4605      	mov	r5, r0
 800e2ca:	460c      	mov	r4, r1
 800e2cc:	b976      	cbnz	r6, 800e2ec <_Bfree+0x28>
 800e2ce:	2010      	movs	r0, #16
 800e2d0:	f7fc feb2 	bl	800b038 <malloc>
 800e2d4:	4602      	mov	r2, r0
 800e2d6:	6268      	str	r0, [r5, #36]	; 0x24
 800e2d8:	b920      	cbnz	r0, 800e2e4 <_Bfree+0x20>
 800e2da:	4b09      	ldr	r3, [pc, #36]	; (800e300 <_Bfree+0x3c>)
 800e2dc:	4809      	ldr	r0, [pc, #36]	; (800e304 <_Bfree+0x40>)
 800e2de:	218a      	movs	r1, #138	; 0x8a
 800e2e0:	f7fe fcea 	bl	800ccb8 <__assert_func>
 800e2e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e2e8:	6006      	str	r6, [r0, #0]
 800e2ea:	60c6      	str	r6, [r0, #12]
 800e2ec:	b13c      	cbz	r4, 800e2fe <_Bfree+0x3a>
 800e2ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800e2f0:	6862      	ldr	r2, [r4, #4]
 800e2f2:	68db      	ldr	r3, [r3, #12]
 800e2f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e2f8:	6021      	str	r1, [r4, #0]
 800e2fa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e2fe:	bd70      	pop	{r4, r5, r6, pc}
 800e300:	0800ffc0 	.word	0x0800ffc0
 800e304:	080101b8 	.word	0x080101b8

0800e308 <__multadd>:
 800e308:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e30c:	690d      	ldr	r5, [r1, #16]
 800e30e:	4607      	mov	r7, r0
 800e310:	460c      	mov	r4, r1
 800e312:	461e      	mov	r6, r3
 800e314:	f101 0c14 	add.w	ip, r1, #20
 800e318:	2000      	movs	r0, #0
 800e31a:	f8dc 3000 	ldr.w	r3, [ip]
 800e31e:	b299      	uxth	r1, r3
 800e320:	fb02 6101 	mla	r1, r2, r1, r6
 800e324:	0c1e      	lsrs	r6, r3, #16
 800e326:	0c0b      	lsrs	r3, r1, #16
 800e328:	fb02 3306 	mla	r3, r2, r6, r3
 800e32c:	b289      	uxth	r1, r1
 800e32e:	3001      	adds	r0, #1
 800e330:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e334:	4285      	cmp	r5, r0
 800e336:	f84c 1b04 	str.w	r1, [ip], #4
 800e33a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e33e:	dcec      	bgt.n	800e31a <__multadd+0x12>
 800e340:	b30e      	cbz	r6, 800e386 <__multadd+0x7e>
 800e342:	68a3      	ldr	r3, [r4, #8]
 800e344:	42ab      	cmp	r3, r5
 800e346:	dc19      	bgt.n	800e37c <__multadd+0x74>
 800e348:	6861      	ldr	r1, [r4, #4]
 800e34a:	4638      	mov	r0, r7
 800e34c:	3101      	adds	r1, #1
 800e34e:	f7ff ff79 	bl	800e244 <_Balloc>
 800e352:	4680      	mov	r8, r0
 800e354:	b928      	cbnz	r0, 800e362 <__multadd+0x5a>
 800e356:	4602      	mov	r2, r0
 800e358:	4b0c      	ldr	r3, [pc, #48]	; (800e38c <__multadd+0x84>)
 800e35a:	480d      	ldr	r0, [pc, #52]	; (800e390 <__multadd+0x88>)
 800e35c:	21b5      	movs	r1, #181	; 0xb5
 800e35e:	f7fe fcab 	bl	800ccb8 <__assert_func>
 800e362:	6922      	ldr	r2, [r4, #16]
 800e364:	3202      	adds	r2, #2
 800e366:	f104 010c 	add.w	r1, r4, #12
 800e36a:	0092      	lsls	r2, r2, #2
 800e36c:	300c      	adds	r0, #12
 800e36e:	f7fc fe73 	bl	800b058 <memcpy>
 800e372:	4621      	mov	r1, r4
 800e374:	4638      	mov	r0, r7
 800e376:	f7ff ffa5 	bl	800e2c4 <_Bfree>
 800e37a:	4644      	mov	r4, r8
 800e37c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e380:	3501      	adds	r5, #1
 800e382:	615e      	str	r6, [r3, #20]
 800e384:	6125      	str	r5, [r4, #16]
 800e386:	4620      	mov	r0, r4
 800e388:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e38c:	0801012c 	.word	0x0801012c
 800e390:	080101b8 	.word	0x080101b8

0800e394 <__s2b>:
 800e394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e398:	460c      	mov	r4, r1
 800e39a:	4615      	mov	r5, r2
 800e39c:	461f      	mov	r7, r3
 800e39e:	2209      	movs	r2, #9
 800e3a0:	3308      	adds	r3, #8
 800e3a2:	4606      	mov	r6, r0
 800e3a4:	fb93 f3f2 	sdiv	r3, r3, r2
 800e3a8:	2100      	movs	r1, #0
 800e3aa:	2201      	movs	r2, #1
 800e3ac:	429a      	cmp	r2, r3
 800e3ae:	db09      	blt.n	800e3c4 <__s2b+0x30>
 800e3b0:	4630      	mov	r0, r6
 800e3b2:	f7ff ff47 	bl	800e244 <_Balloc>
 800e3b6:	b940      	cbnz	r0, 800e3ca <__s2b+0x36>
 800e3b8:	4602      	mov	r2, r0
 800e3ba:	4b19      	ldr	r3, [pc, #100]	; (800e420 <__s2b+0x8c>)
 800e3bc:	4819      	ldr	r0, [pc, #100]	; (800e424 <__s2b+0x90>)
 800e3be:	21ce      	movs	r1, #206	; 0xce
 800e3c0:	f7fe fc7a 	bl	800ccb8 <__assert_func>
 800e3c4:	0052      	lsls	r2, r2, #1
 800e3c6:	3101      	adds	r1, #1
 800e3c8:	e7f0      	b.n	800e3ac <__s2b+0x18>
 800e3ca:	9b08      	ldr	r3, [sp, #32]
 800e3cc:	6143      	str	r3, [r0, #20]
 800e3ce:	2d09      	cmp	r5, #9
 800e3d0:	f04f 0301 	mov.w	r3, #1
 800e3d4:	6103      	str	r3, [r0, #16]
 800e3d6:	dd16      	ble.n	800e406 <__s2b+0x72>
 800e3d8:	f104 0909 	add.w	r9, r4, #9
 800e3dc:	46c8      	mov	r8, r9
 800e3de:	442c      	add	r4, r5
 800e3e0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e3e4:	4601      	mov	r1, r0
 800e3e6:	3b30      	subs	r3, #48	; 0x30
 800e3e8:	220a      	movs	r2, #10
 800e3ea:	4630      	mov	r0, r6
 800e3ec:	f7ff ff8c 	bl	800e308 <__multadd>
 800e3f0:	45a0      	cmp	r8, r4
 800e3f2:	d1f5      	bne.n	800e3e0 <__s2b+0x4c>
 800e3f4:	f1a5 0408 	sub.w	r4, r5, #8
 800e3f8:	444c      	add	r4, r9
 800e3fa:	1b2d      	subs	r5, r5, r4
 800e3fc:	1963      	adds	r3, r4, r5
 800e3fe:	42bb      	cmp	r3, r7
 800e400:	db04      	blt.n	800e40c <__s2b+0x78>
 800e402:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e406:	340a      	adds	r4, #10
 800e408:	2509      	movs	r5, #9
 800e40a:	e7f6      	b.n	800e3fa <__s2b+0x66>
 800e40c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e410:	4601      	mov	r1, r0
 800e412:	3b30      	subs	r3, #48	; 0x30
 800e414:	220a      	movs	r2, #10
 800e416:	4630      	mov	r0, r6
 800e418:	f7ff ff76 	bl	800e308 <__multadd>
 800e41c:	e7ee      	b.n	800e3fc <__s2b+0x68>
 800e41e:	bf00      	nop
 800e420:	0801012c 	.word	0x0801012c
 800e424:	080101b8 	.word	0x080101b8

0800e428 <__hi0bits>:
 800e428:	0c03      	lsrs	r3, r0, #16
 800e42a:	041b      	lsls	r3, r3, #16
 800e42c:	b9d3      	cbnz	r3, 800e464 <__hi0bits+0x3c>
 800e42e:	0400      	lsls	r0, r0, #16
 800e430:	2310      	movs	r3, #16
 800e432:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e436:	bf04      	itt	eq
 800e438:	0200      	lsleq	r0, r0, #8
 800e43a:	3308      	addeq	r3, #8
 800e43c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e440:	bf04      	itt	eq
 800e442:	0100      	lsleq	r0, r0, #4
 800e444:	3304      	addeq	r3, #4
 800e446:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e44a:	bf04      	itt	eq
 800e44c:	0080      	lsleq	r0, r0, #2
 800e44e:	3302      	addeq	r3, #2
 800e450:	2800      	cmp	r0, #0
 800e452:	db05      	blt.n	800e460 <__hi0bits+0x38>
 800e454:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e458:	f103 0301 	add.w	r3, r3, #1
 800e45c:	bf08      	it	eq
 800e45e:	2320      	moveq	r3, #32
 800e460:	4618      	mov	r0, r3
 800e462:	4770      	bx	lr
 800e464:	2300      	movs	r3, #0
 800e466:	e7e4      	b.n	800e432 <__hi0bits+0xa>

0800e468 <__lo0bits>:
 800e468:	6803      	ldr	r3, [r0, #0]
 800e46a:	f013 0207 	ands.w	r2, r3, #7
 800e46e:	4601      	mov	r1, r0
 800e470:	d00b      	beq.n	800e48a <__lo0bits+0x22>
 800e472:	07da      	lsls	r2, r3, #31
 800e474:	d423      	bmi.n	800e4be <__lo0bits+0x56>
 800e476:	0798      	lsls	r0, r3, #30
 800e478:	bf49      	itett	mi
 800e47a:	085b      	lsrmi	r3, r3, #1
 800e47c:	089b      	lsrpl	r3, r3, #2
 800e47e:	2001      	movmi	r0, #1
 800e480:	600b      	strmi	r3, [r1, #0]
 800e482:	bf5c      	itt	pl
 800e484:	600b      	strpl	r3, [r1, #0]
 800e486:	2002      	movpl	r0, #2
 800e488:	4770      	bx	lr
 800e48a:	b298      	uxth	r0, r3
 800e48c:	b9a8      	cbnz	r0, 800e4ba <__lo0bits+0x52>
 800e48e:	0c1b      	lsrs	r3, r3, #16
 800e490:	2010      	movs	r0, #16
 800e492:	b2da      	uxtb	r2, r3
 800e494:	b90a      	cbnz	r2, 800e49a <__lo0bits+0x32>
 800e496:	3008      	adds	r0, #8
 800e498:	0a1b      	lsrs	r3, r3, #8
 800e49a:	071a      	lsls	r2, r3, #28
 800e49c:	bf04      	itt	eq
 800e49e:	091b      	lsreq	r3, r3, #4
 800e4a0:	3004      	addeq	r0, #4
 800e4a2:	079a      	lsls	r2, r3, #30
 800e4a4:	bf04      	itt	eq
 800e4a6:	089b      	lsreq	r3, r3, #2
 800e4a8:	3002      	addeq	r0, #2
 800e4aa:	07da      	lsls	r2, r3, #31
 800e4ac:	d403      	bmi.n	800e4b6 <__lo0bits+0x4e>
 800e4ae:	085b      	lsrs	r3, r3, #1
 800e4b0:	f100 0001 	add.w	r0, r0, #1
 800e4b4:	d005      	beq.n	800e4c2 <__lo0bits+0x5a>
 800e4b6:	600b      	str	r3, [r1, #0]
 800e4b8:	4770      	bx	lr
 800e4ba:	4610      	mov	r0, r2
 800e4bc:	e7e9      	b.n	800e492 <__lo0bits+0x2a>
 800e4be:	2000      	movs	r0, #0
 800e4c0:	4770      	bx	lr
 800e4c2:	2020      	movs	r0, #32
 800e4c4:	4770      	bx	lr
	...

0800e4c8 <__i2b>:
 800e4c8:	b510      	push	{r4, lr}
 800e4ca:	460c      	mov	r4, r1
 800e4cc:	2101      	movs	r1, #1
 800e4ce:	f7ff feb9 	bl	800e244 <_Balloc>
 800e4d2:	4602      	mov	r2, r0
 800e4d4:	b928      	cbnz	r0, 800e4e2 <__i2b+0x1a>
 800e4d6:	4b05      	ldr	r3, [pc, #20]	; (800e4ec <__i2b+0x24>)
 800e4d8:	4805      	ldr	r0, [pc, #20]	; (800e4f0 <__i2b+0x28>)
 800e4da:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e4de:	f7fe fbeb 	bl	800ccb8 <__assert_func>
 800e4e2:	2301      	movs	r3, #1
 800e4e4:	6144      	str	r4, [r0, #20]
 800e4e6:	6103      	str	r3, [r0, #16]
 800e4e8:	bd10      	pop	{r4, pc}
 800e4ea:	bf00      	nop
 800e4ec:	0801012c 	.word	0x0801012c
 800e4f0:	080101b8 	.word	0x080101b8

0800e4f4 <__multiply>:
 800e4f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4f8:	4691      	mov	r9, r2
 800e4fa:	690a      	ldr	r2, [r1, #16]
 800e4fc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e500:	429a      	cmp	r2, r3
 800e502:	bfb8      	it	lt
 800e504:	460b      	movlt	r3, r1
 800e506:	460c      	mov	r4, r1
 800e508:	bfbc      	itt	lt
 800e50a:	464c      	movlt	r4, r9
 800e50c:	4699      	movlt	r9, r3
 800e50e:	6927      	ldr	r7, [r4, #16]
 800e510:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e514:	68a3      	ldr	r3, [r4, #8]
 800e516:	6861      	ldr	r1, [r4, #4]
 800e518:	eb07 060a 	add.w	r6, r7, sl
 800e51c:	42b3      	cmp	r3, r6
 800e51e:	b085      	sub	sp, #20
 800e520:	bfb8      	it	lt
 800e522:	3101      	addlt	r1, #1
 800e524:	f7ff fe8e 	bl	800e244 <_Balloc>
 800e528:	b930      	cbnz	r0, 800e538 <__multiply+0x44>
 800e52a:	4602      	mov	r2, r0
 800e52c:	4b44      	ldr	r3, [pc, #272]	; (800e640 <__multiply+0x14c>)
 800e52e:	4845      	ldr	r0, [pc, #276]	; (800e644 <__multiply+0x150>)
 800e530:	f240 115d 	movw	r1, #349	; 0x15d
 800e534:	f7fe fbc0 	bl	800ccb8 <__assert_func>
 800e538:	f100 0514 	add.w	r5, r0, #20
 800e53c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e540:	462b      	mov	r3, r5
 800e542:	2200      	movs	r2, #0
 800e544:	4543      	cmp	r3, r8
 800e546:	d321      	bcc.n	800e58c <__multiply+0x98>
 800e548:	f104 0314 	add.w	r3, r4, #20
 800e54c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e550:	f109 0314 	add.w	r3, r9, #20
 800e554:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e558:	9202      	str	r2, [sp, #8]
 800e55a:	1b3a      	subs	r2, r7, r4
 800e55c:	3a15      	subs	r2, #21
 800e55e:	f022 0203 	bic.w	r2, r2, #3
 800e562:	3204      	adds	r2, #4
 800e564:	f104 0115 	add.w	r1, r4, #21
 800e568:	428f      	cmp	r7, r1
 800e56a:	bf38      	it	cc
 800e56c:	2204      	movcc	r2, #4
 800e56e:	9201      	str	r2, [sp, #4]
 800e570:	9a02      	ldr	r2, [sp, #8]
 800e572:	9303      	str	r3, [sp, #12]
 800e574:	429a      	cmp	r2, r3
 800e576:	d80c      	bhi.n	800e592 <__multiply+0x9e>
 800e578:	2e00      	cmp	r6, #0
 800e57a:	dd03      	ble.n	800e584 <__multiply+0x90>
 800e57c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e580:	2b00      	cmp	r3, #0
 800e582:	d05a      	beq.n	800e63a <__multiply+0x146>
 800e584:	6106      	str	r6, [r0, #16]
 800e586:	b005      	add	sp, #20
 800e588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e58c:	f843 2b04 	str.w	r2, [r3], #4
 800e590:	e7d8      	b.n	800e544 <__multiply+0x50>
 800e592:	f8b3 a000 	ldrh.w	sl, [r3]
 800e596:	f1ba 0f00 	cmp.w	sl, #0
 800e59a:	d024      	beq.n	800e5e6 <__multiply+0xf2>
 800e59c:	f104 0e14 	add.w	lr, r4, #20
 800e5a0:	46a9      	mov	r9, r5
 800e5a2:	f04f 0c00 	mov.w	ip, #0
 800e5a6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e5aa:	f8d9 1000 	ldr.w	r1, [r9]
 800e5ae:	fa1f fb82 	uxth.w	fp, r2
 800e5b2:	b289      	uxth	r1, r1
 800e5b4:	fb0a 110b 	mla	r1, sl, fp, r1
 800e5b8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e5bc:	f8d9 2000 	ldr.w	r2, [r9]
 800e5c0:	4461      	add	r1, ip
 800e5c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e5c6:	fb0a c20b 	mla	r2, sl, fp, ip
 800e5ca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e5ce:	b289      	uxth	r1, r1
 800e5d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e5d4:	4577      	cmp	r7, lr
 800e5d6:	f849 1b04 	str.w	r1, [r9], #4
 800e5da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e5de:	d8e2      	bhi.n	800e5a6 <__multiply+0xb2>
 800e5e0:	9a01      	ldr	r2, [sp, #4]
 800e5e2:	f845 c002 	str.w	ip, [r5, r2]
 800e5e6:	9a03      	ldr	r2, [sp, #12]
 800e5e8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e5ec:	3304      	adds	r3, #4
 800e5ee:	f1b9 0f00 	cmp.w	r9, #0
 800e5f2:	d020      	beq.n	800e636 <__multiply+0x142>
 800e5f4:	6829      	ldr	r1, [r5, #0]
 800e5f6:	f104 0c14 	add.w	ip, r4, #20
 800e5fa:	46ae      	mov	lr, r5
 800e5fc:	f04f 0a00 	mov.w	sl, #0
 800e600:	f8bc b000 	ldrh.w	fp, [ip]
 800e604:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e608:	fb09 220b 	mla	r2, r9, fp, r2
 800e60c:	4492      	add	sl, r2
 800e60e:	b289      	uxth	r1, r1
 800e610:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e614:	f84e 1b04 	str.w	r1, [lr], #4
 800e618:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e61c:	f8be 1000 	ldrh.w	r1, [lr]
 800e620:	0c12      	lsrs	r2, r2, #16
 800e622:	fb09 1102 	mla	r1, r9, r2, r1
 800e626:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e62a:	4567      	cmp	r7, ip
 800e62c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e630:	d8e6      	bhi.n	800e600 <__multiply+0x10c>
 800e632:	9a01      	ldr	r2, [sp, #4]
 800e634:	50a9      	str	r1, [r5, r2]
 800e636:	3504      	adds	r5, #4
 800e638:	e79a      	b.n	800e570 <__multiply+0x7c>
 800e63a:	3e01      	subs	r6, #1
 800e63c:	e79c      	b.n	800e578 <__multiply+0x84>
 800e63e:	bf00      	nop
 800e640:	0801012c 	.word	0x0801012c
 800e644:	080101b8 	.word	0x080101b8

0800e648 <__pow5mult>:
 800e648:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e64c:	4615      	mov	r5, r2
 800e64e:	f012 0203 	ands.w	r2, r2, #3
 800e652:	4606      	mov	r6, r0
 800e654:	460f      	mov	r7, r1
 800e656:	d007      	beq.n	800e668 <__pow5mult+0x20>
 800e658:	4c25      	ldr	r4, [pc, #148]	; (800e6f0 <__pow5mult+0xa8>)
 800e65a:	3a01      	subs	r2, #1
 800e65c:	2300      	movs	r3, #0
 800e65e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e662:	f7ff fe51 	bl	800e308 <__multadd>
 800e666:	4607      	mov	r7, r0
 800e668:	10ad      	asrs	r5, r5, #2
 800e66a:	d03d      	beq.n	800e6e8 <__pow5mult+0xa0>
 800e66c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e66e:	b97c      	cbnz	r4, 800e690 <__pow5mult+0x48>
 800e670:	2010      	movs	r0, #16
 800e672:	f7fc fce1 	bl	800b038 <malloc>
 800e676:	4602      	mov	r2, r0
 800e678:	6270      	str	r0, [r6, #36]	; 0x24
 800e67a:	b928      	cbnz	r0, 800e688 <__pow5mult+0x40>
 800e67c:	4b1d      	ldr	r3, [pc, #116]	; (800e6f4 <__pow5mult+0xac>)
 800e67e:	481e      	ldr	r0, [pc, #120]	; (800e6f8 <__pow5mult+0xb0>)
 800e680:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e684:	f7fe fb18 	bl	800ccb8 <__assert_func>
 800e688:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e68c:	6004      	str	r4, [r0, #0]
 800e68e:	60c4      	str	r4, [r0, #12]
 800e690:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e694:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e698:	b94c      	cbnz	r4, 800e6ae <__pow5mult+0x66>
 800e69a:	f240 2171 	movw	r1, #625	; 0x271
 800e69e:	4630      	mov	r0, r6
 800e6a0:	f7ff ff12 	bl	800e4c8 <__i2b>
 800e6a4:	2300      	movs	r3, #0
 800e6a6:	f8c8 0008 	str.w	r0, [r8, #8]
 800e6aa:	4604      	mov	r4, r0
 800e6ac:	6003      	str	r3, [r0, #0]
 800e6ae:	f04f 0900 	mov.w	r9, #0
 800e6b2:	07eb      	lsls	r3, r5, #31
 800e6b4:	d50a      	bpl.n	800e6cc <__pow5mult+0x84>
 800e6b6:	4639      	mov	r1, r7
 800e6b8:	4622      	mov	r2, r4
 800e6ba:	4630      	mov	r0, r6
 800e6bc:	f7ff ff1a 	bl	800e4f4 <__multiply>
 800e6c0:	4639      	mov	r1, r7
 800e6c2:	4680      	mov	r8, r0
 800e6c4:	4630      	mov	r0, r6
 800e6c6:	f7ff fdfd 	bl	800e2c4 <_Bfree>
 800e6ca:	4647      	mov	r7, r8
 800e6cc:	106d      	asrs	r5, r5, #1
 800e6ce:	d00b      	beq.n	800e6e8 <__pow5mult+0xa0>
 800e6d0:	6820      	ldr	r0, [r4, #0]
 800e6d2:	b938      	cbnz	r0, 800e6e4 <__pow5mult+0x9c>
 800e6d4:	4622      	mov	r2, r4
 800e6d6:	4621      	mov	r1, r4
 800e6d8:	4630      	mov	r0, r6
 800e6da:	f7ff ff0b 	bl	800e4f4 <__multiply>
 800e6de:	6020      	str	r0, [r4, #0]
 800e6e0:	f8c0 9000 	str.w	r9, [r0]
 800e6e4:	4604      	mov	r4, r0
 800e6e6:	e7e4      	b.n	800e6b2 <__pow5mult+0x6a>
 800e6e8:	4638      	mov	r0, r7
 800e6ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6ee:	bf00      	nop
 800e6f0:	08010308 	.word	0x08010308
 800e6f4:	0800ffc0 	.word	0x0800ffc0
 800e6f8:	080101b8 	.word	0x080101b8

0800e6fc <__lshift>:
 800e6fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e700:	460c      	mov	r4, r1
 800e702:	6849      	ldr	r1, [r1, #4]
 800e704:	6923      	ldr	r3, [r4, #16]
 800e706:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e70a:	68a3      	ldr	r3, [r4, #8]
 800e70c:	4607      	mov	r7, r0
 800e70e:	4691      	mov	r9, r2
 800e710:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e714:	f108 0601 	add.w	r6, r8, #1
 800e718:	42b3      	cmp	r3, r6
 800e71a:	db0b      	blt.n	800e734 <__lshift+0x38>
 800e71c:	4638      	mov	r0, r7
 800e71e:	f7ff fd91 	bl	800e244 <_Balloc>
 800e722:	4605      	mov	r5, r0
 800e724:	b948      	cbnz	r0, 800e73a <__lshift+0x3e>
 800e726:	4602      	mov	r2, r0
 800e728:	4b2a      	ldr	r3, [pc, #168]	; (800e7d4 <__lshift+0xd8>)
 800e72a:	482b      	ldr	r0, [pc, #172]	; (800e7d8 <__lshift+0xdc>)
 800e72c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e730:	f7fe fac2 	bl	800ccb8 <__assert_func>
 800e734:	3101      	adds	r1, #1
 800e736:	005b      	lsls	r3, r3, #1
 800e738:	e7ee      	b.n	800e718 <__lshift+0x1c>
 800e73a:	2300      	movs	r3, #0
 800e73c:	f100 0114 	add.w	r1, r0, #20
 800e740:	f100 0210 	add.w	r2, r0, #16
 800e744:	4618      	mov	r0, r3
 800e746:	4553      	cmp	r3, sl
 800e748:	db37      	blt.n	800e7ba <__lshift+0xbe>
 800e74a:	6920      	ldr	r0, [r4, #16]
 800e74c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e750:	f104 0314 	add.w	r3, r4, #20
 800e754:	f019 091f 	ands.w	r9, r9, #31
 800e758:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e75c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e760:	d02f      	beq.n	800e7c2 <__lshift+0xc6>
 800e762:	f1c9 0e20 	rsb	lr, r9, #32
 800e766:	468a      	mov	sl, r1
 800e768:	f04f 0c00 	mov.w	ip, #0
 800e76c:	681a      	ldr	r2, [r3, #0]
 800e76e:	fa02 f209 	lsl.w	r2, r2, r9
 800e772:	ea42 020c 	orr.w	r2, r2, ip
 800e776:	f84a 2b04 	str.w	r2, [sl], #4
 800e77a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e77e:	4298      	cmp	r0, r3
 800e780:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e784:	d8f2      	bhi.n	800e76c <__lshift+0x70>
 800e786:	1b03      	subs	r3, r0, r4
 800e788:	3b15      	subs	r3, #21
 800e78a:	f023 0303 	bic.w	r3, r3, #3
 800e78e:	3304      	adds	r3, #4
 800e790:	f104 0215 	add.w	r2, r4, #21
 800e794:	4290      	cmp	r0, r2
 800e796:	bf38      	it	cc
 800e798:	2304      	movcc	r3, #4
 800e79a:	f841 c003 	str.w	ip, [r1, r3]
 800e79e:	f1bc 0f00 	cmp.w	ip, #0
 800e7a2:	d001      	beq.n	800e7a8 <__lshift+0xac>
 800e7a4:	f108 0602 	add.w	r6, r8, #2
 800e7a8:	3e01      	subs	r6, #1
 800e7aa:	4638      	mov	r0, r7
 800e7ac:	612e      	str	r6, [r5, #16]
 800e7ae:	4621      	mov	r1, r4
 800e7b0:	f7ff fd88 	bl	800e2c4 <_Bfree>
 800e7b4:	4628      	mov	r0, r5
 800e7b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e7ba:	f842 0f04 	str.w	r0, [r2, #4]!
 800e7be:	3301      	adds	r3, #1
 800e7c0:	e7c1      	b.n	800e746 <__lshift+0x4a>
 800e7c2:	3904      	subs	r1, #4
 800e7c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e7c8:	f841 2f04 	str.w	r2, [r1, #4]!
 800e7cc:	4298      	cmp	r0, r3
 800e7ce:	d8f9      	bhi.n	800e7c4 <__lshift+0xc8>
 800e7d0:	e7ea      	b.n	800e7a8 <__lshift+0xac>
 800e7d2:	bf00      	nop
 800e7d4:	0801012c 	.word	0x0801012c
 800e7d8:	080101b8 	.word	0x080101b8

0800e7dc <__mcmp>:
 800e7dc:	b530      	push	{r4, r5, lr}
 800e7de:	6902      	ldr	r2, [r0, #16]
 800e7e0:	690c      	ldr	r4, [r1, #16]
 800e7e2:	1b12      	subs	r2, r2, r4
 800e7e4:	d10e      	bne.n	800e804 <__mcmp+0x28>
 800e7e6:	f100 0314 	add.w	r3, r0, #20
 800e7ea:	3114      	adds	r1, #20
 800e7ec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e7f0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e7f4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e7f8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e7fc:	42a5      	cmp	r5, r4
 800e7fe:	d003      	beq.n	800e808 <__mcmp+0x2c>
 800e800:	d305      	bcc.n	800e80e <__mcmp+0x32>
 800e802:	2201      	movs	r2, #1
 800e804:	4610      	mov	r0, r2
 800e806:	bd30      	pop	{r4, r5, pc}
 800e808:	4283      	cmp	r3, r0
 800e80a:	d3f3      	bcc.n	800e7f4 <__mcmp+0x18>
 800e80c:	e7fa      	b.n	800e804 <__mcmp+0x28>
 800e80e:	f04f 32ff 	mov.w	r2, #4294967295
 800e812:	e7f7      	b.n	800e804 <__mcmp+0x28>

0800e814 <__mdiff>:
 800e814:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e818:	460c      	mov	r4, r1
 800e81a:	4606      	mov	r6, r0
 800e81c:	4611      	mov	r1, r2
 800e81e:	4620      	mov	r0, r4
 800e820:	4690      	mov	r8, r2
 800e822:	f7ff ffdb 	bl	800e7dc <__mcmp>
 800e826:	1e05      	subs	r5, r0, #0
 800e828:	d110      	bne.n	800e84c <__mdiff+0x38>
 800e82a:	4629      	mov	r1, r5
 800e82c:	4630      	mov	r0, r6
 800e82e:	f7ff fd09 	bl	800e244 <_Balloc>
 800e832:	b930      	cbnz	r0, 800e842 <__mdiff+0x2e>
 800e834:	4b3a      	ldr	r3, [pc, #232]	; (800e920 <__mdiff+0x10c>)
 800e836:	4602      	mov	r2, r0
 800e838:	f240 2132 	movw	r1, #562	; 0x232
 800e83c:	4839      	ldr	r0, [pc, #228]	; (800e924 <__mdiff+0x110>)
 800e83e:	f7fe fa3b 	bl	800ccb8 <__assert_func>
 800e842:	2301      	movs	r3, #1
 800e844:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e848:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e84c:	bfa4      	itt	ge
 800e84e:	4643      	movge	r3, r8
 800e850:	46a0      	movge	r8, r4
 800e852:	4630      	mov	r0, r6
 800e854:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e858:	bfa6      	itte	ge
 800e85a:	461c      	movge	r4, r3
 800e85c:	2500      	movge	r5, #0
 800e85e:	2501      	movlt	r5, #1
 800e860:	f7ff fcf0 	bl	800e244 <_Balloc>
 800e864:	b920      	cbnz	r0, 800e870 <__mdiff+0x5c>
 800e866:	4b2e      	ldr	r3, [pc, #184]	; (800e920 <__mdiff+0x10c>)
 800e868:	4602      	mov	r2, r0
 800e86a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e86e:	e7e5      	b.n	800e83c <__mdiff+0x28>
 800e870:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e874:	6926      	ldr	r6, [r4, #16]
 800e876:	60c5      	str	r5, [r0, #12]
 800e878:	f104 0914 	add.w	r9, r4, #20
 800e87c:	f108 0514 	add.w	r5, r8, #20
 800e880:	f100 0e14 	add.w	lr, r0, #20
 800e884:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e888:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e88c:	f108 0210 	add.w	r2, r8, #16
 800e890:	46f2      	mov	sl, lr
 800e892:	2100      	movs	r1, #0
 800e894:	f859 3b04 	ldr.w	r3, [r9], #4
 800e898:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e89c:	fa1f f883 	uxth.w	r8, r3
 800e8a0:	fa11 f18b 	uxtah	r1, r1, fp
 800e8a4:	0c1b      	lsrs	r3, r3, #16
 800e8a6:	eba1 0808 	sub.w	r8, r1, r8
 800e8aa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e8ae:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e8b2:	fa1f f888 	uxth.w	r8, r8
 800e8b6:	1419      	asrs	r1, r3, #16
 800e8b8:	454e      	cmp	r6, r9
 800e8ba:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e8be:	f84a 3b04 	str.w	r3, [sl], #4
 800e8c2:	d8e7      	bhi.n	800e894 <__mdiff+0x80>
 800e8c4:	1b33      	subs	r3, r6, r4
 800e8c6:	3b15      	subs	r3, #21
 800e8c8:	f023 0303 	bic.w	r3, r3, #3
 800e8cc:	3304      	adds	r3, #4
 800e8ce:	3415      	adds	r4, #21
 800e8d0:	42a6      	cmp	r6, r4
 800e8d2:	bf38      	it	cc
 800e8d4:	2304      	movcc	r3, #4
 800e8d6:	441d      	add	r5, r3
 800e8d8:	4473      	add	r3, lr
 800e8da:	469e      	mov	lr, r3
 800e8dc:	462e      	mov	r6, r5
 800e8de:	4566      	cmp	r6, ip
 800e8e0:	d30e      	bcc.n	800e900 <__mdiff+0xec>
 800e8e2:	f10c 0203 	add.w	r2, ip, #3
 800e8e6:	1b52      	subs	r2, r2, r5
 800e8e8:	f022 0203 	bic.w	r2, r2, #3
 800e8ec:	3d03      	subs	r5, #3
 800e8ee:	45ac      	cmp	ip, r5
 800e8f0:	bf38      	it	cc
 800e8f2:	2200      	movcc	r2, #0
 800e8f4:	441a      	add	r2, r3
 800e8f6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e8fa:	b17b      	cbz	r3, 800e91c <__mdiff+0x108>
 800e8fc:	6107      	str	r7, [r0, #16]
 800e8fe:	e7a3      	b.n	800e848 <__mdiff+0x34>
 800e900:	f856 8b04 	ldr.w	r8, [r6], #4
 800e904:	fa11 f288 	uxtah	r2, r1, r8
 800e908:	1414      	asrs	r4, r2, #16
 800e90a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e90e:	b292      	uxth	r2, r2
 800e910:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e914:	f84e 2b04 	str.w	r2, [lr], #4
 800e918:	1421      	asrs	r1, r4, #16
 800e91a:	e7e0      	b.n	800e8de <__mdiff+0xca>
 800e91c:	3f01      	subs	r7, #1
 800e91e:	e7ea      	b.n	800e8f6 <__mdiff+0xe2>
 800e920:	0801012c 	.word	0x0801012c
 800e924:	080101b8 	.word	0x080101b8

0800e928 <__ulp>:
 800e928:	b082      	sub	sp, #8
 800e92a:	ed8d 0b00 	vstr	d0, [sp]
 800e92e:	9b01      	ldr	r3, [sp, #4]
 800e930:	4912      	ldr	r1, [pc, #72]	; (800e97c <__ulp+0x54>)
 800e932:	4019      	ands	r1, r3
 800e934:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800e938:	2900      	cmp	r1, #0
 800e93a:	dd05      	ble.n	800e948 <__ulp+0x20>
 800e93c:	2200      	movs	r2, #0
 800e93e:	460b      	mov	r3, r1
 800e940:	ec43 2b10 	vmov	d0, r2, r3
 800e944:	b002      	add	sp, #8
 800e946:	4770      	bx	lr
 800e948:	4249      	negs	r1, r1
 800e94a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800e94e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800e952:	f04f 0200 	mov.w	r2, #0
 800e956:	f04f 0300 	mov.w	r3, #0
 800e95a:	da04      	bge.n	800e966 <__ulp+0x3e>
 800e95c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800e960:	fa41 f300 	asr.w	r3, r1, r0
 800e964:	e7ec      	b.n	800e940 <__ulp+0x18>
 800e966:	f1a0 0114 	sub.w	r1, r0, #20
 800e96a:	291e      	cmp	r1, #30
 800e96c:	bfda      	itte	le
 800e96e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800e972:	fa20 f101 	lsrle.w	r1, r0, r1
 800e976:	2101      	movgt	r1, #1
 800e978:	460a      	mov	r2, r1
 800e97a:	e7e1      	b.n	800e940 <__ulp+0x18>
 800e97c:	7ff00000 	.word	0x7ff00000

0800e980 <__b2d>:
 800e980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e982:	6905      	ldr	r5, [r0, #16]
 800e984:	f100 0714 	add.w	r7, r0, #20
 800e988:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800e98c:	1f2e      	subs	r6, r5, #4
 800e98e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800e992:	4620      	mov	r0, r4
 800e994:	f7ff fd48 	bl	800e428 <__hi0bits>
 800e998:	f1c0 0320 	rsb	r3, r0, #32
 800e99c:	280a      	cmp	r0, #10
 800e99e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ea1c <__b2d+0x9c>
 800e9a2:	600b      	str	r3, [r1, #0]
 800e9a4:	dc14      	bgt.n	800e9d0 <__b2d+0x50>
 800e9a6:	f1c0 0e0b 	rsb	lr, r0, #11
 800e9aa:	fa24 f10e 	lsr.w	r1, r4, lr
 800e9ae:	42b7      	cmp	r7, r6
 800e9b0:	ea41 030c 	orr.w	r3, r1, ip
 800e9b4:	bf34      	ite	cc
 800e9b6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e9ba:	2100      	movcs	r1, #0
 800e9bc:	3015      	adds	r0, #21
 800e9be:	fa04 f000 	lsl.w	r0, r4, r0
 800e9c2:	fa21 f10e 	lsr.w	r1, r1, lr
 800e9c6:	ea40 0201 	orr.w	r2, r0, r1
 800e9ca:	ec43 2b10 	vmov	d0, r2, r3
 800e9ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e9d0:	42b7      	cmp	r7, r6
 800e9d2:	bf3a      	itte	cc
 800e9d4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e9d8:	f1a5 0608 	subcc.w	r6, r5, #8
 800e9dc:	2100      	movcs	r1, #0
 800e9de:	380b      	subs	r0, #11
 800e9e0:	d017      	beq.n	800ea12 <__b2d+0x92>
 800e9e2:	f1c0 0c20 	rsb	ip, r0, #32
 800e9e6:	fa04 f500 	lsl.w	r5, r4, r0
 800e9ea:	42be      	cmp	r6, r7
 800e9ec:	fa21 f40c 	lsr.w	r4, r1, ip
 800e9f0:	ea45 0504 	orr.w	r5, r5, r4
 800e9f4:	bf8c      	ite	hi
 800e9f6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800e9fa:	2400      	movls	r4, #0
 800e9fc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800ea00:	fa01 f000 	lsl.w	r0, r1, r0
 800ea04:	fa24 f40c 	lsr.w	r4, r4, ip
 800ea08:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ea0c:	ea40 0204 	orr.w	r2, r0, r4
 800ea10:	e7db      	b.n	800e9ca <__b2d+0x4a>
 800ea12:	ea44 030c 	orr.w	r3, r4, ip
 800ea16:	460a      	mov	r2, r1
 800ea18:	e7d7      	b.n	800e9ca <__b2d+0x4a>
 800ea1a:	bf00      	nop
 800ea1c:	3ff00000 	.word	0x3ff00000

0800ea20 <__d2b>:
 800ea20:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ea24:	4689      	mov	r9, r1
 800ea26:	2101      	movs	r1, #1
 800ea28:	ec57 6b10 	vmov	r6, r7, d0
 800ea2c:	4690      	mov	r8, r2
 800ea2e:	f7ff fc09 	bl	800e244 <_Balloc>
 800ea32:	4604      	mov	r4, r0
 800ea34:	b930      	cbnz	r0, 800ea44 <__d2b+0x24>
 800ea36:	4602      	mov	r2, r0
 800ea38:	4b25      	ldr	r3, [pc, #148]	; (800ead0 <__d2b+0xb0>)
 800ea3a:	4826      	ldr	r0, [pc, #152]	; (800ead4 <__d2b+0xb4>)
 800ea3c:	f240 310a 	movw	r1, #778	; 0x30a
 800ea40:	f7fe f93a 	bl	800ccb8 <__assert_func>
 800ea44:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ea48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ea4c:	bb35      	cbnz	r5, 800ea9c <__d2b+0x7c>
 800ea4e:	2e00      	cmp	r6, #0
 800ea50:	9301      	str	r3, [sp, #4]
 800ea52:	d028      	beq.n	800eaa6 <__d2b+0x86>
 800ea54:	4668      	mov	r0, sp
 800ea56:	9600      	str	r6, [sp, #0]
 800ea58:	f7ff fd06 	bl	800e468 <__lo0bits>
 800ea5c:	9900      	ldr	r1, [sp, #0]
 800ea5e:	b300      	cbz	r0, 800eaa2 <__d2b+0x82>
 800ea60:	9a01      	ldr	r2, [sp, #4]
 800ea62:	f1c0 0320 	rsb	r3, r0, #32
 800ea66:	fa02 f303 	lsl.w	r3, r2, r3
 800ea6a:	430b      	orrs	r3, r1
 800ea6c:	40c2      	lsrs	r2, r0
 800ea6e:	6163      	str	r3, [r4, #20]
 800ea70:	9201      	str	r2, [sp, #4]
 800ea72:	9b01      	ldr	r3, [sp, #4]
 800ea74:	61a3      	str	r3, [r4, #24]
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	bf14      	ite	ne
 800ea7a:	2202      	movne	r2, #2
 800ea7c:	2201      	moveq	r2, #1
 800ea7e:	6122      	str	r2, [r4, #16]
 800ea80:	b1d5      	cbz	r5, 800eab8 <__d2b+0x98>
 800ea82:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ea86:	4405      	add	r5, r0
 800ea88:	f8c9 5000 	str.w	r5, [r9]
 800ea8c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ea90:	f8c8 0000 	str.w	r0, [r8]
 800ea94:	4620      	mov	r0, r4
 800ea96:	b003      	add	sp, #12
 800ea98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ea9c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800eaa0:	e7d5      	b.n	800ea4e <__d2b+0x2e>
 800eaa2:	6161      	str	r1, [r4, #20]
 800eaa4:	e7e5      	b.n	800ea72 <__d2b+0x52>
 800eaa6:	a801      	add	r0, sp, #4
 800eaa8:	f7ff fcde 	bl	800e468 <__lo0bits>
 800eaac:	9b01      	ldr	r3, [sp, #4]
 800eaae:	6163      	str	r3, [r4, #20]
 800eab0:	2201      	movs	r2, #1
 800eab2:	6122      	str	r2, [r4, #16]
 800eab4:	3020      	adds	r0, #32
 800eab6:	e7e3      	b.n	800ea80 <__d2b+0x60>
 800eab8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800eabc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800eac0:	f8c9 0000 	str.w	r0, [r9]
 800eac4:	6918      	ldr	r0, [r3, #16]
 800eac6:	f7ff fcaf 	bl	800e428 <__hi0bits>
 800eaca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800eace:	e7df      	b.n	800ea90 <__d2b+0x70>
 800ead0:	0801012c 	.word	0x0801012c
 800ead4:	080101b8 	.word	0x080101b8

0800ead8 <__ratio>:
 800ead8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eadc:	4688      	mov	r8, r1
 800eade:	4669      	mov	r1, sp
 800eae0:	4681      	mov	r9, r0
 800eae2:	f7ff ff4d 	bl	800e980 <__b2d>
 800eae6:	a901      	add	r1, sp, #4
 800eae8:	4640      	mov	r0, r8
 800eaea:	ec55 4b10 	vmov	r4, r5, d0
 800eaee:	f7ff ff47 	bl	800e980 <__b2d>
 800eaf2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800eaf6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800eafa:	eba3 0c02 	sub.w	ip, r3, r2
 800eafe:	e9dd 3200 	ldrd	r3, r2, [sp]
 800eb02:	1a9b      	subs	r3, r3, r2
 800eb04:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800eb08:	ec51 0b10 	vmov	r0, r1, d0
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	bfd6      	itet	le
 800eb10:	460a      	movle	r2, r1
 800eb12:	462a      	movgt	r2, r5
 800eb14:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800eb18:	468b      	mov	fp, r1
 800eb1a:	462f      	mov	r7, r5
 800eb1c:	bfd4      	ite	le
 800eb1e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800eb22:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800eb26:	4620      	mov	r0, r4
 800eb28:	ee10 2a10 	vmov	r2, s0
 800eb2c:	465b      	mov	r3, fp
 800eb2e:	4639      	mov	r1, r7
 800eb30:	f7f1 fea4 	bl	800087c <__aeabi_ddiv>
 800eb34:	ec41 0b10 	vmov	d0, r0, r1
 800eb38:	b003      	add	sp, #12
 800eb3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800eb3e <__copybits>:
 800eb3e:	3901      	subs	r1, #1
 800eb40:	b570      	push	{r4, r5, r6, lr}
 800eb42:	1149      	asrs	r1, r1, #5
 800eb44:	6914      	ldr	r4, [r2, #16]
 800eb46:	3101      	adds	r1, #1
 800eb48:	f102 0314 	add.w	r3, r2, #20
 800eb4c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800eb50:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800eb54:	1f05      	subs	r5, r0, #4
 800eb56:	42a3      	cmp	r3, r4
 800eb58:	d30c      	bcc.n	800eb74 <__copybits+0x36>
 800eb5a:	1aa3      	subs	r3, r4, r2
 800eb5c:	3b11      	subs	r3, #17
 800eb5e:	f023 0303 	bic.w	r3, r3, #3
 800eb62:	3211      	adds	r2, #17
 800eb64:	42a2      	cmp	r2, r4
 800eb66:	bf88      	it	hi
 800eb68:	2300      	movhi	r3, #0
 800eb6a:	4418      	add	r0, r3
 800eb6c:	2300      	movs	r3, #0
 800eb6e:	4288      	cmp	r0, r1
 800eb70:	d305      	bcc.n	800eb7e <__copybits+0x40>
 800eb72:	bd70      	pop	{r4, r5, r6, pc}
 800eb74:	f853 6b04 	ldr.w	r6, [r3], #4
 800eb78:	f845 6f04 	str.w	r6, [r5, #4]!
 800eb7c:	e7eb      	b.n	800eb56 <__copybits+0x18>
 800eb7e:	f840 3b04 	str.w	r3, [r0], #4
 800eb82:	e7f4      	b.n	800eb6e <__copybits+0x30>

0800eb84 <__any_on>:
 800eb84:	f100 0214 	add.w	r2, r0, #20
 800eb88:	6900      	ldr	r0, [r0, #16]
 800eb8a:	114b      	asrs	r3, r1, #5
 800eb8c:	4298      	cmp	r0, r3
 800eb8e:	b510      	push	{r4, lr}
 800eb90:	db11      	blt.n	800ebb6 <__any_on+0x32>
 800eb92:	dd0a      	ble.n	800ebaa <__any_on+0x26>
 800eb94:	f011 011f 	ands.w	r1, r1, #31
 800eb98:	d007      	beq.n	800ebaa <__any_on+0x26>
 800eb9a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800eb9e:	fa24 f001 	lsr.w	r0, r4, r1
 800eba2:	fa00 f101 	lsl.w	r1, r0, r1
 800eba6:	428c      	cmp	r4, r1
 800eba8:	d10b      	bne.n	800ebc2 <__any_on+0x3e>
 800ebaa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ebae:	4293      	cmp	r3, r2
 800ebb0:	d803      	bhi.n	800ebba <__any_on+0x36>
 800ebb2:	2000      	movs	r0, #0
 800ebb4:	bd10      	pop	{r4, pc}
 800ebb6:	4603      	mov	r3, r0
 800ebb8:	e7f7      	b.n	800ebaa <__any_on+0x26>
 800ebba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ebbe:	2900      	cmp	r1, #0
 800ebc0:	d0f5      	beq.n	800ebae <__any_on+0x2a>
 800ebc2:	2001      	movs	r0, #1
 800ebc4:	e7f6      	b.n	800ebb4 <__any_on+0x30>

0800ebc6 <_calloc_r>:
 800ebc6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ebc8:	fba1 2402 	umull	r2, r4, r1, r2
 800ebcc:	b94c      	cbnz	r4, 800ebe2 <_calloc_r+0x1c>
 800ebce:	4611      	mov	r1, r2
 800ebd0:	9201      	str	r2, [sp, #4]
 800ebd2:	f7fc fac3 	bl	800b15c <_malloc_r>
 800ebd6:	9a01      	ldr	r2, [sp, #4]
 800ebd8:	4605      	mov	r5, r0
 800ebda:	b930      	cbnz	r0, 800ebea <_calloc_r+0x24>
 800ebdc:	4628      	mov	r0, r5
 800ebde:	b003      	add	sp, #12
 800ebe0:	bd30      	pop	{r4, r5, pc}
 800ebe2:	220c      	movs	r2, #12
 800ebe4:	6002      	str	r2, [r0, #0]
 800ebe6:	2500      	movs	r5, #0
 800ebe8:	e7f8      	b.n	800ebdc <_calloc_r+0x16>
 800ebea:	4621      	mov	r1, r4
 800ebec:	f7fc fa42 	bl	800b074 <memset>
 800ebf0:	e7f4      	b.n	800ebdc <_calloc_r+0x16>

0800ebf2 <__ssputs_r>:
 800ebf2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ebf6:	688e      	ldr	r6, [r1, #8]
 800ebf8:	429e      	cmp	r6, r3
 800ebfa:	4682      	mov	sl, r0
 800ebfc:	460c      	mov	r4, r1
 800ebfe:	4690      	mov	r8, r2
 800ec00:	461f      	mov	r7, r3
 800ec02:	d838      	bhi.n	800ec76 <__ssputs_r+0x84>
 800ec04:	898a      	ldrh	r2, [r1, #12]
 800ec06:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ec0a:	d032      	beq.n	800ec72 <__ssputs_r+0x80>
 800ec0c:	6825      	ldr	r5, [r4, #0]
 800ec0e:	6909      	ldr	r1, [r1, #16]
 800ec10:	eba5 0901 	sub.w	r9, r5, r1
 800ec14:	6965      	ldr	r5, [r4, #20]
 800ec16:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ec1a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ec1e:	3301      	adds	r3, #1
 800ec20:	444b      	add	r3, r9
 800ec22:	106d      	asrs	r5, r5, #1
 800ec24:	429d      	cmp	r5, r3
 800ec26:	bf38      	it	cc
 800ec28:	461d      	movcc	r5, r3
 800ec2a:	0553      	lsls	r3, r2, #21
 800ec2c:	d531      	bpl.n	800ec92 <__ssputs_r+0xa0>
 800ec2e:	4629      	mov	r1, r5
 800ec30:	f7fc fa94 	bl	800b15c <_malloc_r>
 800ec34:	4606      	mov	r6, r0
 800ec36:	b950      	cbnz	r0, 800ec4e <__ssputs_r+0x5c>
 800ec38:	230c      	movs	r3, #12
 800ec3a:	f8ca 3000 	str.w	r3, [sl]
 800ec3e:	89a3      	ldrh	r3, [r4, #12]
 800ec40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec44:	81a3      	strh	r3, [r4, #12]
 800ec46:	f04f 30ff 	mov.w	r0, #4294967295
 800ec4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec4e:	6921      	ldr	r1, [r4, #16]
 800ec50:	464a      	mov	r2, r9
 800ec52:	f7fc fa01 	bl	800b058 <memcpy>
 800ec56:	89a3      	ldrh	r3, [r4, #12]
 800ec58:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ec5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ec60:	81a3      	strh	r3, [r4, #12]
 800ec62:	6126      	str	r6, [r4, #16]
 800ec64:	6165      	str	r5, [r4, #20]
 800ec66:	444e      	add	r6, r9
 800ec68:	eba5 0509 	sub.w	r5, r5, r9
 800ec6c:	6026      	str	r6, [r4, #0]
 800ec6e:	60a5      	str	r5, [r4, #8]
 800ec70:	463e      	mov	r6, r7
 800ec72:	42be      	cmp	r6, r7
 800ec74:	d900      	bls.n	800ec78 <__ssputs_r+0x86>
 800ec76:	463e      	mov	r6, r7
 800ec78:	6820      	ldr	r0, [r4, #0]
 800ec7a:	4632      	mov	r2, r6
 800ec7c:	4641      	mov	r1, r8
 800ec7e:	f000 fad1 	bl	800f224 <memmove>
 800ec82:	68a3      	ldr	r3, [r4, #8]
 800ec84:	1b9b      	subs	r3, r3, r6
 800ec86:	60a3      	str	r3, [r4, #8]
 800ec88:	6823      	ldr	r3, [r4, #0]
 800ec8a:	4433      	add	r3, r6
 800ec8c:	6023      	str	r3, [r4, #0]
 800ec8e:	2000      	movs	r0, #0
 800ec90:	e7db      	b.n	800ec4a <__ssputs_r+0x58>
 800ec92:	462a      	mov	r2, r5
 800ec94:	f000 fae0 	bl	800f258 <_realloc_r>
 800ec98:	4606      	mov	r6, r0
 800ec9a:	2800      	cmp	r0, #0
 800ec9c:	d1e1      	bne.n	800ec62 <__ssputs_r+0x70>
 800ec9e:	6921      	ldr	r1, [r4, #16]
 800eca0:	4650      	mov	r0, sl
 800eca2:	f7fc f9ef 	bl	800b084 <_free_r>
 800eca6:	e7c7      	b.n	800ec38 <__ssputs_r+0x46>

0800eca8 <_svfiprintf_r>:
 800eca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecac:	4698      	mov	r8, r3
 800ecae:	898b      	ldrh	r3, [r1, #12]
 800ecb0:	061b      	lsls	r3, r3, #24
 800ecb2:	b09d      	sub	sp, #116	; 0x74
 800ecb4:	4607      	mov	r7, r0
 800ecb6:	460d      	mov	r5, r1
 800ecb8:	4614      	mov	r4, r2
 800ecba:	d50e      	bpl.n	800ecda <_svfiprintf_r+0x32>
 800ecbc:	690b      	ldr	r3, [r1, #16]
 800ecbe:	b963      	cbnz	r3, 800ecda <_svfiprintf_r+0x32>
 800ecc0:	2140      	movs	r1, #64	; 0x40
 800ecc2:	f7fc fa4b 	bl	800b15c <_malloc_r>
 800ecc6:	6028      	str	r0, [r5, #0]
 800ecc8:	6128      	str	r0, [r5, #16]
 800ecca:	b920      	cbnz	r0, 800ecd6 <_svfiprintf_r+0x2e>
 800eccc:	230c      	movs	r3, #12
 800ecce:	603b      	str	r3, [r7, #0]
 800ecd0:	f04f 30ff 	mov.w	r0, #4294967295
 800ecd4:	e0d1      	b.n	800ee7a <_svfiprintf_r+0x1d2>
 800ecd6:	2340      	movs	r3, #64	; 0x40
 800ecd8:	616b      	str	r3, [r5, #20]
 800ecda:	2300      	movs	r3, #0
 800ecdc:	9309      	str	r3, [sp, #36]	; 0x24
 800ecde:	2320      	movs	r3, #32
 800ece0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ece4:	f8cd 800c 	str.w	r8, [sp, #12]
 800ece8:	2330      	movs	r3, #48	; 0x30
 800ecea:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ee94 <_svfiprintf_r+0x1ec>
 800ecee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ecf2:	f04f 0901 	mov.w	r9, #1
 800ecf6:	4623      	mov	r3, r4
 800ecf8:	469a      	mov	sl, r3
 800ecfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ecfe:	b10a      	cbz	r2, 800ed04 <_svfiprintf_r+0x5c>
 800ed00:	2a25      	cmp	r2, #37	; 0x25
 800ed02:	d1f9      	bne.n	800ecf8 <_svfiprintf_r+0x50>
 800ed04:	ebba 0b04 	subs.w	fp, sl, r4
 800ed08:	d00b      	beq.n	800ed22 <_svfiprintf_r+0x7a>
 800ed0a:	465b      	mov	r3, fp
 800ed0c:	4622      	mov	r2, r4
 800ed0e:	4629      	mov	r1, r5
 800ed10:	4638      	mov	r0, r7
 800ed12:	f7ff ff6e 	bl	800ebf2 <__ssputs_r>
 800ed16:	3001      	adds	r0, #1
 800ed18:	f000 80aa 	beq.w	800ee70 <_svfiprintf_r+0x1c8>
 800ed1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ed1e:	445a      	add	r2, fp
 800ed20:	9209      	str	r2, [sp, #36]	; 0x24
 800ed22:	f89a 3000 	ldrb.w	r3, [sl]
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	f000 80a2 	beq.w	800ee70 <_svfiprintf_r+0x1c8>
 800ed2c:	2300      	movs	r3, #0
 800ed2e:	f04f 32ff 	mov.w	r2, #4294967295
 800ed32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ed36:	f10a 0a01 	add.w	sl, sl, #1
 800ed3a:	9304      	str	r3, [sp, #16]
 800ed3c:	9307      	str	r3, [sp, #28]
 800ed3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ed42:	931a      	str	r3, [sp, #104]	; 0x68
 800ed44:	4654      	mov	r4, sl
 800ed46:	2205      	movs	r2, #5
 800ed48:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed4c:	4851      	ldr	r0, [pc, #324]	; (800ee94 <_svfiprintf_r+0x1ec>)
 800ed4e:	f7f1 fa5f 	bl	8000210 <memchr>
 800ed52:	9a04      	ldr	r2, [sp, #16]
 800ed54:	b9d8      	cbnz	r0, 800ed8e <_svfiprintf_r+0xe6>
 800ed56:	06d0      	lsls	r0, r2, #27
 800ed58:	bf44      	itt	mi
 800ed5a:	2320      	movmi	r3, #32
 800ed5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ed60:	0711      	lsls	r1, r2, #28
 800ed62:	bf44      	itt	mi
 800ed64:	232b      	movmi	r3, #43	; 0x2b
 800ed66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ed6a:	f89a 3000 	ldrb.w	r3, [sl]
 800ed6e:	2b2a      	cmp	r3, #42	; 0x2a
 800ed70:	d015      	beq.n	800ed9e <_svfiprintf_r+0xf6>
 800ed72:	9a07      	ldr	r2, [sp, #28]
 800ed74:	4654      	mov	r4, sl
 800ed76:	2000      	movs	r0, #0
 800ed78:	f04f 0c0a 	mov.w	ip, #10
 800ed7c:	4621      	mov	r1, r4
 800ed7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ed82:	3b30      	subs	r3, #48	; 0x30
 800ed84:	2b09      	cmp	r3, #9
 800ed86:	d94e      	bls.n	800ee26 <_svfiprintf_r+0x17e>
 800ed88:	b1b0      	cbz	r0, 800edb8 <_svfiprintf_r+0x110>
 800ed8a:	9207      	str	r2, [sp, #28]
 800ed8c:	e014      	b.n	800edb8 <_svfiprintf_r+0x110>
 800ed8e:	eba0 0308 	sub.w	r3, r0, r8
 800ed92:	fa09 f303 	lsl.w	r3, r9, r3
 800ed96:	4313      	orrs	r3, r2
 800ed98:	9304      	str	r3, [sp, #16]
 800ed9a:	46a2      	mov	sl, r4
 800ed9c:	e7d2      	b.n	800ed44 <_svfiprintf_r+0x9c>
 800ed9e:	9b03      	ldr	r3, [sp, #12]
 800eda0:	1d19      	adds	r1, r3, #4
 800eda2:	681b      	ldr	r3, [r3, #0]
 800eda4:	9103      	str	r1, [sp, #12]
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	bfbb      	ittet	lt
 800edaa:	425b      	neglt	r3, r3
 800edac:	f042 0202 	orrlt.w	r2, r2, #2
 800edb0:	9307      	strge	r3, [sp, #28]
 800edb2:	9307      	strlt	r3, [sp, #28]
 800edb4:	bfb8      	it	lt
 800edb6:	9204      	strlt	r2, [sp, #16]
 800edb8:	7823      	ldrb	r3, [r4, #0]
 800edba:	2b2e      	cmp	r3, #46	; 0x2e
 800edbc:	d10c      	bne.n	800edd8 <_svfiprintf_r+0x130>
 800edbe:	7863      	ldrb	r3, [r4, #1]
 800edc0:	2b2a      	cmp	r3, #42	; 0x2a
 800edc2:	d135      	bne.n	800ee30 <_svfiprintf_r+0x188>
 800edc4:	9b03      	ldr	r3, [sp, #12]
 800edc6:	1d1a      	adds	r2, r3, #4
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	9203      	str	r2, [sp, #12]
 800edcc:	2b00      	cmp	r3, #0
 800edce:	bfb8      	it	lt
 800edd0:	f04f 33ff 	movlt.w	r3, #4294967295
 800edd4:	3402      	adds	r4, #2
 800edd6:	9305      	str	r3, [sp, #20]
 800edd8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800eea4 <_svfiprintf_r+0x1fc>
 800eddc:	7821      	ldrb	r1, [r4, #0]
 800edde:	2203      	movs	r2, #3
 800ede0:	4650      	mov	r0, sl
 800ede2:	f7f1 fa15 	bl	8000210 <memchr>
 800ede6:	b140      	cbz	r0, 800edfa <_svfiprintf_r+0x152>
 800ede8:	2340      	movs	r3, #64	; 0x40
 800edea:	eba0 000a 	sub.w	r0, r0, sl
 800edee:	fa03 f000 	lsl.w	r0, r3, r0
 800edf2:	9b04      	ldr	r3, [sp, #16]
 800edf4:	4303      	orrs	r3, r0
 800edf6:	3401      	adds	r4, #1
 800edf8:	9304      	str	r3, [sp, #16]
 800edfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800edfe:	4826      	ldr	r0, [pc, #152]	; (800ee98 <_svfiprintf_r+0x1f0>)
 800ee00:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ee04:	2206      	movs	r2, #6
 800ee06:	f7f1 fa03 	bl	8000210 <memchr>
 800ee0a:	2800      	cmp	r0, #0
 800ee0c:	d038      	beq.n	800ee80 <_svfiprintf_r+0x1d8>
 800ee0e:	4b23      	ldr	r3, [pc, #140]	; (800ee9c <_svfiprintf_r+0x1f4>)
 800ee10:	bb1b      	cbnz	r3, 800ee5a <_svfiprintf_r+0x1b2>
 800ee12:	9b03      	ldr	r3, [sp, #12]
 800ee14:	3307      	adds	r3, #7
 800ee16:	f023 0307 	bic.w	r3, r3, #7
 800ee1a:	3308      	adds	r3, #8
 800ee1c:	9303      	str	r3, [sp, #12]
 800ee1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ee20:	4433      	add	r3, r6
 800ee22:	9309      	str	r3, [sp, #36]	; 0x24
 800ee24:	e767      	b.n	800ecf6 <_svfiprintf_r+0x4e>
 800ee26:	fb0c 3202 	mla	r2, ip, r2, r3
 800ee2a:	460c      	mov	r4, r1
 800ee2c:	2001      	movs	r0, #1
 800ee2e:	e7a5      	b.n	800ed7c <_svfiprintf_r+0xd4>
 800ee30:	2300      	movs	r3, #0
 800ee32:	3401      	adds	r4, #1
 800ee34:	9305      	str	r3, [sp, #20]
 800ee36:	4619      	mov	r1, r3
 800ee38:	f04f 0c0a 	mov.w	ip, #10
 800ee3c:	4620      	mov	r0, r4
 800ee3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ee42:	3a30      	subs	r2, #48	; 0x30
 800ee44:	2a09      	cmp	r2, #9
 800ee46:	d903      	bls.n	800ee50 <_svfiprintf_r+0x1a8>
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d0c5      	beq.n	800edd8 <_svfiprintf_r+0x130>
 800ee4c:	9105      	str	r1, [sp, #20]
 800ee4e:	e7c3      	b.n	800edd8 <_svfiprintf_r+0x130>
 800ee50:	fb0c 2101 	mla	r1, ip, r1, r2
 800ee54:	4604      	mov	r4, r0
 800ee56:	2301      	movs	r3, #1
 800ee58:	e7f0      	b.n	800ee3c <_svfiprintf_r+0x194>
 800ee5a:	ab03      	add	r3, sp, #12
 800ee5c:	9300      	str	r3, [sp, #0]
 800ee5e:	462a      	mov	r2, r5
 800ee60:	4b0f      	ldr	r3, [pc, #60]	; (800eea0 <_svfiprintf_r+0x1f8>)
 800ee62:	a904      	add	r1, sp, #16
 800ee64:	4638      	mov	r0, r7
 800ee66:	f7fc fa8d 	bl	800b384 <_printf_float>
 800ee6a:	1c42      	adds	r2, r0, #1
 800ee6c:	4606      	mov	r6, r0
 800ee6e:	d1d6      	bne.n	800ee1e <_svfiprintf_r+0x176>
 800ee70:	89ab      	ldrh	r3, [r5, #12]
 800ee72:	065b      	lsls	r3, r3, #25
 800ee74:	f53f af2c 	bmi.w	800ecd0 <_svfiprintf_r+0x28>
 800ee78:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ee7a:	b01d      	add	sp, #116	; 0x74
 800ee7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee80:	ab03      	add	r3, sp, #12
 800ee82:	9300      	str	r3, [sp, #0]
 800ee84:	462a      	mov	r2, r5
 800ee86:	4b06      	ldr	r3, [pc, #24]	; (800eea0 <_svfiprintf_r+0x1f8>)
 800ee88:	a904      	add	r1, sp, #16
 800ee8a:	4638      	mov	r0, r7
 800ee8c:	f7fc fd1e 	bl	800b8cc <_printf_i>
 800ee90:	e7eb      	b.n	800ee6a <_svfiprintf_r+0x1c2>
 800ee92:	bf00      	nop
 800ee94:	08010314 	.word	0x08010314
 800ee98:	0801031e 	.word	0x0801031e
 800ee9c:	0800b385 	.word	0x0800b385
 800eea0:	0800ebf3 	.word	0x0800ebf3
 800eea4:	0801031a 	.word	0x0801031a

0800eea8 <__sfputc_r>:
 800eea8:	6893      	ldr	r3, [r2, #8]
 800eeaa:	3b01      	subs	r3, #1
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	b410      	push	{r4}
 800eeb0:	6093      	str	r3, [r2, #8]
 800eeb2:	da08      	bge.n	800eec6 <__sfputc_r+0x1e>
 800eeb4:	6994      	ldr	r4, [r2, #24]
 800eeb6:	42a3      	cmp	r3, r4
 800eeb8:	db01      	blt.n	800eebe <__sfputc_r+0x16>
 800eeba:	290a      	cmp	r1, #10
 800eebc:	d103      	bne.n	800eec6 <__sfputc_r+0x1e>
 800eebe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eec2:	f7fd be27 	b.w	800cb14 <__swbuf_r>
 800eec6:	6813      	ldr	r3, [r2, #0]
 800eec8:	1c58      	adds	r0, r3, #1
 800eeca:	6010      	str	r0, [r2, #0]
 800eecc:	7019      	strb	r1, [r3, #0]
 800eece:	4608      	mov	r0, r1
 800eed0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eed4:	4770      	bx	lr

0800eed6 <__sfputs_r>:
 800eed6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eed8:	4606      	mov	r6, r0
 800eeda:	460f      	mov	r7, r1
 800eedc:	4614      	mov	r4, r2
 800eede:	18d5      	adds	r5, r2, r3
 800eee0:	42ac      	cmp	r4, r5
 800eee2:	d101      	bne.n	800eee8 <__sfputs_r+0x12>
 800eee4:	2000      	movs	r0, #0
 800eee6:	e007      	b.n	800eef8 <__sfputs_r+0x22>
 800eee8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eeec:	463a      	mov	r2, r7
 800eeee:	4630      	mov	r0, r6
 800eef0:	f7ff ffda 	bl	800eea8 <__sfputc_r>
 800eef4:	1c43      	adds	r3, r0, #1
 800eef6:	d1f3      	bne.n	800eee0 <__sfputs_r+0xa>
 800eef8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800eefc <_vfiprintf_r>:
 800eefc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef00:	460d      	mov	r5, r1
 800ef02:	b09d      	sub	sp, #116	; 0x74
 800ef04:	4614      	mov	r4, r2
 800ef06:	4698      	mov	r8, r3
 800ef08:	4606      	mov	r6, r0
 800ef0a:	b118      	cbz	r0, 800ef14 <_vfiprintf_r+0x18>
 800ef0c:	6983      	ldr	r3, [r0, #24]
 800ef0e:	b90b      	cbnz	r3, 800ef14 <_vfiprintf_r+0x18>
 800ef10:	f7fb ffcc 	bl	800aeac <__sinit>
 800ef14:	4b89      	ldr	r3, [pc, #548]	; (800f13c <_vfiprintf_r+0x240>)
 800ef16:	429d      	cmp	r5, r3
 800ef18:	d11b      	bne.n	800ef52 <_vfiprintf_r+0x56>
 800ef1a:	6875      	ldr	r5, [r6, #4]
 800ef1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ef1e:	07d9      	lsls	r1, r3, #31
 800ef20:	d405      	bmi.n	800ef2e <_vfiprintf_r+0x32>
 800ef22:	89ab      	ldrh	r3, [r5, #12]
 800ef24:	059a      	lsls	r2, r3, #22
 800ef26:	d402      	bmi.n	800ef2e <_vfiprintf_r+0x32>
 800ef28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ef2a:	f7fc f882 	bl	800b032 <__retarget_lock_acquire_recursive>
 800ef2e:	89ab      	ldrh	r3, [r5, #12]
 800ef30:	071b      	lsls	r3, r3, #28
 800ef32:	d501      	bpl.n	800ef38 <_vfiprintf_r+0x3c>
 800ef34:	692b      	ldr	r3, [r5, #16]
 800ef36:	b9eb      	cbnz	r3, 800ef74 <_vfiprintf_r+0x78>
 800ef38:	4629      	mov	r1, r5
 800ef3a:	4630      	mov	r0, r6
 800ef3c:	f7fd fe4e 	bl	800cbdc <__swsetup_r>
 800ef40:	b1c0      	cbz	r0, 800ef74 <_vfiprintf_r+0x78>
 800ef42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ef44:	07dc      	lsls	r4, r3, #31
 800ef46:	d50e      	bpl.n	800ef66 <_vfiprintf_r+0x6a>
 800ef48:	f04f 30ff 	mov.w	r0, #4294967295
 800ef4c:	b01d      	add	sp, #116	; 0x74
 800ef4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef52:	4b7b      	ldr	r3, [pc, #492]	; (800f140 <_vfiprintf_r+0x244>)
 800ef54:	429d      	cmp	r5, r3
 800ef56:	d101      	bne.n	800ef5c <_vfiprintf_r+0x60>
 800ef58:	68b5      	ldr	r5, [r6, #8]
 800ef5a:	e7df      	b.n	800ef1c <_vfiprintf_r+0x20>
 800ef5c:	4b79      	ldr	r3, [pc, #484]	; (800f144 <_vfiprintf_r+0x248>)
 800ef5e:	429d      	cmp	r5, r3
 800ef60:	bf08      	it	eq
 800ef62:	68f5      	ldreq	r5, [r6, #12]
 800ef64:	e7da      	b.n	800ef1c <_vfiprintf_r+0x20>
 800ef66:	89ab      	ldrh	r3, [r5, #12]
 800ef68:	0598      	lsls	r0, r3, #22
 800ef6a:	d4ed      	bmi.n	800ef48 <_vfiprintf_r+0x4c>
 800ef6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ef6e:	f7fc f861 	bl	800b034 <__retarget_lock_release_recursive>
 800ef72:	e7e9      	b.n	800ef48 <_vfiprintf_r+0x4c>
 800ef74:	2300      	movs	r3, #0
 800ef76:	9309      	str	r3, [sp, #36]	; 0x24
 800ef78:	2320      	movs	r3, #32
 800ef7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ef7e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ef82:	2330      	movs	r3, #48	; 0x30
 800ef84:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f148 <_vfiprintf_r+0x24c>
 800ef88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ef8c:	f04f 0901 	mov.w	r9, #1
 800ef90:	4623      	mov	r3, r4
 800ef92:	469a      	mov	sl, r3
 800ef94:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ef98:	b10a      	cbz	r2, 800ef9e <_vfiprintf_r+0xa2>
 800ef9a:	2a25      	cmp	r2, #37	; 0x25
 800ef9c:	d1f9      	bne.n	800ef92 <_vfiprintf_r+0x96>
 800ef9e:	ebba 0b04 	subs.w	fp, sl, r4
 800efa2:	d00b      	beq.n	800efbc <_vfiprintf_r+0xc0>
 800efa4:	465b      	mov	r3, fp
 800efa6:	4622      	mov	r2, r4
 800efa8:	4629      	mov	r1, r5
 800efaa:	4630      	mov	r0, r6
 800efac:	f7ff ff93 	bl	800eed6 <__sfputs_r>
 800efb0:	3001      	adds	r0, #1
 800efb2:	f000 80aa 	beq.w	800f10a <_vfiprintf_r+0x20e>
 800efb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800efb8:	445a      	add	r2, fp
 800efba:	9209      	str	r2, [sp, #36]	; 0x24
 800efbc:	f89a 3000 	ldrb.w	r3, [sl]
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	f000 80a2 	beq.w	800f10a <_vfiprintf_r+0x20e>
 800efc6:	2300      	movs	r3, #0
 800efc8:	f04f 32ff 	mov.w	r2, #4294967295
 800efcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800efd0:	f10a 0a01 	add.w	sl, sl, #1
 800efd4:	9304      	str	r3, [sp, #16]
 800efd6:	9307      	str	r3, [sp, #28]
 800efd8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800efdc:	931a      	str	r3, [sp, #104]	; 0x68
 800efde:	4654      	mov	r4, sl
 800efe0:	2205      	movs	r2, #5
 800efe2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800efe6:	4858      	ldr	r0, [pc, #352]	; (800f148 <_vfiprintf_r+0x24c>)
 800efe8:	f7f1 f912 	bl	8000210 <memchr>
 800efec:	9a04      	ldr	r2, [sp, #16]
 800efee:	b9d8      	cbnz	r0, 800f028 <_vfiprintf_r+0x12c>
 800eff0:	06d1      	lsls	r1, r2, #27
 800eff2:	bf44      	itt	mi
 800eff4:	2320      	movmi	r3, #32
 800eff6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800effa:	0713      	lsls	r3, r2, #28
 800effc:	bf44      	itt	mi
 800effe:	232b      	movmi	r3, #43	; 0x2b
 800f000:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f004:	f89a 3000 	ldrb.w	r3, [sl]
 800f008:	2b2a      	cmp	r3, #42	; 0x2a
 800f00a:	d015      	beq.n	800f038 <_vfiprintf_r+0x13c>
 800f00c:	9a07      	ldr	r2, [sp, #28]
 800f00e:	4654      	mov	r4, sl
 800f010:	2000      	movs	r0, #0
 800f012:	f04f 0c0a 	mov.w	ip, #10
 800f016:	4621      	mov	r1, r4
 800f018:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f01c:	3b30      	subs	r3, #48	; 0x30
 800f01e:	2b09      	cmp	r3, #9
 800f020:	d94e      	bls.n	800f0c0 <_vfiprintf_r+0x1c4>
 800f022:	b1b0      	cbz	r0, 800f052 <_vfiprintf_r+0x156>
 800f024:	9207      	str	r2, [sp, #28]
 800f026:	e014      	b.n	800f052 <_vfiprintf_r+0x156>
 800f028:	eba0 0308 	sub.w	r3, r0, r8
 800f02c:	fa09 f303 	lsl.w	r3, r9, r3
 800f030:	4313      	orrs	r3, r2
 800f032:	9304      	str	r3, [sp, #16]
 800f034:	46a2      	mov	sl, r4
 800f036:	e7d2      	b.n	800efde <_vfiprintf_r+0xe2>
 800f038:	9b03      	ldr	r3, [sp, #12]
 800f03a:	1d19      	adds	r1, r3, #4
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	9103      	str	r1, [sp, #12]
 800f040:	2b00      	cmp	r3, #0
 800f042:	bfbb      	ittet	lt
 800f044:	425b      	neglt	r3, r3
 800f046:	f042 0202 	orrlt.w	r2, r2, #2
 800f04a:	9307      	strge	r3, [sp, #28]
 800f04c:	9307      	strlt	r3, [sp, #28]
 800f04e:	bfb8      	it	lt
 800f050:	9204      	strlt	r2, [sp, #16]
 800f052:	7823      	ldrb	r3, [r4, #0]
 800f054:	2b2e      	cmp	r3, #46	; 0x2e
 800f056:	d10c      	bne.n	800f072 <_vfiprintf_r+0x176>
 800f058:	7863      	ldrb	r3, [r4, #1]
 800f05a:	2b2a      	cmp	r3, #42	; 0x2a
 800f05c:	d135      	bne.n	800f0ca <_vfiprintf_r+0x1ce>
 800f05e:	9b03      	ldr	r3, [sp, #12]
 800f060:	1d1a      	adds	r2, r3, #4
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	9203      	str	r2, [sp, #12]
 800f066:	2b00      	cmp	r3, #0
 800f068:	bfb8      	it	lt
 800f06a:	f04f 33ff 	movlt.w	r3, #4294967295
 800f06e:	3402      	adds	r4, #2
 800f070:	9305      	str	r3, [sp, #20]
 800f072:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f158 <_vfiprintf_r+0x25c>
 800f076:	7821      	ldrb	r1, [r4, #0]
 800f078:	2203      	movs	r2, #3
 800f07a:	4650      	mov	r0, sl
 800f07c:	f7f1 f8c8 	bl	8000210 <memchr>
 800f080:	b140      	cbz	r0, 800f094 <_vfiprintf_r+0x198>
 800f082:	2340      	movs	r3, #64	; 0x40
 800f084:	eba0 000a 	sub.w	r0, r0, sl
 800f088:	fa03 f000 	lsl.w	r0, r3, r0
 800f08c:	9b04      	ldr	r3, [sp, #16]
 800f08e:	4303      	orrs	r3, r0
 800f090:	3401      	adds	r4, #1
 800f092:	9304      	str	r3, [sp, #16]
 800f094:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f098:	482c      	ldr	r0, [pc, #176]	; (800f14c <_vfiprintf_r+0x250>)
 800f09a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f09e:	2206      	movs	r2, #6
 800f0a0:	f7f1 f8b6 	bl	8000210 <memchr>
 800f0a4:	2800      	cmp	r0, #0
 800f0a6:	d03f      	beq.n	800f128 <_vfiprintf_r+0x22c>
 800f0a8:	4b29      	ldr	r3, [pc, #164]	; (800f150 <_vfiprintf_r+0x254>)
 800f0aa:	bb1b      	cbnz	r3, 800f0f4 <_vfiprintf_r+0x1f8>
 800f0ac:	9b03      	ldr	r3, [sp, #12]
 800f0ae:	3307      	adds	r3, #7
 800f0b0:	f023 0307 	bic.w	r3, r3, #7
 800f0b4:	3308      	adds	r3, #8
 800f0b6:	9303      	str	r3, [sp, #12]
 800f0b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f0ba:	443b      	add	r3, r7
 800f0bc:	9309      	str	r3, [sp, #36]	; 0x24
 800f0be:	e767      	b.n	800ef90 <_vfiprintf_r+0x94>
 800f0c0:	fb0c 3202 	mla	r2, ip, r2, r3
 800f0c4:	460c      	mov	r4, r1
 800f0c6:	2001      	movs	r0, #1
 800f0c8:	e7a5      	b.n	800f016 <_vfiprintf_r+0x11a>
 800f0ca:	2300      	movs	r3, #0
 800f0cc:	3401      	adds	r4, #1
 800f0ce:	9305      	str	r3, [sp, #20]
 800f0d0:	4619      	mov	r1, r3
 800f0d2:	f04f 0c0a 	mov.w	ip, #10
 800f0d6:	4620      	mov	r0, r4
 800f0d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f0dc:	3a30      	subs	r2, #48	; 0x30
 800f0de:	2a09      	cmp	r2, #9
 800f0e0:	d903      	bls.n	800f0ea <_vfiprintf_r+0x1ee>
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d0c5      	beq.n	800f072 <_vfiprintf_r+0x176>
 800f0e6:	9105      	str	r1, [sp, #20]
 800f0e8:	e7c3      	b.n	800f072 <_vfiprintf_r+0x176>
 800f0ea:	fb0c 2101 	mla	r1, ip, r1, r2
 800f0ee:	4604      	mov	r4, r0
 800f0f0:	2301      	movs	r3, #1
 800f0f2:	e7f0      	b.n	800f0d6 <_vfiprintf_r+0x1da>
 800f0f4:	ab03      	add	r3, sp, #12
 800f0f6:	9300      	str	r3, [sp, #0]
 800f0f8:	462a      	mov	r2, r5
 800f0fa:	4b16      	ldr	r3, [pc, #88]	; (800f154 <_vfiprintf_r+0x258>)
 800f0fc:	a904      	add	r1, sp, #16
 800f0fe:	4630      	mov	r0, r6
 800f100:	f7fc f940 	bl	800b384 <_printf_float>
 800f104:	4607      	mov	r7, r0
 800f106:	1c78      	adds	r0, r7, #1
 800f108:	d1d6      	bne.n	800f0b8 <_vfiprintf_r+0x1bc>
 800f10a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f10c:	07d9      	lsls	r1, r3, #31
 800f10e:	d405      	bmi.n	800f11c <_vfiprintf_r+0x220>
 800f110:	89ab      	ldrh	r3, [r5, #12]
 800f112:	059a      	lsls	r2, r3, #22
 800f114:	d402      	bmi.n	800f11c <_vfiprintf_r+0x220>
 800f116:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f118:	f7fb ff8c 	bl	800b034 <__retarget_lock_release_recursive>
 800f11c:	89ab      	ldrh	r3, [r5, #12]
 800f11e:	065b      	lsls	r3, r3, #25
 800f120:	f53f af12 	bmi.w	800ef48 <_vfiprintf_r+0x4c>
 800f124:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f126:	e711      	b.n	800ef4c <_vfiprintf_r+0x50>
 800f128:	ab03      	add	r3, sp, #12
 800f12a:	9300      	str	r3, [sp, #0]
 800f12c:	462a      	mov	r2, r5
 800f12e:	4b09      	ldr	r3, [pc, #36]	; (800f154 <_vfiprintf_r+0x258>)
 800f130:	a904      	add	r1, sp, #16
 800f132:	4630      	mov	r0, r6
 800f134:	f7fc fbca 	bl	800b8cc <_printf_i>
 800f138:	e7e4      	b.n	800f104 <_vfiprintf_r+0x208>
 800f13a:	bf00      	nop
 800f13c:	0800ff48 	.word	0x0800ff48
 800f140:	0800ff68 	.word	0x0800ff68
 800f144:	0800ff28 	.word	0x0800ff28
 800f148:	08010314 	.word	0x08010314
 800f14c:	0801031e 	.word	0x0801031e
 800f150:	0800b385 	.word	0x0800b385
 800f154:	0800eed7 	.word	0x0800eed7
 800f158:	0801031a 	.word	0x0801031a

0800f15c <_read_r>:
 800f15c:	b538      	push	{r3, r4, r5, lr}
 800f15e:	4d07      	ldr	r5, [pc, #28]	; (800f17c <_read_r+0x20>)
 800f160:	4604      	mov	r4, r0
 800f162:	4608      	mov	r0, r1
 800f164:	4611      	mov	r1, r2
 800f166:	2200      	movs	r2, #0
 800f168:	602a      	str	r2, [r5, #0]
 800f16a:	461a      	mov	r2, r3
 800f16c:	f7f4 fe5a 	bl	8003e24 <_read>
 800f170:	1c43      	adds	r3, r0, #1
 800f172:	d102      	bne.n	800f17a <_read_r+0x1e>
 800f174:	682b      	ldr	r3, [r5, #0]
 800f176:	b103      	cbz	r3, 800f17a <_read_r+0x1e>
 800f178:	6023      	str	r3, [r4, #0]
 800f17a:	bd38      	pop	{r3, r4, r5, pc}
 800f17c:	2001748c 	.word	0x2001748c

0800f180 <nan>:
 800f180:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f188 <nan+0x8>
 800f184:	4770      	bx	lr
 800f186:	bf00      	nop
 800f188:	00000000 	.word	0x00000000
 800f18c:	7ff80000 	.word	0x7ff80000

0800f190 <strncmp>:
 800f190:	b510      	push	{r4, lr}
 800f192:	b17a      	cbz	r2, 800f1b4 <strncmp+0x24>
 800f194:	4603      	mov	r3, r0
 800f196:	3901      	subs	r1, #1
 800f198:	1884      	adds	r4, r0, r2
 800f19a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f19e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f1a2:	4290      	cmp	r0, r2
 800f1a4:	d101      	bne.n	800f1aa <strncmp+0x1a>
 800f1a6:	42a3      	cmp	r3, r4
 800f1a8:	d101      	bne.n	800f1ae <strncmp+0x1e>
 800f1aa:	1a80      	subs	r0, r0, r2
 800f1ac:	bd10      	pop	{r4, pc}
 800f1ae:	2800      	cmp	r0, #0
 800f1b0:	d1f3      	bne.n	800f19a <strncmp+0xa>
 800f1b2:	e7fa      	b.n	800f1aa <strncmp+0x1a>
 800f1b4:	4610      	mov	r0, r2
 800f1b6:	e7f9      	b.n	800f1ac <strncmp+0x1c>

0800f1b8 <__ascii_wctomb>:
 800f1b8:	b149      	cbz	r1, 800f1ce <__ascii_wctomb+0x16>
 800f1ba:	2aff      	cmp	r2, #255	; 0xff
 800f1bc:	bf85      	ittet	hi
 800f1be:	238a      	movhi	r3, #138	; 0x8a
 800f1c0:	6003      	strhi	r3, [r0, #0]
 800f1c2:	700a      	strbls	r2, [r1, #0]
 800f1c4:	f04f 30ff 	movhi.w	r0, #4294967295
 800f1c8:	bf98      	it	ls
 800f1ca:	2001      	movls	r0, #1
 800f1cc:	4770      	bx	lr
 800f1ce:	4608      	mov	r0, r1
 800f1d0:	4770      	bx	lr

0800f1d2 <abort>:
 800f1d2:	b508      	push	{r3, lr}
 800f1d4:	2006      	movs	r0, #6
 800f1d6:	f000 f897 	bl	800f308 <raise>
 800f1da:	2001      	movs	r0, #1
 800f1dc:	f7f4 fe18 	bl	8003e10 <_exit>

0800f1e0 <_fstat_r>:
 800f1e0:	b538      	push	{r3, r4, r5, lr}
 800f1e2:	4d07      	ldr	r5, [pc, #28]	; (800f200 <_fstat_r+0x20>)
 800f1e4:	2300      	movs	r3, #0
 800f1e6:	4604      	mov	r4, r0
 800f1e8:	4608      	mov	r0, r1
 800f1ea:	4611      	mov	r1, r2
 800f1ec:	602b      	str	r3, [r5, #0]
 800f1ee:	f7f4 fe42 	bl	8003e76 <_fstat>
 800f1f2:	1c43      	adds	r3, r0, #1
 800f1f4:	d102      	bne.n	800f1fc <_fstat_r+0x1c>
 800f1f6:	682b      	ldr	r3, [r5, #0]
 800f1f8:	b103      	cbz	r3, 800f1fc <_fstat_r+0x1c>
 800f1fa:	6023      	str	r3, [r4, #0]
 800f1fc:	bd38      	pop	{r3, r4, r5, pc}
 800f1fe:	bf00      	nop
 800f200:	2001748c 	.word	0x2001748c

0800f204 <_isatty_r>:
 800f204:	b538      	push	{r3, r4, r5, lr}
 800f206:	4d06      	ldr	r5, [pc, #24]	; (800f220 <_isatty_r+0x1c>)
 800f208:	2300      	movs	r3, #0
 800f20a:	4604      	mov	r4, r0
 800f20c:	4608      	mov	r0, r1
 800f20e:	602b      	str	r3, [r5, #0]
 800f210:	f7f4 fe41 	bl	8003e96 <_isatty>
 800f214:	1c43      	adds	r3, r0, #1
 800f216:	d102      	bne.n	800f21e <_isatty_r+0x1a>
 800f218:	682b      	ldr	r3, [r5, #0]
 800f21a:	b103      	cbz	r3, 800f21e <_isatty_r+0x1a>
 800f21c:	6023      	str	r3, [r4, #0]
 800f21e:	bd38      	pop	{r3, r4, r5, pc}
 800f220:	2001748c 	.word	0x2001748c

0800f224 <memmove>:
 800f224:	4288      	cmp	r0, r1
 800f226:	b510      	push	{r4, lr}
 800f228:	eb01 0402 	add.w	r4, r1, r2
 800f22c:	d902      	bls.n	800f234 <memmove+0x10>
 800f22e:	4284      	cmp	r4, r0
 800f230:	4623      	mov	r3, r4
 800f232:	d807      	bhi.n	800f244 <memmove+0x20>
 800f234:	1e43      	subs	r3, r0, #1
 800f236:	42a1      	cmp	r1, r4
 800f238:	d008      	beq.n	800f24c <memmove+0x28>
 800f23a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f23e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f242:	e7f8      	b.n	800f236 <memmove+0x12>
 800f244:	4402      	add	r2, r0
 800f246:	4601      	mov	r1, r0
 800f248:	428a      	cmp	r2, r1
 800f24a:	d100      	bne.n	800f24e <memmove+0x2a>
 800f24c:	bd10      	pop	{r4, pc}
 800f24e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f252:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f256:	e7f7      	b.n	800f248 <memmove+0x24>

0800f258 <_realloc_r>:
 800f258:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f25c:	4680      	mov	r8, r0
 800f25e:	4614      	mov	r4, r2
 800f260:	460e      	mov	r6, r1
 800f262:	b921      	cbnz	r1, 800f26e <_realloc_r+0x16>
 800f264:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f268:	4611      	mov	r1, r2
 800f26a:	f7fb bf77 	b.w	800b15c <_malloc_r>
 800f26e:	b92a      	cbnz	r2, 800f27c <_realloc_r+0x24>
 800f270:	f7fb ff08 	bl	800b084 <_free_r>
 800f274:	4625      	mov	r5, r4
 800f276:	4628      	mov	r0, r5
 800f278:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f27c:	f000 f860 	bl	800f340 <_malloc_usable_size_r>
 800f280:	4284      	cmp	r4, r0
 800f282:	4607      	mov	r7, r0
 800f284:	d802      	bhi.n	800f28c <_realloc_r+0x34>
 800f286:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f28a:	d812      	bhi.n	800f2b2 <_realloc_r+0x5a>
 800f28c:	4621      	mov	r1, r4
 800f28e:	4640      	mov	r0, r8
 800f290:	f7fb ff64 	bl	800b15c <_malloc_r>
 800f294:	4605      	mov	r5, r0
 800f296:	2800      	cmp	r0, #0
 800f298:	d0ed      	beq.n	800f276 <_realloc_r+0x1e>
 800f29a:	42bc      	cmp	r4, r7
 800f29c:	4622      	mov	r2, r4
 800f29e:	4631      	mov	r1, r6
 800f2a0:	bf28      	it	cs
 800f2a2:	463a      	movcs	r2, r7
 800f2a4:	f7fb fed8 	bl	800b058 <memcpy>
 800f2a8:	4631      	mov	r1, r6
 800f2aa:	4640      	mov	r0, r8
 800f2ac:	f7fb feea 	bl	800b084 <_free_r>
 800f2b0:	e7e1      	b.n	800f276 <_realloc_r+0x1e>
 800f2b2:	4635      	mov	r5, r6
 800f2b4:	e7df      	b.n	800f276 <_realloc_r+0x1e>

0800f2b6 <_raise_r>:
 800f2b6:	291f      	cmp	r1, #31
 800f2b8:	b538      	push	{r3, r4, r5, lr}
 800f2ba:	4604      	mov	r4, r0
 800f2bc:	460d      	mov	r5, r1
 800f2be:	d904      	bls.n	800f2ca <_raise_r+0x14>
 800f2c0:	2316      	movs	r3, #22
 800f2c2:	6003      	str	r3, [r0, #0]
 800f2c4:	f04f 30ff 	mov.w	r0, #4294967295
 800f2c8:	bd38      	pop	{r3, r4, r5, pc}
 800f2ca:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f2cc:	b112      	cbz	r2, 800f2d4 <_raise_r+0x1e>
 800f2ce:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f2d2:	b94b      	cbnz	r3, 800f2e8 <_raise_r+0x32>
 800f2d4:	4620      	mov	r0, r4
 800f2d6:	f000 f831 	bl	800f33c <_getpid_r>
 800f2da:	462a      	mov	r2, r5
 800f2dc:	4601      	mov	r1, r0
 800f2de:	4620      	mov	r0, r4
 800f2e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f2e4:	f000 b818 	b.w	800f318 <_kill_r>
 800f2e8:	2b01      	cmp	r3, #1
 800f2ea:	d00a      	beq.n	800f302 <_raise_r+0x4c>
 800f2ec:	1c59      	adds	r1, r3, #1
 800f2ee:	d103      	bne.n	800f2f8 <_raise_r+0x42>
 800f2f0:	2316      	movs	r3, #22
 800f2f2:	6003      	str	r3, [r0, #0]
 800f2f4:	2001      	movs	r0, #1
 800f2f6:	e7e7      	b.n	800f2c8 <_raise_r+0x12>
 800f2f8:	2400      	movs	r4, #0
 800f2fa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f2fe:	4628      	mov	r0, r5
 800f300:	4798      	blx	r3
 800f302:	2000      	movs	r0, #0
 800f304:	e7e0      	b.n	800f2c8 <_raise_r+0x12>
	...

0800f308 <raise>:
 800f308:	4b02      	ldr	r3, [pc, #8]	; (800f314 <raise+0xc>)
 800f30a:	4601      	mov	r1, r0
 800f30c:	6818      	ldr	r0, [r3, #0]
 800f30e:	f7ff bfd2 	b.w	800f2b6 <_raise_r>
 800f312:	bf00      	nop
 800f314:	20000010 	.word	0x20000010

0800f318 <_kill_r>:
 800f318:	b538      	push	{r3, r4, r5, lr}
 800f31a:	4d07      	ldr	r5, [pc, #28]	; (800f338 <_kill_r+0x20>)
 800f31c:	2300      	movs	r3, #0
 800f31e:	4604      	mov	r4, r0
 800f320:	4608      	mov	r0, r1
 800f322:	4611      	mov	r1, r2
 800f324:	602b      	str	r3, [r5, #0]
 800f326:	f7f4 fd63 	bl	8003df0 <_kill>
 800f32a:	1c43      	adds	r3, r0, #1
 800f32c:	d102      	bne.n	800f334 <_kill_r+0x1c>
 800f32e:	682b      	ldr	r3, [r5, #0]
 800f330:	b103      	cbz	r3, 800f334 <_kill_r+0x1c>
 800f332:	6023      	str	r3, [r4, #0]
 800f334:	bd38      	pop	{r3, r4, r5, pc}
 800f336:	bf00      	nop
 800f338:	2001748c 	.word	0x2001748c

0800f33c <_getpid_r>:
 800f33c:	f7f4 bd50 	b.w	8003de0 <_getpid>

0800f340 <_malloc_usable_size_r>:
 800f340:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f344:	1f18      	subs	r0, r3, #4
 800f346:	2b00      	cmp	r3, #0
 800f348:	bfbc      	itt	lt
 800f34a:	580b      	ldrlt	r3, [r1, r0]
 800f34c:	18c0      	addlt	r0, r0, r3
 800f34e:	4770      	bx	lr

0800f350 <trunc>:
 800f350:	ec51 0b10 	vmov	r0, r1, d0
 800f354:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800f358:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 800f35c:	2b13      	cmp	r3, #19
 800f35e:	b5d0      	push	{r4, r6, r7, lr}
 800f360:	460c      	mov	r4, r1
 800f362:	dc10      	bgt.n	800f386 <trunc+0x36>
 800f364:	2b00      	cmp	r3, #0
 800f366:	bfa5      	ittet	ge
 800f368:	4a11      	ldrge	r2, [pc, #68]	; (800f3b0 <trunc+0x60>)
 800f36a:	fa42 f303 	asrge.w	r3, r2, r3
 800f36e:	2100      	movlt	r1, #0
 800f370:	2100      	movge	r1, #0
 800f372:	bfb9      	ittee	lt
 800f374:	2000      	movlt	r0, #0
 800f376:	f004 4100 	andlt.w	r1, r4, #2147483648	; 0x80000000
 800f37a:	2000      	movge	r0, #0
 800f37c:	ea24 0103 	bicge.w	r1, r4, r3
 800f380:	ec41 0b10 	vmov	d0, r0, r1
 800f384:	bdd0      	pop	{r4, r6, r7, pc}
 800f386:	2b33      	cmp	r3, #51	; 0x33
 800f388:	dd08      	ble.n	800f39c <trunc+0x4c>
 800f38a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f38e:	d1f7      	bne.n	800f380 <trunc+0x30>
 800f390:	ee10 2a10 	vmov	r2, s0
 800f394:	460b      	mov	r3, r1
 800f396:	f7f0 ff91 	bl	80002bc <__adddf3>
 800f39a:	e7f1      	b.n	800f380 <trunc+0x30>
 800f39c:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800f3a0:	f04f 33ff 	mov.w	r3, #4294967295
 800f3a4:	fa23 f202 	lsr.w	r2, r3, r2
 800f3a8:	ea20 0602 	bic.w	r6, r0, r2
 800f3ac:	4630      	mov	r0, r6
 800f3ae:	e7e7      	b.n	800f380 <trunc+0x30>
 800f3b0:	000fffff 	.word	0x000fffff
 800f3b4:	00000000 	.word	0x00000000

0800f3b8 <log>:
 800f3b8:	b538      	push	{r3, r4, r5, lr}
 800f3ba:	ed2d 8b02 	vpush	{d8}
 800f3be:	ec55 4b10 	vmov	r4, r5, d0
 800f3c2:	f000 f839 	bl	800f438 <__ieee754_log>
 800f3c6:	4622      	mov	r2, r4
 800f3c8:	462b      	mov	r3, r5
 800f3ca:	4620      	mov	r0, r4
 800f3cc:	4629      	mov	r1, r5
 800f3ce:	eeb0 8a40 	vmov.f32	s16, s0
 800f3d2:	eef0 8a60 	vmov.f32	s17, s1
 800f3d6:	f7f1 fbc1 	bl	8000b5c <__aeabi_dcmpun>
 800f3da:	b998      	cbnz	r0, 800f404 <log+0x4c>
 800f3dc:	2200      	movs	r2, #0
 800f3de:	2300      	movs	r3, #0
 800f3e0:	4620      	mov	r0, r4
 800f3e2:	4629      	mov	r1, r5
 800f3e4:	f7f1 fbb0 	bl	8000b48 <__aeabi_dcmpgt>
 800f3e8:	b960      	cbnz	r0, 800f404 <log+0x4c>
 800f3ea:	2200      	movs	r2, #0
 800f3ec:	2300      	movs	r3, #0
 800f3ee:	4620      	mov	r0, r4
 800f3f0:	4629      	mov	r1, r5
 800f3f2:	f7f1 fb81 	bl	8000af8 <__aeabi_dcmpeq>
 800f3f6:	b160      	cbz	r0, 800f412 <log+0x5a>
 800f3f8:	f7fb fc26 	bl	800ac48 <__errno>
 800f3fc:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 800f428 <log+0x70>
 800f400:	2322      	movs	r3, #34	; 0x22
 800f402:	6003      	str	r3, [r0, #0]
 800f404:	eeb0 0a48 	vmov.f32	s0, s16
 800f408:	eef0 0a68 	vmov.f32	s1, s17
 800f40c:	ecbd 8b02 	vpop	{d8}
 800f410:	bd38      	pop	{r3, r4, r5, pc}
 800f412:	f7fb fc19 	bl	800ac48 <__errno>
 800f416:	ecbd 8b02 	vpop	{d8}
 800f41a:	2321      	movs	r3, #33	; 0x21
 800f41c:	6003      	str	r3, [r0, #0]
 800f41e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f422:	4803      	ldr	r0, [pc, #12]	; (800f430 <log+0x78>)
 800f424:	f7ff beac 	b.w	800f180 <nan>
 800f428:	00000000 	.word	0x00000000
 800f42c:	fff00000 	.word	0xfff00000
 800f430:	080100c3 	.word	0x080100c3
 800f434:	00000000 	.word	0x00000000

0800f438 <__ieee754_log>:
 800f438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f43c:	ec51 0b10 	vmov	r0, r1, d0
 800f440:	ed2d 8b04 	vpush	{d8-d9}
 800f444:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800f448:	b083      	sub	sp, #12
 800f44a:	460d      	mov	r5, r1
 800f44c:	da29      	bge.n	800f4a2 <__ieee754_log+0x6a>
 800f44e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f452:	4303      	orrs	r3, r0
 800f454:	ee10 2a10 	vmov	r2, s0
 800f458:	d10c      	bne.n	800f474 <__ieee754_log+0x3c>
 800f45a:	49cf      	ldr	r1, [pc, #828]	; (800f798 <__ieee754_log+0x360>)
 800f45c:	2200      	movs	r2, #0
 800f45e:	2300      	movs	r3, #0
 800f460:	2000      	movs	r0, #0
 800f462:	f7f1 fa0b 	bl	800087c <__aeabi_ddiv>
 800f466:	ec41 0b10 	vmov	d0, r0, r1
 800f46a:	b003      	add	sp, #12
 800f46c:	ecbd 8b04 	vpop	{d8-d9}
 800f470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f474:	2900      	cmp	r1, #0
 800f476:	da05      	bge.n	800f484 <__ieee754_log+0x4c>
 800f478:	460b      	mov	r3, r1
 800f47a:	f7f0 ff1d 	bl	80002b8 <__aeabi_dsub>
 800f47e:	2200      	movs	r2, #0
 800f480:	2300      	movs	r3, #0
 800f482:	e7ee      	b.n	800f462 <__ieee754_log+0x2a>
 800f484:	4bc5      	ldr	r3, [pc, #788]	; (800f79c <__ieee754_log+0x364>)
 800f486:	2200      	movs	r2, #0
 800f488:	f7f1 f8ce 	bl	8000628 <__aeabi_dmul>
 800f48c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800f490:	460d      	mov	r5, r1
 800f492:	4ac3      	ldr	r2, [pc, #780]	; (800f7a0 <__ieee754_log+0x368>)
 800f494:	4295      	cmp	r5, r2
 800f496:	dd06      	ble.n	800f4a6 <__ieee754_log+0x6e>
 800f498:	4602      	mov	r2, r0
 800f49a:	460b      	mov	r3, r1
 800f49c:	f7f0 ff0e 	bl	80002bc <__adddf3>
 800f4a0:	e7e1      	b.n	800f466 <__ieee754_log+0x2e>
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	e7f5      	b.n	800f492 <__ieee754_log+0x5a>
 800f4a6:	152c      	asrs	r4, r5, #20
 800f4a8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800f4ac:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800f4b0:	441c      	add	r4, r3
 800f4b2:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800f4b6:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800f4ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f4be:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800f4c2:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800f4c6:	ea42 0105 	orr.w	r1, r2, r5
 800f4ca:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800f4ce:	2200      	movs	r2, #0
 800f4d0:	4bb4      	ldr	r3, [pc, #720]	; (800f7a4 <__ieee754_log+0x36c>)
 800f4d2:	f7f0 fef1 	bl	80002b8 <__aeabi_dsub>
 800f4d6:	1cab      	adds	r3, r5, #2
 800f4d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f4dc:	2b02      	cmp	r3, #2
 800f4de:	4682      	mov	sl, r0
 800f4e0:	468b      	mov	fp, r1
 800f4e2:	f04f 0200 	mov.w	r2, #0
 800f4e6:	dc53      	bgt.n	800f590 <__ieee754_log+0x158>
 800f4e8:	2300      	movs	r3, #0
 800f4ea:	f7f1 fb05 	bl	8000af8 <__aeabi_dcmpeq>
 800f4ee:	b1d0      	cbz	r0, 800f526 <__ieee754_log+0xee>
 800f4f0:	2c00      	cmp	r4, #0
 800f4f2:	f000 8122 	beq.w	800f73a <__ieee754_log+0x302>
 800f4f6:	4620      	mov	r0, r4
 800f4f8:	f7f1 f82c 	bl	8000554 <__aeabi_i2d>
 800f4fc:	a390      	add	r3, pc, #576	; (adr r3, 800f740 <__ieee754_log+0x308>)
 800f4fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f502:	4606      	mov	r6, r0
 800f504:	460f      	mov	r7, r1
 800f506:	f7f1 f88f 	bl	8000628 <__aeabi_dmul>
 800f50a:	a38f      	add	r3, pc, #572	; (adr r3, 800f748 <__ieee754_log+0x310>)
 800f50c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f510:	4604      	mov	r4, r0
 800f512:	460d      	mov	r5, r1
 800f514:	4630      	mov	r0, r6
 800f516:	4639      	mov	r1, r7
 800f518:	f7f1 f886 	bl	8000628 <__aeabi_dmul>
 800f51c:	4602      	mov	r2, r0
 800f51e:	460b      	mov	r3, r1
 800f520:	4620      	mov	r0, r4
 800f522:	4629      	mov	r1, r5
 800f524:	e7ba      	b.n	800f49c <__ieee754_log+0x64>
 800f526:	a38a      	add	r3, pc, #552	; (adr r3, 800f750 <__ieee754_log+0x318>)
 800f528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f52c:	4650      	mov	r0, sl
 800f52e:	4659      	mov	r1, fp
 800f530:	f7f1 f87a 	bl	8000628 <__aeabi_dmul>
 800f534:	4602      	mov	r2, r0
 800f536:	460b      	mov	r3, r1
 800f538:	2000      	movs	r0, #0
 800f53a:	499b      	ldr	r1, [pc, #620]	; (800f7a8 <__ieee754_log+0x370>)
 800f53c:	f7f0 febc 	bl	80002b8 <__aeabi_dsub>
 800f540:	4652      	mov	r2, sl
 800f542:	4606      	mov	r6, r0
 800f544:	460f      	mov	r7, r1
 800f546:	465b      	mov	r3, fp
 800f548:	4650      	mov	r0, sl
 800f54a:	4659      	mov	r1, fp
 800f54c:	f7f1 f86c 	bl	8000628 <__aeabi_dmul>
 800f550:	4602      	mov	r2, r0
 800f552:	460b      	mov	r3, r1
 800f554:	4630      	mov	r0, r6
 800f556:	4639      	mov	r1, r7
 800f558:	f7f1 f866 	bl	8000628 <__aeabi_dmul>
 800f55c:	4606      	mov	r6, r0
 800f55e:	460f      	mov	r7, r1
 800f560:	b914      	cbnz	r4, 800f568 <__ieee754_log+0x130>
 800f562:	4632      	mov	r2, r6
 800f564:	463b      	mov	r3, r7
 800f566:	e0a2      	b.n	800f6ae <__ieee754_log+0x276>
 800f568:	4620      	mov	r0, r4
 800f56a:	f7f0 fff3 	bl	8000554 <__aeabi_i2d>
 800f56e:	a374      	add	r3, pc, #464	; (adr r3, 800f740 <__ieee754_log+0x308>)
 800f570:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f574:	4680      	mov	r8, r0
 800f576:	4689      	mov	r9, r1
 800f578:	f7f1 f856 	bl	8000628 <__aeabi_dmul>
 800f57c:	a372      	add	r3, pc, #456	; (adr r3, 800f748 <__ieee754_log+0x310>)
 800f57e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f582:	4604      	mov	r4, r0
 800f584:	460d      	mov	r5, r1
 800f586:	4640      	mov	r0, r8
 800f588:	4649      	mov	r1, r9
 800f58a:	f7f1 f84d 	bl	8000628 <__aeabi_dmul>
 800f58e:	e0a7      	b.n	800f6e0 <__ieee754_log+0x2a8>
 800f590:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f594:	f7f0 fe92 	bl	80002bc <__adddf3>
 800f598:	4602      	mov	r2, r0
 800f59a:	460b      	mov	r3, r1
 800f59c:	4650      	mov	r0, sl
 800f59e:	4659      	mov	r1, fp
 800f5a0:	f7f1 f96c 	bl	800087c <__aeabi_ddiv>
 800f5a4:	ec41 0b18 	vmov	d8, r0, r1
 800f5a8:	4620      	mov	r0, r4
 800f5aa:	f7f0 ffd3 	bl	8000554 <__aeabi_i2d>
 800f5ae:	ec53 2b18 	vmov	r2, r3, d8
 800f5b2:	ec41 0b19 	vmov	d9, r0, r1
 800f5b6:	ec51 0b18 	vmov	r0, r1, d8
 800f5ba:	f7f1 f835 	bl	8000628 <__aeabi_dmul>
 800f5be:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800f5c2:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800f5c6:	9301      	str	r3, [sp, #4]
 800f5c8:	4602      	mov	r2, r0
 800f5ca:	460b      	mov	r3, r1
 800f5cc:	4680      	mov	r8, r0
 800f5ce:	4689      	mov	r9, r1
 800f5d0:	f7f1 f82a 	bl	8000628 <__aeabi_dmul>
 800f5d4:	a360      	add	r3, pc, #384	; (adr r3, 800f758 <__ieee754_log+0x320>)
 800f5d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5da:	4606      	mov	r6, r0
 800f5dc:	460f      	mov	r7, r1
 800f5de:	f7f1 f823 	bl	8000628 <__aeabi_dmul>
 800f5e2:	a35f      	add	r3, pc, #380	; (adr r3, 800f760 <__ieee754_log+0x328>)
 800f5e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5e8:	f7f0 fe68 	bl	80002bc <__adddf3>
 800f5ec:	4632      	mov	r2, r6
 800f5ee:	463b      	mov	r3, r7
 800f5f0:	f7f1 f81a 	bl	8000628 <__aeabi_dmul>
 800f5f4:	a35c      	add	r3, pc, #368	; (adr r3, 800f768 <__ieee754_log+0x330>)
 800f5f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5fa:	f7f0 fe5f 	bl	80002bc <__adddf3>
 800f5fe:	4632      	mov	r2, r6
 800f600:	463b      	mov	r3, r7
 800f602:	f7f1 f811 	bl	8000628 <__aeabi_dmul>
 800f606:	a35a      	add	r3, pc, #360	; (adr r3, 800f770 <__ieee754_log+0x338>)
 800f608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f60c:	f7f0 fe56 	bl	80002bc <__adddf3>
 800f610:	4642      	mov	r2, r8
 800f612:	464b      	mov	r3, r9
 800f614:	f7f1 f808 	bl	8000628 <__aeabi_dmul>
 800f618:	a357      	add	r3, pc, #348	; (adr r3, 800f778 <__ieee754_log+0x340>)
 800f61a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f61e:	4680      	mov	r8, r0
 800f620:	4689      	mov	r9, r1
 800f622:	4630      	mov	r0, r6
 800f624:	4639      	mov	r1, r7
 800f626:	f7f0 ffff 	bl	8000628 <__aeabi_dmul>
 800f62a:	a355      	add	r3, pc, #340	; (adr r3, 800f780 <__ieee754_log+0x348>)
 800f62c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f630:	f7f0 fe44 	bl	80002bc <__adddf3>
 800f634:	4632      	mov	r2, r6
 800f636:	463b      	mov	r3, r7
 800f638:	f7f0 fff6 	bl	8000628 <__aeabi_dmul>
 800f63c:	a352      	add	r3, pc, #328	; (adr r3, 800f788 <__ieee754_log+0x350>)
 800f63e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f642:	f7f0 fe3b 	bl	80002bc <__adddf3>
 800f646:	4632      	mov	r2, r6
 800f648:	463b      	mov	r3, r7
 800f64a:	f7f0 ffed 	bl	8000628 <__aeabi_dmul>
 800f64e:	460b      	mov	r3, r1
 800f650:	4602      	mov	r2, r0
 800f652:	4649      	mov	r1, r9
 800f654:	4640      	mov	r0, r8
 800f656:	f7f0 fe31 	bl	80002bc <__adddf3>
 800f65a:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800f65e:	9b01      	ldr	r3, [sp, #4]
 800f660:	3551      	adds	r5, #81	; 0x51
 800f662:	431d      	orrs	r5, r3
 800f664:	2d00      	cmp	r5, #0
 800f666:	4680      	mov	r8, r0
 800f668:	4689      	mov	r9, r1
 800f66a:	dd48      	ble.n	800f6fe <__ieee754_log+0x2c6>
 800f66c:	4b4e      	ldr	r3, [pc, #312]	; (800f7a8 <__ieee754_log+0x370>)
 800f66e:	2200      	movs	r2, #0
 800f670:	4650      	mov	r0, sl
 800f672:	4659      	mov	r1, fp
 800f674:	f7f0 ffd8 	bl	8000628 <__aeabi_dmul>
 800f678:	4652      	mov	r2, sl
 800f67a:	465b      	mov	r3, fp
 800f67c:	f7f0 ffd4 	bl	8000628 <__aeabi_dmul>
 800f680:	4602      	mov	r2, r0
 800f682:	460b      	mov	r3, r1
 800f684:	4606      	mov	r6, r0
 800f686:	460f      	mov	r7, r1
 800f688:	4640      	mov	r0, r8
 800f68a:	4649      	mov	r1, r9
 800f68c:	f7f0 fe16 	bl	80002bc <__adddf3>
 800f690:	ec53 2b18 	vmov	r2, r3, d8
 800f694:	f7f0 ffc8 	bl	8000628 <__aeabi_dmul>
 800f698:	4680      	mov	r8, r0
 800f69a:	4689      	mov	r9, r1
 800f69c:	b964      	cbnz	r4, 800f6b8 <__ieee754_log+0x280>
 800f69e:	4602      	mov	r2, r0
 800f6a0:	460b      	mov	r3, r1
 800f6a2:	4630      	mov	r0, r6
 800f6a4:	4639      	mov	r1, r7
 800f6a6:	f7f0 fe07 	bl	80002b8 <__aeabi_dsub>
 800f6aa:	4602      	mov	r2, r0
 800f6ac:	460b      	mov	r3, r1
 800f6ae:	4650      	mov	r0, sl
 800f6b0:	4659      	mov	r1, fp
 800f6b2:	f7f0 fe01 	bl	80002b8 <__aeabi_dsub>
 800f6b6:	e6d6      	b.n	800f466 <__ieee754_log+0x2e>
 800f6b8:	a321      	add	r3, pc, #132	; (adr r3, 800f740 <__ieee754_log+0x308>)
 800f6ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6be:	ec51 0b19 	vmov	r0, r1, d9
 800f6c2:	f7f0 ffb1 	bl	8000628 <__aeabi_dmul>
 800f6c6:	a320      	add	r3, pc, #128	; (adr r3, 800f748 <__ieee754_log+0x310>)
 800f6c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6cc:	4604      	mov	r4, r0
 800f6ce:	460d      	mov	r5, r1
 800f6d0:	ec51 0b19 	vmov	r0, r1, d9
 800f6d4:	f7f0 ffa8 	bl	8000628 <__aeabi_dmul>
 800f6d8:	4642      	mov	r2, r8
 800f6da:	464b      	mov	r3, r9
 800f6dc:	f7f0 fdee 	bl	80002bc <__adddf3>
 800f6e0:	4602      	mov	r2, r0
 800f6e2:	460b      	mov	r3, r1
 800f6e4:	4630      	mov	r0, r6
 800f6e6:	4639      	mov	r1, r7
 800f6e8:	f7f0 fde6 	bl	80002b8 <__aeabi_dsub>
 800f6ec:	4652      	mov	r2, sl
 800f6ee:	465b      	mov	r3, fp
 800f6f0:	f7f0 fde2 	bl	80002b8 <__aeabi_dsub>
 800f6f4:	4602      	mov	r2, r0
 800f6f6:	460b      	mov	r3, r1
 800f6f8:	4620      	mov	r0, r4
 800f6fa:	4629      	mov	r1, r5
 800f6fc:	e7d9      	b.n	800f6b2 <__ieee754_log+0x27a>
 800f6fe:	4602      	mov	r2, r0
 800f700:	460b      	mov	r3, r1
 800f702:	4650      	mov	r0, sl
 800f704:	4659      	mov	r1, fp
 800f706:	f7f0 fdd7 	bl	80002b8 <__aeabi_dsub>
 800f70a:	ec53 2b18 	vmov	r2, r3, d8
 800f70e:	f7f0 ff8b 	bl	8000628 <__aeabi_dmul>
 800f712:	4606      	mov	r6, r0
 800f714:	460f      	mov	r7, r1
 800f716:	2c00      	cmp	r4, #0
 800f718:	f43f af23 	beq.w	800f562 <__ieee754_log+0x12a>
 800f71c:	a308      	add	r3, pc, #32	; (adr r3, 800f740 <__ieee754_log+0x308>)
 800f71e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f722:	ec51 0b19 	vmov	r0, r1, d9
 800f726:	f7f0 ff7f 	bl	8000628 <__aeabi_dmul>
 800f72a:	a307      	add	r3, pc, #28	; (adr r3, 800f748 <__ieee754_log+0x310>)
 800f72c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f730:	4604      	mov	r4, r0
 800f732:	460d      	mov	r5, r1
 800f734:	ec51 0b19 	vmov	r0, r1, d9
 800f738:	e727      	b.n	800f58a <__ieee754_log+0x152>
 800f73a:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800f790 <__ieee754_log+0x358>
 800f73e:	e694      	b.n	800f46a <__ieee754_log+0x32>
 800f740:	fee00000 	.word	0xfee00000
 800f744:	3fe62e42 	.word	0x3fe62e42
 800f748:	35793c76 	.word	0x35793c76
 800f74c:	3dea39ef 	.word	0x3dea39ef
 800f750:	55555555 	.word	0x55555555
 800f754:	3fd55555 	.word	0x3fd55555
 800f758:	df3e5244 	.word	0xdf3e5244
 800f75c:	3fc2f112 	.word	0x3fc2f112
 800f760:	96cb03de 	.word	0x96cb03de
 800f764:	3fc74664 	.word	0x3fc74664
 800f768:	94229359 	.word	0x94229359
 800f76c:	3fd24924 	.word	0x3fd24924
 800f770:	55555593 	.word	0x55555593
 800f774:	3fe55555 	.word	0x3fe55555
 800f778:	d078c69f 	.word	0xd078c69f
 800f77c:	3fc39a09 	.word	0x3fc39a09
 800f780:	1d8e78af 	.word	0x1d8e78af
 800f784:	3fcc71c5 	.word	0x3fcc71c5
 800f788:	9997fa04 	.word	0x9997fa04
 800f78c:	3fd99999 	.word	0x3fd99999
	...
 800f798:	c3500000 	.word	0xc3500000
 800f79c:	43500000 	.word	0x43500000
 800f7a0:	7fefffff 	.word	0x7fefffff
 800f7a4:	3ff00000 	.word	0x3ff00000
 800f7a8:	3fe00000 	.word	0x3fe00000

0800f7ac <_init>:
 800f7ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7ae:	bf00      	nop
 800f7b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f7b2:	bc08      	pop	{r3}
 800f7b4:	469e      	mov	lr, r3
 800f7b6:	4770      	bx	lr

0800f7b8 <_fini>:
 800f7b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7ba:	bf00      	nop
 800f7bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f7be:	bc08      	pop	{r3}
 800f7c0:	469e      	mov	lr, r3
 800f7c2:	4770      	bx	lr
