// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "05/26/2018 01:06:45"

// 
// Device: Altera EP4CGX150DF31C7 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module system_INTERFACE (
	SW,
	KEY,
	LCD_DATA,
	LCD_EN,
	LCD_ON,
	LCD_RS,
	LCD_RW,
	LEDG,
	LEDR,
	CLOCK_50,
	HEX6,
	HEX7);
input 	[17:0] SW;
input 	[3:0] KEY;
output 	[7:0] LCD_DATA;
output 	LCD_EN;
output 	LCD_ON;
output 	LCD_RS;
output 	LCD_RW;
output 	[7:0] LEDG;
output 	[17:0] LEDR;
input 	CLOCK_50;
output 	[6:0] HEX6;
output 	[6:0] HEX7;

// Design Ports Information
// SW[8]	=>  Location: PIN_P30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_R29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[0]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[1]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[2]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[3]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[4]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[5]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[6]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[7]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_EN	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_ON	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_RS	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_RW	=>  Location: PIN_AJ3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_T27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_C30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_U30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_R30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("system_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \LCD_DATA[0]~output_o ;
wire \LCD_DATA[1]~output_o ;
wire \LCD_DATA[2]~output_o ;
wire \LCD_DATA[3]~output_o ;
wire \LCD_DATA[4]~output_o ;
wire \LCD_DATA[5]~output_o ;
wire \LCD_DATA[6]~output_o ;
wire \LCD_DATA[7]~output_o ;
wire \LCD_EN~output_o ;
wire \LCD_ON~output_o ;
wire \LCD_RS~output_o ;
wire \LCD_RW~output_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDG[4]~output_o ;
wire \LEDG[5]~output_o ;
wire \LEDG[6]~output_o ;
wire \LEDG[7]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \LEDR[10]~output_o ;
wire \LEDR[11]~output_o ;
wire \LEDR[12]~output_o ;
wire \LEDR[13]~output_o ;
wire \LEDR[14]~output_o ;
wire \LEDR[15]~output_o ;
wire \LEDR[16]~output_o ;
wire \LEDR[17]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \interface|uLCD_TEST|mDLY[0]~18_combout ;
wire \interface|uLCD_TEST|u0|ST.00~0_combout ;
wire \interface|uLCD_TEST|mLCD_ST~18_combout ;
wire \interface|uLCD_TEST|mLCD_ST~19_combout ;
wire \interface|uLCD_TEST|mLCD_ST.000001~3_combout ;
wire \interface|uLCD_TEST|mLCD_ST.000001~q ;
wire \interface|uLCD_TEST|mLCD_ST.000001~2_combout ;
wire \interface|uLCD_TEST|Selector0~0_combout ;
wire \interface|uLCD_TEST|mLCD_Start~q ;
wire \interface|uLCD_TEST|u0|preStart~feeder_combout ;
wire \interface|uLCD_TEST|u0|preStart~q ;
wire \interface|uLCD_TEST|u0|mStart~0_combout ;
wire \interface|uLCD_TEST|u0|mStart~q ;
wire \interface|uLCD_TEST|u0|ST.00~q ;
wire \interface|uLCD_TEST|u0|ST.01~0_combout ;
wire \interface|uLCD_TEST|u0|ST.01~q ;
wire \interface|uLCD_TEST|u0|Selector4~0_combout ;
wire \interface|uLCD_TEST|u0|Selector5~0_combout ;
wire \interface|uLCD_TEST|u0|Selector2~1_combout ;
wire \interface|uLCD_TEST|u0|Add0~0_combout ;
wire \interface|uLCD_TEST|u0|Selector8~0_combout ;
wire \interface|uLCD_TEST|u0|Add0~1 ;
wire \interface|uLCD_TEST|u0|Add0~2_combout ;
wire \interface|uLCD_TEST|u0|Selector7~0_combout ;
wire \interface|uLCD_TEST|u0|Add0~3 ;
wire \interface|uLCD_TEST|u0|Add0~4_combout ;
wire \interface|uLCD_TEST|u0|Selector6~0_combout ;
wire \interface|uLCD_TEST|u0|Add0~5 ;
wire \interface|uLCD_TEST|u0|Add0~6_combout ;
wire \interface|uLCD_TEST|u0|Selector5~1_combout ;
wire \interface|uLCD_TEST|u0|Add0~7 ;
wire \interface|uLCD_TEST|u0|Add0~8_combout ;
wire \interface|uLCD_TEST|u0|Selector4~1_combout ;
wire \interface|uLCD_TEST|u0|Selector2~0_combout ;
wire \interface|uLCD_TEST|u0|ST.10~q ;
wire \interface|uLCD_TEST|u0|ST~14_combout ;
wire \interface|uLCD_TEST|u0|ST.11~q ;
wire \interface|uLCD_TEST|u0|mStart~1_combout ;
wire \interface|uLCD_TEST|u0|oDone~0_combout ;
wire \interface|uLCD_TEST|u0|oDone~q ;
wire \interface|uLCD_TEST|Selector3~0_combout ;
wire \interface|uLCD_TEST|mLCD_ST.000010~q ;
wire \interface|uLCD_TEST|mDLY[17]~22_combout ;
wire \interface|uLCD_TEST|mDLY[0]~19 ;
wire \interface|uLCD_TEST|mDLY[1]~20_combout ;
wire \interface|uLCD_TEST|mDLY[1]~21 ;
wire \interface|uLCD_TEST|mDLY[2]~23_combout ;
wire \interface|uLCD_TEST|mDLY[2]~24 ;
wire \interface|uLCD_TEST|mDLY[3]~25_combout ;
wire \interface|uLCD_TEST|mDLY[3]~26 ;
wire \interface|uLCD_TEST|mDLY[4]~27_combout ;
wire \interface|uLCD_TEST|LessThan1~0_combout ;
wire \interface|uLCD_TEST|mDLY[4]~28 ;
wire \interface|uLCD_TEST|mDLY[5]~29_combout ;
wire \interface|uLCD_TEST|mDLY[5]~30 ;
wire \interface|uLCD_TEST|mDLY[6]~31_combout ;
wire \interface|uLCD_TEST|mDLY[6]~32 ;
wire \interface|uLCD_TEST|mDLY[7]~33_combout ;
wire \interface|uLCD_TEST|mDLY[7]~34 ;
wire \interface|uLCD_TEST|mDLY[8]~35_combout ;
wire \interface|uLCD_TEST|mDLY[8]~36 ;
wire \interface|uLCD_TEST|mDLY[9]~37_combout ;
wire \interface|uLCD_TEST|mDLY[9]~38 ;
wire \interface|uLCD_TEST|mDLY[10]~39_combout ;
wire \interface|uLCD_TEST|mDLY[10]~40 ;
wire \interface|uLCD_TEST|mDLY[11]~41_combout ;
wire \interface|uLCD_TEST|mDLY[11]~42 ;
wire \interface|uLCD_TEST|mDLY[12]~43_combout ;
wire \interface|uLCD_TEST|mDLY[12]~44 ;
wire \interface|uLCD_TEST|mDLY[13]~45_combout ;
wire \interface|uLCD_TEST|mDLY[13]~46 ;
wire \interface|uLCD_TEST|mDLY[14]~47_combout ;
wire \interface|uLCD_TEST|mDLY[14]~48 ;
wire \interface|uLCD_TEST|mDLY[15]~49_combout ;
wire \interface|uLCD_TEST|mDLY[15]~50 ;
wire \interface|uLCD_TEST|mDLY[16]~51_combout ;
wire \interface|uLCD_TEST|mDLY[16]~52 ;
wire \interface|uLCD_TEST|mDLY[17]~53_combout ;
wire \interface|uLCD_TEST|LessThan1~1_combout ;
wire \interface|uLCD_TEST|LessThan1~2_combout ;
wire \interface|uLCD_TEST|LessThan1~3_combout ;
wire \interface|uLCD_TEST|LessThan1~4_combout ;
wire \interface|uLCD_TEST|LessThan1~5_combout ;
wire \interface|uLCD_TEST|Selector4~0_combout ;
wire \interface|uLCD_TEST|mLCD_ST.000011~q ;
wire \interface|uLCD_TEST|Add1~0_combout ;
wire \interface|uLCD_TEST|LUT_INDEX[0]~1_combout ;
wire \interface|uLCD_TEST|Add1~1 ;
wire \interface|uLCD_TEST|Add1~2_combout ;
wire \interface|uLCD_TEST|LUT_INDEX[1]~5_combout ;
wire \interface|uLCD_TEST|Add1~3 ;
wire \interface|uLCD_TEST|Add1~4_combout ;
wire \interface|uLCD_TEST|LUT_INDEX[2]~0_combout ;
wire \interface|uLCD_TEST|Add1~5 ;
wire \interface|uLCD_TEST|Add1~6_combout ;
wire \interface|uLCD_TEST|LUT_INDEX[3]~3_combout ;
wire \interface|uLCD_TEST|Add1~7 ;
wire \interface|uLCD_TEST|Add1~8_combout ;
wire \interface|uLCD_TEST|LUT_INDEX[4]~2_combout ;
wire \interface|uLCD_TEST|Mux6~6_combout ;
wire \interface|uLCD_TEST|LessThan0~0_combout ;
wire \interface|uLCD_TEST|Add1~9 ;
wire \interface|uLCD_TEST|Add1~10_combout ;
wire \interface|uLCD_TEST|LUT_INDEX[5]~4_combout ;
wire \KEY[0]~input_o ;
wire \interface|uPC|PC_current[0]~8_combout ;
wire \KEY[3]~input_o ;
wire \interface|uPC|PC_current[0]~9 ;
wire \interface|uPC|PC_current[1]~10_combout ;
wire \interface|uPC|PC_current[1]~11 ;
wire \interface|uPC|PC_current[2]~12_combout ;
wire \interface|uPC|PC_current[2]~13 ;
wire \interface|uPC|PC_current[3]~14_combout ;
wire \interface|uPC|PC_current[3]~15 ;
wire \interface|uPC|PC_current[4]~16_combout ;
wire \interface|uLCD_TEST|Mux6~12_combout ;
wire \interface|uPC|PC_current[4]~17 ;
wire \interface|uPC|PC_current[5]~18_combout ;
wire \interface|uPC|PC_current[5]~19 ;
wire \interface|uPC|PC_current[6]~20_combout ;
wire \interface|uPC|PC_current[6]~21 ;
wire \interface|uPC|PC_current[7]~22_combout ;
wire \SW[3]~input_o ;
wire \SW[5]~input_o ;
wire \SW[1]~input_o ;
wire \SW[7]~input_o ;
wire \interface|uLCD_selector|WideOr2~0_combout ;
wire \SW[2]~input_o ;
wire \SW[0]~input_o ;
wire \SW[6]~input_o ;
wire \SW[4]~input_o ;
wire \interface|uLCD_TEST|Mux6~13_combout ;
wire \interface|uLCD_TEST|Mux6~14_combout ;
wire \interface|uLCD_TEST|Mux6~15_combout ;
wire \interface|uLCD_TEST|Mux6~16_combout ;
wire \interface|uLCD_TEST|Mux6~8_combout ;
wire \interface|uLCD_TEST|Mux6~7_combout ;
wire \interface|uLCD_TEST|Mux6~9_combout ;
wire \interface|uLCD_selector|Selector3~5_combout ;
wire \interface|uIMEM|IMEM_mem~0_combout ;
wire \interface|uIMEM|IMEM_mem~6_combout ;
wire \interface|uIMEM|IMEM_mem~9_combout ;
wire \interface|uIMEM|IMEM_mem~2_combout ;
wire \interface|uIMEM|IMEM_mem~8_combout ;
wire \interface|uclock_50_to_01|Add0~0_combout ;
wire \interface|uclock_50_to_01|Add0~1 ;
wire \interface|uclock_50_to_01|Add0~2_combout ;
wire \interface|uclock_50_to_01|Add0~3 ;
wire \interface|uclock_50_to_01|Add0~4_combout ;
wire \interface|uclock_50_to_01|Add0~5 ;
wire \interface|uclock_50_to_01|Add0~6_combout ;
wire \interface|uclock_50_to_01|Add0~7 ;
wire \interface|uclock_50_to_01|Add0~8_combout ;
wire \interface|uclock_50_to_01|Add0~9 ;
wire \interface|uclock_50_to_01|Add0~10_combout ;
wire \interface|uclock_50_to_01|Add0~11 ;
wire \interface|uclock_50_to_01|Add0~12_combout ;
wire \interface|uclock_50_to_01|count~0_combout ;
wire \interface|uclock_50_to_01|Add0~13 ;
wire \interface|uclock_50_to_01|Add0~14_combout ;
wire \interface|uclock_50_to_01|count~1_combout ;
wire \interface|uclock_50_to_01|Add0~15 ;
wire \interface|uclock_50_to_01|Add0~16_combout ;
wire \interface|uclock_50_to_01|count~2_combout ;
wire \interface|uclock_50_to_01|Add0~17 ;
wire \interface|uclock_50_to_01|Add0~18_combout ;
wire \interface|uclock_50_to_01|count~3_combout ;
wire \interface|uclock_50_to_01|Add0~19 ;
wire \interface|uclock_50_to_01|Add0~20_combout ;
wire \interface|uclock_50_to_01|count~4_combout ;
wire \interface|uclock_50_to_01|Add0~21 ;
wire \interface|uclock_50_to_01|Add0~22_combout ;
wire \interface|uclock_50_to_01|Add0~23 ;
wire \interface|uclock_50_to_01|Add0~24_combout ;
wire \interface|uclock_50_to_01|Add0~25 ;
wire \interface|uclock_50_to_01|Add0~26_combout ;
wire \interface|uclock_50_to_01|Add0~27 ;
wire \interface|uclock_50_to_01|Add0~28_combout ;
wire \interface|uclock_50_to_01|Add0~29 ;
wire \interface|uclock_50_to_01|Add0~30_combout ;
wire \interface|uclock_50_to_01|count~5_combout ;
wire \interface|uclock_50_to_01|Add0~31 ;
wire \interface|uclock_50_to_01|Add0~32_combout ;
wire \interface|uclock_50_to_01|Add0~33 ;
wire \interface|uclock_50_to_01|Add0~34_combout ;
wire \interface|uclock_50_to_01|count~6_combout ;
wire \interface|uclock_50_to_01|Add0~35 ;
wire \interface|uclock_50_to_01|Add0~36_combout ;
wire \interface|uclock_50_to_01|Add0~37 ;
wire \interface|uclock_50_to_01|Add0~38_combout ;
wire \interface|uclock_50_to_01|Equal0~5_combout ;
wire \interface|uclock_50_to_01|Add0~39 ;
wire \interface|uclock_50_to_01|Add0~40_combout ;
wire \interface|uclock_50_to_01|Add0~41 ;
wire \interface|uclock_50_to_01|Add0~42_combout ;
wire \interface|uclock_50_to_01|Add0~43 ;
wire \interface|uclock_50_to_01|Add0~44_combout ;
wire \interface|uclock_50_to_01|Add0~45 ;
wire \interface|uclock_50_to_01|Add0~46_combout ;
wire \interface|uclock_50_to_01|count~7_combout ;
wire \interface|uclock_50_to_01|Add0~47 ;
wire \interface|uclock_50_to_01|Add0~48_combout ;
wire \interface|uclock_50_to_01|Equal0~6_combout ;
wire \interface|uclock_50_to_01|Equal0~1_combout ;
wire \interface|uclock_50_to_01|Equal0~3_combout ;
wire \interface|uclock_50_to_01|Equal0~2_combout ;
wire \interface|uclock_50_to_01|Equal0~0_combout ;
wire \interface|uclock_50_to_01|Equal0~4_combout ;
wire \interface|uclock_50_to_01|Equal0~7_combout ;
wire \interface|uclock_50_to_01|clk_o~0_combout ;
wire \interface|uclock_50_to_01|clk_o~feeder_combout ;
wire \interface|uclock_50_to_01|clk_o~q ;
wire \interface|uclock_50_to_01|clk_o~clkctrl_outclk ;
wire \interface|uIMEM|IMEM_mem~7_combout ;
wire \interface|ucontrol|WideOr2~0_combout ;
wire \interface|uIMEM|IMEM_mem~1_combout ;
wire \interface|ALU_operand_2[0]~43_combout ;
wire \interface|ucontrol|Decoder0~3_combout ;
wire \interface|uIMEM|IMEM_mem~11_combout ;
wire \interface|uIMEM|IMEM_mem~4_combout ;
wire \interface|uIMEM|IMEM_mem~5_combout ;
wire \interface|ALU_operand_2[2]~44_combout ;
wire \interface|uREG|REG_mem~674feeder_combout ;
wire \interface|uIMEM|IMEM_mem~10_combout ;
wire \interface|ucontrol|WideOr3~0_combout ;
wire \interface|uIMEM|IMEM_mem~3_combout ;
wire \interface|Write_Reg[2]~2_combout ;
wire \interface|uREG|REG_mem~1759_combout ;
wire \interface|Write_Reg[3]~3_combout ;
wire \interface|Write_Reg[0]~1_combout ;
wire \interface|uREG|REG_mem~1767_combout ;
wire \interface|uREG|REG_mem~1768_combout ;
wire \interface|uREG|REG_mem~674_q ;
wire \interface|uREG|REG_mem~1773_combout ;
wire \interface|uREG|REG_mem~1774_combout ;
wire \interface|uREG|REG_mem~930_q ;
wire \interface|uREG|REG_mem~1769_combout ;
wire \interface|uREG|REG_mem~1770_combout ;
wire \interface|uREG|REG_mem~898_q ;
wire \interface|uREG|REG_mem~1771_combout ;
wire \interface|uREG|REG_mem~1772_combout ;
wire \interface|uREG|REG_mem~642_q ;
wire \interface|uREG|REG_mem~1703_combout ;
wire \interface|uREG|REG_mem~1704_combout ;
wire \interface|uREG|REG_mem~738feeder_combout ;
wire \interface|uREG|REG_mem~1781_combout ;
wire \interface|uREG|REG_mem~1782_combout ;
wire \interface|uREG|REG_mem~738_q ;
wire \interface|uREG|REG_mem~1787_combout ;
wire \interface|uREG|REG_mem~1788_combout ;
wire \interface|uREG|REG_mem~994_q ;
wire \interface|uREG|REG_mem~962feeder_combout ;
wire \interface|uREG|REG_mem~1783_combout ;
wire \interface|uREG|REG_mem~1784_combout ;
wire \interface|uREG|REG_mem~962_q ;
wire \interface|uREG|REG_mem~1785_combout ;
wire \interface|uREG|REG_mem~1786_combout ;
wire \interface|uREG|REG_mem~706_q ;
wire \interface|uREG|REG_mem~1708_combout ;
wire \interface|uREG|REG_mem~1709_combout ;
wire \interface|uREG|REG_mem~1749_combout ;
wire \interface|uREG|REG_mem~1754_combout ;
wire \interface|uREG|REG_mem~1756_combout ;
wire \interface|uREG|REG_mem~1757_combout ;
wire \interface|uREG|REG_mem~2_q ;
wire \interface|uREG|REG_mem~1777_combout ;
wire \interface|uREG|REG_mem~1798_combout ;
wire \interface|uREG|REG_mem~34_q ;
wire \interface|uREG|REG_mem~1715_combout ;
wire \interface|uREG|REG_mem~1775_combout ;
wire \interface|uREG|REG_mem~1797_combout ;
wire \interface|uREG|REG_mem~258_q ;
wire \interface|uREG|REG_mem~1750_combout ;
wire \interface|uREG|REG_mem~98feeder_combout ;
wire \interface|uREG|REG_mem~1761_combout ;
wire \interface|uREG|REG_mem~1794_combout ;
wire \interface|uREG|REG_mem~98_q ;
wire \interface|uREG|REG_mem~1763_combout ;
wire \interface|uREG|REG_mem~1795_combout ;
wire \interface|uREG|REG_mem~66_q ;
wire \interface|uREG|REG_mem~1713_combout ;
wire \interface|uREG|REG_mem~1838_combout ;
wire \interface|uREG|REG_mem~290feeder_combout ;
wire \interface|uREG|REG_mem~1753_combout ;
wire \interface|uREG|REG_mem~1755_combout ;
wire \interface|uREG|REG_mem~290_q ;
wire \interface|uREG|REG_mem~1751_combout ;
wire \interface|uREG|REG_mem~1752_combout ;
wire \interface|uREG|REG_mem~1839_combout ;
wire \interface|uDMEM|DMEM_mem~34feeder_combout ;
wire \interface|ucontrol|Decoder0~0_combout ;
wire \interface|uREG|REG_mem~1765_combout ;
wire \interface|uREG|REG_mem~1796_combout ;
wire \interface|uREG|REG_mem~353_q ;
wire \interface|uREG|REG_mem~65_q ;
wire \interface|uREG|REG_mem~97feeder_combout ;
wire \interface|uREG|REG_mem~97_q ;
wire \interface|uREG|REG_mem~1734_combout ;
wire \interface|uREG|REG_mem~1836_combout ;
wire \interface|uREG|REG_mem~737feeder_combout ;
wire \interface|uREG|REG_mem~737_q ;
wire \interface|uREG|REG_mem~321feeder_combout ;
wire \interface|uREG|REG_mem~1758_combout ;
wire \interface|uREG|REG_mem~1793_combout ;
wire \interface|uREG|REG_mem~321_q ;
wire \interface|uREG|REG_mem~1747_combout ;
wire \interface|uREG|REG_mem~289feeder_combout ;
wire \interface|uREG|REG_mem~289_q ;
wire \interface|uREG|REG_mem~257_q ;
wire \interface|uREG|REG_mem~33_q ;
wire \interface|uREG|REG_mem~1736_combout ;
wire \interface|uREG|REG_mem~1737_combout ;
wire \interface|uREG|REG_mem~1748_combout ;
wire \interface|uREG|REG_mem~961feeder_combout ;
wire \interface|uREG|REG_mem~961_q ;
wire \interface|uREG|REG_mem~705_q ;
wire \interface|uREG|REG_mem~1729_combout ;
wire \interface|uREG|REG_mem~1834_combout ;
wire \interface|uREG|REG_mem~993_q ;
wire \interface|uREG|REG_mem~1746_combout ;
wire \interface|uREG|REG_mem~897_q ;
wire \interface|uREG|REG_mem~641_q ;
wire \interface|uREG|REG_mem~1724_combout ;
wire \interface|uREG|REG_mem~673_q ;
wire \interface|uREG|REG_mem~929feeder_combout ;
wire \interface|uREG|REG_mem~929_q ;
wire \interface|uREG|REG_mem~1745_combout ;
wire \interface|uREG|REG_mem~1835_combout ;
wire \interface|uREG|REG_mem~1837_combout ;
wire \interface|uDMEM|DMEM_mem~33feeder_combout ;
wire \interface|uDMEM|DMEM_mem~33_q ;
wire \interface|uDMEM|DMEM_mem~618_combout ;
wire \interface|uDMEM|DMEM_mem~619_combout ;
wire \interface|uDMEM|DMEM_mem~97_q ;
wire \interface|uDMEM|DMEM_mem~650_combout ;
wire \interface|uDMEM|DMEM_mem~616_combout ;
wire \interface|uDMEM|DMEM_mem~617_combout ;
wire \interface|uDMEM|DMEM_mem~1_q ;
wire \interface|uDMEM|DMEM_mem~614_combout ;
wire \interface|uDMEM|DMEM_mem~615_combout ;
wire \interface|uDMEM|DMEM_mem~65_q ;
wire \interface|uDMEM|DMEM_mem~487_combout ;
wire \interface|uDMEM|DMEM_mem~488_combout ;
wire \interface|uDMEM|DMEM_mem~610_combout ;
wire \interface|uDMEM|DMEM_mem~611_combout ;
wire \interface|uDMEM|DMEM_mem~321_q ;
wire \interface|uDMEM|DMEM_mem~289feeder_combout ;
wire \interface|uDMEM|DMEM_mem~606_combout ;
wire \interface|uDMEM|DMEM_mem~607_combout ;
wire \interface|uDMEM|DMEM_mem~289_q ;
wire \interface|uDMEM|DMEM_mem~608_combout ;
wire \interface|uDMEM|DMEM_mem~609_combout ;
wire \interface|uDMEM|DMEM_mem~257_q ;
wire \interface|uDMEM|DMEM_mem~485_combout ;
wire \interface|uDMEM|DMEM_mem~486_combout ;
wire \interface|uDMEM|DMEM_mem~489_combout ;
wire \interface|uDMEM|DMEM_mem~161feeder_combout ;
wire \interface|uDMEM|DMEM_mem~622_combout ;
wire \interface|uDMEM|DMEM_mem~623_combout ;
wire \interface|uDMEM|DMEM_mem~161_q ;
wire \interface|uDMEM|DMEM_mem~624_combout ;
wire \interface|uDMEM|DMEM_mem~625_combout ;
wire \interface|uDMEM|DMEM_mem~129_q ;
wire \interface|uDMEM|DMEM_mem~490_combout ;
wire \interface|uDMEM|DMEM_mem~193feeder_combout ;
wire \interface|uDMEM|DMEM_mem~620_combout ;
wire \interface|uDMEM|DMEM_mem~621_combout ;
wire \interface|uDMEM|DMEM_mem~193_q ;
wire \interface|uDMEM|DMEM_mem~626_combout ;
wire \interface|uDMEM|DMEM_mem~627_combout ;
wire \interface|uDMEM|DMEM_mem~225_q ;
wire \interface|uDMEM|DMEM_mem~491_combout ;
wire \interface|uDMEM|DMEM_mem~633_combout ;
wire \interface|Data_Write[1]~77_combout ;
wire \interface|uREG|REG_mem~1feeder_combout ;
wire \interface|uREG|REG_mem~1_q ;
wire \interface|uREG|REG_mem~1721_combout ;
wire \interface|ALU_operand_2[1]~41_combout ;
wire \interface|ALU_operand_2[1]~45_combout ;
wire \interface|uREG|REG_mem~865feeder_combout ;
wire \interface|uREG|REG_mem~1766_combout ;
wire \interface|uREG|REG_mem~865_q ;
wire \interface|uREG|REG_mem~1760_combout ;
wire \interface|uREG|REG_mem~833_q ;
wire \interface|uREG|REG_mem~1764_combout ;
wire \interface|uREG|REG_mem~577_q ;
wire \interface|uREG|REG_mem~609feeder_combout ;
wire \interface|uREG|REG_mem~1762_combout ;
wire \interface|uREG|REG_mem~609_q ;
wire \interface|uREG|REG_mem~1722_combout ;
wire \interface|uREG|REG_mem~1723_combout ;
wire \interface|uREG|REG_mem~1730_combout ;
wire \interface|uREG|REG_mem~1725_combout ;
wire \interface|uREG|REG_mem~769feeder_combout ;
wire \interface|uREG|REG_mem~1776_combout ;
wire \interface|uREG|REG_mem~769_q ;
wire \interface|uREG|REG_mem~1780_combout ;
wire \interface|uREG|REG_mem~801_q ;
wire \interface|uREG|REG_mem~545feeder_combout ;
wire \interface|uREG|REG_mem~1778_combout ;
wire \interface|uREG|REG_mem~545_q ;
wire \interface|uREG|REG_mem~1779_combout ;
wire \interface|uREG|REG_mem~513_q ;
wire \interface|uREG|REG_mem~1726_combout ;
wire \interface|uREG|REG_mem~1727_combout ;
wire \interface|uREG|REG_mem~1728_combout ;
wire \interface|uREG|REG_mem~1731_combout ;
wire \interface|uREG|REG_mem~225feeder_combout ;
wire \interface|uREG|REG_mem~1799_combout ;
wire \interface|uREG|REG_mem~225_q ;
wire \interface|uREG|REG_mem~1802_combout ;
wire \interface|uREG|REG_mem~481_q ;
wire \interface|uREG|REG_mem~1801_combout ;
wire \interface|uREG|REG_mem~193_q ;
wire \interface|uREG|REG_mem~449feeder_combout ;
wire \interface|uREG|REG_mem~1800_combout ;
wire \interface|uREG|REG_mem~449_q ;
wire \interface|uREG|REG_mem~1739_combout ;
wire \interface|uREG|REG_mem~1740_combout ;
wire \interface|uREG|REG_mem~1792_combout ;
wire \interface|uREG|REG_mem~417_q ;
wire \interface|uREG|REG_mem~1789_combout ;
wire \interface|uREG|REG_mem~161_q ;
wire \interface|uREG|REG_mem~1791_combout ;
wire \interface|uREG|REG_mem~129_q ;
wire \interface|uREG|REG_mem~385feeder_combout ;
wire \interface|uREG|REG_mem~1790_combout ;
wire \interface|uREG|REG_mem~385_q ;
wire \interface|uREG|REG_mem~1732_combout ;
wire \interface|uREG|REG_mem~1733_combout ;
wire \interface|uREG|REG_mem~1735_combout ;
wire \interface|uREG|REG_mem~1738_combout ;
wire \interface|uREG|REG_mem~1741_combout ;
wire \interface|ALU_operand_2[1]~42_combout ;
wire \interface|uREG|REG_mem~0_q ;
wire \interface|uREG|REG_mem~288_q ;
wire \interface|uREG|REG_mem~1108_combout ;
wire \interface|uALU|Add0~1 ;
wire \interface|uALU|Add0~2_combout ;
wire \interface|uDMEM|DMEM_mem~612_combout ;
wire \interface|uDMEM|DMEM_mem~613_combout ;
wire \interface|uDMEM|DMEM_mem~34_q ;
wire \interface|uDMEM|DMEM_mem~98feeder_combout ;
wire \interface|uDMEM|DMEM_mem~98_q ;
wire \interface|uDMEM|DMEM_mem~651_combout ;
wire \interface|uDMEM|DMEM_mem~2_q ;
wire \interface|uDMEM|DMEM_mem~66_q ;
wire \interface|uDMEM|DMEM_mem~494_combout ;
wire \interface|uDMEM|DMEM_mem~495_combout ;
wire \interface|uDMEM|DMEM_mem~322feeder_combout ;
wire \interface|uDMEM|DMEM_mem~322_q ;
wire \interface|uDMEM|DMEM_mem~496_combout ;
wire \interface|uDMEM|DMEM_mem~290feeder_combout ;
wire \interface|uDMEM|DMEM_mem~290_q ;
wire \interface|uDMEM|DMEM_mem~258_q ;
wire \interface|uDMEM|DMEM_mem~497_combout ;
wire \interface|uDMEM|DMEM_mem~498_combout ;
wire \interface|uDMEM|DMEM_mem~194feeder_combout ;
wire \interface|uDMEM|DMEM_mem~194_q ;
wire \interface|uDMEM|DMEM_mem~226_q ;
wire \interface|uDMEM|DMEM_mem~162feeder_combout ;
wire \interface|uDMEM|DMEM_mem~162_q ;
wire \interface|uDMEM|DMEM_mem~130_q ;
wire \interface|uDMEM|DMEM_mem~492_combout ;
wire \interface|uDMEM|DMEM_mem~493_combout ;
wire \interface|uDMEM|DMEM_mem~634_combout ;
wire \interface|Data_Write[2]~76_combout ;
wire \interface|uREG|REG_mem~354_q ;
wire \interface|uREG|REG_mem~322_q ;
wire \interface|uREG|REG_mem~1714_combout ;
wire \interface|uREG|REG_mem~1716_combout ;
wire \interface|uREG|REG_mem~1717_combout ;
wire \interface|uREG|REG_mem~226feeder_combout ;
wire \interface|uREG|REG_mem~226_q ;
wire \interface|uREG|REG_mem~482_q ;
wire \interface|uREG|REG_mem~450feeder_combout ;
wire \interface|uREG|REG_mem~450_q ;
wire \interface|uREG|REG_mem~194_q ;
wire \interface|uREG|REG_mem~1718_combout ;
wire \interface|uREG|REG_mem~1719_combout ;
wire \interface|uREG|REG_mem~162feeder_combout ;
wire \interface|uREG|REG_mem~162_q ;
wire \interface|uREG|REG_mem~418_q ;
wire \interface|uREG|REG_mem~386feeder_combout ;
wire \interface|uREG|REG_mem~386_q ;
wire \interface|uREG|REG_mem~130_q ;
wire \interface|uREG|REG_mem~1711_combout ;
wire \interface|uREG|REG_mem~1712_combout ;
wire \interface|uREG|REG_mem~1720_combout ;
wire \interface|uREG|REG_mem~834_q ;
wire \interface|uREG|REG_mem~866_q ;
wire \interface|uREG|REG_mem~578_q ;
wire \interface|uREG|REG_mem~610feeder_combout ;
wire \interface|uREG|REG_mem~610_q ;
wire \interface|uREG|REG_mem~1701_combout ;
wire \interface|uREG|REG_mem~1702_combout ;
wire \interface|uREG|REG_mem~770feeder_combout ;
wire \interface|uREG|REG_mem~770_q ;
wire \interface|uREG|REG_mem~802_q ;
wire \interface|uREG|REG_mem~546feeder_combout ;
wire \interface|uREG|REG_mem~546_q ;
wire \interface|uREG|REG_mem~514_q ;
wire \interface|uREG|REG_mem~1705_combout ;
wire \interface|uREG|REG_mem~1706_combout ;
wire \interface|uREG|REG_mem~1707_combout ;
wire \interface|uREG|REG_mem~1710_combout ;
wire \interface|ALU_operand_2[2]~40_combout ;
wire \interface|uREG|REG_mem~1700_combout ;
wire \interface|uALU|Add0~3 ;
wire \interface|uALU|Add0~4_combout ;
wire \interface|uDMEM|DMEM_mem~195feeder_combout ;
wire \interface|uDMEM|DMEM_mem~195_q ;
wire \interface|uDMEM|DMEM_mem~227_q ;
wire \interface|uDMEM|DMEM_mem~163feeder_combout ;
wire \interface|uDMEM|DMEM_mem~163_q ;
wire \interface|uDMEM|DMEM_mem~131feeder_combout ;
wire \interface|uDMEM|DMEM_mem~131_q ;
wire \interface|uDMEM|DMEM_mem~504_combout ;
wire \interface|uDMEM|DMEM_mem~505_combout ;
wire \interface|uDMEM|DMEM_mem~35feeder_combout ;
wire \interface|uDMEM|DMEM_mem~35_q ;
wire \interface|uDMEM|DMEM_mem~99_q ;
wire \interface|uDMEM|DMEM_mem~652_combout ;
wire \interface|uDMEM|DMEM_mem~3_q ;
wire \interface|uDMEM|DMEM_mem~67_q ;
wire \interface|uDMEM|DMEM_mem~501_combout ;
wire \interface|uDMEM|DMEM_mem~502_combout ;
wire \interface|uDMEM|DMEM_mem~391_combout ;
wire \interface|uDMEM|DMEM_mem~291feeder_combout ;
wire \interface|uDMEM|DMEM_mem~291_q ;
wire \interface|uDMEM|DMEM_mem~259_q ;
wire \interface|uDMEM|DMEM_mem~499_combout ;
wire \interface|uDMEM|DMEM_mem~323_q ;
wire \interface|uDMEM|DMEM_mem~500_combout ;
wire \interface|uDMEM|DMEM_mem~503_combout ;
wire \interface|uDMEM|DMEM_mem~635_combout ;
wire \interface|Data_Write[3]~75_combout ;
wire \interface|uREG|REG_mem~259_q ;
wire \interface|uREG|REG_mem~323feeder_combout ;
wire \interface|uREG|REG_mem~323_q ;
wire \interface|uREG|REG_mem~1823_combout ;
wire \interface|uREG|REG_mem~99feeder_combout ;
wire \interface|uREG|REG_mem~99_q ;
wire \interface|uREG|REG_mem~355_q ;
wire \interface|uREG|REG_mem~1825_combout ;
wire \interface|uREG|REG_mem~35_q ;
wire \interface|uREG|REG_mem~291feeder_combout ;
wire \interface|uREG|REG_mem~291_q ;
wire \interface|uREG|REG_mem~1824_combout ;
wire \interface|uREG|REG_mem~67_q ;
wire \interface|uREG|REG_mem~3_q ;
wire \interface|uREG|REG_mem~1697_combout ;
wire \interface|uREG|REG_mem~1698_combout ;
wire \interface|uREG|REG_mem~1699_combout ;
wire \interface|uREG|REG_mem~931feeder_combout ;
wire \interface|uREG|REG_mem~931_q ;
wire \interface|uREG|REG_mem~675_q ;
wire \interface|uREG|REG_mem~899_q ;
wire \interface|uREG|REG_mem~643_q ;
wire \interface|uREG|REG_mem~1693_combout ;
wire \interface|uREG|REG_mem~1694_combout ;
wire \interface|uREG|REG_mem~995feeder_combout ;
wire \interface|uREG|REG_mem~995_q ;
wire \interface|uREG|REG_mem~739_q ;
wire \interface|uREG|REG_mem~963feeder_combout ;
wire \interface|uREG|REG_mem~963_q ;
wire \interface|uREG|REG_mem~707_q ;
wire \interface|uREG|REG_mem~1695_combout ;
wire \interface|uREG|REG_mem~1696_combout ;
wire \interface|uREG|REG_mem~1822_combout ;
wire \interface|uREG|REG_mem~1826_combout ;
wire \interface|ALU_operand_2[3]~39_combout ;
wire \interface|uREG|REG_mem~1692_combout ;
wire \interface|uALU|Add0~5 ;
wire \interface|uALU|Add0~6_combout ;
wire \interface|uREG|REG_mem~672_q ;
wire \interface|uREG|REG_mem~896feeder_combout ;
wire \interface|uREG|REG_mem~896_q ;
wire \interface|uREG|REG_mem~640_q ;
wire \interface|uREG|REG_mem~1111_combout ;
wire \interface|uREG|REG_mem~928feeder_combout ;
wire \interface|uREG|REG_mem~928_q ;
wire \interface|uREG|REG_mem~1742_combout ;
wire \interface|uREG|REG_mem~960feeder_combout ;
wire \interface|uREG|REG_mem~960_q ;
wire \interface|uREG|REG_mem~704_q ;
wire \interface|uREG|REG_mem~1116_combout ;
wire \interface|uREG|REG_mem~736_q ;
wire \interface|uREG|REG_mem~992_q ;
wire \interface|uREG|REG_mem~1743_combout ;
wire \interface|uREG|REG_mem~1830_combout ;
wire \interface|uREG|REG_mem~256_q ;
wire \interface|uREG|REG_mem~32_q ;
wire \interface|uREG|REG_mem~1123_combout ;
wire \interface|uREG|REG_mem~1832_combout ;
wire \interface|uREG|REG_mem~320feeder_combout ;
wire \interface|uREG|REG_mem~320_q ;
wire \interface|uREG|REG_mem~352_q ;
wire \interface|uREG|REG_mem~64_q ;
wire \interface|uREG|REG_mem~96feeder_combout ;
wire \interface|uREG|REG_mem~96_q ;
wire \interface|uREG|REG_mem~1121_combout ;
wire \interface|uREG|REG_mem~1122_combout ;
wire \interface|uREG|REG_mem~1831_combout ;
wire \interface|uREG|REG_mem~1744_combout ;
wire \interface|uREG|REG_mem~1833_combout ;
wire \interface|uDMEM|DMEM_mem~192feeder_combout ;
wire \interface|uDMEM|DMEM_mem~192_q ;
wire \interface|uDMEM|DMEM_mem~224_q ;
wire \interface|uDMEM|DMEM_mem~160feeder_combout ;
wire \interface|uDMEM|DMEM_mem~160_q ;
wire \interface|uDMEM|DMEM_mem~128feeder_combout ;
wire \interface|uDMEM|DMEM_mem~128_q ;
wire \interface|uDMEM|DMEM_mem~483_combout ;
wire \interface|uDMEM|DMEM_mem~484_combout ;
wire \interface|uDMEM|DMEM_mem~288feeder_combout ;
wire \interface|uDMEM|DMEM_mem~288_q ;
wire \interface|uDMEM|DMEM_mem~256_q ;
wire \interface|uDMEM|DMEM_mem~478_combout ;
wire \interface|uDMEM|DMEM_mem~320_q ;
wire \interface|uDMEM|DMEM_mem~479_combout ;
wire \interface|uDMEM|DMEM_mem~32_q ;
wire \interface|uDMEM|DMEM_mem~96_q ;
wire \interface|uDMEM|DMEM_mem~64_q ;
wire \interface|uDMEM|DMEM_mem~0_q ;
wire \interface|uDMEM|DMEM_mem~480_combout ;
wire \interface|uDMEM|DMEM_mem~481_combout ;
wire \interface|uDMEM|DMEM_mem~482_combout ;
wire \interface|uDMEM|DMEM_mem~632_combout ;
wire \interface|Data_Write[0]~63_combout ;
wire \interface|uREG|REG_mem~160_q ;
wire \interface|uREG|REG_mem~416_q ;
wire \interface|uREG|REG_mem~384feeder_combout ;
wire \interface|uREG|REG_mem~384_q ;
wire \interface|uREG|REG_mem~128_q ;
wire \interface|uREG|REG_mem~1119_combout ;
wire \interface|uREG|REG_mem~1120_combout ;
wire \interface|uREG|REG_mem~224feeder_combout ;
wire \interface|uREG|REG_mem~224_q ;
wire \interface|uREG|REG_mem~480_q ;
wire \interface|uREG|REG_mem~448feeder_combout ;
wire \interface|uREG|REG_mem~448_q ;
wire \interface|uREG|REG_mem~192_q ;
wire \interface|uREG|REG_mem~1126_combout ;
wire \interface|uREG|REG_mem~1127_combout ;
wire \interface|uREG|REG_mem~1124_combout ;
wire \interface|uREG|REG_mem~1125_combout ;
wire \interface|uREG|REG_mem~1128_combout ;
wire \interface|uREG|REG_mem~832feeder_combout ;
wire \interface|uREG|REG_mem~832_q ;
wire \interface|uREG|REG_mem~864_q ;
wire \interface|uREG|REG_mem~576_q ;
wire \interface|uREG|REG_mem~608feeder_combout ;
wire \interface|uREG|REG_mem~608_q ;
wire \interface|uREG|REG_mem~1109_combout ;
wire \interface|uREG|REG_mem~1110_combout ;
wire \interface|uREG|REG_mem~1117_combout ;
wire \interface|uREG|REG_mem~768feeder_combout ;
wire \interface|uREG|REG_mem~768_q ;
wire \interface|uREG|REG_mem~800_q ;
wire \interface|uREG|REG_mem~544feeder_combout ;
wire \interface|uREG|REG_mem~544_q ;
wire \interface|uREG|REG_mem~512_q ;
wire \interface|uREG|REG_mem~1113_combout ;
wire \interface|uREG|REG_mem~1114_combout ;
wire \interface|uREG|REG_mem~1112_combout ;
wire \interface|uREG|REG_mem~1115_combout ;
wire \interface|uREG|REG_mem~1118_combout ;
wire \interface|ALU_operand_2[0]~10_combout ;
wire \interface|uALU|Add0~0_combout ;
wire \interface|uDMEM|DMEM_mem~317feeder_combout ;
wire \interface|uDMEM|DMEM_mem~317_q ;
wire \interface|uDMEM|DMEM_mem~285_q ;
wire \interface|uDMEM|DMEM_mem~513_combout ;
wire \interface|uDMEM|DMEM_mem~349_q ;
wire \interface|uDMEM|DMEM_mem~421_combout ;
wire \interface|uDMEM|DMEM_mem~514_combout ;
wire \interface|ucontrol|Decoder0~4_combout ;
wire \interface|uDMEM|DMEM_mem~221feeder_combout ;
wire \interface|uDMEM|DMEM_mem~221_q ;
wire \interface|uDMEM|DMEM_mem~253_q ;
wire \interface|uDMEM|DMEM_mem~189feeder_combout ;
wire \interface|uDMEM|DMEM_mem~189_q ;
wire \interface|uDMEM|DMEM_mem~157_q ;
wire \interface|uDMEM|DMEM_mem~515_combout ;
wire \interface|uDMEM|DMEM_mem~516_combout ;
wire \interface|uDMEM|DMEM_mem~61feeder_combout ;
wire \interface|uDMEM|DMEM_mem~61_q ;
wire \interface|uDMEM|DMEM_mem~125_q ;
wire \interface|uDMEM|DMEM_mem~93_q ;
wire \interface|uDMEM|DMEM_mem~29_q ;
wire \interface|uDMEM|DMEM_mem~517_combout ;
wire \interface|uDMEM|DMEM_mem~518_combout ;
wire \interface|uDMEM|DMEM_mem~519_combout ;
wire \interface|ALU_operand_2[29]~13_combout ;
wire \interface|uREG|REG_mem~29_q ;
wire \interface|uREG|REG_mem~317feeder_combout ;
wire \interface|uREG|REG_mem~317_q ;
wire \interface|uREG|REG_mem~1161_combout ;
wire \interface|uDMEM|DMEM_mem~220feeder_combout ;
wire \interface|uDMEM|DMEM_mem~220_q ;
wire \interface|uDMEM|DMEM_mem~252feeder_combout ;
wire \interface|uDMEM|DMEM_mem~252_q ;
wire \interface|uDMEM|DMEM_mem~188feeder_combout ;
wire \interface|uDMEM|DMEM_mem~188_q ;
wire \interface|uDMEM|DMEM_mem~156_q ;
wire \interface|uDMEM|DMEM_mem~506_combout ;
wire \interface|uDMEM|DMEM_mem~507_combout ;
wire \interface|uDMEM|DMEM_mem~636_combout ;
wire \interface|uDMEM|DMEM_mem~316feeder_combout ;
wire \interface|uDMEM|DMEM_mem~316_q ;
wire \interface|uDMEM|DMEM_mem~284_q ;
wire \interface|uDMEM|DMEM_mem~508_combout ;
wire \interface|uDMEM|DMEM_mem~348_q ;
wire \interface|uDMEM|DMEM_mem~509_combout ;
wire \interface|uDMEM|DMEM_mem~92feeder_combout ;
wire \interface|uDMEM|DMEM_mem~92_q ;
wire \interface|uDMEM|DMEM_mem~124_q ;
wire \interface|uDMEM|DMEM_mem~60feeder_combout ;
wire \interface|uDMEM|DMEM_mem~60_q ;
wire \interface|uDMEM|DMEM_mem~28_q ;
wire \interface|uDMEM|DMEM_mem~510_combout ;
wire \interface|uDMEM|DMEM_mem~511_combout ;
wire \interface|uDMEM|DMEM_mem~512_combout ;
wire \interface|uREG|REG_mem~316feeder_combout ;
wire \interface|uREG|REG_mem~316_q ;
wire \interface|uREG|REG_mem~28_q ;
wire \interface|uREG|REG_mem~1182_combout ;
wire \interface|uDMEM|DMEM_mem~219_q ;
wire \interface|uDMEM|DMEM_mem~251_q ;
wire \interface|uDMEM|DMEM_mem~187feeder_combout ;
wire \interface|uDMEM|DMEM_mem~187_q ;
wire \interface|uDMEM|DMEM_mem~155_q ;
wire \interface|uDMEM|DMEM_mem~473_combout ;
wire \interface|uDMEM|DMEM_mem~474_combout ;
wire \interface|uDMEM|DMEM_mem~59feeder_combout ;
wire \interface|uDMEM|DMEM_mem~59_q ;
wire \interface|uDMEM|DMEM_mem~123_q ;
wire \interface|uDMEM|DMEM_mem~91_q ;
wire \interface|uDMEM|DMEM_mem~27_q ;
wire \interface|uDMEM|DMEM_mem~475_combout ;
wire \interface|uDMEM|DMEM_mem~476_combout ;
wire \interface|uDMEM|DMEM_mem~477_combout ;
wire \interface|uDMEM|DMEM_mem~315feeder_combout ;
wire \interface|uDMEM|DMEM_mem~315_q ;
wire \interface|uDMEM|DMEM_mem~283_q ;
wire \interface|uDMEM|DMEM_mem~471_combout ;
wire \interface|uDMEM|DMEM_mem~347_q ;
wire \interface|uDMEM|DMEM_mem~472_combout ;
wire \interface|uREG|REG_mem~27_q ;
wire \interface|uREG|REG_mem~315feeder_combout ;
wire \interface|uREG|REG_mem~315_q ;
wire \interface|uREG|REG_mem~1203_combout ;
wire \interface|uDMEM|DMEM_mem~346_q ;
wire \interface|uDMEM|DMEM_mem~314feeder_combout ;
wire \interface|uDMEM|DMEM_mem~314_q ;
wire \interface|uDMEM|DMEM_mem~282_q ;
wire \interface|uDMEM|DMEM_mem~464_combout ;
wire \interface|uDMEM|DMEM_mem~465_combout ;
wire \interface|uREG|REG_mem~26_q ;
wire \interface|uREG|REG_mem~1224_combout ;
wire \interface|uDMEM|DMEM_mem~217feeder_combout ;
wire \interface|uDMEM|DMEM_mem~217_q ;
wire \interface|uDMEM|DMEM_mem~249_q ;
wire \interface|uDMEM|DMEM_mem~185feeder_combout ;
wire \interface|uDMEM|DMEM_mem~185_q ;
wire \interface|uDMEM|DMEM_mem~153_q ;
wire \interface|uDMEM|DMEM_mem~462_combout ;
wire \interface|uDMEM|DMEM_mem~463_combout ;
wire \interface|uDMEM|DMEM_mem~57feeder_combout ;
wire \interface|uDMEM|DMEM_mem~57_q ;
wire \interface|uDMEM|DMEM_mem~121_q ;
wire \interface|uDMEM|DMEM_mem~89feeder_combout ;
wire \interface|uDMEM|DMEM_mem~89_q ;
wire \interface|uDMEM|DMEM_mem~25_q ;
wire \interface|uDMEM|DMEM_mem~459_combout ;
wire \interface|uDMEM|DMEM_mem~460_combout ;
wire \interface|uDMEM|DMEM_mem~345_q ;
wire \interface|uDMEM|DMEM_mem~313feeder_combout ;
wire \interface|uDMEM|DMEM_mem~313_q ;
wire \interface|uDMEM|DMEM_mem~281_q ;
wire \interface|uDMEM|DMEM_mem~457_combout ;
wire \interface|uDMEM|DMEM_mem~458_combout ;
wire \interface|uDMEM|DMEM_mem~461_combout ;
wire \interface|uDMEM|DMEM_mem~631_combout ;
wire \interface|uREG|REG_mem~25_q ;
wire \interface|uREG|REG_mem~313feeder_combout ;
wire \interface|uREG|REG_mem~313_q ;
wire \interface|uREG|REG_mem~1245_combout ;
wire \interface|uDMEM|DMEM_mem~56feeder_combout ;
wire \interface|uDMEM|DMEM_mem~56_q ;
wire \interface|uDMEM|DMEM_mem~120_q ;
wire \interface|uDMEM|DMEM_mem~88_q ;
wire \interface|uDMEM|DMEM_mem~24_q ;
wire \interface|uDMEM|DMEM_mem~454_combout ;
wire \interface|uDMEM|DMEM_mem~455_combout ;
wire \interface|uDMEM|DMEM_mem~216feeder_combout ;
wire \interface|uDMEM|DMEM_mem~216_q ;
wire \interface|uDMEM|DMEM_mem~248_q ;
wire \interface|uDMEM|DMEM_mem~184feeder_combout ;
wire \interface|uDMEM|DMEM_mem~184_q ;
wire \interface|uDMEM|DMEM_mem~152_q ;
wire \interface|uDMEM|DMEM_mem~452_combout ;
wire \interface|uDMEM|DMEM_mem~453_combout ;
wire \interface|uDMEM|DMEM_mem~456_combout ;
wire \interface|uDMEM|DMEM_mem~312feeder_combout ;
wire \interface|uDMEM|DMEM_mem~312_q ;
wire \interface|uDMEM|DMEM_mem~280_q ;
wire \interface|uDMEM|DMEM_mem~450_combout ;
wire \interface|uDMEM|DMEM_mem~344_q ;
wire \interface|uDMEM|DMEM_mem~451_combout ;
wire \interface|uREG|REG_mem~24_q ;
wire \interface|uREG|REG_mem~312feeder_combout ;
wire \interface|uREG|REG_mem~312_q ;
wire \interface|uREG|REG_mem~1266_combout ;
wire \interface|uREG|REG_mem~503feeder_combout ;
wire \interface|uREG|REG_mem~503_q ;
wire \interface|uREG|REG_mem~439_q ;
wire \interface|uREG|REG_mem~247feeder_combout ;
wire \interface|uREG|REG_mem~247_q ;
wire \interface|uREG|REG_mem~183_q ;
wire \interface|uREG|REG_mem~1305_combout ;
wire \interface|uREG|REG_mem~1306_combout ;
wire \interface|uREG|REG_mem~375feeder_combout ;
wire \interface|uREG|REG_mem~375_q ;
wire \interface|uREG|REG_mem~119_q ;
wire \interface|uREG|REG_mem~55_q ;
wire \interface|uREG|REG_mem~311feeder_combout ;
wire \interface|uREG|REG_mem~311_q ;
wire \interface|uREG|REG_mem~1298_combout ;
wire \interface|uREG|REG_mem~1299_combout ;
wire \interface|uREG|REG_mem~407feeder_combout ;
wire \interface|uREG|REG_mem~407_q ;
wire \interface|uREG|REG_mem~471_q ;
wire \interface|uREG|REG_mem~215feeder_combout ;
wire \interface|uREG|REG_mem~215_q ;
wire \interface|uREG|REG_mem~151_q ;
wire \interface|uREG|REG_mem~1300_combout ;
wire \interface|uREG|REG_mem~1301_combout ;
wire \interface|uREG|REG_mem~87feeder_combout ;
wire \interface|uREG|REG_mem~87_q ;
wire \interface|uREG|REG_mem~343_q ;
wire \interface|uREG|REG_mem~279_q ;
wire \interface|uREG|REG_mem~1302_combout ;
wire \interface|uREG|REG_mem~1303_combout ;
wire \interface|uREG|REG_mem~1304_combout ;
wire \interface|uREG|REG_mem~1307_combout ;
wire \interface|uREG|REG_mem~631_q ;
wire \interface|uREG|REG_mem~599_q ;
wire \interface|uREG|REG_mem~1288_combout ;
wire \interface|uREG|REG_mem~759feeder_combout ;
wire \interface|uREG|REG_mem~759_q ;
wire \interface|uREG|REG_mem~727_q ;
wire \interface|uREG|REG_mem~1289_combout ;
wire \interface|uREG|REG_mem~1015feeder_combout ;
wire \interface|uREG|REG_mem~1015_q ;
wire \interface|uREG|REG_mem~887_q ;
wire \interface|uREG|REG_mem~855_q ;
wire \interface|uREG|REG_mem~983feeder_combout ;
wire \interface|uREG|REG_mem~983_q ;
wire \interface|uREG|REG_mem~1295_combout ;
wire \interface|uREG|REG_mem~1296_combout ;
wire \interface|uREG|REG_mem~663feeder_combout ;
wire \interface|uREG|REG_mem~663_q ;
wire \interface|uREG|REG_mem~695_q ;
wire \interface|uREG|REG_mem~567feeder_combout ;
wire \interface|uREG|REG_mem~567_q ;
wire \interface|uREG|REG_mem~535_q ;
wire \interface|uREG|REG_mem~1292_combout ;
wire \interface|uREG|REG_mem~1293_combout ;
wire \interface|uREG|REG_mem~823feeder_combout ;
wire \interface|uREG|REG_mem~823_q ;
wire \interface|uREG|REG_mem~951_q ;
wire \interface|uREG|REG_mem~791_q ;
wire \interface|uREG|REG_mem~919feeder_combout ;
wire \interface|uREG|REG_mem~919_q ;
wire \interface|uREG|REG_mem~1290_combout ;
wire \interface|uREG|REG_mem~1291_combout ;
wire \interface|uREG|REG_mem~1294_combout ;
wire \interface|uREG|REG_mem~1297_combout ;
wire \interface|uREG|REG_mem~1810_combout ;
wire \interface|ALU_operand_2[23]~19_combout ;
wire \interface|uREG|REG_mem~630feeder_combout ;
wire \interface|uREG|REG_mem~630_q ;
wire \interface|uREG|REG_mem~758_q ;
wire \interface|uREG|REG_mem~726feeder_combout ;
wire \interface|uREG|REG_mem~726_q ;
wire \interface|uREG|REG_mem~598_q ;
wire \interface|uREG|REG_mem~1311_combout ;
wire \interface|uREG|REG_mem~1312_combout ;
wire \interface|uREG|REG_mem~662feeder_combout ;
wire \interface|uREG|REG_mem~662_q ;
wire \interface|uREG|REG_mem~534_q ;
wire \interface|uREG|REG_mem~566feeder_combout ;
wire \interface|uREG|REG_mem~566_q ;
wire \interface|uREG|REG_mem~1313_combout ;
wire \interface|uREG|REG_mem~694_q ;
wire \interface|uREG|REG_mem~1314_combout ;
wire \interface|uREG|REG_mem~1315_combout ;
wire \interface|uREG|REG_mem~950feeder_combout ;
wire \interface|uREG|REG_mem~950_q ;
wire \interface|uREG|REG_mem~918_q ;
wire \interface|uREG|REG_mem~822feeder_combout ;
wire \interface|uREG|REG_mem~822_q ;
wire \interface|uREG|REG_mem~790_q ;
wire \interface|uREG|REG_mem~1309_combout ;
wire \interface|uREG|REG_mem~1310_combout ;
wire \interface|uREG|REG_mem~982feeder_combout ;
wire \interface|uREG|REG_mem~982_q ;
wire \interface|uREG|REG_mem~1014_q ;
wire \interface|uREG|REG_mem~886feeder_combout ;
wire \interface|uREG|REG_mem~886_q ;
wire \interface|uREG|REG_mem~854_q ;
wire \interface|uREG|REG_mem~1316_combout ;
wire \interface|uREG|REG_mem~1317_combout ;
wire \interface|uREG|REG_mem~1318_combout ;
wire \interface|uREG|REG_mem~246_q ;
wire \interface|uREG|REG_mem~502_q ;
wire \interface|uREG|REG_mem~438feeder_combout ;
wire \interface|uREG|REG_mem~438_q ;
wire \interface|uREG|REG_mem~182_q ;
wire \interface|uREG|REG_mem~1326_combout ;
wire \interface|uREG|REG_mem~1327_combout ;
wire \interface|uREG|REG_mem~118feeder_combout ;
wire \interface|uREG|REG_mem~118_q ;
wire \interface|uREG|REG_mem~54_q ;
wire \interface|uREG|REG_mem~1319_combout ;
wire \interface|uREG|REG_mem~374_q ;
wire \interface|uREG|REG_mem~310feeder_combout ;
wire \interface|uREG|REG_mem~310_q ;
wire \interface|uREG|REG_mem~1320_combout ;
wire \interface|uREG|REG_mem~214feeder_combout ;
wire \interface|uREG|REG_mem~214_q ;
wire \interface|uREG|REG_mem~470_q ;
wire \interface|uREG|REG_mem~406feeder_combout ;
wire \interface|uREG|REG_mem~406_q ;
wire \interface|uREG|REG_mem~150_q ;
wire \interface|uREG|REG_mem~1321_combout ;
wire \interface|uREG|REG_mem~1322_combout ;
wire \interface|uREG|REG_mem~278feeder_combout ;
wire \interface|uREG|REG_mem~278_q ;
wire \interface|uREG|REG_mem~342_q ;
wire \interface|uREG|REG_mem~86_q ;
wire \interface|uREG|REG_mem~1323_combout ;
wire \interface|uREG|REG_mem~1324_combout ;
wire \interface|uREG|REG_mem~1325_combout ;
wire \interface|uREG|REG_mem~1328_combout ;
wire \interface|uREG|REG_mem~1811_combout ;
wire \interface|ALU_operand_2[22]~20_combout ;
wire \interface|uREG|REG_mem~629feeder_combout ;
wire \interface|uREG|REG_mem~629_q ;
wire \interface|uREG|REG_mem~597_q ;
wire \interface|uREG|REG_mem~1330_combout ;
wire \interface|uREG|REG_mem~725_q ;
wire \interface|uREG|REG_mem~757feeder_combout ;
wire \interface|uREG|REG_mem~757_q ;
wire \interface|uREG|REG_mem~1331_combout ;
wire \interface|uREG|REG_mem~789_q ;
wire \interface|uREG|REG_mem~917feeder_combout ;
wire \interface|uREG|REG_mem~917_q ;
wire \interface|uREG|REG_mem~1332_combout ;
wire \interface|uREG|REG_mem~821_q ;
wire \interface|uREG|REG_mem~949_q ;
wire \interface|uREG|REG_mem~1333_combout ;
wire \interface|uREG|REG_mem~661feeder_combout ;
wire \interface|uREG|REG_mem~661_q ;
wire \interface|uREG|REG_mem~693_q ;
wire \interface|uREG|REG_mem~565feeder_combout ;
wire \interface|uREG|REG_mem~565_q ;
wire \interface|uREG|REG_mem~533_q ;
wire \interface|uREG|REG_mem~1334_combout ;
wire \interface|uREG|REG_mem~1335_combout ;
wire \interface|uREG|REG_mem~1336_combout ;
wire \interface|uREG|REG_mem~1013feeder_combout ;
wire \interface|uREG|REG_mem~1013_q ;
wire \interface|uREG|REG_mem~885_q ;
wire \interface|uREG|REG_mem~981_q ;
wire \interface|uREG|REG_mem~853_q ;
wire \interface|uREG|REG_mem~1337_combout ;
wire \interface|uREG|REG_mem~1338_combout ;
wire \interface|uREG|REG_mem~1339_combout ;
wire \interface|uREG|REG_mem~501feeder_combout ;
wire \interface|uREG|REG_mem~501_q ;
wire \interface|uREG|REG_mem~437_q ;
wire \interface|uREG|REG_mem~181_q ;
wire \interface|uREG|REG_mem~245feeder_combout ;
wire \interface|uREG|REG_mem~245_q ;
wire \interface|uREG|REG_mem~1347_combout ;
wire \interface|uREG|REG_mem~1348_combout ;
wire \interface|uREG|REG_mem~277_q ;
wire \interface|uREG|REG_mem~21_q ;
wire \interface|uREG|REG_mem~1344_combout ;
wire \interface|uREG|REG_mem~341_q ;
wire \interface|uREG|REG_mem~85feeder_combout ;
wire \interface|uREG|REG_mem~85_q ;
wire \interface|uREG|REG_mem~1345_combout ;
wire \interface|uREG|REG_mem~405feeder_combout ;
wire \interface|uREG|REG_mem~405_q ;
wire \interface|uREG|REG_mem~469_q ;
wire \interface|uREG|REG_mem~213feeder_combout ;
wire \interface|uREG|REG_mem~213_q ;
wire \interface|uREG|REG_mem~149_q ;
wire \interface|uREG|REG_mem~1342_combout ;
wire \interface|uREG|REG_mem~1343_combout ;
wire \interface|uREG|REG_mem~1346_combout ;
wire \interface|uREG|REG_mem~373feeder_combout ;
wire \interface|uREG|REG_mem~373_q ;
wire \interface|uREG|REG_mem~117_q ;
wire \interface|uREG|REG_mem~53_q ;
wire \interface|uREG|REG_mem~1340_combout ;
wire \interface|uREG|REG_mem~1341_combout ;
wire \interface|uREG|REG_mem~1349_combout ;
wire \interface|uREG|REG_mem~1812_combout ;
wire \interface|uDMEM|DMEM_mem~245_q ;
wire \interface|uDMEM|DMEM_mem~213_q ;
wire \interface|uDMEM|DMEM_mem~181feeder_combout ;
wire \interface|uDMEM|DMEM_mem~181_q ;
wire \interface|uDMEM|DMEM_mem~149_q ;
wire \interface|uDMEM|DMEM_mem~598_combout ;
wire \interface|uDMEM|DMEM_mem~599_combout ;
wire \interface|Data_Write[21]~46_combout ;
wire \interface|ALU_operand_2[21]~21_combout ;
wire \interface|uREG|REG_mem~532_q ;
wire \interface|uREG|REG_mem~564feeder_combout ;
wire \interface|uREG|REG_mem~564_q ;
wire \interface|uREG|REG_mem~1355_combout ;
wire \interface|uREG|REG_mem~692_q ;
wire \interface|uREG|REG_mem~660feeder_combout ;
wire \interface|uREG|REG_mem~660_q ;
wire \interface|uREG|REG_mem~1356_combout ;
wire \interface|uREG|REG_mem~628feeder_combout ;
wire \interface|uREG|REG_mem~628_q ;
wire \interface|uREG|REG_mem~756_q ;
wire \interface|uREG|REG_mem~724feeder_combout ;
wire \interface|uREG|REG_mem~724_q ;
wire \interface|uREG|REG_mem~596_q ;
wire \interface|uREG|REG_mem~1353_combout ;
wire \interface|uREG|REG_mem~1354_combout ;
wire \interface|uREG|REG_mem~1357_combout ;
wire \interface|uREG|REG_mem~948feeder_combout ;
wire \interface|uREG|REG_mem~948_q ;
wire \interface|uREG|REG_mem~916_q ;
wire \interface|uREG|REG_mem~820feeder_combout ;
wire \interface|uREG|REG_mem~820_q ;
wire \interface|uREG|REG_mem~788_q ;
wire \interface|uREG|REG_mem~1351_combout ;
wire \interface|uREG|REG_mem~1352_combout ;
wire \interface|uREG|REG_mem~884feeder_combout ;
wire \interface|uREG|REG_mem~884_q ;
wire \interface|uREG|REG_mem~852_q ;
wire \interface|uREG|REG_mem~1358_combout ;
wire \interface|uREG|REG_mem~1012_q ;
wire \interface|uREG|REG_mem~980feeder_combout ;
wire \interface|uREG|REG_mem~980_q ;
wire \interface|uREG|REG_mem~1359_combout ;
wire \interface|uREG|REG_mem~1360_combout ;
wire \interface|uREG|REG_mem~308feeder_combout ;
wire \interface|uREG|REG_mem~308_q ;
wire \interface|uREG|REG_mem~372_q ;
wire \interface|uREG|REG_mem~116feeder_combout ;
wire \interface|uREG|REG_mem~116_q ;
wire \interface|uREG|REG_mem~52_q ;
wire \interface|uREG|REG_mem~1361_combout ;
wire \interface|uREG|REG_mem~1362_combout ;
wire \interface|uREG|REG_mem~84_q ;
wire \interface|uREG|REG_mem~1365_combout ;
wire \interface|uREG|REG_mem~340_q ;
wire \interface|uREG|REG_mem~276feeder_combout ;
wire \interface|uREG|REG_mem~276_q ;
wire \interface|uREG|REG_mem~1366_combout ;
wire \interface|uREG|REG_mem~212feeder_combout ;
wire \interface|uREG|REG_mem~212_q ;
wire \interface|uREG|REG_mem~468_q ;
wire \interface|uREG|REG_mem~404feeder_combout ;
wire \interface|uREG|REG_mem~404_q ;
wire \interface|uREG|REG_mem~148_q ;
wire \interface|uREG|REG_mem~1363_combout ;
wire \interface|uREG|REG_mem~1364_combout ;
wire \interface|uREG|REG_mem~1367_combout ;
wire \interface|uREG|REG_mem~244feeder_combout ;
wire \interface|uREG|REG_mem~244_q ;
wire \interface|uREG|REG_mem~500_q ;
wire \interface|uREG|REG_mem~436feeder_combout ;
wire \interface|uREG|REG_mem~436_q ;
wire \interface|uREG|REG_mem~180_q ;
wire \interface|uREG|REG_mem~1368_combout ;
wire \interface|uREG|REG_mem~1369_combout ;
wire \interface|uREG|REG_mem~1370_combout ;
wire \interface|uREG|REG_mem~1813_combout ;
wire \interface|uDMEM|DMEM_mem~212feeder_combout ;
wire \interface|uDMEM|DMEM_mem~212_q ;
wire \interface|uDMEM|DMEM_mem~244feeder_combout ;
wire \interface|uDMEM|DMEM_mem~244_q ;
wire \interface|uDMEM|DMEM_mem~148feeder_combout ;
wire \interface|uDMEM|DMEM_mem~148_q ;
wire \interface|uDMEM|DMEM_mem~180feeder_combout ;
wire \interface|uDMEM|DMEM_mem~180_q ;
wire \interface|uDMEM|DMEM_mem~602_combout ;
wire \interface|uDMEM|DMEM_mem~603_combout ;
wire \interface|Data_Write[20]~66_combout ;
wire \interface|ALU_operand_2[20]~22_combout ;
wire \interface|uDMEM|DMEM_mem~51feeder_combout ;
wire \interface|uDMEM|DMEM_mem~51_q ;
wire \interface|uDMEM|DMEM_mem~115_q ;
wire \interface|uDMEM|DMEM_mem~83feeder_combout ;
wire \interface|uDMEM|DMEM_mem~83_q ;
wire \interface|uDMEM|DMEM_mem~19_q ;
wire \interface|uDMEM|DMEM_mem~447_combout ;
wire \interface|uDMEM|DMEM_mem~448_combout ;
wire \interface|uDMEM|DMEM_mem~211feeder_combout ;
wire \interface|uDMEM|DMEM_mem~211_q ;
wire \interface|uDMEM|DMEM_mem~243_q ;
wire \interface|uDMEM|DMEM_mem~179feeder_combout ;
wire \interface|uDMEM|DMEM_mem~179_q ;
wire \interface|uDMEM|DMEM_mem~147_q ;
wire \interface|uDMEM|DMEM_mem~445_combout ;
wire \interface|uDMEM|DMEM_mem~446_combout ;
wire \interface|uDMEM|DMEM_mem~449_combout ;
wire \interface|uDMEM|DMEM_mem~339_q ;
wire \interface|uDMEM|DMEM_mem~307feeder_combout ;
wire \interface|uDMEM|DMEM_mem~307_q ;
wire \interface|uDMEM|DMEM_mem~275_q ;
wire \interface|uDMEM|DMEM_mem~443_combout ;
wire \interface|uDMEM|DMEM_mem~444_combout ;
wire \interface|uREG|REG_mem~307feeder_combout ;
wire \interface|uREG|REG_mem~307_q ;
wire \interface|uREG|REG_mem~19_q ;
wire \interface|uREG|REG_mem~1371_combout ;
wire \interface|uDMEM|DMEM_mem~210feeder_combout ;
wire \interface|uDMEM|DMEM_mem~210_q ;
wire \interface|uDMEM|DMEM_mem~242_q ;
wire \interface|uDMEM|DMEM_mem~178feeder_combout ;
wire \interface|uDMEM|DMEM_mem~178_q ;
wire \interface|uDMEM|DMEM_mem~146_q ;
wire \interface|uDMEM|DMEM_mem~438_combout ;
wire \interface|uDMEM|DMEM_mem~439_combout ;
wire \interface|uDMEM|DMEM_mem~50feeder_combout ;
wire \interface|uDMEM|DMEM_mem~50_q ;
wire \interface|uDMEM|DMEM_mem~114_q ;
wire \interface|uDMEM|DMEM_mem~82_q ;
wire \interface|uDMEM|DMEM_mem~18_q ;
wire \interface|uDMEM|DMEM_mem~440_combout ;
wire \interface|uDMEM|DMEM_mem~441_combout ;
wire \interface|uDMEM|DMEM_mem~442_combout ;
wire \interface|uDMEM|DMEM_mem~338_q ;
wire \interface|uDMEM|DMEM_mem~306feeder_combout ;
wire \interface|uDMEM|DMEM_mem~306_q ;
wire \interface|uDMEM|DMEM_mem~274_q ;
wire \interface|uDMEM|DMEM_mem~436_combout ;
wire \interface|uDMEM|DMEM_mem~437_combout ;
wire \interface|uREG|REG_mem~18_q ;
wire \interface|uREG|REG_mem~306feeder_combout ;
wire \interface|uREG|REG_mem~306_q ;
wire \interface|uREG|REG_mem~1392_combout ;
wire \interface|uREG|REG_mem~1009feeder_combout ;
wire \interface|uREG|REG_mem~1009_q ;
wire \interface|uREG|REG_mem~881_q ;
wire \interface|uREG|REG_mem~849_q ;
wire \interface|uREG|REG_mem~977feeder_combout ;
wire \interface|uREG|REG_mem~977_q ;
wire \interface|uREG|REG_mem~1421_combout ;
wire \interface|uREG|REG_mem~1422_combout ;
wire \interface|uREG|REG_mem~625feeder_combout ;
wire \interface|uREG|REG_mem~625_q ;
wire \interface|uREG|REG_mem~593_q ;
wire \interface|uREG|REG_mem~1414_combout ;
wire \interface|uREG|REG_mem~753feeder_combout ;
wire \interface|uREG|REG_mem~753_q ;
wire \interface|uREG|REG_mem~721_q ;
wire \interface|uREG|REG_mem~1415_combout ;
wire \interface|uREG|REG_mem~657feeder_combout ;
wire \interface|uREG|REG_mem~657_q ;
wire \interface|uREG|REG_mem~689_q ;
wire \interface|uREG|REG_mem~561feeder_combout ;
wire \interface|uREG|REG_mem~561_q ;
wire \interface|uREG|REG_mem~529_q ;
wire \interface|uREG|REG_mem~1418_combout ;
wire \interface|uREG|REG_mem~1419_combout ;
wire \interface|uREG|REG_mem~817_q ;
wire \interface|uREG|REG_mem~945_q ;
wire \interface|uREG|REG_mem~913feeder_combout ;
wire \interface|uREG|REG_mem~913_q ;
wire \interface|uREG|REG_mem~785_q ;
wire \interface|uREG|REG_mem~1416_combout ;
wire \interface|uREG|REG_mem~1417_combout ;
wire \interface|uREG|REG_mem~1420_combout ;
wire \interface|uREG|REG_mem~1423_combout ;
wire \interface|uREG|REG_mem~497feeder_combout ;
wire \interface|uREG|REG_mem~497_q ;
wire \interface|uREG|REG_mem~433_q ;
wire \interface|uREG|REG_mem~241_q ;
wire \interface|uREG|REG_mem~177_q ;
wire \interface|uREG|REG_mem~1431_combout ;
wire \interface|uREG|REG_mem~1432_combout ;
wire \interface|uREG|REG_mem~369feeder_combout ;
wire \interface|uREG|REG_mem~369_q ;
wire \interface|uREG|REG_mem~113_q ;
wire \interface|uREG|REG_mem~305feeder_combout ;
wire \interface|uREG|REG_mem~305_q ;
wire \interface|uREG|REG_mem~49_q ;
wire \interface|uREG|REG_mem~1424_combout ;
wire \interface|uREG|REG_mem~1425_combout ;
wire \interface|uREG|REG_mem~209feeder_combout ;
wire \interface|uREG|REG_mem~209_q ;
wire \interface|uREG|REG_mem~145_q ;
wire \interface|uREG|REG_mem~1426_combout ;
wire \interface|uREG|REG_mem~465_q ;
wire \interface|uREG|REG_mem~401feeder_combout ;
wire \interface|uREG|REG_mem~401_q ;
wire \interface|uREG|REG_mem~1427_combout ;
wire \interface|uREG|REG_mem~81feeder_combout ;
wire \interface|uREG|REG_mem~81_q ;
wire \interface|uREG|REG_mem~337_q ;
wire \interface|uREG|REG_mem~273_q ;
wire \interface|uREG|REG_mem~1428_combout ;
wire \interface|uREG|REG_mem~1429_combout ;
wire \interface|uREG|REG_mem~1430_combout ;
wire \interface|uREG|REG_mem~1433_combout ;
wire \interface|uREG|REG_mem~1816_combout ;
wire \interface|ALU_operand_2[17]~25_combout ;
wire \interface|uDMEM|DMEM_mem~48feeder_combout ;
wire \interface|uDMEM|DMEM_mem~48_q ;
wire \interface|uDMEM|DMEM_mem~112_q ;
wire \interface|uDMEM|DMEM_mem~80feeder_combout ;
wire \interface|uDMEM|DMEM_mem~80_q ;
wire \interface|uDMEM|DMEM_mem~16_q ;
wire \interface|uDMEM|DMEM_mem~426_combout ;
wire \interface|uDMEM|DMEM_mem~427_combout ;
wire \interface|uDMEM|DMEM_mem~208_q ;
wire \interface|uDMEM|DMEM_mem~240_q ;
wire \interface|uDMEM|DMEM_mem~176feeder_combout ;
wire \interface|uDMEM|DMEM_mem~176_q ;
wire \interface|uDMEM|DMEM_mem~144_q ;
wire \interface|uDMEM|DMEM_mem~424_combout ;
wire \interface|uDMEM|DMEM_mem~425_combout ;
wire \interface|uDMEM|DMEM_mem~428_combout ;
wire \interface|uDMEM|DMEM_mem~336_q ;
wire \interface|uDMEM|DMEM_mem~304feeder_combout ;
wire \interface|uDMEM|DMEM_mem~304_q ;
wire \interface|uDMEM|DMEM_mem~272_q ;
wire \interface|uDMEM|DMEM_mem~422_combout ;
wire \interface|uDMEM|DMEM_mem~423_combout ;
wire \interface|uREG|REG_mem~304feeder_combout ;
wire \interface|uREG|REG_mem~304_q ;
wire \interface|uREG|REG_mem~16feeder_combout ;
wire \interface|uREG|REG_mem~16_q ;
wire \interface|uREG|REG_mem~1434_combout ;
wire \interface|uDMEM|DMEM_mem~207feeder_combout ;
wire \interface|uDMEM|DMEM_mem~207_q ;
wire \interface|uDMEM|DMEM_mem~239_q ;
wire \interface|uDMEM|DMEM_mem~143feeder_combout ;
wire \interface|uDMEM|DMEM_mem~143_q ;
wire \interface|uDMEM|DMEM_mem~175feeder_combout ;
wire \interface|uDMEM|DMEM_mem~175_q ;
wire \interface|uDMEM|DMEM_mem~588_combout ;
wire \interface|uDMEM|DMEM_mem~589_combout ;
wire \interface|uDMEM|DMEM_mem~643_combout ;
wire \interface|uREG|REG_mem~15_q ;
wire \interface|uREG|REG_mem~303feeder_combout ;
wire \interface|uREG|REG_mem~303_q ;
wire \interface|uREG|REG_mem~1455_combout ;
wire \interface|uREG|REG_mem~878feeder_combout ;
wire \interface|uREG|REG_mem~878_q ;
wire \interface|uREG|REG_mem~846_q ;
wire \interface|uREG|REG_mem~1484_combout ;
wire \interface|uREG|REG_mem~1006_q ;
wire \interface|uREG|REG_mem~974_q ;
wire \interface|uREG|REG_mem~1485_combout ;
wire \interface|uREG|REG_mem~942feeder_combout ;
wire \interface|uREG|REG_mem~942_q ;
wire \interface|uREG|REG_mem~910_q ;
wire \interface|uREG|REG_mem~782_q ;
wire \interface|uREG|REG_mem~814feeder_combout ;
wire \interface|uREG|REG_mem~814_q ;
wire \interface|uREG|REG_mem~1477_combout ;
wire \interface|uREG|REG_mem~1478_combout ;
wire \interface|uREG|REG_mem~622_q ;
wire \interface|uREG|REG_mem~750_q ;
wire \interface|uREG|REG_mem~718feeder_combout ;
wire \interface|uREG|REG_mem~718_q ;
wire \interface|uREG|REG_mem~590_q ;
wire \interface|uREG|REG_mem~1479_combout ;
wire \interface|uREG|REG_mem~1480_combout ;
wire \interface|uREG|REG_mem~654_q ;
wire \interface|uREG|REG_mem~686_q ;
wire \interface|uREG|REG_mem~526_q ;
wire \interface|uREG|REG_mem~558feeder_combout ;
wire \interface|uREG|REG_mem~558_q ;
wire \interface|uREG|REG_mem~1481_combout ;
wire \interface|uREG|REG_mem~1482_combout ;
wire \interface|uREG|REG_mem~1483_combout ;
wire \interface|uREG|REG_mem~1486_combout ;
wire \interface|uREG|REG_mem~238feeder_combout ;
wire \interface|uREG|REG_mem~238_q ;
wire \interface|uREG|REG_mem~494_q ;
wire \interface|uREG|REG_mem~174_q ;
wire \interface|uREG|REG_mem~430feeder_combout ;
wire \interface|uREG|REG_mem~430_q ;
wire \interface|uREG|REG_mem~1494_combout ;
wire \interface|uREG|REG_mem~1495_combout ;
wire \interface|uREG|REG_mem~366feeder_combout ;
wire \interface|uREG|REG_mem~366_q ;
wire \interface|uREG|REG_mem~110_q ;
wire \interface|uREG|REG_mem~46_q ;
wire \interface|uREG|REG_mem~302feeder_combout ;
wire \interface|uREG|REG_mem~302_q ;
wire \interface|uREG|REG_mem~1487_combout ;
wire \interface|uREG|REG_mem~1488_combout ;
wire \interface|uREG|REG_mem~78feeder_combout ;
wire \interface|uREG|REG_mem~78_q ;
wire \interface|uREG|REG_mem~334_q ;
wire \interface|uREG|REG_mem~270_q ;
wire \interface|uREG|REG_mem~1491_combout ;
wire \interface|uREG|REG_mem~1492_combout ;
wire \interface|uREG|REG_mem~206feeder_combout ;
wire \interface|uREG|REG_mem~206_q ;
wire \interface|uREG|REG_mem~462_q ;
wire \interface|uREG|REG_mem~398feeder_combout ;
wire \interface|uREG|REG_mem~398_q ;
wire \interface|uREG|REG_mem~142_q ;
wire \interface|uREG|REG_mem~1489_combout ;
wire \interface|uREG|REG_mem~1490_combout ;
wire \interface|uREG|REG_mem~1493_combout ;
wire \interface|uREG|REG_mem~1496_combout ;
wire \interface|ALU_operand_2[14]~28_combout ;
wire \interface|uREG|REG_mem~13_q ;
wire \interface|uREG|REG_mem~301feeder_combout ;
wire \interface|uREG|REG_mem~301_q ;
wire \interface|uREG|REG_mem~1497_combout ;
wire \interface|uREG|REG_mem~12_q ;
wire \interface|uREG|REG_mem~300feeder_combout ;
wire \interface|uREG|REG_mem~300_q ;
wire \interface|uREG|REG_mem~1518_combout ;
wire \interface|uREG|REG_mem~11_q ;
wire \interface|uREG|REG_mem~299feeder_combout ;
wire \interface|uREG|REG_mem~299_q ;
wire \interface|uREG|REG_mem~1534_combout ;
wire \interface|uREG|REG_mem~458feeder_combout ;
wire \interface|uREG|REG_mem~458_q ;
wire \interface|uREG|REG_mem~202_q ;
wire \interface|uREG|REG_mem~394feeder_combout ;
wire \interface|uREG|REG_mem~394_q ;
wire \interface|uREG|REG_mem~138_q ;
wire \interface|uREG|REG_mem~1561_combout ;
wire \interface|uREG|REG_mem~1562_combout ;
wire \interface|uREG|REG_mem~234feeder_combout ;
wire \interface|uREG|REG_mem~234_q ;
wire \interface|uREG|REG_mem~490_q ;
wire \interface|uREG|REG_mem~426feeder_combout ;
wire \interface|uREG|REG_mem~426_q ;
wire \interface|uREG|REG_mem~170_q ;
wire \interface|uREG|REG_mem~1568_combout ;
wire \interface|uREG|REG_mem~1569_combout ;
wire \interface|uREG|REG_mem~106feeder_combout ;
wire \interface|uREG|REG_mem~106_q ;
wire \interface|uREG|REG_mem~362_q ;
wire \interface|uREG|REG_mem~298feeder_combout ;
wire \interface|uREG|REG_mem~298_q ;
wire \interface|uREG|REG_mem~42_q ;
wire \interface|uREG|REG_mem~1563_combout ;
wire \interface|uREG|REG_mem~1564_combout ;
wire \interface|uREG|REG_mem~74feeder_combout ;
wire \interface|uREG|REG_mem~74_q ;
wire \interface|uREG|REG_mem~330_q ;
wire \interface|uREG|REG_mem~266_q ;
wire \interface|uREG|REG_mem~1565_combout ;
wire \interface|uREG|REG_mem~1566_combout ;
wire \interface|uREG|REG_mem~1567_combout ;
wire \interface|uREG|REG_mem~1570_combout ;
wire \interface|uREG|REG_mem~970feeder_combout ;
wire \interface|uREG|REG_mem~970_q ;
wire \interface|uREG|REG_mem~1002_q ;
wire \interface|uREG|REG_mem~874feeder_combout ;
wire \interface|uREG|REG_mem~874_q ;
wire \interface|uREG|REG_mem~842_q ;
wire \interface|uREG|REG_mem~1558_combout ;
wire \interface|uREG|REG_mem~1559_combout ;
wire \interface|uREG|REG_mem~746feeder_combout ;
wire \interface|uREG|REG_mem~746_q ;
wire \interface|uREG|REG_mem~714_q ;
wire \interface|uREG|REG_mem~586_q ;
wire \interface|uREG|REG_mem~618feeder_combout ;
wire \interface|uREG|REG_mem~618_q ;
wire \interface|uREG|REG_mem~1551_combout ;
wire \interface|uREG|REG_mem~1552_combout ;
wire \interface|uREG|REG_mem~650feeder_combout ;
wire \interface|uREG|REG_mem~650_q ;
wire \interface|uREG|REG_mem~682_q ;
wire \interface|uREG|REG_mem~554feeder_combout ;
wire \interface|uREG|REG_mem~554_q ;
wire \interface|uREG|REG_mem~522_q ;
wire \interface|uREG|REG_mem~1555_combout ;
wire \interface|uREG|REG_mem~1556_combout ;
wire \interface|uREG|REG_mem~906feeder_combout ;
wire \interface|uREG|REG_mem~906_q ;
wire \interface|uREG|REG_mem~938_q ;
wire \interface|uREG|REG_mem~810feeder_combout ;
wire \interface|uREG|REG_mem~810_q ;
wire \interface|uREG|REG_mem~778_q ;
wire \interface|uREG|REG_mem~1553_combout ;
wire \interface|uREG|REG_mem~1554_combout ;
wire \interface|uREG|REG_mem~1557_combout ;
wire \interface|uREG|REG_mem~1560_combout ;
wire \interface|ALU_operand_2[10]~32_combout ;
wire \interface|uREG|REG_mem~425feeder_combout ;
wire \interface|uREG|REG_mem~425_q ;
wire \interface|uREG|REG_mem~169_q ;
wire \interface|uREG|REG_mem~1589_combout ;
wire \interface|uREG|REG_mem~233_q ;
wire \interface|uREG|REG_mem~489feeder_combout ;
wire \interface|uREG|REG_mem~489_q ;
wire \interface|uREG|REG_mem~1590_combout ;
wire \interface|uREG|REG_mem~73feeder_combout ;
wire \interface|uREG|REG_mem~73_q ;
wire \interface|uREG|REG_mem~329_q ;
wire \interface|uREG|REG_mem~265_q ;
wire \interface|uREG|REG_mem~1586_combout ;
wire \interface|uREG|REG_mem~1587_combout ;
wire \interface|uREG|REG_mem~105feeder_combout ;
wire \interface|uREG|REG_mem~105_q ;
wire \interface|uREG|REG_mem~361_q ;
wire \interface|uREG|REG_mem~297feeder_combout ;
wire \interface|uREG|REG_mem~297_q ;
wire \interface|uREG|REG_mem~41_q ;
wire \interface|uREG|REG_mem~1584_combout ;
wire \interface|uREG|REG_mem~1585_combout ;
wire \interface|uREG|REG_mem~1588_combout ;
wire \interface|uREG|REG_mem~457feeder_combout ;
wire \interface|uREG|REG_mem~457_q ;
wire \interface|uREG|REG_mem~201_q ;
wire \interface|uREG|REG_mem~393feeder_combout ;
wire \interface|uREG|REG_mem~393_q ;
wire \interface|uREG|REG_mem~137_q ;
wire \interface|uREG|REG_mem~1582_combout ;
wire \interface|uREG|REG_mem~1583_combout ;
wire \interface|uREG|REG_mem~1591_combout ;
wire \interface|uREG|REG_mem~1001feeder_combout ;
wire \interface|uREG|REG_mem~1001_q ;
wire \interface|uREG|REG_mem~969_q ;
wire \interface|uREG|REG_mem~841_q ;
wire \interface|uREG|REG_mem~873feeder_combout ;
wire \interface|uREG|REG_mem~873_q ;
wire \interface|uREG|REG_mem~1579_combout ;
wire \interface|uREG|REG_mem~1580_combout ;
wire \interface|uREG|REG_mem~745feeder_combout ;
wire \interface|uREG|REG_mem~745_q ;
wire \interface|uREG|REG_mem~713_q ;
wire \interface|uREG|REG_mem~585_q ;
wire \interface|uREG|REG_mem~617feeder_combout ;
wire \interface|uREG|REG_mem~617_q ;
wire \interface|uREG|REG_mem~1572_combout ;
wire \interface|uREG|REG_mem~1573_combout ;
wire \interface|uREG|REG_mem~905feeder_combout ;
wire \interface|uREG|REG_mem~905_q ;
wire \interface|uREG|REG_mem~937_q ;
wire \interface|uREG|REG_mem~809feeder_combout ;
wire \interface|uREG|REG_mem~809_q ;
wire \interface|uREG|REG_mem~777_q ;
wire \interface|uREG|REG_mem~1574_combout ;
wire \interface|uREG|REG_mem~1575_combout ;
wire \interface|uREG|REG_mem~553feeder_combout ;
wire \interface|uREG|REG_mem~553_q ;
wire \interface|uREG|REG_mem~521_q ;
wire \interface|uREG|REG_mem~1576_combout ;
wire \interface|uREG|REG_mem~681_q ;
wire \interface|uREG|REG_mem~649feeder_combout ;
wire \interface|uREG|REG_mem~649_q ;
wire \interface|uREG|REG_mem~1577_combout ;
wire \interface|uREG|REG_mem~1578_combout ;
wire \interface|uREG|REG_mem~1581_combout ;
wire \interface|ALU_operand_2[9]~33_combout ;
wire \interface|uREG|REG_mem~232feeder_combout ;
wire \interface|uREG|REG_mem~232_q ;
wire \interface|uREG|REG_mem~488_q ;
wire \interface|uREG|REG_mem~168_q ;
wire \interface|uREG|REG_mem~424feeder_combout ;
wire \interface|uREG|REG_mem~424_q ;
wire \interface|uREG|REG_mem~1610_combout ;
wire \interface|uREG|REG_mem~1611_combout ;
wire \interface|uREG|REG_mem~136_q ;
wire \interface|uREG|REG_mem~392_q ;
wire \interface|uREG|REG_mem~1603_combout ;
wire \interface|uREG|REG_mem~200_q ;
wire \interface|uREG|REG_mem~456feeder_combout ;
wire \interface|uREG|REG_mem~456_q ;
wire \interface|uREG|REG_mem~1604_combout ;
wire \interface|uREG|REG_mem~104feeder_combout ;
wire \interface|uREG|REG_mem~104_q ;
wire \interface|uREG|REG_mem~360_q ;
wire \interface|uREG|REG_mem~296feeder_combout ;
wire \interface|uREG|REG_mem~296_q ;
wire \interface|uREG|REG_mem~40_q ;
wire \interface|uREG|REG_mem~1605_combout ;
wire \interface|uREG|REG_mem~1606_combout ;
wire \interface|uREG|REG_mem~72feeder_combout ;
wire \interface|uREG|REG_mem~72_q ;
wire \interface|uREG|REG_mem~328_q ;
wire \interface|uREG|REG_mem~264_q ;
wire \interface|uREG|REG_mem~1607_combout ;
wire \interface|uREG|REG_mem~1608_combout ;
wire \interface|uREG|REG_mem~1609_combout ;
wire \interface|uREG|REG_mem~1612_combout ;
wire \interface|uREG|REG_mem~840_q ;
wire \interface|uREG|REG_mem~872feeder_combout ;
wire \interface|uREG|REG_mem~872_q ;
wire \interface|uREG|REG_mem~1600_combout ;
wire \interface|uREG|REG_mem~1000_q ;
wire \interface|uREG|REG_mem~968feeder_combout ;
wire \interface|uREG|REG_mem~968_q ;
wire \interface|uREG|REG_mem~1601_combout ;
wire \interface|uREG|REG_mem~744feeder_combout ;
wire \interface|uREG|REG_mem~744_q ;
wire \interface|uREG|REG_mem~712_q ;
wire \interface|uREG|REG_mem~616feeder_combout ;
wire \interface|uREG|REG_mem~616_q ;
wire \interface|uREG|REG_mem~584_q ;
wire \interface|uREG|REG_mem~1593_combout ;
wire \interface|uREG|REG_mem~1594_combout ;
wire \interface|uREG|REG_mem~808feeder_combout ;
wire \interface|uREG|REG_mem~808_q ;
wire \interface|uREG|REG_mem~776_q ;
wire \interface|uREG|REG_mem~1595_combout ;
wire \interface|uREG|REG_mem~936_q ;
wire \interface|uREG|REG_mem~904feeder_combout ;
wire \interface|uREG|REG_mem~904_q ;
wire \interface|uREG|REG_mem~1596_combout ;
wire \interface|uREG|REG_mem~648feeder_combout ;
wire \interface|uREG|REG_mem~648_q ;
wire \interface|uREG|REG_mem~680_q ;
wire \interface|uREG|REG_mem~552feeder_combout ;
wire \interface|uREG|REG_mem~552_q ;
wire \interface|uREG|REG_mem~520_q ;
wire \interface|uREG|REG_mem~1597_combout ;
wire \interface|uREG|REG_mem~1598_combout ;
wire \interface|uREG|REG_mem~1599_combout ;
wire \interface|uREG|REG_mem~1602_combout ;
wire \interface|ALU_operand_2[8]~34_combout ;
wire \interface|uREG|REG_mem~903feeder_combout ;
wire \interface|uREG|REG_mem~903_q ;
wire \interface|uREG|REG_mem~935_q ;
wire \interface|uREG|REG_mem~807feeder_combout ;
wire \interface|uREG|REG_mem~807_q ;
wire \interface|uREG|REG_mem~775_q ;
wire \interface|uREG|REG_mem~1616_combout ;
wire \interface|uREG|REG_mem~1617_combout ;
wire \interface|uREG|REG_mem~519_q ;
wire \interface|uREG|REG_mem~551feeder_combout ;
wire \interface|uREG|REG_mem~551_q ;
wire \interface|uREG|REG_mem~1618_combout ;
wire \interface|uREG|REG_mem~679_q ;
wire \interface|uREG|REG_mem~647feeder_combout ;
wire \interface|uREG|REG_mem~647_q ;
wire \interface|uREG|REG_mem~1619_combout ;
wire \interface|uREG|REG_mem~1620_combout ;
wire \interface|uREG|REG_mem~999feeder_combout ;
wire \interface|uREG|REG_mem~999_q ;
wire \interface|uREG|REG_mem~967_q ;
wire \interface|uREG|REG_mem~839_q ;
wire \interface|uREG|REG_mem~871feeder_combout ;
wire \interface|uREG|REG_mem~871_q ;
wire \interface|uREG|REG_mem~1621_combout ;
wire \interface|uREG|REG_mem~1622_combout ;
wire \interface|uREG|REG_mem~583_q ;
wire \interface|uREG|REG_mem~615feeder_combout ;
wire \interface|uREG|REG_mem~615_q ;
wire \interface|uREG|REG_mem~1614_combout ;
wire \interface|uREG|REG_mem~711_q ;
wire \interface|uREG|REG_mem~743feeder_combout ;
wire \interface|uREG|REG_mem~743_q ;
wire \interface|uREG|REG_mem~1615_combout ;
wire \interface|uREG|REG_mem~1623_combout ;
wire \interface|uREG|REG_mem~487feeder_combout ;
wire \interface|uREG|REG_mem~487_q ;
wire \interface|uREG|REG_mem~231_q ;
wire \interface|uREG|REG_mem~423feeder_combout ;
wire \interface|uREG|REG_mem~423_q ;
wire \interface|uREG|REG_mem~167_q ;
wire \interface|uREG|REG_mem~1631_combout ;
wire \interface|uREG|REG_mem~1632_combout ;
wire \interface|uREG|REG_mem~455feeder_combout ;
wire \interface|uREG|REG_mem~455_q ;
wire \interface|uREG|REG_mem~199_q ;
wire \interface|uREG|REG_mem~135_q ;
wire \interface|uREG|REG_mem~391_q ;
wire \interface|uREG|REG_mem~1624_combout ;
wire \interface|uREG|REG_mem~1625_combout ;
wire \interface|uREG|REG_mem~71feeder_combout ;
wire \interface|uREG|REG_mem~71_q ;
wire \interface|uREG|REG_mem~327_q ;
wire \interface|uREG|REG_mem~263_q ;
wire \interface|uREG|REG_mem~1628_combout ;
wire \interface|uREG|REG_mem~1629_combout ;
wire \interface|uREG|REG_mem~103feeder_combout ;
wire \interface|uREG|REG_mem~103_q ;
wire \interface|uREG|REG_mem~359_q ;
wire \interface|uREG|REG_mem~39_q ;
wire \interface|uREG|REG_mem~295feeder_combout ;
wire \interface|uREG|REG_mem~295_q ;
wire \interface|uREG|REG_mem~1626_combout ;
wire \interface|uREG|REG_mem~1627_combout ;
wire \interface|uREG|REG_mem~1630_combout ;
wire \interface|uREG|REG_mem~1633_combout ;
wire \interface|ALU_operand_2[7]~35_combout ;
wire \interface|uREG|REG_mem~614feeder_combout ;
wire \interface|uREG|REG_mem~614_q ;
wire \interface|uREG|REG_mem~582_q ;
wire \interface|uREG|REG_mem~1635_combout ;
wire \interface|uREG|REG_mem~710_q ;
wire \interface|uREG|REG_mem~742feeder_combout ;
wire \interface|uREG|REG_mem~742_q ;
wire \interface|uREG|REG_mem~1636_combout ;
wire \interface|uREG|REG_mem~902feeder_combout ;
wire \interface|uREG|REG_mem~902_q ;
wire \interface|uREG|REG_mem~934_q ;
wire \interface|uREG|REG_mem~806feeder_combout ;
wire \interface|uREG|REG_mem~806_q ;
wire \interface|uREG|REG_mem~774_q ;
wire \interface|uREG|REG_mem~1637_combout ;
wire \interface|uREG|REG_mem~1638_combout ;
wire \interface|uREG|REG_mem~646feeder_combout ;
wire \interface|uREG|REG_mem~646_q ;
wire \interface|uREG|REG_mem~678_q ;
wire \interface|uREG|REG_mem~550feeder_combout ;
wire \interface|uREG|REG_mem~550_q ;
wire \interface|uREG|REG_mem~518_q ;
wire \interface|uREG|REG_mem~1639_combout ;
wire \interface|uREG|REG_mem~1640_combout ;
wire \interface|uREG|REG_mem~1641_combout ;
wire \interface|uREG|REG_mem~966feeder_combout ;
wire \interface|uREG|REG_mem~966_q ;
wire \interface|uREG|REG_mem~998_q ;
wire \interface|uREG|REG_mem~838_q ;
wire \interface|uREG|REG_mem~870feeder_combout ;
wire \interface|uREG|REG_mem~870_q ;
wire \interface|uREG|REG_mem~1642_combout ;
wire \interface|uREG|REG_mem~1643_combout ;
wire \interface|uREG|REG_mem~1644_combout ;
wire \interface|uREG|REG_mem~230feeder_combout ;
wire \interface|uREG|REG_mem~230_q ;
wire \interface|uREG|REG_mem~486_q ;
wire \interface|uREG|REG_mem~422_q ;
wire \interface|uREG|REG_mem~166_q ;
wire \interface|uREG|REG_mem~1652_combout ;
wire \interface|uREG|REG_mem~1653_combout ;
wire \interface|uREG|REG_mem~454feeder_combout ;
wire \interface|uREG|REG_mem~454_q ;
wire \interface|uREG|REG_mem~198_q ;
wire \interface|uREG|REG_mem~390_q ;
wire \interface|uREG|REG_mem~134_q ;
wire \interface|uREG|REG_mem~1645_combout ;
wire \interface|uREG|REG_mem~1646_combout ;
wire \interface|uREG|REG_mem~102feeder_combout ;
wire \interface|uREG|REG_mem~102_q ;
wire \interface|uREG|REG_mem~358_q ;
wire \interface|uREG|REG_mem~38_q ;
wire \interface|uREG|REG_mem~294feeder_combout ;
wire \interface|uREG|REG_mem~294_q ;
wire \interface|uREG|REG_mem~1647_combout ;
wire \interface|uREG|REG_mem~1648_combout ;
wire \interface|uREG|REG_mem~70feeder_combout ;
wire \interface|uREG|REG_mem~70_q ;
wire \interface|uREG|REG_mem~326_q ;
wire \interface|uREG|REG_mem~262_q ;
wire \interface|uREG|REG_mem~1649_combout ;
wire \interface|uREG|REG_mem~1650_combout ;
wire \interface|uREG|REG_mem~1651_combout ;
wire \interface|uREG|REG_mem~1654_combout ;
wire \interface|ALU_operand_2[6]~36_combout ;
wire \interface|uDMEM|DMEM_mem~197feeder_combout ;
wire \interface|uDMEM|DMEM_mem~197_q ;
wire \interface|uDMEM|DMEM_mem~229_q ;
wire \interface|uDMEM|DMEM_mem~165_q ;
wire \interface|uDMEM|DMEM_mem~133_q ;
wire \interface|uDMEM|DMEM_mem~404_combout ;
wire \interface|uDMEM|DMEM_mem~405_combout ;
wire \interface|uDMEM|DMEM_mem~37feeder_combout ;
wire \interface|uDMEM|DMEM_mem~37_q ;
wire \interface|uDMEM|DMEM_mem~101_q ;
wire \interface|uDMEM|DMEM_mem~69_q ;
wire \interface|uDMEM|DMEM_mem~5_q ;
wire \interface|uDMEM|DMEM_mem~401_combout ;
wire \interface|uDMEM|DMEM_mem~402_combout ;
wire \interface|uDMEM|DMEM_mem~325_q ;
wire \interface|uDMEM|DMEM_mem~293feeder_combout ;
wire \interface|uDMEM|DMEM_mem~293_q ;
wire \interface|uDMEM|DMEM_mem~261_q ;
wire \interface|uDMEM|DMEM_mem~399_combout ;
wire \interface|uDMEM|DMEM_mem~400_combout ;
wire \interface|uDMEM|DMEM_mem~403_combout ;
wire \interface|uDMEM|DMEM_mem~629_combout ;
wire \interface|uREG|REG_mem~293feeder_combout ;
wire \interface|uREG|REG_mem~293_q ;
wire \interface|uREG|REG_mem~5_q ;
wire \interface|uREG|REG_mem~1655_combout ;
wire \interface|uREG|REG_mem~292_q ;
wire \interface|uREG|REG_mem~4feeder_combout ;
wire \interface|uREG|REG_mem~4_q ;
wire \interface|uREG|REG_mem~1671_combout ;
wire \interface|uALU|Add0~7 ;
wire \interface|uALU|Add0~8_combout ;
wire \interface|uREG|REG_mem~196_q ;
wire \interface|uREG|REG_mem~452feeder_combout ;
wire \interface|uREG|REG_mem~452_q ;
wire \interface|uREG|REG_mem~1689_combout ;
wire \interface|uREG|REG_mem~484_q ;
wire \interface|uREG|REG_mem~228feeder_combout ;
wire \interface|uREG|REG_mem~228_q ;
wire \interface|uREG|REG_mem~1690_combout ;
wire \interface|uREG|REG_mem~420_q ;
wire \interface|uREG|REG_mem~164_q ;
wire \interface|uREG|REG_mem~132_q ;
wire \interface|uREG|REG_mem~388feeder_combout ;
wire \interface|uREG|REG_mem~388_q ;
wire \interface|uREG|REG_mem~1682_combout ;
wire \interface|uREG|REG_mem~1683_combout ;
wire \interface|uREG|REG_mem~260_q ;
wire \interface|uREG|REG_mem~36_q ;
wire \interface|uREG|REG_mem~1686_combout ;
wire \interface|uREG|REG_mem~1687_combout ;
wire \interface|uREG|REG_mem~324feeder_combout ;
wire \interface|uREG|REG_mem~324_q ;
wire \interface|uREG|REG_mem~356_q ;
wire \interface|uREG|REG_mem~68_q ;
wire \interface|uREG|REG_mem~100feeder_combout ;
wire \interface|uREG|REG_mem~100_q ;
wire \interface|uREG|REG_mem~1684_combout ;
wire \interface|uREG|REG_mem~1685_combout ;
wire \interface|uREG|REG_mem~1688_combout ;
wire \interface|uREG|REG_mem~1691_combout ;
wire \interface|uREG|REG_mem~1827_combout ;
wire \interface|uDMEM|DMEM_mem~196feeder_combout ;
wire \interface|uDMEM|DMEM_mem~196_q ;
wire \interface|uDMEM|DMEM_mem~228_q ;
wire \interface|uDMEM|DMEM_mem~164_q ;
wire \interface|uDMEM|DMEM_mem~132_q ;
wire \interface|uDMEM|DMEM_mem~396_combout ;
wire \interface|uDMEM|DMEM_mem~397_combout ;
wire \interface|uDMEM|DMEM_mem~100feeder_combout ;
wire \interface|uDMEM|DMEM_mem~100_q ;
wire \interface|uDMEM|DMEM_mem~36_q ;
wire \interface|uDMEM|DMEM_mem~647_combout ;
wire \interface|uDMEM|DMEM_mem~4_q ;
wire \interface|uDMEM|DMEM_mem~68_q ;
wire \interface|uDMEM|DMEM_mem~393_combout ;
wire \interface|uDMEM|DMEM_mem~394_combout ;
wire \interface|uDMEM|DMEM_mem~324_q ;
wire \interface|uDMEM|DMEM_mem~292feeder_combout ;
wire \interface|uDMEM|DMEM_mem~292_q ;
wire \interface|uDMEM|DMEM_mem~260_q ;
wire \interface|uDMEM|DMEM_mem~390_combout ;
wire \interface|uDMEM|DMEM_mem~392_combout ;
wire \interface|uDMEM|DMEM_mem~395_combout ;
wire \interface|uDMEM|DMEM_mem~628_combout ;
wire \interface|Data_Write[4]~74_combout ;
wire \interface|uREG|REG_mem~740feeder_combout ;
wire \interface|uREG|REG_mem~740_q ;
wire \interface|uREG|REG_mem~708_q ;
wire \interface|uREG|REG_mem~580_q ;
wire \interface|uREG|REG_mem~612feeder_combout ;
wire \interface|uREG|REG_mem~612_q ;
wire \interface|uREG|REG_mem~1672_combout ;
wire \interface|uREG|REG_mem~1673_combout ;
wire \interface|uREG|REG_mem~644feeder_combout ;
wire \interface|uREG|REG_mem~644_q ;
wire \interface|uREG|REG_mem~676_q ;
wire \interface|uREG|REG_mem~548feeder_combout ;
wire \interface|uREG|REG_mem~548_q ;
wire \interface|uREG|REG_mem~516_q ;
wire \interface|uREG|REG_mem~1676_combout ;
wire \interface|uREG|REG_mem~1677_combout ;
wire \interface|uREG|REG_mem~900feeder_combout ;
wire \interface|uREG|REG_mem~900_q ;
wire \interface|uREG|REG_mem~932_q ;
wire \interface|uREG|REG_mem~772_q ;
wire \interface|uREG|REG_mem~804feeder_combout ;
wire \interface|uREG|REG_mem~804_q ;
wire \interface|uREG|REG_mem~1674_combout ;
wire \interface|uREG|REG_mem~1675_combout ;
wire \interface|uREG|REG_mem~1678_combout ;
wire \interface|uREG|REG_mem~964feeder_combout ;
wire \interface|uREG|REG_mem~964_q ;
wire \interface|uREG|REG_mem~996_q ;
wire \interface|uREG|REG_mem~868feeder_combout ;
wire \interface|uREG|REG_mem~868_q ;
wire \interface|uREG|REG_mem~836_q ;
wire \interface|uREG|REG_mem~1679_combout ;
wire \interface|uREG|REG_mem~1680_combout ;
wire \interface|uREG|REG_mem~1681_combout ;
wire \interface|ALU_operand_2[4]~38_combout ;
wire \interface|uALU|Add0~9 ;
wire \interface|uALU|Add0~10_combout ;
wire \interface|Data_Write[5]~73_combout ;
wire \interface|uREG|REG_mem~357feeder_combout ;
wire \interface|uREG|REG_mem~357_q ;
wire \interface|uREG|REG_mem~101_q ;
wire \interface|uREG|REG_mem~37_q ;
wire \interface|uREG|REG_mem~1656_combout ;
wire \interface|uREG|REG_mem~1657_combout ;
wire \interface|uREG|REG_mem~325feeder_combout ;
wire \interface|uREG|REG_mem~325_q ;
wire \interface|uREG|REG_mem~69_q ;
wire \interface|uREG|REG_mem~261_q ;
wire \interface|uREG|REG_mem~1658_combout ;
wire \interface|uREG|REG_mem~1659_combout ;
wire \interface|uREG|REG_mem~1660_combout ;
wire \interface|uREG|REG_mem~741feeder_combout ;
wire \interface|uREG|REG_mem~741_q ;
wire \interface|uREG|REG_mem~709_q ;
wire \interface|uREG|REG_mem~613feeder_combout ;
wire \interface|uREG|REG_mem~613_q ;
wire \interface|uREG|REG_mem~581_q ;
wire \interface|uREG|REG_mem~1661_combout ;
wire \interface|uREG|REG_mem~1662_combout ;
wire \interface|uREG|REG_mem~805feeder_combout ;
wire \interface|uREG|REG_mem~805_q ;
wire \interface|uREG|REG_mem~773_q ;
wire \interface|uREG|REG_mem~1665_combout ;
wire \interface|uREG|REG_mem~933_q ;
wire \interface|uREG|REG_mem~901feeder_combout ;
wire \interface|uREG|REG_mem~901_q ;
wire \interface|uREG|REG_mem~1666_combout ;
wire \interface|uREG|REG_mem~645feeder_combout ;
wire \interface|uREG|REG_mem~645_q ;
wire \interface|uREG|REG_mem~677_q ;
wire \interface|uREG|REG_mem~549feeder_combout ;
wire \interface|uREG|REG_mem~549_q ;
wire \interface|uREG|REG_mem~517_q ;
wire \interface|uREG|REG_mem~1667_combout ;
wire \interface|uREG|REG_mem~1668_combout ;
wire \interface|uREG|REG_mem~1669_combout ;
wire \interface|uREG|REG_mem~997feeder_combout ;
wire \interface|uREG|REG_mem~997_q ;
wire \interface|uREG|REG_mem~965_q ;
wire \interface|uREG|REG_mem~869feeder_combout ;
wire \interface|uREG|REG_mem~869_q ;
wire \interface|uREG|REG_mem~837_q ;
wire \interface|uREG|REG_mem~1663_combout ;
wire \interface|uREG|REG_mem~1664_combout ;
wire \interface|uREG|REG_mem~1670_combout ;
wire \interface|uREG|REG_mem~1821_combout ;
wire \interface|ALU_operand_2[5]~37_combout ;
wire \interface|uALU|Add0~11 ;
wire \interface|uALU|Add0~12_combout ;
wire \interface|uREG|REG_mem~1828_combout ;
wire \interface|uDMEM|DMEM_mem~198_q ;
wire \interface|uDMEM|DMEM_mem~230_q ;
wire \interface|uDMEM|DMEM_mem~166feeder_combout ;
wire \interface|uDMEM|DMEM_mem~166_q ;
wire \interface|uDMEM|DMEM_mem~134_q ;
wire \interface|uDMEM|DMEM_mem~411_combout ;
wire \interface|uDMEM|DMEM_mem~412_combout ;
wire \interface|uDMEM|DMEM_mem~294feeder_combout ;
wire \interface|uDMEM|DMEM_mem~294_q ;
wire \interface|uDMEM|DMEM_mem~262_q ;
wire \interface|uDMEM|DMEM_mem~406_combout ;
wire \interface|uDMEM|DMEM_mem~326_q ;
wire \interface|uDMEM|DMEM_mem~407_combout ;
wire \interface|uDMEM|DMEM_mem~102_q ;
wire \interface|uDMEM|DMEM_mem~38_q ;
wire \interface|uDMEM|DMEM_mem~648_combout ;
wire \interface|uDMEM|DMEM_mem~6_q ;
wire \interface|uDMEM|DMEM_mem~70_q ;
wire \interface|uDMEM|DMEM_mem~408_combout ;
wire \interface|uDMEM|DMEM_mem~409_combout ;
wire \interface|uDMEM|DMEM_mem~410_combout ;
wire \interface|uDMEM|DMEM_mem~630_combout ;
wire \interface|Data_Write[6]~72_combout ;
wire \interface|uREG|REG_mem~6_q ;
wire \interface|uREG|REG_mem~1634_combout ;
wire \interface|uALU|Add0~13 ;
wire \interface|uALU|Add0~14_combout ;
wire \interface|uREG|REG_mem~1829_combout ;
wire \interface|uDMEM|DMEM_mem~199_q ;
wire \interface|uDMEM|DMEM_mem~167feeder_combout ;
wire \interface|uDMEM|DMEM_mem~167_q ;
wire \interface|uDMEM|DMEM_mem~135_q ;
wire \interface|uDMEM|DMEM_mem~418_combout ;
wire \interface|uDMEM|DMEM_mem~231_q ;
wire \interface|uDMEM|DMEM_mem~419_combout ;
wire \interface|uDMEM|DMEM_mem~295feeder_combout ;
wire \interface|uDMEM|DMEM_mem~295_q ;
wire \interface|uDMEM|DMEM_mem~263_q ;
wire \interface|uDMEM|DMEM_mem~413_combout ;
wire \interface|uDMEM|DMEM_mem~327_q ;
wire \interface|uDMEM|DMEM_mem~414_combout ;
wire \interface|uDMEM|DMEM_mem~39feeder_combout ;
wire \interface|uDMEM|DMEM_mem~39_q ;
wire \interface|uDMEM|DMEM_mem~103_q ;
wire \interface|uDMEM|DMEM_mem~649_combout ;
wire \interface|uDMEM|DMEM_mem~7_q ;
wire \interface|uDMEM|DMEM_mem~71_q ;
wire \interface|uDMEM|DMEM_mem~415_combout ;
wire \interface|uDMEM|DMEM_mem~416_combout ;
wire \interface|uDMEM|DMEM_mem~417_combout ;
wire \interface|uDMEM|DMEM_mem~420_combout ;
wire \interface|Data_Write[7]~71_combout ;
wire \interface|uREG|REG_mem~7_q ;
wire \interface|uREG|REG_mem~1613_combout ;
wire \interface|uALU|Add0~15 ;
wire \interface|uALU|Add0~16_combout ;
wire \interface|uREG|REG_mem~1840_combout ;
wire \interface|uDMEM|DMEM_mem~104_q ;
wire \interface|uDMEM|DMEM_mem~40_q ;
wire \interface|uDMEM|DMEM_mem~653_combout ;
wire \interface|uDMEM|DMEM_mem~8_q ;
wire \interface|uDMEM|DMEM_mem~72_q ;
wire \interface|uDMEM|DMEM_mem~536_combout ;
wire \interface|uDMEM|DMEM_mem~537_combout ;
wire \interface|uDMEM|DMEM_mem~296feeder_combout ;
wire \interface|uDMEM|DMEM_mem~296_q ;
wire \interface|uDMEM|DMEM_mem~264feeder_combout ;
wire \interface|uDMEM|DMEM_mem~264_q ;
wire \interface|uDMEM|DMEM_mem~534_combout ;
wire \interface|uDMEM|DMEM_mem~328_q ;
wire \interface|uDMEM|DMEM_mem~535_combout ;
wire \interface|uDMEM|DMEM_mem~538_combout ;
wire \interface|uDMEM|DMEM_mem~200_q ;
wire \interface|uDMEM|DMEM_mem~232_q ;
wire \interface|uDMEM|DMEM_mem~168feeder_combout ;
wire \interface|uDMEM|DMEM_mem~168_q ;
wire \interface|uDMEM|DMEM_mem~136_q ;
wire \interface|uDMEM|DMEM_mem~539_combout ;
wire \interface|uDMEM|DMEM_mem~540_combout ;
wire \interface|uDMEM|DMEM_mem~646_combout ;
wire \interface|Data_Write[8]~62_combout ;
wire \interface|uREG|REG_mem~8_q ;
wire \interface|uREG|REG_mem~1592_combout ;
wire \interface|uALU|Add0~17 ;
wire \interface|uALU|Add0~18_combout ;
wire \interface|uREG|REG_mem~1841_combout ;
wire \interface|uDMEM|DMEM_mem~201feeder_combout ;
wire \interface|uDMEM|DMEM_mem~201_q ;
wire \interface|uDMEM|DMEM_mem~233_q ;
wire \interface|uDMEM|DMEM_mem~137feeder_combout ;
wire \interface|uDMEM|DMEM_mem~137_q ;
wire \interface|uDMEM|DMEM_mem~169feeder_combout ;
wire \interface|uDMEM|DMEM_mem~169_q ;
wire \interface|uDMEM|DMEM_mem~546_combout ;
wire \interface|uDMEM|DMEM_mem~547_combout ;
wire \interface|uDMEM|DMEM_mem~329feeder_combout ;
wire \interface|uDMEM|DMEM_mem~329_q ;
wire \interface|uDMEM|DMEM_mem~297feeder_combout ;
wire \interface|uDMEM|DMEM_mem~297_q ;
wire \interface|uDMEM|DMEM_mem~265feeder_combout ;
wire \interface|uDMEM|DMEM_mem~265_q ;
wire \interface|uDMEM|DMEM_mem~541_combout ;
wire \interface|uDMEM|DMEM_mem~542_combout ;
wire \interface|uDMEM|DMEM_mem~41feeder_combout ;
wire \interface|uDMEM|DMEM_mem~41_q ;
wire \interface|uDMEM|DMEM_mem~105_q ;
wire \interface|uDMEM|DMEM_mem~654_combout ;
wire \interface|uDMEM|DMEM_mem~9_q ;
wire \interface|uDMEM|DMEM_mem~73_q ;
wire \interface|uDMEM|DMEM_mem~543_combout ;
wire \interface|uDMEM|DMEM_mem~544_combout ;
wire \interface|uDMEM|DMEM_mem~545_combout ;
wire \interface|uDMEM|DMEM_mem~638_combout ;
wire \interface|Data_Write[9]~70_combout ;
wire \interface|uREG|REG_mem~9_q ;
wire \interface|uREG|REG_mem~1571_combout ;
wire \interface|uALU|Add0~19 ;
wire \interface|uALU|Add0~20_combout ;
wire \interface|uREG|REG_mem~1842_combout ;
wire \interface|uDMEM|DMEM_mem~202_q ;
wire \interface|uDMEM|DMEM_mem~234feeder_combout ;
wire \interface|uDMEM|DMEM_mem~234_q ;
wire \interface|uDMEM|DMEM_mem~170feeder_combout ;
wire \interface|uDMEM|DMEM_mem~170_q ;
wire \interface|uDMEM|DMEM_mem~138_q ;
wire \interface|uDMEM|DMEM_mem~548_combout ;
wire \interface|uDMEM|DMEM_mem~549_combout ;
wire \interface|uDMEM|DMEM_mem~298feeder_combout ;
wire \interface|uDMEM|DMEM_mem~298_q ;
wire \interface|uDMEM|DMEM_mem~266_q ;
wire \interface|uDMEM|DMEM_mem~553_combout ;
wire \interface|uDMEM|DMEM_mem~330_q ;
wire \interface|uDMEM|DMEM_mem~552_combout ;
wire \interface|uDMEM|DMEM_mem~42feeder_combout ;
wire \interface|uDMEM|DMEM_mem~42_q ;
wire \interface|uDMEM|DMEM_mem~106_q ;
wire \interface|uDMEM|DMEM_mem~655_combout ;
wire \interface|uDMEM|DMEM_mem~10_q ;
wire \interface|uDMEM|DMEM_mem~74_q ;
wire \interface|uDMEM|DMEM_mem~550_combout ;
wire \interface|uDMEM|DMEM_mem~551_combout ;
wire \interface|uDMEM|DMEM_mem~554_combout ;
wire \interface|uDMEM|DMEM_mem~639_combout ;
wire \interface|Data_Write[10]~69_combout ;
wire \interface|uREG|REG_mem~10_q ;
wire \interface|uREG|REG_mem~1550_combout ;
wire \interface|uALU|Add0~21 ;
wire \interface|uALU|Add0~22_combout ;
wire \interface|uDMEM|DMEM_mem~203feeder_combout ;
wire \interface|uDMEM|DMEM_mem~203_q ;
wire \interface|uDMEM|DMEM_mem~235_q ;
wire \interface|uDMEM|DMEM_mem~171feeder_combout ;
wire \interface|uDMEM|DMEM_mem~171_q ;
wire \interface|uDMEM|DMEM_mem~139feeder_combout ;
wire \interface|uDMEM|DMEM_mem~139_q ;
wire \interface|uDMEM|DMEM_mem~560_combout ;
wire \interface|uDMEM|DMEM_mem~561_combout ;
wire \interface|uDMEM|DMEM_mem~645_combout ;
wire \interface|uDMEM|DMEM_mem~299feeder_combout ;
wire \interface|uDMEM|DMEM_mem~299_q ;
wire \interface|uDMEM|DMEM_mem~267_q ;
wire \interface|uDMEM|DMEM_mem~555_combout ;
wire \interface|uDMEM|DMEM_mem~331_q ;
wire \interface|uDMEM|DMEM_mem~556_combout ;
wire \interface|uDMEM|DMEM_mem~43_q ;
wire \interface|uDMEM|DMEM_mem~107_q ;
wire \interface|uDMEM|DMEM_mem~75feeder_combout ;
wire \interface|uDMEM|DMEM_mem~75_q ;
wire \interface|uDMEM|DMEM_mem~11_q ;
wire \interface|uDMEM|DMEM_mem~557_combout ;
wire \interface|uDMEM|DMEM_mem~558_combout ;
wire \interface|uDMEM|DMEM_mem~559_combout ;
wire \interface|Data_Write[11]~61_combout ;
wire \interface|uREG|REG_mem~747feeder_combout ;
wire \interface|uREG|REG_mem~747_q ;
wire \interface|uREG|REG_mem~715_q ;
wire \interface|uREG|REG_mem~619feeder_combout ;
wire \interface|uREG|REG_mem~619_q ;
wire \interface|uREG|REG_mem~587_q ;
wire \interface|uREG|REG_mem~1540_combout ;
wire \interface|uREG|REG_mem~1541_combout ;
wire \interface|uREG|REG_mem~875feeder_combout ;
wire \interface|uREG|REG_mem~875_q ;
wire \interface|uREG|REG_mem~843_q ;
wire \interface|uREG|REG_mem~1542_combout ;
wire \interface|uREG|REG_mem~971_q ;
wire \interface|uREG|REG_mem~1003feeder_combout ;
wire \interface|uREG|REG_mem~1003_q ;
wire \interface|uREG|REG_mem~1543_combout ;
wire \interface|uREG|REG_mem~907feeder_combout ;
wire \interface|uREG|REG_mem~907_q ;
wire \interface|uREG|REG_mem~939_q ;
wire \interface|uREG|REG_mem~811feeder_combout ;
wire \interface|uREG|REG_mem~811_q ;
wire \interface|uREG|REG_mem~779_q ;
wire \interface|uREG|REG_mem~1544_combout ;
wire \interface|uREG|REG_mem~1545_combout ;
wire \interface|uREG|REG_mem~651feeder_combout ;
wire \interface|uREG|REG_mem~651_q ;
wire \interface|uREG|REG_mem~683_q ;
wire \interface|uREG|REG_mem~555feeder_combout ;
wire \interface|uREG|REG_mem~555_q ;
wire \interface|uREG|REG_mem~523_q ;
wire \interface|uREG|REG_mem~1546_combout ;
wire \interface|uREG|REG_mem~1547_combout ;
wire \interface|uREG|REG_mem~1548_combout ;
wire \interface|uREG|REG_mem~1549_combout ;
wire \interface|uREG|REG_mem~363feeder_combout ;
wire \interface|uREG|REG_mem~363_q ;
wire \interface|uREG|REG_mem~107_q ;
wire \interface|uREG|REG_mem~43_q ;
wire \interface|uREG|REG_mem~1535_combout ;
wire \interface|uREG|REG_mem~1536_combout ;
wire \interface|uREG|REG_mem~331feeder_combout ;
wire \interface|uREG|REG_mem~331_q ;
wire \interface|uREG|REG_mem~75_q ;
wire \interface|uREG|REG_mem~267_q ;
wire \interface|uREG|REG_mem~1537_combout ;
wire \interface|uREG|REG_mem~1538_combout ;
wire \interface|uREG|REG_mem~1539_combout ;
wire \interface|uREG|REG_mem~1820_combout ;
wire \interface|ALU_operand_2[11]~31_combout ;
wire \interface|uALU|Add0~23 ;
wire \interface|uALU|Add0~24_combout ;
wire \interface|uDMEM|DMEM_mem~204feeder_combout ;
wire \interface|uDMEM|DMEM_mem~204_q ;
wire \interface|uDMEM|DMEM_mem~236_q ;
wire \interface|uDMEM|DMEM_mem~140feeder_combout ;
wire \interface|uDMEM|DMEM_mem~140_q ;
wire \interface|uDMEM|DMEM_mem~172feeder_combout ;
wire \interface|uDMEM|DMEM_mem~172_q ;
wire \interface|uDMEM|DMEM_mem~567_combout ;
wire \interface|uDMEM|DMEM_mem~568_combout ;
wire \interface|uDMEM|DMEM_mem~644_combout ;
wire \interface|uDMEM|DMEM_mem~332_q ;
wire \interface|uDMEM|DMEM_mem~300feeder_combout ;
wire \interface|uDMEM|DMEM_mem~300_q ;
wire \interface|uDMEM|DMEM_mem~268_q ;
wire \interface|uDMEM|DMEM_mem~562_combout ;
wire \interface|uDMEM|DMEM_mem~563_combout ;
wire \interface|uDMEM|DMEM_mem~44feeder_combout ;
wire \interface|uDMEM|DMEM_mem~44_q ;
wire \interface|uDMEM|DMEM_mem~108_q ;
wire \interface|uDMEM|DMEM_mem~76feeder_combout ;
wire \interface|uDMEM|DMEM_mem~76_q ;
wire \interface|uDMEM|DMEM_mem~12_q ;
wire \interface|uDMEM|DMEM_mem~564_combout ;
wire \interface|uDMEM|DMEM_mem~565_combout ;
wire \interface|uDMEM|DMEM_mem~566_combout ;
wire \interface|Data_Write[12]~60_combout ;
wire \interface|uREG|REG_mem~76feeder_combout ;
wire \interface|uREG|REG_mem~76_q ;
wire \interface|uREG|REG_mem~332_q ;
wire \interface|uREG|REG_mem~268_q ;
wire \interface|uREG|REG_mem~1521_combout ;
wire \interface|uREG|REG_mem~1522_combout ;
wire \interface|uREG|REG_mem~108feeder_combout ;
wire \interface|uREG|REG_mem~108_q ;
wire \interface|uREG|REG_mem~364_q ;
wire \interface|uREG|REG_mem~44_q ;
wire \interface|uREG|REG_mem~1519_combout ;
wire \interface|uREG|REG_mem~1520_combout ;
wire \interface|uREG|REG_mem~1523_combout ;
wire \interface|uREG|REG_mem~620feeder_combout ;
wire \interface|uREG|REG_mem~620_q ;
wire \interface|uREG|REG_mem~588_q ;
wire \interface|uREG|REG_mem~1524_combout ;
wire \interface|uREG|REG_mem~748_q ;
wire \interface|uREG|REG_mem~716feeder_combout ;
wire \interface|uREG|REG_mem~716_q ;
wire \interface|uREG|REG_mem~1525_combout ;
wire \interface|uREG|REG_mem~972feeder_combout ;
wire \interface|uREG|REG_mem~972_q ;
wire \interface|uREG|REG_mem~1004_q ;
wire \interface|uREG|REG_mem~844_q ;
wire \interface|uREG|REG_mem~876feeder_combout ;
wire \interface|uREG|REG_mem~876_q ;
wire \interface|uREG|REG_mem~1526_combout ;
wire \interface|uREG|REG_mem~1527_combout ;
wire \interface|uREG|REG_mem~652feeder_combout ;
wire \interface|uREG|REG_mem~652_q ;
wire \interface|uREG|REG_mem~684_q ;
wire \interface|uREG|REG_mem~524feeder_combout ;
wire \interface|uREG|REG_mem~524_q ;
wire \interface|uREG|REG_mem~556_q ;
wire \interface|uREG|REG_mem~1530_combout ;
wire \interface|uREG|REG_mem~1531_combout ;
wire \interface|uREG|REG_mem~908feeder_combout ;
wire \interface|uREG|REG_mem~908_q ;
wire \interface|uREG|REG_mem~940_q ;
wire \interface|uREG|REG_mem~812feeder_combout ;
wire \interface|uREG|REG_mem~812_q ;
wire \interface|uREG|REG_mem~780_q ;
wire \interface|uREG|REG_mem~1528_combout ;
wire \interface|uREG|REG_mem~1529_combout ;
wire \interface|uREG|REG_mem~1532_combout ;
wire \interface|uREG|REG_mem~1533_combout ;
wire \interface|uREG|REG_mem~1819_combout ;
wire \interface|ALU_operand_2[12]~30_combout ;
wire \interface|uALU|Add0~25 ;
wire \interface|uALU|Add0~26_combout ;
wire \interface|uREG|REG_mem~493feeder_combout ;
wire \interface|uREG|REG_mem~493_q ;
wire \interface|uREG|REG_mem~237_q ;
wire \interface|uREG|REG_mem~173_q ;
wire \interface|uREG|REG_mem~429feeder_combout ;
wire \interface|uREG|REG_mem~429_q ;
wire \interface|uREG|REG_mem~1515_combout ;
wire \interface|uREG|REG_mem~1516_combout ;
wire \interface|uREG|REG_mem~77feeder_combout ;
wire \interface|uREG|REG_mem~77_q ;
wire \interface|uREG|REG_mem~333_q ;
wire \interface|uREG|REG_mem~269_q ;
wire \interface|uREG|REG_mem~1512_combout ;
wire \interface|uREG|REG_mem~1513_combout ;
wire \interface|uREG|REG_mem~109feeder_combout ;
wire \interface|uREG|REG_mem~109_q ;
wire \interface|uREG|REG_mem~365_q ;
wire \interface|uREG|REG_mem~45_q ;
wire \interface|uREG|REG_mem~1510_combout ;
wire \interface|uREG|REG_mem~1511_combout ;
wire \interface|uREG|REG_mem~1514_combout ;
wire \interface|uREG|REG_mem~461feeder_combout ;
wire \interface|uREG|REG_mem~461_q ;
wire \interface|uREG|REG_mem~205_q ;
wire \interface|uREG|REG_mem~397_q ;
wire \interface|uREG|REG_mem~141_q ;
wire \interface|uREG|REG_mem~1508_combout ;
wire \interface|uREG|REG_mem~1509_combout ;
wire \interface|uREG|REG_mem~1517_combout ;
wire \interface|uREG|REG_mem~1843_combout ;
wire \interface|uDMEM|DMEM_mem~205_q ;
wire \interface|uDMEM|DMEM_mem~237_q ;
wire \interface|uDMEM|DMEM_mem~173feeder_combout ;
wire \interface|uDMEM|DMEM_mem~173_q ;
wire \interface|uDMEM|DMEM_mem~141_q ;
wire \interface|uDMEM|DMEM_mem~574_combout ;
wire \interface|uDMEM|DMEM_mem~575_combout ;
wire \interface|uDMEM|DMEM_mem~45feeder_combout ;
wire \interface|uDMEM|DMEM_mem~45_q ;
wire \interface|uDMEM|DMEM_mem~109_q ;
wire \interface|uDMEM|DMEM_mem~77feeder_combout ;
wire \interface|uDMEM|DMEM_mem~77_q ;
wire \interface|uDMEM|DMEM_mem~13feeder_combout ;
wire \interface|uDMEM|DMEM_mem~13_q ;
wire \interface|uDMEM|DMEM_mem~571_combout ;
wire \interface|uDMEM|DMEM_mem~572_combout ;
wire \interface|uDMEM|DMEM_mem~333_q ;
wire \interface|uDMEM|DMEM_mem~301feeder_combout ;
wire \interface|uDMEM|DMEM_mem~301_q ;
wire \interface|uDMEM|DMEM_mem~269_q ;
wire \interface|uDMEM|DMEM_mem~569_combout ;
wire \interface|uDMEM|DMEM_mem~570_combout ;
wire \interface|uDMEM|DMEM_mem~573_combout ;
wire \interface|uDMEM|DMEM_mem~640_combout ;
wire \interface|Data_Write[13]~68_combout ;
wire \interface|uREG|REG_mem~1005feeder_combout ;
wire \interface|uREG|REG_mem~1005_q ;
wire \interface|uREG|REG_mem~973_q ;
wire \interface|uREG|REG_mem~845_q ;
wire \interface|uREG|REG_mem~877feeder_combout ;
wire \interface|uREG|REG_mem~877_q ;
wire \interface|uREG|REG_mem~1505_combout ;
wire \interface|uREG|REG_mem~1506_combout ;
wire \interface|uREG|REG_mem~749feeder_combout ;
wire \interface|uREG|REG_mem~749_q ;
wire \interface|uREG|REG_mem~717_q ;
wire \interface|uREG|REG_mem~589_q ;
wire \interface|uREG|REG_mem~621feeder_combout ;
wire \interface|uREG|REG_mem~621_q ;
wire \interface|uREG|REG_mem~1498_combout ;
wire \interface|uREG|REG_mem~1499_combout ;
wire \interface|uREG|REG_mem~653feeder_combout ;
wire \interface|uREG|REG_mem~653_q ;
wire \interface|uREG|REG_mem~685_q ;
wire \interface|uREG|REG_mem~557feeder_combout ;
wire \interface|uREG|REG_mem~557_q ;
wire \interface|uREG|REG_mem~525_q ;
wire \interface|uREG|REG_mem~1502_combout ;
wire \interface|uREG|REG_mem~1503_combout ;
wire \interface|uREG|REG_mem~909feeder_combout ;
wire \interface|uREG|REG_mem~909_q ;
wire \interface|uREG|REG_mem~941_q ;
wire \interface|uREG|REG_mem~813feeder_combout ;
wire \interface|uREG|REG_mem~813_q ;
wire \interface|uREG|REG_mem~781_q ;
wire \interface|uREG|REG_mem~1500_combout ;
wire \interface|uREG|REG_mem~1501_combout ;
wire \interface|uREG|REG_mem~1504_combout ;
wire \interface|uREG|REG_mem~1507_combout ;
wire \interface|ALU_operand_2[13]~29_combout ;
wire \interface|uALU|Add0~27 ;
wire \interface|uALU|Add0~28_combout ;
wire \interface|uREG|REG_mem~1844_combout ;
wire \interface|uDMEM|DMEM_mem~334feeder_combout ;
wire \interface|uDMEM|DMEM_mem~334_q ;
wire \interface|uDMEM|DMEM_mem~580_combout ;
wire \interface|uDMEM|DMEM_mem~46feeder_combout ;
wire \interface|uDMEM|DMEM_mem~46_q ;
wire \interface|uDMEM|DMEM_mem~110_q ;
wire \interface|uDMEM|DMEM_mem~78feeder_combout ;
wire \interface|uDMEM|DMEM_mem~78_q ;
wire \interface|uDMEM|DMEM_mem~14feeder_combout ;
wire \interface|uDMEM|DMEM_mem~14_q ;
wire \interface|uDMEM|DMEM_mem~578_combout ;
wire \interface|uDMEM|DMEM_mem~579_combout ;
wire \interface|uDMEM|DMEM_mem~302feeder_combout ;
wire \interface|uDMEM|DMEM_mem~302_q ;
wire \interface|uDMEM|DMEM_mem~270feeder_combout ;
wire \interface|uDMEM|DMEM_mem~270_q ;
wire \interface|uDMEM|DMEM_mem~581_combout ;
wire \interface|uDMEM|DMEM_mem~582_combout ;
wire \interface|uDMEM|DMEM_mem~238feeder_combout ;
wire \interface|uDMEM|DMEM_mem~238_q ;
wire \interface|uDMEM|DMEM_mem~206feeder_combout ;
wire \interface|uDMEM|DMEM_mem~206_q ;
wire \interface|uDMEM|DMEM_mem~174feeder_combout ;
wire \interface|uDMEM|DMEM_mem~174_q ;
wire \interface|uDMEM|DMEM_mem~142_q ;
wire \interface|uDMEM|DMEM_mem~576_combout ;
wire \interface|uDMEM|DMEM_mem~577_combout ;
wire \interface|uDMEM|DMEM_mem~641_combout ;
wire \interface|Data_Write[14]~67_combout ;
wire \interface|uREG|REG_mem~14_q ;
wire \interface|uREG|REG_mem~1476_combout ;
wire \interface|uALU|Add0~29 ;
wire \interface|uALU|Add0~30_combout ;
wire \interface|uDMEM|DMEM_mem~111feeder_combout ;
wire \interface|uDMEM|DMEM_mem~111_q ;
wire \interface|uDMEM|DMEM_mem~47feeder_combout ;
wire \interface|uDMEM|DMEM_mem~47_q ;
wire \interface|uDMEM|DMEM_mem~79feeder_combout ;
wire \interface|uDMEM|DMEM_mem~79_q ;
wire \interface|uDMEM|DMEM_mem~15feeder_combout ;
wire \interface|uDMEM|DMEM_mem~15_q ;
wire \interface|uDMEM|DMEM_mem~585_combout ;
wire \interface|uDMEM|DMEM_mem~586_combout ;
wire \interface|uDMEM|DMEM_mem~303feeder_combout ;
wire \interface|uDMEM|DMEM_mem~303_q ;
wire \interface|uDMEM|DMEM_mem~271_q ;
wire \interface|uDMEM|DMEM_mem~583_combout ;
wire \interface|uDMEM|DMEM_mem~335_q ;
wire \interface|uDMEM|DMEM_mem~584_combout ;
wire \interface|uDMEM|DMEM_mem~587_combout ;
wire \interface|Data_Write[15]~59_combout ;
wire \interface|uREG|REG_mem~207feeder_combout ;
wire \interface|uREG|REG_mem~207_q ;
wire \interface|uREG|REG_mem~143_q ;
wire \interface|uREG|REG_mem~1468_combout ;
wire \interface|uREG|REG_mem~463_q ;
wire \interface|uREG|REG_mem~399feeder_combout ;
wire \interface|uREG|REG_mem~399_q ;
wire \interface|uREG|REG_mem~1469_combout ;
wire \interface|uREG|REG_mem~79feeder_combout ;
wire \interface|uREG|REG_mem~79_q ;
wire \interface|uREG|REG_mem~335_q ;
wire \interface|uREG|REG_mem~271_q ;
wire \interface|uREG|REG_mem~1470_combout ;
wire \interface|uREG|REG_mem~1471_combout ;
wire \interface|uREG|REG_mem~1472_combout ;
wire \interface|uREG|REG_mem~367feeder_combout ;
wire \interface|uREG|REG_mem~367_q ;
wire \interface|uREG|REG_mem~111_q ;
wire \interface|uREG|REG_mem~47_q ;
wire \interface|uREG|REG_mem~1466_combout ;
wire \interface|uREG|REG_mem~1467_combout ;
wire \interface|uREG|REG_mem~495feeder_combout ;
wire \interface|uREG|REG_mem~495_q ;
wire \interface|uREG|REG_mem~431_q ;
wire \interface|uREG|REG_mem~239feeder_combout ;
wire \interface|uREG|REG_mem~239_q ;
wire \interface|uREG|REG_mem~175_q ;
wire \interface|uREG|REG_mem~1473_combout ;
wire \interface|uREG|REG_mem~1474_combout ;
wire \interface|uREG|REG_mem~1475_combout ;
wire \interface|uREG|REG_mem~623feeder_combout ;
wire \interface|uREG|REG_mem~623_q ;
wire \interface|uREG|REG_mem~591_q ;
wire \interface|uREG|REG_mem~1456_combout ;
wire \interface|uREG|REG_mem~719_q ;
wire \interface|uREG|REG_mem~751feeder_combout ;
wire \interface|uREG|REG_mem~751_q ;
wire \interface|uREG|REG_mem~1457_combout ;
wire \interface|uREG|REG_mem~1007feeder_combout ;
wire \interface|uREG|REG_mem~1007_q ;
wire \interface|uREG|REG_mem~879_q ;
wire \interface|uREG|REG_mem~847_q ;
wire \interface|uREG|REG_mem~975feeder_combout ;
wire \interface|uREG|REG_mem~975_q ;
wire \interface|uREG|REG_mem~1463_combout ;
wire \interface|uREG|REG_mem~1464_combout ;
wire \interface|uREG|REG_mem~655feeder_combout ;
wire \interface|uREG|REG_mem~655_q ;
wire \interface|uREG|REG_mem~687_q ;
wire \interface|uREG|REG_mem~559feeder_combout ;
wire \interface|uREG|REG_mem~559_q ;
wire \interface|uREG|REG_mem~527_q ;
wire \interface|uREG|REG_mem~1460_combout ;
wire \interface|uREG|REG_mem~1461_combout ;
wire \interface|uREG|REG_mem~815feeder_combout ;
wire \interface|uREG|REG_mem~815_q ;
wire \interface|uREG|REG_mem~943_q ;
wire \interface|uREG|REG_mem~911feeder_combout ;
wire \interface|uREG|REG_mem~911_q ;
wire \interface|uREG|REG_mem~783_q ;
wire \interface|uREG|REG_mem~1458_combout ;
wire \interface|uREG|REG_mem~1459_combout ;
wire \interface|uREG|REG_mem~1462_combout ;
wire \interface|uREG|REG_mem~1465_combout ;
wire \interface|uREG|REG_mem~1818_combout ;
wire \interface|ALU_operand_2[15]~27_combout ;
wire \interface|uALU|Add0~31 ;
wire \interface|uALU|Add0~32_combout ;
wire \interface|Data_Write[16]~58_combout ;
wire \interface|uREG|REG_mem~112feeder_combout ;
wire \interface|uREG|REG_mem~112_q ;
wire \interface|uREG|REG_mem~48_q ;
wire \interface|uREG|REG_mem~1445_combout ;
wire \interface|uREG|REG_mem~368_q ;
wire \interface|uREG|REG_mem~1446_combout ;
wire \interface|uREG|REG_mem~240_q ;
wire \interface|uREG|REG_mem~496_q ;
wire \interface|uREG|REG_mem~432feeder_combout ;
wire \interface|uREG|REG_mem~432_q ;
wire \interface|uREG|REG_mem~176_q ;
wire \interface|uREG|REG_mem~1452_combout ;
wire \interface|uREG|REG_mem~1453_combout ;
wire \interface|uREG|REG_mem~208feeder_combout ;
wire \interface|uREG|REG_mem~208_q ;
wire \interface|uREG|REG_mem~464_q ;
wire \interface|uREG|REG_mem~400feeder_combout ;
wire \interface|uREG|REG_mem~400_q ;
wire \interface|uREG|REG_mem~144_q ;
wire \interface|uREG|REG_mem~1447_combout ;
wire \interface|uREG|REG_mem~1448_combout ;
wire \interface|uREG|REG_mem~272feeder_combout ;
wire \interface|uREG|REG_mem~272_q ;
wire \interface|uREG|REG_mem~336_q ;
wire \interface|uREG|REG_mem~80_q ;
wire \interface|uREG|REG_mem~1449_combout ;
wire \interface|uREG|REG_mem~1450_combout ;
wire \interface|uREG|REG_mem~1451_combout ;
wire \interface|uREG|REG_mem~1454_combout ;
wire \interface|uREG|REG_mem~944feeder_combout ;
wire \interface|uREG|REG_mem~944_q ;
wire \interface|uREG|REG_mem~912_q ;
wire \interface|uREG|REG_mem~816feeder_combout ;
wire \interface|uREG|REG_mem~816_q ;
wire \interface|uREG|REG_mem~784_q ;
wire \interface|uREG|REG_mem~1435_combout ;
wire \interface|uREG|REG_mem~1436_combout ;
wire \interface|uREG|REG_mem~976feeder_combout ;
wire \interface|uREG|REG_mem~976_q ;
wire \interface|uREG|REG_mem~1008_q ;
wire \interface|uREG|REG_mem~848_q ;
wire \interface|uREG|REG_mem~880feeder_combout ;
wire \interface|uREG|REG_mem~880_q ;
wire \interface|uREG|REG_mem~1442_combout ;
wire \interface|uREG|REG_mem~1443_combout ;
wire \interface|uREG|REG_mem~656feeder_combout ;
wire \interface|uREG|REG_mem~656_q ;
wire \interface|uREG|REG_mem~688_q ;
wire \interface|uREG|REG_mem~560feeder_combout ;
wire \interface|uREG|REG_mem~560_q ;
wire \interface|uREG|REG_mem~528_q ;
wire \interface|uREG|REG_mem~1439_combout ;
wire \interface|uREG|REG_mem~1440_combout ;
wire \interface|uREG|REG_mem~624feeder_combout ;
wire \interface|uREG|REG_mem~624_q ;
wire \interface|uREG|REG_mem~752_q ;
wire \interface|uREG|REG_mem~720feeder_combout ;
wire \interface|uREG|REG_mem~720_q ;
wire \interface|uREG|REG_mem~592_q ;
wire \interface|uREG|REG_mem~1437_combout ;
wire \interface|uREG|REG_mem~1438_combout ;
wire \interface|uREG|REG_mem~1441_combout ;
wire \interface|uREG|REG_mem~1444_combout ;
wire \interface|uREG|REG_mem~1817_combout ;
wire \interface|ALU_operand_2[16]~26_combout ;
wire \interface|uALU|Add0~33 ;
wire \interface|uALU|Add0~34_combout ;
wire \interface|uDMEM|DMEM_mem~337_q ;
wire \interface|uDMEM|DMEM_mem~305feeder_combout ;
wire \interface|uDMEM|DMEM_mem~305_q ;
wire \interface|uDMEM|DMEM_mem~273_q ;
wire \interface|uDMEM|DMEM_mem~429_combout ;
wire \interface|uDMEM|DMEM_mem~430_combout ;
wire \interface|uDMEM|DMEM_mem~49feeder_combout ;
wire \interface|uDMEM|DMEM_mem~49_q ;
wire \interface|uDMEM|DMEM_mem~113_q ;
wire \interface|uDMEM|DMEM_mem~81feeder_combout ;
wire \interface|uDMEM|DMEM_mem~81_q ;
wire \interface|uDMEM|DMEM_mem~17_q ;
wire \interface|uDMEM|DMEM_mem~433_combout ;
wire \interface|uDMEM|DMEM_mem~434_combout ;
wire \interface|uDMEM|DMEM_mem~209feeder_combout ;
wire \interface|uDMEM|DMEM_mem~209_q ;
wire \interface|uDMEM|DMEM_mem~241_q ;
wire \interface|uDMEM|DMEM_mem~177feeder_combout ;
wire \interface|uDMEM|DMEM_mem~177_q ;
wire \interface|uDMEM|DMEM_mem~145_q ;
wire \interface|uDMEM|DMEM_mem~431_combout ;
wire \interface|uDMEM|DMEM_mem~432_combout ;
wire \interface|uDMEM|DMEM_mem~435_combout ;
wire \interface|Data_Write[17]~57_combout ;
wire \interface|uREG|REG_mem~17_q ;
wire \interface|uREG|REG_mem~1413_combout ;
wire \interface|uALU|Add0~35 ;
wire \interface|uALU|Add0~36_combout ;
wire \interface|Data_Write[18]~56_combout ;
wire \interface|uREG|REG_mem~978feeder_combout ;
wire \interface|uREG|REG_mem~978_q ;
wire \interface|uREG|REG_mem~1010_q ;
wire \interface|uREG|REG_mem~882feeder_combout ;
wire \interface|uREG|REG_mem~882_q ;
wire \interface|uREG|REG_mem~850_q ;
wire \interface|uREG|REG_mem~1400_combout ;
wire \interface|uREG|REG_mem~1401_combout ;
wire \interface|uREG|REG_mem~946feeder_combout ;
wire \interface|uREG|REG_mem~946_q ;
wire \interface|uREG|REG_mem~914_q ;
wire \interface|uREG|REG_mem~818feeder_combout ;
wire \interface|uREG|REG_mem~818_q ;
wire \interface|uREG|REG_mem~786_q ;
wire \interface|uREG|REG_mem~1393_combout ;
wire \interface|uREG|REG_mem~1394_combout ;
wire \interface|uREG|REG_mem~658feeder_combout ;
wire \interface|uREG|REG_mem~658_q ;
wire \interface|uREG|REG_mem~690_q ;
wire \interface|uREG|REG_mem~562feeder_combout ;
wire \interface|uREG|REG_mem~562_q ;
wire \interface|uREG|REG_mem~530_q ;
wire \interface|uREG|REG_mem~1397_combout ;
wire \interface|uREG|REG_mem~1398_combout ;
wire \interface|uREG|REG_mem~626feeder_combout ;
wire \interface|uREG|REG_mem~626_q ;
wire \interface|uREG|REG_mem~754_q ;
wire \interface|uREG|REG_mem~722feeder_combout ;
wire \interface|uREG|REG_mem~722_q ;
wire \interface|uREG|REG_mem~594_q ;
wire \interface|uREG|REG_mem~1395_combout ;
wire \interface|uREG|REG_mem~1396_combout ;
wire \interface|uREG|REG_mem~1399_combout ;
wire \interface|uREG|REG_mem~1402_combout ;
wire \interface|uREG|REG_mem~242feeder_combout ;
wire \interface|uREG|REG_mem~242_q ;
wire \interface|uREG|REG_mem~498_q ;
wire \interface|uREG|REG_mem~434feeder_combout ;
wire \interface|uREG|REG_mem~434_q ;
wire \interface|uREG|REG_mem~178_q ;
wire \interface|uREG|REG_mem~1410_combout ;
wire \interface|uREG|REG_mem~1411_combout ;
wire \interface|uREG|REG_mem~370_q ;
wire \interface|uREG|REG_mem~114feeder_combout ;
wire \interface|uREG|REG_mem~114_q ;
wire \interface|uREG|REG_mem~50_q ;
wire \interface|uREG|REG_mem~1403_combout ;
wire \interface|uREG|REG_mem~1404_combout ;
wire \interface|uREG|REG_mem~274feeder_combout ;
wire \interface|uREG|REG_mem~274_q ;
wire \interface|uREG|REG_mem~338_q ;
wire \interface|uREG|REG_mem~82_q ;
wire \interface|uREG|REG_mem~1407_combout ;
wire \interface|uREG|REG_mem~1408_combout ;
wire \interface|uREG|REG_mem~210feeder_combout ;
wire \interface|uREG|REG_mem~210_q ;
wire \interface|uREG|REG_mem~466_q ;
wire \interface|uREG|REG_mem~402feeder_combout ;
wire \interface|uREG|REG_mem~402_q ;
wire \interface|uREG|REG_mem~146_q ;
wire \interface|uREG|REG_mem~1405_combout ;
wire \interface|uREG|REG_mem~1406_combout ;
wire \interface|uREG|REG_mem~1409_combout ;
wire \interface|uREG|REG_mem~1412_combout ;
wire \interface|uREG|REG_mem~1815_combout ;
wire \interface|ALU_operand_2[18]~24_combout ;
wire \interface|uALU|Add0~37 ;
wire \interface|uALU|Add0~38_combout ;
wire \interface|Data_Write[19]~55_combout ;
wire \interface|uREG|REG_mem~371feeder_combout ;
wire \interface|uREG|REG_mem~371_q ;
wire \interface|uREG|REG_mem~115_q ;
wire \interface|uREG|REG_mem~51_q ;
wire \interface|uREG|REG_mem~1382_combout ;
wire \interface|uREG|REG_mem~1383_combout ;
wire \interface|uREG|REG_mem~499_q ;
wire \interface|uREG|REG_mem~435_q ;
wire \interface|uREG|REG_mem~243_q ;
wire \interface|uREG|REG_mem~179_q ;
wire \interface|uREG|REG_mem~1389_combout ;
wire \interface|uREG|REG_mem~1390_combout ;
wire \interface|uREG|REG_mem~83feeder_combout ;
wire \interface|uREG|REG_mem~83_q ;
wire \interface|uREG|REG_mem~339_q ;
wire \interface|uREG|REG_mem~275_q ;
wire \interface|uREG|REG_mem~1386_combout ;
wire \interface|uREG|REG_mem~1387_combout ;
wire \interface|uREG|REG_mem~403feeder_combout ;
wire \interface|uREG|REG_mem~403_q ;
wire \interface|uREG|REG_mem~467_q ;
wire \interface|uREG|REG_mem~211feeder_combout ;
wire \interface|uREG|REG_mem~211_q ;
wire \interface|uREG|REG_mem~147_q ;
wire \interface|uREG|REG_mem~1384_combout ;
wire \interface|uREG|REG_mem~1385_combout ;
wire \interface|uREG|REG_mem~1388_combout ;
wire \interface|uREG|REG_mem~1391_combout ;
wire \interface|uREG|REG_mem~1011feeder_combout ;
wire \interface|uREG|REG_mem~1011_q ;
wire \interface|uREG|REG_mem~883_q ;
wire \interface|uREG|REG_mem~979feeder_combout ;
wire \interface|uREG|REG_mem~979_q ;
wire \interface|uREG|REG_mem~851_q ;
wire \interface|uREG|REG_mem~1379_combout ;
wire \interface|uREG|REG_mem~1380_combout ;
wire \interface|uREG|REG_mem~627feeder_combout ;
wire \interface|uREG|REG_mem~627_q ;
wire \interface|uREG|REG_mem~595_q ;
wire \interface|uREG|REG_mem~1372_combout ;
wire \interface|uREG|REG_mem~723_q ;
wire \interface|uREG|REG_mem~755feeder_combout ;
wire \interface|uREG|REG_mem~755_q ;
wire \interface|uREG|REG_mem~1373_combout ;
wire \interface|uREG|REG_mem~819_q ;
wire \interface|uREG|REG_mem~947_q ;
wire \interface|uREG|REG_mem~787_q ;
wire \interface|uREG|REG_mem~915feeder_combout ;
wire \interface|uREG|REG_mem~915_q ;
wire \interface|uREG|REG_mem~1374_combout ;
wire \interface|uREG|REG_mem~1375_combout ;
wire \interface|uREG|REG_mem~659feeder_combout ;
wire \interface|uREG|REG_mem~659_q ;
wire \interface|uREG|REG_mem~691_q ;
wire \interface|uREG|REG_mem~531_q ;
wire \interface|uREG|REG_mem~563feeder_combout ;
wire \interface|uREG|REG_mem~563_q ;
wire \interface|uREG|REG_mem~1376_combout ;
wire \interface|uREG|REG_mem~1377_combout ;
wire \interface|uREG|REG_mem~1378_combout ;
wire \interface|uREG|REG_mem~1381_combout ;
wire \interface|uREG|REG_mem~1814_combout ;
wire \interface|ALU_operand_2[19]~23_combout ;
wire \interface|uALU|Add0~39 ;
wire \interface|uALU|Add0~40_combout ;
wire \interface|uDMEM|DMEM_mem~308_q ;
wire \interface|uDMEM|DMEM_mem~276_q ;
wire \interface|Data_Write[20]~51_combout ;
wire \interface|uDMEM|DMEM_mem~340_q ;
wire \interface|Data_Write[20]~52_combout ;
wire \interface|uDMEM|DMEM_mem~116feeder_combout ;
wire \interface|uDMEM|DMEM_mem~116_q ;
wire \interface|uDMEM|DMEM_mem~52feeder_combout ;
wire \interface|uDMEM|DMEM_mem~52_q ;
wire \interface|uDMEM|DMEM_mem~84feeder_combout ;
wire \interface|uDMEM|DMEM_mem~84_q ;
wire \interface|uDMEM|DMEM_mem~20_q ;
wire \interface|uDMEM|DMEM_mem~604_combout ;
wire \interface|uDMEM|DMEM_mem~605_combout ;
wire \interface|Data_Write[20]~53_combout ;
wire \interface|Data_Write[20]~54_combout ;
wire \interface|uREG|REG_mem~20_q ;
wire \interface|uREG|REG_mem~1350_combout ;
wire \interface|uALU|Add0~41 ;
wire \interface|uALU|Add0~42_combout ;
wire \interface|uDMEM|DMEM_mem~341_q ;
wire \interface|uDMEM|DMEM_mem~309feeder_combout ;
wire \interface|uDMEM|DMEM_mem~309_q ;
wire \interface|uDMEM|DMEM_mem~277feeder_combout ;
wire \interface|uDMEM|DMEM_mem~277_q ;
wire \interface|Data_Write[21]~47_combout ;
wire \interface|Data_Write[21]~48_combout ;
wire \interface|uDMEM|DMEM_mem~53feeder_combout ;
wire \interface|uDMEM|DMEM_mem~53_q ;
wire \interface|uDMEM|DMEM_mem~117_q ;
wire \interface|uDMEM|DMEM_mem~21feeder_combout ;
wire \interface|uDMEM|DMEM_mem~21_q ;
wire \interface|uDMEM|DMEM_mem~85feeder_combout ;
wire \interface|uDMEM|DMEM_mem~85_q ;
wire \interface|uDMEM|DMEM_mem~600_combout ;
wire \interface|uDMEM|DMEM_mem~601_combout ;
wire \interface|Data_Write[21]~49_combout ;
wire \interface|Data_Write[21]~50_combout ;
wire \interface|uREG|REG_mem~309feeder_combout ;
wire \interface|uREG|REG_mem~309_q ;
wire \interface|uREG|REG_mem~1329_combout ;
wire \interface|uALU|Add0~43 ;
wire \interface|uALU|Add0~44_combout ;
wire \interface|uDMEM|DMEM_mem~246feeder_combout ;
wire \interface|uDMEM|DMEM_mem~246_q ;
wire \interface|uDMEM|DMEM_mem~214_q ;
wire \interface|uDMEM|DMEM_mem~182feeder_combout ;
wire \interface|uDMEM|DMEM_mem~182_q ;
wire \interface|uDMEM|DMEM_mem~150feeder_combout ;
wire \interface|uDMEM|DMEM_mem~150_q ;
wire \interface|uDMEM|DMEM_mem~594_combout ;
wire \interface|uDMEM|DMEM_mem~595_combout ;
wire \interface|Data_Write[22]~41_combout ;
wire \interface|uDMEM|DMEM_mem~310_q ;
wire \interface|uDMEM|DMEM_mem~278_q ;
wire \interface|Data_Write[22]~42_combout ;
wire \interface|uDMEM|DMEM_mem~342_q ;
wire \interface|Data_Write[22]~43_combout ;
wire \interface|uDMEM|DMEM_mem~54_q ;
wire \interface|uDMEM|DMEM_mem~118_q ;
wire \interface|uDMEM|DMEM_mem~86feeder_combout ;
wire \interface|uDMEM|DMEM_mem~86_q ;
wire \interface|uDMEM|DMEM_mem~22_q ;
wire \interface|uDMEM|DMEM_mem~596_combout ;
wire \interface|uDMEM|DMEM_mem~597_combout ;
wire \interface|Data_Write[22]~44_combout ;
wire \interface|Data_Write[22]~45_combout ;
wire \interface|uREG|REG_mem~22_q ;
wire \interface|uREG|REG_mem~1308_combout ;
wire \interface|uALU|Add0~45 ;
wire \interface|uALU|Add0~46_combout ;
wire \interface|uDMEM|DMEM_mem~215feeder_combout ;
wire \interface|uDMEM|DMEM_mem~215_q ;
wire \interface|uDMEM|DMEM_mem~247_q ;
wire \interface|uDMEM|DMEM_mem~183feeder_combout ;
wire \interface|uDMEM|DMEM_mem~183_q ;
wire \interface|uDMEM|DMEM_mem~151feeder_combout ;
wire \interface|uDMEM|DMEM_mem~151_q ;
wire \interface|uDMEM|DMEM_mem~590_combout ;
wire \interface|uDMEM|DMEM_mem~591_combout ;
wire \interface|Data_Write[23]~65_combout ;
wire \interface|uDMEM|DMEM_mem~311_q ;
wire \interface|uDMEM|DMEM_mem~279_q ;
wire \interface|Data_Write[23]~37_combout ;
wire \interface|uDMEM|DMEM_mem~343_q ;
wire \interface|Data_Write[23]~38_combout ;
wire \interface|uDMEM|DMEM_mem~119feeder_combout ;
wire \interface|uDMEM|DMEM_mem~119_q ;
wire \interface|uDMEM|DMEM_mem~55feeder_combout ;
wire \interface|uDMEM|DMEM_mem~55_q ;
wire \interface|uDMEM|DMEM_mem~87feeder_combout ;
wire \interface|uDMEM|DMEM_mem~87_q ;
wire \interface|uDMEM|DMEM_mem~23_q ;
wire \interface|uDMEM|DMEM_mem~592_combout ;
wire \interface|uDMEM|DMEM_mem~593_combout ;
wire \interface|Data_Write[23]~39_combout ;
wire \interface|Data_Write[23]~40_combout ;
wire \interface|uREG|REG_mem~23_q ;
wire \interface|uREG|REG_mem~1287_combout ;
wire \interface|uALU|Add0~47 ;
wire \interface|uALU|Add0~48_combout ;
wire \interface|Data_Write[24]~36_combout ;
wire \interface|uREG|REG_mem~984feeder_combout ;
wire \interface|uREG|REG_mem~984_q ;
wire \interface|uREG|REG_mem~1016_q ;
wire \interface|uREG|REG_mem~888feeder_combout ;
wire \interface|uREG|REG_mem~888_q ;
wire \interface|uREG|REG_mem~856_q ;
wire \interface|uREG|REG_mem~1274_combout ;
wire \interface|uREG|REG_mem~1275_combout ;
wire \interface|uREG|REG_mem~632feeder_combout ;
wire \interface|uREG|REG_mem~632_q ;
wire \interface|uREG|REG_mem~760_q ;
wire \interface|uREG|REG_mem~728feeder_combout ;
wire \interface|uREG|REG_mem~728_q ;
wire \interface|uREG|REG_mem~600_q ;
wire \interface|uREG|REG_mem~1269_combout ;
wire \interface|uREG|REG_mem~1270_combout ;
wire \interface|uREG|REG_mem~568feeder_combout ;
wire \interface|uREG|REG_mem~568_q ;
wire \interface|uREG|REG_mem~536_q ;
wire \interface|uREG|REG_mem~1271_combout ;
wire \interface|uREG|REG_mem~696_q ;
wire \interface|uREG|REG_mem~664feeder_combout ;
wire \interface|uREG|REG_mem~664_q ;
wire \interface|uREG|REG_mem~1272_combout ;
wire \interface|uREG|REG_mem~1273_combout ;
wire \interface|uREG|REG_mem~952feeder_combout ;
wire \interface|uREG|REG_mem~952_q ;
wire \interface|uREG|REG_mem~920_q ;
wire \interface|uREG|REG_mem~792_q ;
wire \interface|uREG|REG_mem~824feeder_combout ;
wire \interface|uREG|REG_mem~824_q ;
wire \interface|uREG|REG_mem~1267_combout ;
wire \interface|uREG|REG_mem~1268_combout ;
wire \interface|uREG|REG_mem~1276_combout ;
wire \interface|uREG|REG_mem~120feeder_combout ;
wire \interface|uREG|REG_mem~120_q ;
wire \interface|uREG|REG_mem~56_q ;
wire \interface|uREG|REG_mem~1277_combout ;
wire \interface|uREG|REG_mem~376_q ;
wire \interface|uREG|REG_mem~1278_combout ;
wire \interface|uREG|REG_mem~248feeder_combout ;
wire \interface|uREG|REG_mem~248_q ;
wire \interface|uREG|REG_mem~504_q ;
wire \interface|uREG|REG_mem~184_q ;
wire \interface|uREG|REG_mem~440feeder_combout ;
wire \interface|uREG|REG_mem~440_q ;
wire \interface|uREG|REG_mem~1284_combout ;
wire \interface|uREG|REG_mem~1285_combout ;
wire \interface|uREG|REG_mem~280_q ;
wire \interface|uREG|REG_mem~344_q ;
wire \interface|uREG|REG_mem~88_q ;
wire \interface|uREG|REG_mem~1281_combout ;
wire \interface|uREG|REG_mem~1282_combout ;
wire \interface|uREG|REG_mem~216feeder_combout ;
wire \interface|uREG|REG_mem~216_q ;
wire \interface|uREG|REG_mem~472_q ;
wire \interface|uREG|REG_mem~408feeder_combout ;
wire \interface|uREG|REG_mem~408_q ;
wire \interface|uREG|REG_mem~152_q ;
wire \interface|uREG|REG_mem~1279_combout ;
wire \interface|uREG|REG_mem~1280_combout ;
wire \interface|uREG|REG_mem~1283_combout ;
wire \interface|uREG|REG_mem~1286_combout ;
wire \interface|uREG|REG_mem~1809_combout ;
wire \interface|ALU_operand_2[24]~18_combout ;
wire \interface|uALU|Add0~49 ;
wire \interface|uALU|Add0~50_combout ;
wire \interface|Data_Write[25]~64_combout ;
wire \interface|uREG|REG_mem~761feeder_combout ;
wire \interface|uREG|REG_mem~761_q ;
wire \interface|uREG|REG_mem~729_q ;
wire \interface|uREG|REG_mem~633feeder_combout ;
wire \interface|uREG|REG_mem~633_q ;
wire \interface|uREG|REG_mem~601_q ;
wire \interface|uREG|REG_mem~1246_combout ;
wire \interface|uREG|REG_mem~1247_combout ;
wire \interface|uREG|REG_mem~825feeder_combout ;
wire \interface|uREG|REG_mem~825_q ;
wire \interface|uREG|REG_mem~953_q ;
wire \interface|uREG|REG_mem~921feeder_combout ;
wire \interface|uREG|REG_mem~921_q ;
wire \interface|uREG|REG_mem~793_q ;
wire \interface|uREG|REG_mem~1248_combout ;
wire \interface|uREG|REG_mem~1249_combout ;
wire \interface|uREG|REG_mem~665feeder_combout ;
wire \interface|uREG|REG_mem~665_q ;
wire \interface|uREG|REG_mem~697_q ;
wire \interface|uREG|REG_mem~569feeder_combout ;
wire \interface|uREG|REG_mem~569_q ;
wire \interface|uREG|REG_mem~537_q ;
wire \interface|uREG|REG_mem~1250_combout ;
wire \interface|uREG|REG_mem~1251_combout ;
wire \interface|uREG|REG_mem~1252_combout ;
wire \interface|uREG|REG_mem~1017feeder_combout ;
wire \interface|uREG|REG_mem~1017_q ;
wire \interface|uREG|REG_mem~889_q ;
wire \interface|uREG|REG_mem~985feeder_combout ;
wire \interface|uREG|REG_mem~985_q ;
wire \interface|uREG|REG_mem~857_q ;
wire \interface|uREG|REG_mem~1253_combout ;
wire \interface|uREG|REG_mem~1254_combout ;
wire \interface|uREG|REG_mem~1255_combout ;
wire \interface|uREG|REG_mem~505feeder_combout ;
wire \interface|uREG|REG_mem~505_q ;
wire \interface|uREG|REG_mem~441_q ;
wire \interface|uREG|REG_mem~249feeder_combout ;
wire \interface|uREG|REG_mem~249_q ;
wire \interface|uREG|REG_mem~185_q ;
wire \interface|uREG|REG_mem~1263_combout ;
wire \interface|uREG|REG_mem~1264_combout ;
wire \interface|uREG|REG_mem~281_q ;
wire \interface|uREG|REG_mem~1260_combout ;
wire \interface|uREG|REG_mem~345_q ;
wire \interface|uREG|REG_mem~89feeder_combout ;
wire \interface|uREG|REG_mem~89_q ;
wire \interface|uREG|REG_mem~1261_combout ;
wire \interface|uREG|REG_mem~409feeder_combout ;
wire \interface|uREG|REG_mem~409_q ;
wire \interface|uREG|REG_mem~473_q ;
wire \interface|uREG|REG_mem~153_q ;
wire \interface|uREG|REG_mem~217feeder_combout ;
wire \interface|uREG|REG_mem~217_q ;
wire \interface|uREG|REG_mem~1258_combout ;
wire \interface|uREG|REG_mem~1259_combout ;
wire \interface|uREG|REG_mem~1262_combout ;
wire \interface|uREG|REG_mem~57_q ;
wire \interface|uREG|REG_mem~1256_combout ;
wire \interface|uREG|REG_mem~121_q ;
wire \interface|uREG|REG_mem~377feeder_combout ;
wire \interface|uREG|REG_mem~377_q ;
wire \interface|uREG|REG_mem~1257_combout ;
wire \interface|uREG|REG_mem~1265_combout ;
wire \interface|uREG|REG_mem~1808_combout ;
wire \interface|ALU_operand_2[25]~17_combout ;
wire \interface|uALU|Add0~51 ;
wire \interface|uALU|Add0~52_combout ;
wire \interface|uDMEM|DMEM_mem~218feeder_combout ;
wire \interface|uDMEM|DMEM_mem~218_q ;
wire \interface|uDMEM|DMEM_mem~250_q ;
wire \interface|uDMEM|DMEM_mem~186feeder_combout ;
wire \interface|uDMEM|DMEM_mem~186_q ;
wire \interface|uDMEM|DMEM_mem~154_q ;
wire \interface|uDMEM|DMEM_mem~466_combout ;
wire \interface|uDMEM|DMEM_mem~467_combout ;
wire \interface|uDMEM|DMEM_mem~58feeder_combout ;
wire \interface|uDMEM|DMEM_mem~58_q ;
wire \interface|uDMEM|DMEM_mem~122_q ;
wire \interface|uDMEM|DMEM_mem~90feeder_combout ;
wire \interface|uDMEM|DMEM_mem~90_q ;
wire \interface|uDMEM|DMEM_mem~26_q ;
wire \interface|uDMEM|DMEM_mem~468_combout ;
wire \interface|uDMEM|DMEM_mem~469_combout ;
wire \interface|uDMEM|DMEM_mem~470_combout ;
wire \interface|Data_Write[26]~35_combout ;
wire \interface|uREG|REG_mem~314feeder_combout ;
wire \interface|uREG|REG_mem~314_q ;
wire \interface|uREG|REG_mem~378_q ;
wire \interface|uREG|REG_mem~122feeder_combout ;
wire \interface|uREG|REG_mem~122_q ;
wire \interface|uREG|REG_mem~58_q ;
wire \interface|uREG|REG_mem~1235_combout ;
wire \interface|uREG|REG_mem~1236_combout ;
wire \interface|uREG|REG_mem~442feeder_combout ;
wire \interface|uREG|REG_mem~442_q ;
wire \interface|uREG|REG_mem~186_q ;
wire \interface|uREG|REG_mem~1242_combout ;
wire \interface|uREG|REG_mem~506_q ;
wire \interface|uREG|REG_mem~250feeder_combout ;
wire \interface|uREG|REG_mem~250_q ;
wire \interface|uREG|REG_mem~1243_combout ;
wire \interface|uREG|REG_mem~282feeder_combout ;
wire \interface|uREG|REG_mem~282_q ;
wire \interface|uREG|REG_mem~346_q ;
wire \interface|uREG|REG_mem~90_q ;
wire \interface|uREG|REG_mem~1239_combout ;
wire \interface|uREG|REG_mem~1240_combout ;
wire \interface|uREG|REG_mem~218feeder_combout ;
wire \interface|uREG|REG_mem~218_q ;
wire \interface|uREG|REG_mem~474_q ;
wire \interface|uREG|REG_mem~410feeder_combout ;
wire \interface|uREG|REG_mem~410_q ;
wire \interface|uREG|REG_mem~154_q ;
wire \interface|uREG|REG_mem~1237_combout ;
wire \interface|uREG|REG_mem~1238_combout ;
wire \interface|uREG|REG_mem~1241_combout ;
wire \interface|uREG|REG_mem~1244_combout ;
wire \interface|uREG|REG_mem~986feeder_combout ;
wire \interface|uREG|REG_mem~986_q ;
wire \interface|uREG|REG_mem~1018_q ;
wire \interface|uREG|REG_mem~890feeder_combout ;
wire \interface|uREG|REG_mem~890_q ;
wire \interface|uREG|REG_mem~858_q ;
wire \interface|uREG|REG_mem~1232_combout ;
wire \interface|uREG|REG_mem~1233_combout ;
wire \interface|uREG|REG_mem~666feeder_combout ;
wire \interface|uREG|REG_mem~666_q ;
wire \interface|uREG|REG_mem~698_q ;
wire \interface|uREG|REG_mem~570feeder_combout ;
wire \interface|uREG|REG_mem~570_q ;
wire \interface|uREG|REG_mem~538_q ;
wire \interface|uREG|REG_mem~1229_combout ;
wire \interface|uREG|REG_mem~1230_combout ;
wire \interface|uREG|REG_mem~634feeder_combout ;
wire \interface|uREG|REG_mem~634_q ;
wire \interface|uREG|REG_mem~730feeder_combout ;
wire \interface|uREG|REG_mem~730_q ;
wire \interface|uREG|REG_mem~602_q ;
wire \interface|uREG|REG_mem~1227_combout ;
wire \interface|uREG|REG_mem~762_q ;
wire \interface|uREG|REG_mem~1228_combout ;
wire \interface|uREG|REG_mem~1231_combout ;
wire \interface|uREG|REG_mem~922feeder_combout ;
wire \interface|uREG|REG_mem~922_q ;
wire \interface|uREG|REG_mem~954_q ;
wire \interface|uREG|REG_mem~826feeder_combout ;
wire \interface|uREG|REG_mem~826_q ;
wire \interface|uREG|REG_mem~794_q ;
wire \interface|uREG|REG_mem~1225_combout ;
wire \interface|uREG|REG_mem~1226_combout ;
wire \interface|uREG|REG_mem~1234_combout ;
wire \interface|uREG|REG_mem~1807_combout ;
wire \interface|ALU_operand_2[26]~16_combout ;
wire \interface|uALU|Add0~53 ;
wire \interface|uALU|Add0~54_combout ;
wire \interface|Data_Write[27]~34_combout ;
wire \interface|uREG|REG_mem~859_q ;
wire \interface|uREG|REG_mem~987feeder_combout ;
wire \interface|uREG|REG_mem~987_q ;
wire \interface|uREG|REG_mem~1211_combout ;
wire \interface|uREG|REG_mem~1019_q ;
wire \interface|uREG|REG_mem~891feeder_combout ;
wire \interface|uREG|REG_mem~891_q ;
wire \interface|uREG|REG_mem~1212_combout ;
wire \interface|uREG|REG_mem~763_q ;
wire \interface|uREG|REG_mem~731_q ;
wire \interface|uREG|REG_mem~635feeder_combout ;
wire \interface|uREG|REG_mem~635_q ;
wire \interface|uREG|REG_mem~603_q ;
wire \interface|uREG|REG_mem~1204_combout ;
wire \interface|uREG|REG_mem~1205_combout ;
wire \interface|uREG|REG_mem~827feeder_combout ;
wire \interface|uREG|REG_mem~827_q ;
wire \interface|uREG|REG_mem~955_q ;
wire \interface|uREG|REG_mem~795_q ;
wire \interface|uREG|REG_mem~923feeder_combout ;
wire \interface|uREG|REG_mem~923_q ;
wire \interface|uREG|REG_mem~1206_combout ;
wire \interface|uREG|REG_mem~1207_combout ;
wire \interface|uREG|REG_mem~571feeder_combout ;
wire \interface|uREG|REG_mem~571_q ;
wire \interface|uREG|REG_mem~539_q ;
wire \interface|uREG|REG_mem~1208_combout ;
wire \interface|uREG|REG_mem~699_q ;
wire \interface|uREG|REG_mem~667feeder_combout ;
wire \interface|uREG|REG_mem~667_q ;
wire \interface|uREG|REG_mem~1209_combout ;
wire \interface|uREG|REG_mem~1210_combout ;
wire \interface|uREG|REG_mem~1213_combout ;
wire \interface|uREG|REG_mem~59_q ;
wire \interface|uREG|REG_mem~1214_combout ;
wire \interface|uREG|REG_mem~123_q ;
wire \interface|uREG|REG_mem~379feeder_combout ;
wire \interface|uREG|REG_mem~379_q ;
wire \interface|uREG|REG_mem~1215_combout ;
wire \interface|uREG|REG_mem~187_q ;
wire \interface|uREG|REG_mem~251feeder_combout ;
wire \interface|uREG|REG_mem~251_q ;
wire \interface|uREG|REG_mem~1221_combout ;
wire \interface|uREG|REG_mem~443feeder_combout ;
wire \interface|uREG|REG_mem~443_q ;
wire \interface|uREG|REG_mem~507_q ;
wire \interface|uREG|REG_mem~1222_combout ;
wire \interface|uREG|REG_mem~91_q ;
wire \interface|uREG|REG_mem~347_q ;
wire \interface|uREG|REG_mem~283_q ;
wire \interface|uREG|REG_mem~1218_combout ;
wire \interface|uREG|REG_mem~1219_combout ;
wire \interface|uREG|REG_mem~411_q ;
wire \interface|uREG|REG_mem~475_q ;
wire \interface|uREG|REG_mem~155_q ;
wire \interface|uREG|REG_mem~219_q ;
wire \interface|uREG|REG_mem~1216_combout ;
wire \interface|uREG|REG_mem~1217_combout ;
wire \interface|uREG|REG_mem~1220_combout ;
wire \interface|uREG|REG_mem~1223_combout ;
wire \interface|uREG|REG_mem~1806_combout ;
wire \interface|ALU_operand_2[27]~15_combout ;
wire \interface|uALU|Add0~55 ;
wire \interface|uALU|Add0~56_combout ;
wire \interface|Data_Write[28]~33_combout ;
wire \interface|uREG|REG_mem~252feeder_combout ;
wire \interface|uREG|REG_mem~252_q ;
wire \interface|uREG|REG_mem~508_q ;
wire \interface|uREG|REG_mem~188_q ;
wire \interface|uREG|REG_mem~444feeder_combout ;
wire \interface|uREG|REG_mem~444_q ;
wire \interface|uREG|REG_mem~1200_combout ;
wire \interface|uREG|REG_mem~1201_combout ;
wire \interface|uREG|REG_mem~220_q ;
wire \interface|uREG|REG_mem~476_q ;
wire \interface|uREG|REG_mem~412feeder_combout ;
wire \interface|uREG|REG_mem~412_q ;
wire \interface|uREG|REG_mem~156_q ;
wire \interface|uREG|REG_mem~1195_combout ;
wire \interface|uREG|REG_mem~1196_combout ;
wire \interface|uREG|REG_mem~92_q ;
wire \interface|uREG|REG_mem~1197_combout ;
wire \interface|uREG|REG_mem~348_q ;
wire \interface|uREG|REG_mem~284_q ;
wire \interface|uREG|REG_mem~1198_combout ;
wire \interface|uREG|REG_mem~1199_combout ;
wire \interface|uREG|REG_mem~60_q ;
wire \interface|uREG|REG_mem~124feeder_combout ;
wire \interface|uREG|REG_mem~124_q ;
wire \interface|uREG|REG_mem~1193_combout ;
wire \interface|uREG|REG_mem~380_q ;
wire \interface|uREG|REG_mem~1194_combout ;
wire \interface|uREG|REG_mem~1202_combout ;
wire \interface|uREG|REG_mem~988feeder_combout ;
wire \interface|uREG|REG_mem~988_q ;
wire \interface|uREG|REG_mem~1020_q ;
wire \interface|uREG|REG_mem~892feeder_combout ;
wire \interface|uREG|REG_mem~892_q ;
wire \interface|uREG|REG_mem~860_q ;
wire \interface|uREG|REG_mem~1190_combout ;
wire \interface|uREG|REG_mem~1191_combout ;
wire \interface|uREG|REG_mem~924feeder_combout ;
wire \interface|uREG|REG_mem~924_q ;
wire \interface|uREG|REG_mem~956_q ;
wire \interface|uREG|REG_mem~828feeder_combout ;
wire \interface|uREG|REG_mem~828_q ;
wire \interface|uREG|REG_mem~796_q ;
wire \interface|uREG|REG_mem~1183_combout ;
wire \interface|uREG|REG_mem~1184_combout ;
wire \interface|uREG|REG_mem~668feeder_combout ;
wire \interface|uREG|REG_mem~668_q ;
wire \interface|uREG|REG_mem~700_q ;
wire \interface|uREG|REG_mem~572feeder_combout ;
wire \interface|uREG|REG_mem~572_q ;
wire \interface|uREG|REG_mem~540_q ;
wire \interface|uREG|REG_mem~1187_combout ;
wire \interface|uREG|REG_mem~1188_combout ;
wire \interface|uREG|REG_mem~636feeder_combout ;
wire \interface|uREG|REG_mem~636_q ;
wire \interface|uREG|REG_mem~764_q ;
wire \interface|uREG|REG_mem~732feeder_combout ;
wire \interface|uREG|REG_mem~732_q ;
wire \interface|uREG|REG_mem~604_q ;
wire \interface|uREG|REG_mem~1185_combout ;
wire \interface|uREG|REG_mem~1186_combout ;
wire \interface|uREG|REG_mem~1189_combout ;
wire \interface|uREG|REG_mem~1192_combout ;
wire \interface|uREG|REG_mem~1805_combout ;
wire \interface|ALU_operand_2[28]~14_combout ;
wire \interface|uALU|Add0~57 ;
wire \interface|uALU|Add0~58_combout ;
wire \interface|Data_Write[29]~32_combout ;
wire \interface|uREG|REG_mem~1021feeder_combout ;
wire \interface|uREG|REG_mem~1021_q ;
wire \interface|uREG|REG_mem~893_q ;
wire \interface|uREG|REG_mem~989feeder_combout ;
wire \interface|uREG|REG_mem~989_q ;
wire \interface|uREG|REG_mem~861_q ;
wire \interface|uREG|REG_mem~1169_combout ;
wire \interface|uREG|REG_mem~1170_combout ;
wire \interface|uREG|REG_mem~765feeder_combout ;
wire \interface|uREG|REG_mem~765_q ;
wire \interface|uREG|REG_mem~733_q ;
wire \interface|uREG|REG_mem~637feeder_combout ;
wire \interface|uREG|REG_mem~637_q ;
wire \interface|uREG|REG_mem~605_q ;
wire \interface|uREG|REG_mem~1162_combout ;
wire \interface|uREG|REG_mem~1163_combout ;
wire \interface|uREG|REG_mem~669feeder_combout ;
wire \interface|uREG|REG_mem~669_q ;
wire \interface|uREG|REG_mem~701_q ;
wire \interface|uREG|REG_mem~573feeder_combout ;
wire \interface|uREG|REG_mem~573_q ;
wire \interface|uREG|REG_mem~541_q ;
wire \interface|uREG|REG_mem~1166_combout ;
wire \interface|uREG|REG_mem~1167_combout ;
wire \interface|uREG|REG_mem~829feeder_combout ;
wire \interface|uREG|REG_mem~829_q ;
wire \interface|uREG|REG_mem~957_q ;
wire \interface|uREG|REG_mem~925_q ;
wire \interface|uREG|REG_mem~797_q ;
wire \interface|uREG|REG_mem~1164_combout ;
wire \interface|uREG|REG_mem~1165_combout ;
wire \interface|uREG|REG_mem~1168_combout ;
wire \interface|uREG|REG_mem~1171_combout ;
wire \interface|uREG|REG_mem~445_q ;
wire \interface|uREG|REG_mem~509_q ;
wire \interface|uREG|REG_mem~253feeder_combout ;
wire \interface|uREG|REG_mem~253_q ;
wire \interface|uREG|REG_mem~189_q ;
wire \interface|uREG|REG_mem~1179_combout ;
wire \interface|uREG|REG_mem~1180_combout ;
wire \interface|uREG|REG_mem~413feeder_combout ;
wire \interface|uREG|REG_mem~413_q ;
wire \interface|uREG|REG_mem~477_q ;
wire \interface|uREG|REG_mem~221feeder_combout ;
wire \interface|uREG|REG_mem~221_q ;
wire \interface|uREG|REG_mem~157_q ;
wire \interface|uREG|REG_mem~1174_combout ;
wire \interface|uREG|REG_mem~1175_combout ;
wire \interface|uREG|REG_mem~93feeder_combout ;
wire \interface|uREG|REG_mem~93_q ;
wire \interface|uREG|REG_mem~349_q ;
wire \interface|uREG|REG_mem~285_q ;
wire \interface|uREG|REG_mem~1176_combout ;
wire \interface|uREG|REG_mem~1177_combout ;
wire \interface|uREG|REG_mem~1178_combout ;
wire \interface|uREG|REG_mem~381feeder_combout ;
wire \interface|uREG|REG_mem~381_q ;
wire \interface|uREG|REG_mem~125_q ;
wire \interface|uREG|REG_mem~61_q ;
wire \interface|uREG|REG_mem~1172_combout ;
wire \interface|uREG|REG_mem~1173_combout ;
wire \interface|uREG|REG_mem~1181_combout ;
wire \interface|uREG|REG_mem~1804_combout ;
wire \interface|uLCD_selector|Selector30~6_combout ;
wire \interface|uLCD_selector|Selector30~3_combout ;
wire \interface|uLCD_selector|Selector28~3_combout ;
wire \interface|uLCD_selector|Selector30~5_combout ;
wire \interface|uLCD_selector|Selector30~2_combout ;
wire \interface|uLCD_selector|Selector30~4_combout ;
wire \interface|uLCD_selector|Selector30~7_combout ;
wire \interface|uLCD_selector|Selector30~11_combout ;
wire \interface|uLCD_selector|Selector30~8_combout ;
wire \interface|uLCD_selector|Selector30~9_combout ;
wire \interface|uLCD_selector|Selector30~10_combout ;
wire \interface|uLCD_selector|Selector28~4_combout ;
wire \interface|uLCD_selector|Selector14~0_combout ;
wire \interface|uDMEM|DMEM_mem~642_combout ;
wire \interface|uDMEM|DMEM_mem~62feeder_combout ;
wire \interface|uDMEM|DMEM_mem~62_q ;
wire \interface|uDMEM|DMEM_mem~126_q ;
wire \interface|uDMEM|DMEM_mem~94feeder_combout ;
wire \interface|uDMEM|DMEM_mem~94_q ;
wire \interface|uDMEM|DMEM_mem~30_q ;
wire \interface|uDMEM|DMEM_mem~522_combout ;
wire \interface|uDMEM|DMEM_mem~523_combout ;
wire \interface|uDMEM|DMEM_mem~318feeder_combout ;
wire \interface|uDMEM|DMEM_mem~318_q ;
wire \interface|uDMEM|DMEM_mem~286_q ;
wire \interface|uDMEM|DMEM_mem~520_combout ;
wire \interface|uDMEM|DMEM_mem~350_q ;
wire \interface|uDMEM|DMEM_mem~521_combout ;
wire \interface|uDMEM|DMEM_mem~524_combout ;
wire \interface|uREG|REG_mem~30_q ;
wire \interface|uREG|REG_mem~318_q ;
wire \interface|uREG|REG_mem~1140_combout ;
wire \interface|ALU_operand_2[30]~12_combout ;
wire \interface|uALU|Add0~59 ;
wire \interface|uALU|Add0~60_combout ;
wire \interface|Data_Write[30]~31_combout ;
wire \interface|uREG|REG_mem~62_q ;
wire \interface|uREG|REG_mem~126feeder_combout ;
wire \interface|uREG|REG_mem~126_q ;
wire \interface|uREG|REG_mem~1151_combout ;
wire \interface|uREG|REG_mem~382_q ;
wire \interface|uREG|REG_mem~1152_combout ;
wire \interface|uREG|REG_mem~446feeder_combout ;
wire \interface|uREG|REG_mem~446_q ;
wire \interface|uREG|REG_mem~190_q ;
wire \interface|uREG|REG_mem~1158_combout ;
wire \interface|uREG|REG_mem~510_q ;
wire \interface|uREG|REG_mem~254feeder_combout ;
wire \interface|uREG|REG_mem~254_q ;
wire \interface|uREG|REG_mem~1159_combout ;
wire \interface|uREG|REG_mem~222feeder_combout ;
wire \interface|uREG|REG_mem~222_q ;
wire \interface|uREG|REG_mem~414feeder_combout ;
wire \interface|uREG|REG_mem~414_q ;
wire \interface|uREG|REG_mem~158_q ;
wire \interface|uREG|REG_mem~1153_combout ;
wire \interface|uREG|REG_mem~478_q ;
wire \interface|uREG|REG_mem~1154_combout ;
wire \interface|uREG|REG_mem~94_q ;
wire \interface|uREG|REG_mem~1155_combout ;
wire \interface|uREG|REG_mem~350_q ;
wire \interface|uREG|REG_mem~286feeder_combout ;
wire \interface|uREG|REG_mem~286_q ;
wire \interface|uREG|REG_mem~1156_combout ;
wire \interface|uREG|REG_mem~1157_combout ;
wire \interface|uREG|REG_mem~1160_combout ;
wire \interface|uREG|REG_mem~990feeder_combout ;
wire \interface|uREG|REG_mem~990_q ;
wire \interface|uREG|REG_mem~1022_q ;
wire \interface|uREG|REG_mem~894feeder_combout ;
wire \interface|uREG|REG_mem~894_q ;
wire \interface|uREG|REG_mem~862_q ;
wire \interface|uREG|REG_mem~1148_combout ;
wire \interface|uREG|REG_mem~1149_combout ;
wire \interface|uREG|REG_mem~926feeder_combout ;
wire \interface|uREG|REG_mem~926_q ;
wire \interface|uREG|REG_mem~958_q ;
wire \interface|uREG|REG_mem~830feeder_combout ;
wire \interface|uREG|REG_mem~830_q ;
wire \interface|uREG|REG_mem~798_q ;
wire \interface|uREG|REG_mem~1141_combout ;
wire \interface|uREG|REG_mem~1142_combout ;
wire \interface|uREG|REG_mem~670feeder_combout ;
wire \interface|uREG|REG_mem~670_q ;
wire \interface|uREG|REG_mem~702_q ;
wire \interface|uREG|REG_mem~542_q ;
wire \interface|uREG|REG_mem~574feeder_combout ;
wire \interface|uREG|REG_mem~574_q ;
wire \interface|uREG|REG_mem~1145_combout ;
wire \interface|uREG|REG_mem~1146_combout ;
wire \interface|uREG|REG_mem~638feeder_combout ;
wire \interface|uREG|REG_mem~638_q ;
wire \interface|uREG|REG_mem~766_q ;
wire \interface|uREG|REG_mem~734_q ;
wire \interface|uREG|REG_mem~606_q ;
wire \interface|uREG|REG_mem~1143_combout ;
wire \interface|uREG|REG_mem~1144_combout ;
wire \interface|uREG|REG_mem~1147_combout ;
wire \interface|uREG|REG_mem~1150_combout ;
wire \interface|uREG|REG_mem~1803_combout ;
wire \interface|uDMEM|DMEM_mem~222feeder_combout ;
wire \interface|uDMEM|DMEM_mem~222_q ;
wire \interface|uDMEM|DMEM_mem~254feeder_combout ;
wire \interface|uDMEM|DMEM_mem~254_q ;
wire \interface|uDMEM|DMEM_mem~190feeder_combout ;
wire \interface|uDMEM|DMEM_mem~190_q ;
wire \interface|uDMEM|DMEM_mem~158_q ;
wire \interface|uDMEM|DMEM_mem~525_combout ;
wire \interface|uDMEM|DMEM_mem~526_combout ;
wire \interface|uDMEM|DMEM_mem~637_combout ;
wire \interface|uLCD_selector|Selector5~1_combout ;
wire \interface|uLCD_selector|Selector31~0_combout ;
wire \interface|uLCD_selector|Selector29~0_combout ;
wire \interface|uLCD_selector|Selector29~1_combout ;
wire \interface|uLCD_selector|Selector28~10_combout ;
wire \interface|uDMEM|DMEM_mem~63feeder_combout ;
wire \interface|uDMEM|DMEM_mem~63_q ;
wire \interface|uDMEM|DMEM_mem~127_q ;
wire \interface|uDMEM|DMEM_mem~95feeder_combout ;
wire \interface|uDMEM|DMEM_mem~95_q ;
wire \interface|uDMEM|DMEM_mem~31_q ;
wire \interface|uDMEM|DMEM_mem~531_combout ;
wire \interface|uDMEM|DMEM_mem~532_combout ;
wire \interface|uDMEM|DMEM_mem~223feeder_combout ;
wire \interface|uDMEM|DMEM_mem~223_q ;
wire \interface|uDMEM|DMEM_mem~255feeder_combout ;
wire \interface|uDMEM|DMEM_mem~255_q ;
wire \interface|uDMEM|DMEM_mem~191feeder_combout ;
wire \interface|uDMEM|DMEM_mem~191_q ;
wire \interface|uDMEM|DMEM_mem~159_q ;
wire \interface|uDMEM|DMEM_mem~529_combout ;
wire \interface|uDMEM|DMEM_mem~530_combout ;
wire \interface|uDMEM|DMEM_mem~533_combout ;
wire \interface|uDMEM|DMEM_mem~319feeder_combout ;
wire \interface|uDMEM|DMEM_mem~319_q ;
wire \interface|uDMEM|DMEM_mem~287_q ;
wire \interface|uDMEM|DMEM_mem~527_combout ;
wire \interface|uDMEM|DMEM_mem~351_q ;
wire \interface|uDMEM|DMEM_mem~528_combout ;
wire \interface|uREG|REG_mem~319_q ;
wire \interface|uREG|REG_mem~31feeder_combout ;
wire \interface|uREG|REG_mem~31_q ;
wire \interface|uREG|REG_mem~1139_combout ;
wire \interface|ALU_operand_2[31]~11_combout ;
wire \interface|uALU|Add0~61 ;
wire \interface|uALU|Add0~62_combout ;
wire \interface|Data_Write[31]~30_combout ;
wire \interface|uREG|REG_mem~703feeder_combout ;
wire \interface|uREG|REG_mem~703_q ;
wire \interface|uREG|REG_mem~959_q ;
wire \interface|uREG|REG_mem~927feeder_combout ;
wire \interface|uREG|REG_mem~927_q ;
wire \interface|uREG|REG_mem~671_q ;
wire \interface|uREG|REG_mem~1129_combout ;
wire \interface|uREG|REG_mem~1130_combout ;
wire \interface|uREG|REG_mem~63_q ;
wire \interface|uREG|REG_mem~1131_combout ;
wire \interface|uREG|REG_mem~287_q ;
wire \interface|uREG|REG_mem~1132_combout ;
wire \interface|uREG|REG_mem~95_q ;
wire \interface|uREG|REG_mem~127feeder_combout ;
wire \interface|uREG|REG_mem~127_q ;
wire \interface|uREG|REG_mem~1135_combout ;
wire \interface|uREG|REG_mem~383_q ;
wire \interface|uREG|REG_mem~351feeder_combout ;
wire \interface|uREG|REG_mem~351_q ;
wire \interface|uREG|REG_mem~1136_combout ;
wire \interface|uREG|REG_mem~991_q ;
wire \interface|uREG|REG_mem~735_q ;
wire \interface|uREG|REG_mem~1133_combout ;
wire \interface|uREG|REG_mem~1023_q ;
wire \interface|uREG|REG_mem~767feeder_combout ;
wire \interface|uREG|REG_mem~767_q ;
wire \interface|uREG|REG_mem~1134_combout ;
wire \interface|uREG|REG_mem~1137_combout ;
wire \interface|uREG|REG_mem~1138_combout ;
wire \interface|uLCD_selector|Selector28~9_combout ;
wire \interface|uLCD_selector|Selector28~7_combout ;
wire \interface|uLCD_selector|Selector28~8_combout ;
wire \interface|uLCD_selector|Selector28~12_combout ;
wire \interface|uLCD_selector|Selector28~11_combout ;
wire \interface|uLCD_selector|Selector31~1_combout ;
wire \interface|uLCD_selector|Selector31~2_combout ;
wire \interface|uLCD_selector|Selector31~3_combout ;
wire \interface|uLCD_TEST|decoder~4_combout ;
wire \interface|uLCD_selector|Selector26~0_combout ;
wire \interface|uLCD_selector|Selector26~1_combout ;
wire \interface|Write_Reg[4]~0_combout ;
wire \interface|uLCD_selector|Selector27~6_combout ;
wire \interface|uLCD_selector|Selector27~2_combout ;
wire \interface|uLCD_selector|Selector27~3_combout ;
wire \interface|uLCD_selector|Selector27~4_combout ;
wire \interface|uLCD_selector|Selector27~5_combout ;
wire \interface|uLCD_selector|Selector28~5_combout ;
wire \interface|uLCD_selector|Selector24~2_combout ;
wire \interface|uLCD_selector|Selector24~6_combout ;
wire \interface|uLCD_selector|Selector24~3_combout ;
wire \interface|uLCD_selector|Selector24~4_combout ;
wire \interface|uLCD_selector|Selector24~5_combout ;
wire \interface|uLCD_selector|Selector25~2_combout ;
wire \interface|uLCD_selector|Selector25~6_combout ;
wire \interface|uLCD_selector|Selector25~3_combout ;
wire \interface|uLCD_selector|Selector25~4_combout ;
wire \interface|uLCD_selector|Selector25~5_combout ;
wire \interface|uLCD_TEST|decoder~2_combout ;
wire \interface|uLCD_TEST|Mux6~10_combout ;
wire \interface|uLCD_TEST|Mux6~11_combout ;
wire \interface|uLCD_TEST|Mux6~17_combout ;
wire \interface|uLCD_selector|Selector13~0_combout ;
wire \interface|uLCD_selector|Selector13~1_combout ;
wire \interface|uLCD_selector|Selector14~1_combout ;
wire \interface|uLCD_selector|Selector14~2_combout ;
wire \interface|uLCD_selector|Selector15~2_combout ;
wire \interface|uLCD_selector|Selector12~6_combout ;
wire \interface|uDMEM|DMEM_mem~398_combout ;
wire \interface|uLCD_selector|Selector12~2_combout ;
wire \interface|uLCD_selector|Selector12~3_combout ;
wire \interface|uLCD_selector|Selector12~4_combout ;
wire \interface|uLCD_selector|Selector12~5_combout ;
wire \interface|uLCD_selector|Selector15~7_combout ;
wire \interface|uLCD_selector|Selector15~3_combout ;
wire \interface|uLCD_selector|Selector15~4_combout ;
wire \interface|uLCD_selector|Selector15~5_combout ;
wire \interface|uLCD_selector|Selector15~6_combout ;
wire \interface|uLCD_TEST|decoder~6_combout ;
wire \interface|uLCD_selector|Selector9~0_combout ;
wire \interface|uLCD_selector|Selector9~1_combout ;
wire \interface|uLCD_selector|Selector10~0_combout ;
wire \interface|uLCD_selector|Selector10~1_combout ;
wire \interface|uLCD_selector|Selector8~6_combout ;
wire \interface|uLCD_selector|Selector8~2_combout ;
wire \interface|uLCD_selector|Selector8~3_combout ;
wire \interface|uLCD_selector|Selector8~4_combout ;
wire \interface|uLCD_selector|Selector8~5_combout ;
wire \interface|uLCD_selector|Selector7~10_combout ;
wire \interface|uLCD_selector|Selector28~2_combout ;
wire \interface|uLCD_selector|Selector11~0_combout ;
wire \interface|uLCD_selector|Selector11~2_combout ;
wire \interface|uLCD_selector|Selector11~1_combout ;
wire \interface|uLCD_selector|Selector11~3_combout ;
wire \interface|uLCD_selector|Selector11~4_combout ;
wire \interface|uLCD_TEST|decoder~5_combout ;
wire \interface|uLCD_TEST|Mux6~18_combout ;
wire \interface|uLCD_selector|Selector19~2_combout ;
wire \interface|uLCD_selector|Selector19~3_combout ;
wire \interface|uLCD_selector|Selector19~7_combout ;
wire \interface|uLCD_selector|Selector19~4_combout ;
wire \interface|uLCD_selector|Selector19~5_combout ;
wire \interface|uLCD_selector|Selector19~6_combout ;
wire \interface|uLCD_selector|Selector16~2_combout ;
wire \interface|uLCD_selector|Selector16~3_combout ;
wire \interface|uLCD_selector|Selector16~7_combout ;
wire \interface|uLCD_selector|Selector16~4_combout ;
wire \interface|uLCD_selector|Selector16~5_combout ;
wire \interface|uLCD_selector|Selector16~6_combout ;
wire \interface|uLCD_selector|Selector17~2_combout ;
wire \interface|uLCD_selector|Selector17~3_combout ;
wire \interface|uLCD_selector|Selector17~7_combout ;
wire \interface|uLCD_selector|Selector17~4_combout ;
wire \interface|uLCD_selector|Selector17~5_combout ;
wire \interface|uLCD_selector|Selector17~6_combout ;
wire \interface|uLCD_selector|Selector18~6_combout ;
wire \interface|uLCD_selector|Selector18~2_combout ;
wire \interface|uLCD_selector|Selector18~3_combout ;
wire \interface|uLCD_selector|Selector18~4_combout ;
wire \interface|uLCD_selector|Selector18~5_combout ;
wire \interface|uLCD_TEST|decoder~1_combout ;
wire \interface|uLCD_TEST|Mux6~4_combout ;
wire \interface|uLCD_selector|Selector7~3_combout ;
wire \interface|uLCD_selector|Selector2~0_combout ;
wire \interface|uLCD_selector|Selector1~0_combout ;
wire \interface|uLCD_selector|Selector1~1_combout ;
wire \interface|uLCD_selector|Selector1~2_combout ;
wire \interface|uLCD_selector|Selector1~3_combout ;
wire \interface|uLCD_selector|Selector1~4_combout ;
wire \interface|uLCD_selector|Selector1~5_combout ;
wire \interface|uLCD_selector|Selector1~7_combout ;
wire \interface|uLCD_selector|Selector28~6_combout ;
wire \interface|uLCD_selector|Selector1~6_combout ;
wire \interface|ucontrol|Decoder0~1_combout ;
wire \interface|ucontrol|Decoder0~2_combout ;
wire \interface|write2_0~0_combout ;
wire \interface|write2_0~1_combout ;
wire \interface|uException_Handle|EH_flag~0_combout ;
wire \interface|uLCD_selector|Selector7~5_combout ;
wire \interface|uLCD_selector|Selector1~8_combout ;
wire \interface|uLCD_selector|Selector6~10_combout ;
wire \interface|uLCD_selector|Selector0~6_combout ;
wire \interface|uLCD_selector|Selector0~4_combout ;
wire \interface|uLCD_selector|Selector0~0_combout ;
wire \interface|uLCD_selector|Selector0~1_combout ;
wire \interface|uLCD_selector|Selector0~2_combout ;
wire \interface|uLCD_selector|Selector0~3_combout ;
wire \interface|uLCD_selector|Selector0~5_combout ;
wire \interface|uLCD_selector|Selector0~7_combout ;
wire \interface|uLCD_selector|Selector2~1_combout ;
wire \interface|uLCD_selector|Selector2~2_combout ;
wire \interface|uLCD_selector|Selector2~3_combout ;
wire \interface|uLCD_selector|Selector2~4_combout ;
wire \interface|uLCD_selector|Selector2~5_combout ;
wire \interface|uLCD_selector|Selector2~6_combout ;
wire \interface|uLCD_selector|Selector2~7_combout ;
wire \interface|uLCD_selector|Selector2~8_combout ;
wire \interface|uLCD_selector|Selector2~9_combout ;
wire \interface|uLCD_selector|Selector2~10_combout ;
wire \interface|uLCD_selector|Selector3~6_combout ;
wire \interface|uLCD_selector|Selector3~8_combout ;
wire \interface|uLCD_selector|Selector3~9_combout ;
wire \interface|uLCD_selector|Selector3~7_combout ;
wire \interface|uLCD_selector|Selector3~10_combout ;
wire \interface|uLCD_selector|Selector3~15_combout ;
wire \interface|uLCD_selector|Selector3~4_combout ;
wire \interface|uLCD_selector|Selector3~11_combout ;
wire \interface|uLCD_selector|Selector3~12_combout ;
wire \interface|uLCD_selector|Selector3~13_combout ;
wire \interface|uLCD_TEST|decoder~3_combout ;
wire \interface|uLCD_selector|Selector6~11_combout ;
wire \interface|uALU|Add1~1_cout ;
wire \interface|uALU|Add1~3_cout ;
wire \interface|uALU|Add1~5_cout ;
wire \interface|uALU|Add1~7_cout ;
wire \interface|uALU|Add1~9_cout ;
wire \interface|uALU|Add1~11_cout ;
wire \interface|uALU|Add1~13_cout ;
wire \interface|uALU|Add1~15_cout ;
wire \interface|uALU|Add1~17_cout ;
wire \interface|uALU|Add1~19_cout ;
wire \interface|uALU|Add1~21_cout ;
wire \interface|uALU|Add1~23_cout ;
wire \interface|uALU|Add1~25_cout ;
wire \interface|uALU|Add1~27_cout ;
wire \interface|uALU|Add1~29_cout ;
wire \interface|uALU|Add1~31_cout ;
wire \interface|uALU|Add1~33_cout ;
wire \interface|uALU|Add1~35_cout ;
wire \interface|uALU|Add1~37_cout ;
wire \interface|uALU|Add1~39_cout ;
wire \interface|uALU|Add1~41_cout ;
wire \interface|uALU|Add1~43_cout ;
wire \interface|uALU|Add1~45_cout ;
wire \interface|uALU|Add1~47_cout ;
wire \interface|uALU|Add1~49_cout ;
wire \interface|uALU|Add1~51_cout ;
wire \interface|uALU|Add1~53_cout ;
wire \interface|uALU|Add1~55_cout ;
wire \interface|uALU|Add1~57_cout ;
wire \interface|uALU|Add1~59_cout ;
wire \interface|uALU|Add1~61_cout ;
wire \interface|uALU|Add1~63_cout ;
wire \interface|uALU|Add1~64_combout ;
wire \interface|uLCD_selector|Selector6~0_combout ;
wire \interface|uLCD_selector|Selector6~1_combout ;
wire \interface|uLCD_selector|Selector6~2_combout ;
wire \interface|uLCD_selector|Selector6~5_combout ;
wire \interface|uLCD_selector|Selector6~3_combout ;
wire \interface|uLCD_selector|Selector6~4_combout ;
wire \interface|uLCD_selector|Selector6~6_combout ;
wire \interface|uLCD_selector|Selector6~7_combout ;
wire \interface|uLCD_selector|Selector6~8_combout ;
wire \interface|uLCD_selector|Selector6~9_combout ;
wire \interface|uLCD_selector|Selector6~12_combout ;
wire \interface|uLCD_selector|Selector4~7_combout ;
wire \interface|uLCD_selector|Selector4~8_combout ;
wire \interface|uLCD_selector|Selector4~4_combout ;
wire \interface|uLCD_selector|Selector4~5_combout ;
wire \interface|uLCD_selector|Selector4~0_combout ;
wire \interface|uLCD_selector|Selector4~1_combout ;
wire \interface|uLCD_selector|Selector4~2_combout ;
wire \interface|uLCD_selector|Selector4~3_combout ;
wire \interface|uLCD_selector|Selector4~6_combout ;
wire \interface|uLCD_selector|Selector4~20_combout ;
wire \interface|uLCD_selector|Selector4~21_combout ;
wire \interface|uLCD_selector|Selector4~9_combout ;
wire \interface|uLCD_selector|Selector4~10_combout ;
wire \interface|uLCD_selector|Selector4~12_combout ;
wire \interface|uLCD_selector|Selector4~11_combout ;
wire \interface|uLCD_selector|Selector4~13_combout ;
wire \interface|uLCD_selector|Selector4~14_combout ;
wire \interface|uLCD_selector|Selector4~15_combout ;
wire \interface|uLCD_selector|Selector4~16_combout ;
wire \interface|uLCD_selector|Selector4~17_combout ;
wire \interface|uLCD_selector|Selector4~18_combout ;
wire \interface|uLCD_selector|Selector4~19_combout ;
wire \interface|uLCD_selector|Selector4~22_combout ;
wire \interface|uLCD_selector|Selector7~7_combout ;
wire \interface|uLCD_selector|Selector7~0_combout ;
wire \interface|uLCD_selector|Selector7~1_combout ;
wire \interface|uLCD_selector|Selector7~2_combout ;
wire \interface|uLCD_selector|Selector7~4_combout ;
wire \interface|uLCD_selector|Selector7~6_combout ;
wire \interface|uLCD_selector|Selector7~8_combout ;
wire \interface|uLCD_selector|Selector5~0_combout ;
wire \interface|uLCD_selector|Selector5~2_combout ;
wire \interface|uLCD_selector|Selector7~9_combout ;
wire \interface|uLCD_selector|Selector5~5_combout ;
wire \interface|uLCD_selector|Selector5~6_combout ;
wire \interface|uLCD_selector|Selector5~7_combout ;
wire \interface|uLCD_selector|Selector5~3_combout ;
wire \interface|uLCD_selector|Selector5~4_combout ;
wire \interface|uLCD_selector|Selector5~8_combout ;
wire \interface|uLCD_selector|Selector5~9_combout ;
wire \interface|uLCD_TEST|decoder~0_combout ;
wire \interface|uLCD_TEST|Mux6~5_combout ;
wire \interface|uLCD_TEST|Mux6~19_combout ;
wire \interface|uLCD_TEST|Mux6~20_combout ;
wire \interface|uLCD_TEST|mLCD_ST.000000~0_combout ;
wire \interface|uLCD_TEST|mLCD_ST.000000~q ;
wire \interface|uLCD_TEST|mLCD_DATA[0]~0_combout ;
wire \interface|uLCD_TEST|decoder~7_combout ;
wire \interface|uLCD_TEST|decoder~10_combout ;
wire \interface|uLCD_TEST|decoder~8_combout ;
wire \interface|uLCD_TEST|decoder~9_combout ;
wire \interface|uLCD_TEST|Mux5~0_combout ;
wire \interface|uLCD_TEST|Mux5~1_combout ;
wire \interface|uLCD_TEST|Mux5~2_combout ;
wire \interface|uLCD_TEST|Mux5~8_combout ;
wire \interface|uLCD_selector|WideOr1~0_combout ;
wire \interface|uLCD_TEST|Mux5~4_combout ;
wire \interface|uLCD_TEST|Mux5~5_combout ;
wire \interface|uLCD_TEST|Mux3~0_combout ;
wire \interface|uLCD_TEST|decoder~13_combout ;
wire \interface|uLCD_TEST|Mux5~6_combout ;
wire \interface|uLCD_TEST|Mux5~7_combout ;
wire \interface|uLCD_TEST|Mux5~9_combout ;
wire \interface|uLCD_TEST|Mux2~0_combout ;
wire \interface|uLCD_TEST|decoder~11_combout ;
wire \interface|uLCD_TEST|decoder~12_combout ;
wire \interface|uLCD_TEST|Mux5~3_combout ;
wire \interface|uLCD_TEST|Mux5~10_combout ;
wire \interface|uLCD_TEST|Mux4~12_combout ;
wire \interface|uLCD_selector|WideOr0~0_combout ;
wire \interface|uLCD_TEST|Mux4~8_combout ;
wire \interface|uLCD_TEST|decoder~19_combout ;
wire \interface|uLCD_TEST|Mux4~10_combout ;
wire \interface|uLCD_TEST|decoder~17_combout ;
wire \interface|uLCD_TEST|Mux4~9_combout ;
wire \interface|uLCD_TEST|Mux4~11_combout ;
wire \interface|uLCD_TEST|Mux4~13_combout ;
wire \interface|uLCD_TEST|Mux4~0_combout ;
wire \interface|uLCD_selector|Selector3~14_combout ;
wire \interface|uLCD_TEST|Mux4~1_combout ;
wire \interface|uLCD_TEST|decoder~14_combout ;
wire \interface|uLCD_selector|Selector4~23_combout ;
wire \interface|uLCD_selector|Selector7~11_combout ;
wire \interface|uLCD_selector|Selector7~12_combout ;
wire \interface|uLCD_selector|Selector6~13_combout ;
wire \interface|uLCD_TEST|Mux4~2_combout ;
wire \interface|uLCD_TEST|Mux4~3_combout ;
wire \interface|uLCD_TEST|Mux4~4_combout ;
wire \interface|uLCD_TEST|Mux5~11_combout ;
wire \interface|uLCD_TEST|decoder~15_combout ;
wire \interface|uLCD_TEST|decoder~16_combout ;
wire \interface|uLCD_TEST|Mux4~5_combout ;
wire \interface|uLCD_TEST|decoder~18_combout ;
wire \interface|uLCD_TEST|Mux4~6_combout ;
wire \interface|uLCD_TEST|Mux4~7_combout ;
wire \interface|uLCD_TEST|Mux4~14_combout ;
wire \interface|uLCD_TEST|Mux3~9_combout ;
wire \interface|uLCD_TEST|Mux3~10_combout ;
wire \interface|uLCD_TEST|decoder~20_combout ;
wire \interface|uLCD_TEST|decoder~23_combout ;
wire \interface|uLCD_TEST|decoder~21_combout ;
wire \interface|uLCD_TEST|decoder~22_combout ;
wire \interface|uLCD_TEST|Mux3~1_combout ;
wire \interface|uLCD_TEST|Mux3~2_combout ;
wire \interface|uLCD_TEST|Mux3~6_combout ;
wire \interface|uLCD_TEST|Mux3~3_combout ;
wire \interface|uLCD_TEST|Mux3~4_combout ;
wire \interface|uLCD_TEST|Mux3~5_combout ;
wire \interface|uLCD_TEST|Mux3~7_combout ;
wire \interface|uLCD_TEST|Mux3~8_combout ;
wire \interface|uLCD_TEST|Mux3~11_combout ;
wire \interface|uLCD_TEST|Mux2~10_combout ;
wire \interface|uLCD_TEST|Mux2~9_combout ;
wire \interface|uLCD_TEST|Mux2~3_combout ;
wire \interface|uLCD_TEST|Mux2~4_combout ;
wire \interface|uLCD_TEST|decoder~27_combout ;
wire \interface|uLCD_TEST|Mux2~5_combout ;
wire \interface|uLCD_TEST|Mux2~6_combout ;
wire \interface|uLCD_TEST|Mux2~7_combout ;
wire \interface|uLCD_TEST|decoder~24_combout ;
wire \interface|uLCD_TEST|decoder~25_combout ;
wire \interface|uLCD_TEST|decoder~26_combout ;
wire \interface|uLCD_TEST|Mux2~1_combout ;
wire \interface|uLCD_TEST|decoder~28_combout ;
wire \interface|uLCD_TEST|decoder~29_combout ;
wire \interface|uLCD_TEST|Mux2~2_combout ;
wire \interface|uLCD_TEST|Mux2~8_combout ;
wire \interface|uLCD_TEST|Mux2~11_combout ;
wire \interface|uLCD_TEST|Mux1~3_combout ;
wire \interface|uLCD_TEST|Mux1~5_combout ;
wire \interface|uLCD_TEST|Mux1~4_combout ;
wire \interface|uLCD_TEST|Mux1~1_combout ;
wire \interface|uLCD_TEST|Mux1~2_combout ;
wire \interface|uLCD_TEST|Mux1~0_combout ;
wire \interface|uLCD_TEST|Mux1~6_combout ;
wire \interface|uLCD_TEST|Mux0~5_combout ;
wire \interface|uLCD_TEST|decoder~30_combout ;
wire \interface|uLCD_TEST|Mux0~4_combout ;
wire \interface|uLCD_TEST|Mux0~6_combout ;
wire \interface|uLCD_TEST|Mux0~7_combout ;
wire \interface|uLCD_TEST|Mux0~14_combout ;
wire \interface|uLCD_TEST|Mux0~15_combout ;
wire \interface|uLCD_TEST|Mux0~16_combout ;
wire \interface|uLCD_TEST|Mux0~12_combout ;
wire \interface|uLCD_TEST|LUT_DATA~2_combout ;
wire \interface|uLCD_TEST|Mux0~8_combout ;
wire \interface|uLCD_TEST|decoder~31_combout ;
wire \interface|uLCD_TEST|Mux0~9_combout ;
wire \interface|uLCD_TEST|decoder~32_combout ;
wire \interface|uLCD_TEST|Mux0~10_combout ;
wire \interface|uLCD_TEST|Mux0~11_combout ;
wire \interface|uLCD_TEST|Mux0~13_combout ;
wire \interface|uLCD_TEST|LUT_DATA~3_combout ;
wire \interface|uLCD_TEST|LUT_DATA~4_combout ;
wire \interface|uLCD_TEST|u0|Selector3~0_combout ;
wire \interface|uLCD_TEST|u0|LCD_EN~q ;
wire \interface|uLCD_TEST|WideOr0~2_combout ;
wire \interface|uLCD_TEST|WideOr0~3_combout ;
wire \interface|uLCD_TEST|mLCD_RS~q ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \interface|uException_Handle|EH_flag~1_combout ;
wire [7:0] \interface|uPC|PC_current ;
wire [17:0] \interface|uLCD_TEST|mDLY ;
wire [7:0] \interface|uLCD_TEST|mLCD_DATA ;
wire [4:0] \interface|uLCD_TEST|u0|Cont ;
wire [5:0] \interface|uLCD_TEST|LUT_INDEX ;
wire [24:0] \interface|uclock_50_to_01|count ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X10_Y0_N9
cycloneiv_io_obuf \LCD_DATA[0]~output (
	.i(\interface|uLCD_TEST|mLCD_DATA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[0]~output .bus_hold = "false";
defparam \LCD_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N9
cycloneiv_io_obuf \LCD_DATA[1]~output (
	.i(\interface|uLCD_TEST|mLCD_DATA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[1]~output .bus_hold = "false";
defparam \LCD_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N23
cycloneiv_io_obuf \LCD_DATA[2]~output (
	.i(\interface|uLCD_TEST|mLCD_DATA [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[2]~output .bus_hold = "false";
defparam \LCD_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneiv_io_obuf \LCD_DATA[3]~output (
	.i(\interface|uLCD_TEST|mLCD_DATA [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[3]~output .bus_hold = "false";
defparam \LCD_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N16
cycloneiv_io_obuf \LCD_DATA[4]~output (
	.i(\interface|uLCD_TEST|mLCD_DATA [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[4]~output .bus_hold = "false";
defparam \LCD_DATA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N2
cycloneiv_io_obuf \LCD_DATA[5]~output (
	.i(\interface|uLCD_TEST|mLCD_DATA [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[5]~output .bus_hold = "false";
defparam \LCD_DATA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N2
cycloneiv_io_obuf \LCD_DATA[6]~output (
	.i(\interface|uLCD_TEST|mLCD_DATA [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[6]~output .bus_hold = "false";
defparam \LCD_DATA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneiv_io_obuf \LCD_DATA[7]~output (
	.i(\interface|uLCD_TEST|mLCD_DATA [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[7]~output .bus_hold = "false";
defparam \LCD_DATA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cycloneiv_io_obuf \LCD_EN~output (
	.i(\interface|uLCD_TEST|u0|LCD_EN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_EN~output .bus_hold = "false";
defparam \LCD_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y15_N2
cycloneiv_io_obuf \LCD_ON~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_ON~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_ON~output .bus_hold = "false";
defparam \LCD_ON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cycloneiv_io_obuf \LCD_RS~output (
	.i(\interface|uLCD_TEST|mLCD_RS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_RS~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_RS~output .bus_hold = "false";
defparam \LCD_RS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N9
cycloneiv_io_obuf \LCD_RW~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_RW~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_RW~output .bus_hold = "false";
defparam \LCD_RW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y7_N9
cycloneiv_io_obuf \LEDG[0]~output (
	.i(\SW[10]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y7_N2
cycloneiv_io_obuf \LEDG[1]~output (
	.i(\SW[11]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y86_N9
cycloneiv_io_obuf \LEDG[2]~output (
	.i(\SW[12]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y86_N2
cycloneiv_io_obuf \LEDG[3]~output (
	.i(\SW[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y35_N2
cycloneiv_io_obuf \LEDG[4]~output (
	.i(\SW[14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y22_N9
cycloneiv_io_obuf \LEDG[5]~output (
	.i(\SW[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y8_N9
cycloneiv_io_obuf \LEDG[6]~output (
	.i(\SW[16]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y22_N2
cycloneiv_io_obuf \LEDG[7]~output (
	.i(\SW[17]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y43_N2
cycloneiv_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y43_N9
cycloneiv_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y41_N9
cycloneiv_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y36_N9
cycloneiv_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y32_N2
cycloneiv_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y44_N2
cycloneiv_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y49_N2
cycloneiv_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y44_N9
cycloneiv_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y54_N2
cycloneiv_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y55_N9
cycloneiv_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y65_N2
cycloneiv_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y59_N9
cycloneiv_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y65_N9
cycloneiv_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y58_N2
cycloneiv_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y78_N2
cycloneiv_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y68_N2
cycloneiv_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y67_N2
cycloneiv_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y67_N9
cycloneiv_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y91_N23
cycloneiv_io_obuf \HEX6[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N16
cycloneiv_io_obuf \HEX6[1]~output (
	.i(!\interface|uException_Handle|EH_flag~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y91_N16
cycloneiv_io_obuf \HEX6[2]~output (
	.i(!\interface|uException_Handle|EH_flag~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y91_N2
cycloneiv_io_obuf \HEX6[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y91_N2
cycloneiv_io_obuf \HEX6[4]~output (
	.i(!\interface|uException_Handle|EH_flag~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y91_N9
cycloneiv_io_obuf \HEX6[5]~output (
	.i(!\interface|uException_Handle|EH_flag~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y91_N2
cycloneiv_io_obuf \HEX6[6]~output (
	.i(!\interface|uException_Handle|EH_flag~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y91_N23
cycloneiv_io_obuf \HEX7[0]~output (
	.i(!\interface|uException_Handle|EH_flag~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y91_N9
cycloneiv_io_obuf \HEX7[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y91_N9
cycloneiv_io_obuf \HEX7[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y91_N23
cycloneiv_io_obuf \HEX7[3]~output (
	.i(!\interface|uException_Handle|EH_flag~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y91_N16
cycloneiv_io_obuf \HEX7[4]~output (
	.i(!\interface|uException_Handle|EH_flag~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N16
cycloneiv_io_obuf \HEX7[5]~output (
	.i(!\interface|uException_Handle|EH_flag~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y91_N23
cycloneiv_io_obuf \HEX7[6]~output (
	.i(!\interface|uException_Handle|EH_flag~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N8
cycloneiv_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G28
cycloneiv_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[0]~18 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[0]~18_combout  = \interface|uLCD_TEST|mDLY [0] $ (VCC)
// \interface|uLCD_TEST|mDLY[0]~19  = CARRY(\interface|uLCD_TEST|mDLY [0])

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|mDLY[0]~18_combout ),
	.cout(\interface|uLCD_TEST|mDLY[0]~19 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[0]~18 .lut_mask = 16'h33CC;
defparam \interface|uLCD_TEST|mDLY[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|ST.00~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|ST.00~0_combout  = !\interface|uLCD_TEST|u0|ST.11~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|u0|ST.11~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|ST.00~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|ST.00~0 .lut_mask = 16'h00FF;
defparam \interface|uLCD_TEST|u0|ST.00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|mLCD_ST~18 (
// Equation(s):
// \interface|uLCD_TEST|mLCD_ST~18_combout  = (\interface|uLCD_TEST|mLCD_ST.000001~q  & !\interface|uLCD_TEST|u0|oDone~q )

	.dataa(\interface|uLCD_TEST|mLCD_ST.000001~q ),
	.datab(gnd),
	.datac(\interface|uLCD_TEST|u0|oDone~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|mLCD_ST~18_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_ST~18 .lut_mask = 16'h0A0A;
defparam \interface|uLCD_TEST|mLCD_ST~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|mLCD_ST~19 (
// Equation(s):
// \interface|uLCD_TEST|mLCD_ST~19_combout  = ((\interface|uLCD_TEST|mLCD_ST~18_combout ) # ((\interface|uLCD_TEST|mLCD_ST.000010~q  & !\interface|uLCD_TEST|LessThan1~5_combout ))) # (!\interface|uLCD_TEST|LessThan0~0_combout )

	.dataa(\interface|uLCD_TEST|mLCD_ST.000010~q ),
	.datab(\interface|uLCD_TEST|LessThan0~0_combout ),
	.datac(\interface|uLCD_TEST|LessThan1~5_combout ),
	.datad(\interface|uLCD_TEST|mLCD_ST~18_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|mLCD_ST~19_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_ST~19 .lut_mask = 16'hFF3B;
defparam \interface|uLCD_TEST|mLCD_ST~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|mLCD_ST.000001~3 (
// Equation(s):
// \interface|uLCD_TEST|mLCD_ST.000001~3_combout  = (\interface|uLCD_TEST|mLCD_ST.000001~q  & (((\interface|uLCD_TEST|mLCD_ST~19_combout )))) # (!\interface|uLCD_TEST|mLCD_ST.000001~q  & (!\interface|uLCD_TEST|mLCD_ST.000010~q  & 
// (!\interface|uLCD_TEST|mLCD_ST.000011~q  & !\interface|uLCD_TEST|mLCD_ST~19_combout )))

	.dataa(\interface|uLCD_TEST|mLCD_ST.000010~q ),
	.datab(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.datac(\interface|uLCD_TEST|mLCD_ST.000001~q ),
	.datad(\interface|uLCD_TEST|mLCD_ST~19_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|mLCD_ST.000001~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_ST.000001~3 .lut_mask = 16'hF001;
defparam \interface|uLCD_TEST|mLCD_ST.000001~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N27
dffeas \interface|uLCD_TEST|mLCD_ST.000001 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mLCD_ST.000001~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_ST.000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_ST.000001 .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_ST.000001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|mLCD_ST.000001~2 (
// Equation(s):
// \interface|uLCD_TEST|mLCD_ST.000001~2_combout  = (!\interface|uLCD_TEST|mLCD_ST.000010~q  & (!\interface|uLCD_TEST|mLCD_ST.000011~q  & !\interface|uLCD_TEST|mLCD_ST.000001~q ))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mLCD_ST.000010~q ),
	.datac(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.datad(\interface|uLCD_TEST|mLCD_ST.000001~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|mLCD_ST.000001~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_ST.000001~2 .lut_mask = 16'h0003;
defparam \interface|uLCD_TEST|mLCD_ST.000001~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|Selector0~0 (
// Equation(s):
// \interface|uLCD_TEST|Selector0~0_combout  = (\interface|uLCD_TEST|mLCD_ST.000001~2_combout ) # ((\interface|uLCD_TEST|mLCD_Start~q  & ((!\interface|uLCD_TEST|mLCD_ST.000001~q ) # (!\interface|uLCD_TEST|u0|oDone~q ))))

	.dataa(\interface|uLCD_TEST|u0|oDone~q ),
	.datab(\interface|uLCD_TEST|mLCD_ST.000001~q ),
	.datac(\interface|uLCD_TEST|mLCD_Start~q ),
	.datad(\interface|uLCD_TEST|mLCD_ST.000001~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Selector0~0 .lut_mask = 16'hFF70;
defparam \interface|uLCD_TEST|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N1
dffeas \interface|uLCD_TEST|mLCD_Start (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_Start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_Start .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_Start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|preStart~feeder (
// Equation(s):
// \interface|uLCD_TEST|u0|preStart~feeder_combout  = \interface|uLCD_TEST|mLCD_Start~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|mLCD_Start~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|preStart~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|preStart~feeder .lut_mask = 16'hFF00;
defparam \interface|uLCD_TEST|u0|preStart~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y38_N29
dffeas \interface|uLCD_TEST|u0|preStart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|preStart~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|preStart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|preStart .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|preStart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|mStart~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|mStart~0_combout  = (\interface|uLCD_TEST|u0|mStart~q  & (((!\interface|uLCD_TEST|u0|ST.11~q )))) # (!\interface|uLCD_TEST|u0|mStart~q  & (\interface|uLCD_TEST|mLCD_Start~q  & ((!\interface|uLCD_TEST|u0|preStart~q ))))

	.dataa(\interface|uLCD_TEST|mLCD_Start~q ),
	.datab(\interface|uLCD_TEST|u0|ST.11~q ),
	.datac(\interface|uLCD_TEST|u0|mStart~q ),
	.datad(\interface|uLCD_TEST|u0|preStart~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|mStart~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|mStart~0 .lut_mask = 16'h303A;
defparam \interface|uLCD_TEST|u0|mStart~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y38_N31
dffeas \interface|uLCD_TEST|u0|mStart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|mStart~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|mStart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|mStart .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|mStart .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y38_N17
dffeas \interface|uLCD_TEST|u0|ST.00 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|ST.00~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|ST.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|ST.00 .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|ST.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|ST.01~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|ST.01~0_combout  = !\interface|uLCD_TEST|u0|ST.00~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|u0|ST.00~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|ST.01~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|ST.01~0 .lut_mask = 16'h00FF;
defparam \interface|uLCD_TEST|u0|ST.01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y37_N31
dffeas \interface|uLCD_TEST|u0|ST.01 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|ST.01~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|ST.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|ST.01 .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|ST.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector4~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector4~0_combout  = (\interface|uLCD_TEST|u0|Cont [4] & (((\interface|uLCD_TEST|u0|ST.01~q ) # (\interface|uLCD_TEST|u0|ST.10~q )) # (!\interface|uLCD_TEST|u0|ST.00~q )))

	.dataa(\interface|uLCD_TEST|u0|ST.00~q ),
	.datab(\interface|uLCD_TEST|u0|Cont [4]),
	.datac(\interface|uLCD_TEST|u0|ST.01~q ),
	.datad(\interface|uLCD_TEST|u0|ST.10~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector4~0 .lut_mask = 16'hCCC4;
defparam \interface|uLCD_TEST|u0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector5~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector5~0_combout  = ((\interface|uLCD_TEST|u0|ST.01~q ) # ((\interface|uLCD_TEST|u0|Cont [4] & \interface|uLCD_TEST|u0|ST.10~q ))) # (!\interface|uLCD_TEST|u0|ST.00~q )

	.dataa(\interface|uLCD_TEST|u0|ST.00~q ),
	.datab(\interface|uLCD_TEST|u0|Cont [4]),
	.datac(\interface|uLCD_TEST|u0|ST.01~q ),
	.datad(\interface|uLCD_TEST|u0|ST.10~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector5~0 .lut_mask = 16'hFDF5;
defparam \interface|uLCD_TEST|u0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector2~1 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector2~1_combout  = (\interface|uLCD_TEST|u0|ST.10~q  & !\interface|uLCD_TEST|u0|Cont [4])

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|u0|ST.10~q ),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|u0|Cont [4]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector2~1 .lut_mask = 16'h00CC;
defparam \interface|uLCD_TEST|u0|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Add0~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|Add0~0_combout  = \interface|uLCD_TEST|u0|Cont [0] $ (VCC)
// \interface|uLCD_TEST|u0|Add0~1  = CARRY(\interface|uLCD_TEST|u0|Cont [0])

	.dataa(\interface|uLCD_TEST|u0|Cont [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Add0~0_combout ),
	.cout(\interface|uLCD_TEST|u0|Add0~1 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Add0~0 .lut_mask = 16'h55AA;
defparam \interface|uLCD_TEST|u0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector8~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector8~0_combout  = (\interface|uLCD_TEST|u0|Selector5~0_combout  & ((\interface|uLCD_TEST|u0|Cont [0]) # ((\interface|uLCD_TEST|u0|Selector2~1_combout  & \interface|uLCD_TEST|u0|Add0~0_combout )))) # 
// (!\interface|uLCD_TEST|u0|Selector5~0_combout  & (\interface|uLCD_TEST|u0|Selector2~1_combout  & ((\interface|uLCD_TEST|u0|Add0~0_combout ))))

	.dataa(\interface|uLCD_TEST|u0|Selector5~0_combout ),
	.datab(\interface|uLCD_TEST|u0|Selector2~1_combout ),
	.datac(\interface|uLCD_TEST|u0|Cont [0]),
	.datad(\interface|uLCD_TEST|u0|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector8~0 .lut_mask = 16'hECA0;
defparam \interface|uLCD_TEST|u0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y37_N23
dffeas \interface|uLCD_TEST|u0|Cont[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Cont[0] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Add0~2 (
// Equation(s):
// \interface|uLCD_TEST|u0|Add0~2_combout  = (\interface|uLCD_TEST|u0|Cont [1] & (!\interface|uLCD_TEST|u0|Add0~1 )) # (!\interface|uLCD_TEST|u0|Cont [1] & ((\interface|uLCD_TEST|u0|Add0~1 ) # (GND)))
// \interface|uLCD_TEST|u0|Add0~3  = CARRY((!\interface|uLCD_TEST|u0|Add0~1 ) # (!\interface|uLCD_TEST|u0|Cont [1]))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|u0|Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|u0|Add0~1 ),
	.combout(\interface|uLCD_TEST|u0|Add0~2_combout ),
	.cout(\interface|uLCD_TEST|u0|Add0~3 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Add0~2 .lut_mask = 16'h3C3F;
defparam \interface|uLCD_TEST|u0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector7~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector7~0_combout  = (\interface|uLCD_TEST|u0|Selector5~0_combout  & ((\interface|uLCD_TEST|u0|Cont [1]) # ((\interface|uLCD_TEST|u0|Selector2~1_combout  & \interface|uLCD_TEST|u0|Add0~2_combout )))) # 
// (!\interface|uLCD_TEST|u0|Selector5~0_combout  & (\interface|uLCD_TEST|u0|Selector2~1_combout  & ((\interface|uLCD_TEST|u0|Add0~2_combout ))))

	.dataa(\interface|uLCD_TEST|u0|Selector5~0_combout ),
	.datab(\interface|uLCD_TEST|u0|Selector2~1_combout ),
	.datac(\interface|uLCD_TEST|u0|Cont [1]),
	.datad(\interface|uLCD_TEST|u0|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector7~0 .lut_mask = 16'hECA0;
defparam \interface|uLCD_TEST|u0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y37_N5
dffeas \interface|uLCD_TEST|u0|Cont[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Cont[1] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Add0~4 (
// Equation(s):
// \interface|uLCD_TEST|u0|Add0~4_combout  = (\interface|uLCD_TEST|u0|Cont [2] & (\interface|uLCD_TEST|u0|Add0~3  $ (GND))) # (!\interface|uLCD_TEST|u0|Cont [2] & (!\interface|uLCD_TEST|u0|Add0~3  & VCC))
// \interface|uLCD_TEST|u0|Add0~5  = CARRY((\interface|uLCD_TEST|u0|Cont [2] & !\interface|uLCD_TEST|u0|Add0~3 ))

	.dataa(\interface|uLCD_TEST|u0|Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|u0|Add0~3 ),
	.combout(\interface|uLCD_TEST|u0|Add0~4_combout ),
	.cout(\interface|uLCD_TEST|u0|Add0~5 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Add0~4 .lut_mask = 16'hA50A;
defparam \interface|uLCD_TEST|u0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector6~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector6~0_combout  = (\interface|uLCD_TEST|u0|Selector5~0_combout  & ((\interface|uLCD_TEST|u0|Cont [2]) # ((\interface|uLCD_TEST|u0|Add0~4_combout  & \interface|uLCD_TEST|u0|Selector2~1_combout )))) # 
// (!\interface|uLCD_TEST|u0|Selector5~0_combout  & (\interface|uLCD_TEST|u0|Add0~4_combout  & ((\interface|uLCD_TEST|u0|Selector2~1_combout ))))

	.dataa(\interface|uLCD_TEST|u0|Selector5~0_combout ),
	.datab(\interface|uLCD_TEST|u0|Add0~4_combout ),
	.datac(\interface|uLCD_TEST|u0|Cont [2]),
	.datad(\interface|uLCD_TEST|u0|Selector2~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector6~0 .lut_mask = 16'hECA0;
defparam \interface|uLCD_TEST|u0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y37_N27
dffeas \interface|uLCD_TEST|u0|Cont[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Cont[2] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Add0~6 (
// Equation(s):
// \interface|uLCD_TEST|u0|Add0~6_combout  = (\interface|uLCD_TEST|u0|Cont [3] & (!\interface|uLCD_TEST|u0|Add0~5 )) # (!\interface|uLCD_TEST|u0|Cont [3] & ((\interface|uLCD_TEST|u0|Add0~5 ) # (GND)))
// \interface|uLCD_TEST|u0|Add0~7  = CARRY((!\interface|uLCD_TEST|u0|Add0~5 ) # (!\interface|uLCD_TEST|u0|Cont [3]))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|u0|Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|u0|Add0~5 ),
	.combout(\interface|uLCD_TEST|u0|Add0~6_combout ),
	.cout(\interface|uLCD_TEST|u0|Add0~7 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Add0~6 .lut_mask = 16'h3C3F;
defparam \interface|uLCD_TEST|u0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector5~1 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector5~1_combout  = (\interface|uLCD_TEST|u0|Selector5~0_combout  & ((\interface|uLCD_TEST|u0|Cont [3]) # ((\interface|uLCD_TEST|u0|Selector2~1_combout  & \interface|uLCD_TEST|u0|Add0~6_combout )))) # 
// (!\interface|uLCD_TEST|u0|Selector5~0_combout  & (\interface|uLCD_TEST|u0|Selector2~1_combout  & ((\interface|uLCD_TEST|u0|Add0~6_combout ))))

	.dataa(\interface|uLCD_TEST|u0|Selector5~0_combout ),
	.datab(\interface|uLCD_TEST|u0|Selector2~1_combout ),
	.datac(\interface|uLCD_TEST|u0|Cont [3]),
	.datad(\interface|uLCD_TEST|u0|Add0~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector5~1 .lut_mask = 16'hECA0;
defparam \interface|uLCD_TEST|u0|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y37_N25
dffeas \interface|uLCD_TEST|u0|Cont[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Cont[3] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Add0~8 (
// Equation(s):
// \interface|uLCD_TEST|u0|Add0~8_combout  = \interface|uLCD_TEST|u0|Add0~7  $ (!\interface|uLCD_TEST|u0|Cont [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|u0|Cont [4]),
	.cin(\interface|uLCD_TEST|u0|Add0~7 ),
	.combout(\interface|uLCD_TEST|u0|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Add0~8 .lut_mask = 16'hF00F;
defparam \interface|uLCD_TEST|u0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector4~1 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector4~1_combout  = (\interface|uLCD_TEST|u0|Selector4~0_combout ) # ((\interface|uLCD_TEST|u0|ST.10~q  & \interface|uLCD_TEST|u0|Add0~8_combout ))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|u0|ST.10~q ),
	.datac(\interface|uLCD_TEST|u0|Selector4~0_combout ),
	.datad(\interface|uLCD_TEST|u0|Add0~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector4~1 .lut_mask = 16'hFCF0;
defparam \interface|uLCD_TEST|u0|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y37_N3
dffeas \interface|uLCD_TEST|u0|Cont[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Cont[4] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector2~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector2~0_combout  = (\interface|uLCD_TEST|u0|ST.01~q ) # ((\interface|uLCD_TEST|u0|ST.10~q  & !\interface|uLCD_TEST|u0|Cont [4]))

	.dataa(\interface|uLCD_TEST|u0|ST.01~q ),
	.datab(gnd),
	.datac(\interface|uLCD_TEST|u0|ST.10~q ),
	.datad(\interface|uLCD_TEST|u0|Cont [4]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector2~0 .lut_mask = 16'hAAFA;
defparam \interface|uLCD_TEST|u0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y37_N1
dffeas \interface|uLCD_TEST|u0|ST.10 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|ST.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|ST.10 .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|ST.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|ST~14 (
// Equation(s):
// \interface|uLCD_TEST|u0|ST~14_combout  = (\interface|uLCD_TEST|u0|ST.10~q  & \interface|uLCD_TEST|u0|Cont [4])

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|u0|ST.10~q ),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|u0|Cont [4]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|ST~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|ST~14 .lut_mask = 16'hCC00;
defparam \interface|uLCD_TEST|u0|ST~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y38_N19
dffeas \interface|uLCD_TEST|u0|ST.11 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|ST~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|ST.11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|ST.11 .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|ST.11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|mStart~1 (
// Equation(s):
// \interface|uLCD_TEST|u0|mStart~1_combout  = (\interface|uLCD_TEST|u0|ST.11~q  & \interface|uLCD_TEST|u0|mStart~q )

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|u0|ST.11~q ),
	.datac(\interface|uLCD_TEST|u0|mStart~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|mStart~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|mStart~1 .lut_mask = 16'hC0C0;
defparam \interface|uLCD_TEST|u0|mStart~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y38_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|oDone~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|oDone~0_combout  = (\interface|uLCD_TEST|u0|mStart~1_combout ) # ((\interface|uLCD_TEST|u0|oDone~q  & ((\interface|uLCD_TEST|u0|preStart~q ) # (!\interface|uLCD_TEST|mLCD_Start~q ))))

	.dataa(\interface|uLCD_TEST|u0|mStart~1_combout ),
	.datab(\interface|uLCD_TEST|u0|preStart~q ),
	.datac(\interface|uLCD_TEST|u0|oDone~q ),
	.datad(\interface|uLCD_TEST|mLCD_Start~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|oDone~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|oDone~0 .lut_mask = 16'hEAFA;
defparam \interface|uLCD_TEST|u0|oDone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y38_N21
dffeas \interface|uLCD_TEST|u0|oDone (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|oDone~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|oDone~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|oDone .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|oDone .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|Selector3~0 (
// Equation(s):
// \interface|uLCD_TEST|Selector3~0_combout  = (\interface|uLCD_TEST|u0|oDone~q  & ((\interface|uLCD_TEST|mLCD_ST.000001~q ) # ((!\interface|uLCD_TEST|LessThan1~5_combout  & \interface|uLCD_TEST|mLCD_ST.000010~q )))) # (!\interface|uLCD_TEST|u0|oDone~q  & 
// (!\interface|uLCD_TEST|LessThan1~5_combout  & (\interface|uLCD_TEST|mLCD_ST.000010~q )))

	.dataa(\interface|uLCD_TEST|u0|oDone~q ),
	.datab(\interface|uLCD_TEST|LessThan1~5_combout ),
	.datac(\interface|uLCD_TEST|mLCD_ST.000010~q ),
	.datad(\interface|uLCD_TEST|mLCD_ST.000001~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Selector3~0 .lut_mask = 16'hBA30;
defparam \interface|uLCD_TEST|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N3
dffeas \interface|uLCD_TEST|mLCD_ST.000010 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_ST.000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_ST.000010 .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_ST.000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[17]~22 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[17]~22_combout  = (\interface|uLCD_TEST|mLCD_ST.000010~q  & \interface|uLCD_TEST|LessThan0~0_combout )

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mLCD_ST.000010~q ),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[17]~22 .lut_mask = 16'hCC00;
defparam \interface|uLCD_TEST|mDLY[17]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N15
dffeas \interface|uLCD_TEST|mDLY[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[0]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[0] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[1]~20 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[1]~20_combout  = (\interface|uLCD_TEST|mDLY [1] & (!\interface|uLCD_TEST|mDLY[0]~19 )) # (!\interface|uLCD_TEST|mDLY [1] & ((\interface|uLCD_TEST|mDLY[0]~19 ) # (GND)))
// \interface|uLCD_TEST|mDLY[1]~21  = CARRY((!\interface|uLCD_TEST|mDLY[0]~19 ) # (!\interface|uLCD_TEST|mDLY [1]))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[0]~19 ),
	.combout(\interface|uLCD_TEST|mDLY[1]~20_combout ),
	.cout(\interface|uLCD_TEST|mDLY[1]~21 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[1]~20 .lut_mask = 16'h3C3F;
defparam \interface|uLCD_TEST|mDLY[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N17
dffeas \interface|uLCD_TEST|mDLY[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[1]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[1] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[2]~23 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[2]~23_combout  = (\interface|uLCD_TEST|mDLY [2] & (\interface|uLCD_TEST|mDLY[1]~21  $ (GND))) # (!\interface|uLCD_TEST|mDLY [2] & (!\interface|uLCD_TEST|mDLY[1]~21  & VCC))
// \interface|uLCD_TEST|mDLY[2]~24  = CARRY((\interface|uLCD_TEST|mDLY [2] & !\interface|uLCD_TEST|mDLY[1]~21 ))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[1]~21 ),
	.combout(\interface|uLCD_TEST|mDLY[2]~23_combout ),
	.cout(\interface|uLCD_TEST|mDLY[2]~24 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[2]~23 .lut_mask = 16'hC30C;
defparam \interface|uLCD_TEST|mDLY[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N19
dffeas \interface|uLCD_TEST|mDLY[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[2]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[2] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[3]~25 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[3]~25_combout  = (\interface|uLCD_TEST|mDLY [3] & (!\interface|uLCD_TEST|mDLY[2]~24 )) # (!\interface|uLCD_TEST|mDLY [3] & ((\interface|uLCD_TEST|mDLY[2]~24 ) # (GND)))
// \interface|uLCD_TEST|mDLY[3]~26  = CARRY((!\interface|uLCD_TEST|mDLY[2]~24 ) # (!\interface|uLCD_TEST|mDLY [3]))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[2]~24 ),
	.combout(\interface|uLCD_TEST|mDLY[3]~25_combout ),
	.cout(\interface|uLCD_TEST|mDLY[3]~26 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[3]~25 .lut_mask = 16'h3C3F;
defparam \interface|uLCD_TEST|mDLY[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N21
dffeas \interface|uLCD_TEST|mDLY[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[3]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[3] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[4]~27 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[4]~27_combout  = (\interface|uLCD_TEST|mDLY [4] & (\interface|uLCD_TEST|mDLY[3]~26  $ (GND))) # (!\interface|uLCD_TEST|mDLY [4] & (!\interface|uLCD_TEST|mDLY[3]~26  & VCC))
// \interface|uLCD_TEST|mDLY[4]~28  = CARRY((\interface|uLCD_TEST|mDLY [4] & !\interface|uLCD_TEST|mDLY[3]~26 ))

	.dataa(\interface|uLCD_TEST|mDLY [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[3]~26 ),
	.combout(\interface|uLCD_TEST|mDLY[4]~27_combout ),
	.cout(\interface|uLCD_TEST|mDLY[4]~28 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[4]~27 .lut_mask = 16'hA50A;
defparam \interface|uLCD_TEST|mDLY[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N23
dffeas \interface|uLCD_TEST|mDLY[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[4]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[4] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|LessThan1~0 (
// Equation(s):
// \interface|uLCD_TEST|LessThan1~0_combout  = (((!\interface|uLCD_TEST|mDLY [1]) # (!\interface|uLCD_TEST|mDLY [3])) # (!\interface|uLCD_TEST|mDLY [2])) # (!\interface|uLCD_TEST|mDLY [4])

	.dataa(\interface|uLCD_TEST|mDLY [4]),
	.datab(\interface|uLCD_TEST|mDLY [2]),
	.datac(\interface|uLCD_TEST|mDLY [3]),
	.datad(\interface|uLCD_TEST|mDLY [1]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \interface|uLCD_TEST|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[5]~29 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[5]~29_combout  = (\interface|uLCD_TEST|mDLY [5] & (!\interface|uLCD_TEST|mDLY[4]~28 )) # (!\interface|uLCD_TEST|mDLY [5] & ((\interface|uLCD_TEST|mDLY[4]~28 ) # (GND)))
// \interface|uLCD_TEST|mDLY[5]~30  = CARRY((!\interface|uLCD_TEST|mDLY[4]~28 ) # (!\interface|uLCD_TEST|mDLY [5]))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[4]~28 ),
	.combout(\interface|uLCD_TEST|mDLY[5]~29_combout ),
	.cout(\interface|uLCD_TEST|mDLY[5]~30 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[5]~29 .lut_mask = 16'h3C3F;
defparam \interface|uLCD_TEST|mDLY[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N25
dffeas \interface|uLCD_TEST|mDLY[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[5]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[5] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[6]~31 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[6]~31_combout  = (\interface|uLCD_TEST|mDLY [6] & (\interface|uLCD_TEST|mDLY[5]~30  $ (GND))) # (!\interface|uLCD_TEST|mDLY [6] & (!\interface|uLCD_TEST|mDLY[5]~30  & VCC))
// \interface|uLCD_TEST|mDLY[6]~32  = CARRY((\interface|uLCD_TEST|mDLY [6] & !\interface|uLCD_TEST|mDLY[5]~30 ))

	.dataa(\interface|uLCD_TEST|mDLY [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[5]~30 ),
	.combout(\interface|uLCD_TEST|mDLY[6]~31_combout ),
	.cout(\interface|uLCD_TEST|mDLY[6]~32 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[6]~31 .lut_mask = 16'hA50A;
defparam \interface|uLCD_TEST|mDLY[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N27
dffeas \interface|uLCD_TEST|mDLY[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[6]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[6] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[7]~33 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[7]~33_combout  = (\interface|uLCD_TEST|mDLY [7] & (!\interface|uLCD_TEST|mDLY[6]~32 )) # (!\interface|uLCD_TEST|mDLY [7] & ((\interface|uLCD_TEST|mDLY[6]~32 ) # (GND)))
// \interface|uLCD_TEST|mDLY[7]~34  = CARRY((!\interface|uLCD_TEST|mDLY[6]~32 ) # (!\interface|uLCD_TEST|mDLY [7]))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[6]~32 ),
	.combout(\interface|uLCD_TEST|mDLY[7]~33_combout ),
	.cout(\interface|uLCD_TEST|mDLY[7]~34 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[7]~33 .lut_mask = 16'h3C3F;
defparam \interface|uLCD_TEST|mDLY[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N29
dffeas \interface|uLCD_TEST|mDLY[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[7]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[7] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[8]~35 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[8]~35_combout  = (\interface|uLCD_TEST|mDLY [8] & (\interface|uLCD_TEST|mDLY[7]~34  $ (GND))) # (!\interface|uLCD_TEST|mDLY [8] & (!\interface|uLCD_TEST|mDLY[7]~34  & VCC))
// \interface|uLCD_TEST|mDLY[8]~36  = CARRY((\interface|uLCD_TEST|mDLY [8] & !\interface|uLCD_TEST|mDLY[7]~34 ))

	.dataa(\interface|uLCD_TEST|mDLY [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[7]~34 ),
	.combout(\interface|uLCD_TEST|mDLY[8]~35_combout ),
	.cout(\interface|uLCD_TEST|mDLY[8]~36 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[8]~35 .lut_mask = 16'hA50A;
defparam \interface|uLCD_TEST|mDLY[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y42_N31
dffeas \interface|uLCD_TEST|mDLY[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[8]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[8] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[9]~37 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[9]~37_combout  = (\interface|uLCD_TEST|mDLY [9] & (!\interface|uLCD_TEST|mDLY[8]~36 )) # (!\interface|uLCD_TEST|mDLY [9] & ((\interface|uLCD_TEST|mDLY[8]~36 ) # (GND)))
// \interface|uLCD_TEST|mDLY[9]~38  = CARRY((!\interface|uLCD_TEST|mDLY[8]~36 ) # (!\interface|uLCD_TEST|mDLY [9]))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[8]~36 ),
	.combout(\interface|uLCD_TEST|mDLY[9]~37_combout ),
	.cout(\interface|uLCD_TEST|mDLY[9]~38 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[9]~37 .lut_mask = 16'h3C3F;
defparam \interface|uLCD_TEST|mDLY[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N1
dffeas \interface|uLCD_TEST|mDLY[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[9]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[9] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[10]~39 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[10]~39_combout  = (\interface|uLCD_TEST|mDLY [10] & (\interface|uLCD_TEST|mDLY[9]~38  $ (GND))) # (!\interface|uLCD_TEST|mDLY [10] & (!\interface|uLCD_TEST|mDLY[9]~38  & VCC))
// \interface|uLCD_TEST|mDLY[10]~40  = CARRY((\interface|uLCD_TEST|mDLY [10] & !\interface|uLCD_TEST|mDLY[9]~38 ))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[9]~38 ),
	.combout(\interface|uLCD_TEST|mDLY[10]~39_combout ),
	.cout(\interface|uLCD_TEST|mDLY[10]~40 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[10]~39 .lut_mask = 16'hC30C;
defparam \interface|uLCD_TEST|mDLY[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N3
dffeas \interface|uLCD_TEST|mDLY[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[10]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [10]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[10] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[11]~41 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[11]~41_combout  = (\interface|uLCD_TEST|mDLY [11] & (!\interface|uLCD_TEST|mDLY[10]~40 )) # (!\interface|uLCD_TEST|mDLY [11] & ((\interface|uLCD_TEST|mDLY[10]~40 ) # (GND)))
// \interface|uLCD_TEST|mDLY[11]~42  = CARRY((!\interface|uLCD_TEST|mDLY[10]~40 ) # (!\interface|uLCD_TEST|mDLY [11]))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[10]~40 ),
	.combout(\interface|uLCD_TEST|mDLY[11]~41_combout ),
	.cout(\interface|uLCD_TEST|mDLY[11]~42 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[11]~41 .lut_mask = 16'h3C3F;
defparam \interface|uLCD_TEST|mDLY[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N5
dffeas \interface|uLCD_TEST|mDLY[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[11]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [11]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[11] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[12]~43 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[12]~43_combout  = (\interface|uLCD_TEST|mDLY [12] & (\interface|uLCD_TEST|mDLY[11]~42  $ (GND))) # (!\interface|uLCD_TEST|mDLY [12] & (!\interface|uLCD_TEST|mDLY[11]~42  & VCC))
// \interface|uLCD_TEST|mDLY[12]~44  = CARRY((\interface|uLCD_TEST|mDLY [12] & !\interface|uLCD_TEST|mDLY[11]~42 ))

	.dataa(\interface|uLCD_TEST|mDLY [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[11]~42 ),
	.combout(\interface|uLCD_TEST|mDLY[12]~43_combout ),
	.cout(\interface|uLCD_TEST|mDLY[12]~44 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[12]~43 .lut_mask = 16'hA50A;
defparam \interface|uLCD_TEST|mDLY[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N7
dffeas \interface|uLCD_TEST|mDLY[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[12]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [12]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[12] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[13]~45 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[13]~45_combout  = (\interface|uLCD_TEST|mDLY [13] & (!\interface|uLCD_TEST|mDLY[12]~44 )) # (!\interface|uLCD_TEST|mDLY [13] & ((\interface|uLCD_TEST|mDLY[12]~44 ) # (GND)))
// \interface|uLCD_TEST|mDLY[13]~46  = CARRY((!\interface|uLCD_TEST|mDLY[12]~44 ) # (!\interface|uLCD_TEST|mDLY [13]))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[12]~44 ),
	.combout(\interface|uLCD_TEST|mDLY[13]~45_combout ),
	.cout(\interface|uLCD_TEST|mDLY[13]~46 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[13]~45 .lut_mask = 16'h3C3F;
defparam \interface|uLCD_TEST|mDLY[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N9
dffeas \interface|uLCD_TEST|mDLY[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[13]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [13]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[13] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[14]~47 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[14]~47_combout  = (\interface|uLCD_TEST|mDLY [14] & (\interface|uLCD_TEST|mDLY[13]~46  $ (GND))) # (!\interface|uLCD_TEST|mDLY [14] & (!\interface|uLCD_TEST|mDLY[13]~46  & VCC))
// \interface|uLCD_TEST|mDLY[14]~48  = CARRY((\interface|uLCD_TEST|mDLY [14] & !\interface|uLCD_TEST|mDLY[13]~46 ))

	.dataa(\interface|uLCD_TEST|mDLY [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[13]~46 ),
	.combout(\interface|uLCD_TEST|mDLY[14]~47_combout ),
	.cout(\interface|uLCD_TEST|mDLY[14]~48 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[14]~47 .lut_mask = 16'hA50A;
defparam \interface|uLCD_TEST|mDLY[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N11
dffeas \interface|uLCD_TEST|mDLY[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[14]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [14]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[14] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[15]~49 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[15]~49_combout  = (\interface|uLCD_TEST|mDLY [15] & (!\interface|uLCD_TEST|mDLY[14]~48 )) # (!\interface|uLCD_TEST|mDLY [15] & ((\interface|uLCD_TEST|mDLY[14]~48 ) # (GND)))
// \interface|uLCD_TEST|mDLY[15]~50  = CARRY((!\interface|uLCD_TEST|mDLY[14]~48 ) # (!\interface|uLCD_TEST|mDLY [15]))

	.dataa(\interface|uLCD_TEST|mDLY [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[14]~48 ),
	.combout(\interface|uLCD_TEST|mDLY[15]~49_combout ),
	.cout(\interface|uLCD_TEST|mDLY[15]~50 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[15]~49 .lut_mask = 16'h5A5F;
defparam \interface|uLCD_TEST|mDLY[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N13
dffeas \interface|uLCD_TEST|mDLY[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[15]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [15]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[15] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[16]~51 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[16]~51_combout  = (\interface|uLCD_TEST|mDLY [16] & (\interface|uLCD_TEST|mDLY[15]~50  $ (GND))) # (!\interface|uLCD_TEST|mDLY [16] & (!\interface|uLCD_TEST|mDLY[15]~50  & VCC))
// \interface|uLCD_TEST|mDLY[16]~52  = CARRY((\interface|uLCD_TEST|mDLY [16] & !\interface|uLCD_TEST|mDLY[15]~50 ))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[15]~50 ),
	.combout(\interface|uLCD_TEST|mDLY[16]~51_combout ),
	.cout(\interface|uLCD_TEST|mDLY[16]~52 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[16]~51 .lut_mask = 16'hC30C;
defparam \interface|uLCD_TEST|mDLY[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N15
dffeas \interface|uLCD_TEST|mDLY[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[16]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [16]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[16] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[17]~53 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[17]~53_combout  = \interface|uLCD_TEST|mDLY[16]~52  $ (\interface|uLCD_TEST|mDLY [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|mDLY [17]),
	.cin(\interface|uLCD_TEST|mDLY[16]~52 ),
	.combout(\interface|uLCD_TEST|mDLY[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[17]~53 .lut_mask = 16'h0FF0;
defparam \interface|uLCD_TEST|mDLY[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X62_Y41_N17
dffeas \interface|uLCD_TEST|mDLY[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[17]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [17]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[17] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|LessThan1~1 (
// Equation(s):
// \interface|uLCD_TEST|LessThan1~1_combout  = (((!\interface|uLCD_TEST|mDLY [5]) # (!\interface|uLCD_TEST|mDLY [8])) # (!\interface|uLCD_TEST|mDLY [7])) # (!\interface|uLCD_TEST|mDLY [6])

	.dataa(\interface|uLCD_TEST|mDLY [6]),
	.datab(\interface|uLCD_TEST|mDLY [7]),
	.datac(\interface|uLCD_TEST|mDLY [8]),
	.datad(\interface|uLCD_TEST|mDLY [5]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LessThan1~1 .lut_mask = 16'h7FFF;
defparam \interface|uLCD_TEST|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|LessThan1~2 (
// Equation(s):
// \interface|uLCD_TEST|LessThan1~2_combout  = (((!\interface|uLCD_TEST|mDLY [9]) # (!\interface|uLCD_TEST|mDLY [11])) # (!\interface|uLCD_TEST|mDLY [10])) # (!\interface|uLCD_TEST|mDLY [12])

	.dataa(\interface|uLCD_TEST|mDLY [12]),
	.datab(\interface|uLCD_TEST|mDLY [10]),
	.datac(\interface|uLCD_TEST|mDLY [11]),
	.datad(\interface|uLCD_TEST|mDLY [9]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LessThan1~2 .lut_mask = 16'h7FFF;
defparam \interface|uLCD_TEST|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|LessThan1~3 (
// Equation(s):
// \interface|uLCD_TEST|LessThan1~3_combout  = (((!\interface|uLCD_TEST|mDLY [14]) # (!\interface|uLCD_TEST|mDLY [13])) # (!\interface|uLCD_TEST|mDLY [16])) # (!\interface|uLCD_TEST|mDLY [15])

	.dataa(\interface|uLCD_TEST|mDLY [15]),
	.datab(\interface|uLCD_TEST|mDLY [16]),
	.datac(\interface|uLCD_TEST|mDLY [13]),
	.datad(\interface|uLCD_TEST|mDLY [14]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LessThan1~3 .lut_mask = 16'h7FFF;
defparam \interface|uLCD_TEST|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|LessThan1~4 (
// Equation(s):
// \interface|uLCD_TEST|LessThan1~4_combout  = (\interface|uLCD_TEST|LessThan1~2_combout ) # (\interface|uLCD_TEST|LessThan1~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uLCD_TEST|LessThan1~2_combout ),
	.datad(\interface|uLCD_TEST|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LessThan1~4 .lut_mask = 16'hFFF0;
defparam \interface|uLCD_TEST|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|LessThan1~5 (
// Equation(s):
// \interface|uLCD_TEST|LessThan1~5_combout  = (!\interface|uLCD_TEST|LessThan1~0_combout  & (\interface|uLCD_TEST|mDLY [17] & (!\interface|uLCD_TEST|LessThan1~1_combout  & !\interface|uLCD_TEST|LessThan1~4_combout )))

	.dataa(\interface|uLCD_TEST|LessThan1~0_combout ),
	.datab(\interface|uLCD_TEST|mDLY [17]),
	.datac(\interface|uLCD_TEST|LessThan1~1_combout ),
	.datad(\interface|uLCD_TEST|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LessThan1~5 .lut_mask = 16'h0004;
defparam \interface|uLCD_TEST|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|Selector4~0 (
// Equation(s):
// \interface|uLCD_TEST|Selector4~0_combout  = (\interface|uLCD_TEST|LessThan1~5_combout  & \interface|uLCD_TEST|mLCD_ST.000010~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uLCD_TEST|LessThan1~5_combout ),
	.datad(\interface|uLCD_TEST|mLCD_ST.000010~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Selector4~0 .lut_mask = 16'hF000;
defparam \interface|uLCD_TEST|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N5
dffeas \interface|uLCD_TEST|mLCD_ST.000011 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|LessThan0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_ST.000011 .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_ST.000011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|Add1~0 (
// Equation(s):
// \interface|uLCD_TEST|Add1~0_combout  = \interface|uLCD_TEST|LUT_INDEX [0] $ (VCC)
// \interface|uLCD_TEST|Add1~1  = CARRY(\interface|uLCD_TEST|LUT_INDEX [0])

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Add1~0_combout ),
	.cout(\interface|uLCD_TEST|Add1~1 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|Add1~0 .lut_mask = 16'h33CC;
defparam \interface|uLCD_TEST|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|LUT_INDEX[0]~1 (
// Equation(s):
// \interface|uLCD_TEST|LUT_INDEX[0]~1_combout  = (\interface|uLCD_TEST|LessThan0~0_combout  & ((\interface|uLCD_TEST|mLCD_ST.000011~q  & (\interface|uLCD_TEST|Add1~0_combout )) # (!\interface|uLCD_TEST|mLCD_ST.000011~q  & ((\interface|uLCD_TEST|LUT_INDEX 
// [0])))))

	.dataa(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.datab(\interface|uLCD_TEST|Add1~0_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LUT_INDEX[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[0]~1 .lut_mask = 16'hD800;
defparam \interface|uLCD_TEST|LUT_INDEX[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N31
dffeas \interface|uLCD_TEST|LUT_INDEX[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|LUT_INDEX[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|LUT_INDEX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[0] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|LUT_INDEX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|Add1~2 (
// Equation(s):
// \interface|uLCD_TEST|Add1~2_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & (!\interface|uLCD_TEST|Add1~1 )) # (!\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|Add1~1 ) # (GND)))
// \interface|uLCD_TEST|Add1~3  = CARRY((!\interface|uLCD_TEST|Add1~1 ) # (!\interface|uLCD_TEST|LUT_INDEX [1]))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|Add1~1 ),
	.combout(\interface|uLCD_TEST|Add1~2_combout ),
	.cout(\interface|uLCD_TEST|Add1~3 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|Add1~2 .lut_mask = 16'h5A5F;
defparam \interface|uLCD_TEST|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|LUT_INDEX[1]~5 (
// Equation(s):
// \interface|uLCD_TEST|LUT_INDEX[1]~5_combout  = (\interface|uLCD_TEST|LessThan0~0_combout  & ((\interface|uLCD_TEST|mLCD_ST.000011~q  & (\interface|uLCD_TEST|Add1~2_combout )) # (!\interface|uLCD_TEST|mLCD_ST.000011~q  & ((\interface|uLCD_TEST|LUT_INDEX 
// [1])))))

	.dataa(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.datab(\interface|uLCD_TEST|Add1~2_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(\interface|uLCD_TEST|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LUT_INDEX[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[1]~5 .lut_mask = 16'hD800;
defparam \interface|uLCD_TEST|LUT_INDEX[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N11
dffeas \interface|uLCD_TEST|LUT_INDEX[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|LUT_INDEX[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|LUT_INDEX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[1] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|LUT_INDEX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|Add1~4 (
// Equation(s):
// \interface|uLCD_TEST|Add1~4_combout  = (\interface|uLCD_TEST|LUT_INDEX [2] & (\interface|uLCD_TEST|Add1~3  $ (GND))) # (!\interface|uLCD_TEST|LUT_INDEX [2] & (!\interface|uLCD_TEST|Add1~3  & VCC))
// \interface|uLCD_TEST|Add1~5  = CARRY((\interface|uLCD_TEST|LUT_INDEX [2] & !\interface|uLCD_TEST|Add1~3 ))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|Add1~3 ),
	.combout(\interface|uLCD_TEST|Add1~4_combout ),
	.cout(\interface|uLCD_TEST|Add1~5 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|Add1~4 .lut_mask = 16'hA50A;
defparam \interface|uLCD_TEST|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|LUT_INDEX[2]~0 (
// Equation(s):
// \interface|uLCD_TEST|LUT_INDEX[2]~0_combout  = ((\interface|uLCD_TEST|mLCD_ST.000011~q  & ((\interface|uLCD_TEST|Add1~4_combout ))) # (!\interface|uLCD_TEST|mLCD_ST.000011~q  & (\interface|uLCD_TEST|LUT_INDEX [2]))) # 
// (!\interface|uLCD_TEST|LessThan0~0_combout )

	.dataa(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.datab(\interface|uLCD_TEST|LessThan0~0_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datad(\interface|uLCD_TEST|Add1~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LUT_INDEX[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[2]~0 .lut_mask = 16'hFB73;
defparam \interface|uLCD_TEST|LUT_INDEX[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N25
dffeas \interface|uLCD_TEST|LUT_INDEX[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|LUT_INDEX[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|LUT_INDEX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[2] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|LUT_INDEX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|Add1~6 (
// Equation(s):
// \interface|uLCD_TEST|Add1~6_combout  = (\interface|uLCD_TEST|LUT_INDEX [3] & (!\interface|uLCD_TEST|Add1~5 )) # (!\interface|uLCD_TEST|LUT_INDEX [3] & ((\interface|uLCD_TEST|Add1~5 ) # (GND)))
// \interface|uLCD_TEST|Add1~7  = CARRY((!\interface|uLCD_TEST|Add1~5 ) # (!\interface|uLCD_TEST|LUT_INDEX [3]))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|Add1~5 ),
	.combout(\interface|uLCD_TEST|Add1~6_combout ),
	.cout(\interface|uLCD_TEST|Add1~7 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|Add1~6 .lut_mask = 16'h5A5F;
defparam \interface|uLCD_TEST|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|LUT_INDEX[3]~3 (
// Equation(s):
// \interface|uLCD_TEST|LUT_INDEX[3]~3_combout  = (\interface|uLCD_TEST|LessThan0~0_combout  & ((\interface|uLCD_TEST|mLCD_ST.000011~q  & ((\interface|uLCD_TEST|Add1~6_combout ))) # (!\interface|uLCD_TEST|mLCD_ST.000011~q  & (\interface|uLCD_TEST|LUT_INDEX 
// [3]))))

	.dataa(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.datab(\interface|uLCD_TEST|LessThan0~0_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datad(\interface|uLCD_TEST|Add1~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LUT_INDEX[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[3]~3 .lut_mask = 16'hC840;
defparam \interface|uLCD_TEST|LUT_INDEX[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N3
dffeas \interface|uLCD_TEST|LUT_INDEX[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|LUT_INDEX[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|LUT_INDEX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[3] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|LUT_INDEX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|Add1~8 (
// Equation(s):
// \interface|uLCD_TEST|Add1~8_combout  = (\interface|uLCD_TEST|LUT_INDEX [4] & (\interface|uLCD_TEST|Add1~7  $ (GND))) # (!\interface|uLCD_TEST|LUT_INDEX [4] & (!\interface|uLCD_TEST|Add1~7  & VCC))
// \interface|uLCD_TEST|Add1~9  = CARRY((\interface|uLCD_TEST|LUT_INDEX [4] & !\interface|uLCD_TEST|Add1~7 ))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|Add1~7 ),
	.combout(\interface|uLCD_TEST|Add1~8_combout ),
	.cout(\interface|uLCD_TEST|Add1~9 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|Add1~8 .lut_mask = 16'hC30C;
defparam \interface|uLCD_TEST|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|LUT_INDEX[4]~2 (
// Equation(s):
// \interface|uLCD_TEST|LUT_INDEX[4]~2_combout  = (\interface|uLCD_TEST|LessThan0~0_combout  & ((\interface|uLCD_TEST|mLCD_ST.000011~q  & ((\interface|uLCD_TEST|Add1~8_combout ))) # (!\interface|uLCD_TEST|mLCD_ST.000011~q  & (\interface|uLCD_TEST|LUT_INDEX 
// [4]))))

	.dataa(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.datab(\interface|uLCD_TEST|LessThan0~0_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datad(\interface|uLCD_TEST|Add1~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LUT_INDEX[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[4]~2 .lut_mask = 16'hC840;
defparam \interface|uLCD_TEST|LUT_INDEX[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N21
dffeas \interface|uLCD_TEST|LUT_INDEX[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|LUT_INDEX[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|LUT_INDEX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[4] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|LUT_INDEX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~6 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~6_combout  = (!\interface|uLCD_TEST|LUT_INDEX [3] & !\interface|uLCD_TEST|LUT_INDEX [4])

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~6 .lut_mask = 16'h0033;
defparam \interface|uLCD_TEST|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|LessThan0~0 (
// Equation(s):
// \interface|uLCD_TEST|LessThan0~0_combout  = ((\interface|uLCD_TEST|Mux6~6_combout  & ((!\interface|uLCD_TEST|LUT_INDEX [2]) # (!\interface|uLCD_TEST|LUT_INDEX [1])))) # (!\interface|uLCD_TEST|LUT_INDEX [5])

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datad(\interface|uLCD_TEST|Mux6~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LessThan0~0 .lut_mask = 16'h7F0F;
defparam \interface|uLCD_TEST|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|Add1~10 (
// Equation(s):
// \interface|uLCD_TEST|Add1~10_combout  = \interface|uLCD_TEST|Add1~9  $ (\interface|uLCD_TEST|LUT_INDEX [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|LUT_INDEX [5]),
	.cin(\interface|uLCD_TEST|Add1~9 ),
	.combout(\interface|uLCD_TEST|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Add1~10 .lut_mask = 16'h0FF0;
defparam \interface|uLCD_TEST|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|LUT_INDEX[5]~4 (
// Equation(s):
// \interface|uLCD_TEST|LUT_INDEX[5]~4_combout  = (\interface|uLCD_TEST|LessThan0~0_combout  & ((\interface|uLCD_TEST|mLCD_ST.000011~q  & ((\interface|uLCD_TEST|Add1~10_combout ))) # (!\interface|uLCD_TEST|mLCD_ST.000011~q  & (\interface|uLCD_TEST|LUT_INDEX 
// [5]))))

	.dataa(\interface|uLCD_TEST|LessThan0~0_combout ),
	.datab(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datad(\interface|uLCD_TEST|Add1~10_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LUT_INDEX[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[5]~4 .lut_mask = 16'hA820;
defparam \interface|uLCD_TEST|LUT_INDEX[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y46_N25
dffeas \interface|uLCD_TEST|LUT_INDEX[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|LUT_INDEX[5]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|LUT_INDEX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[5] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|LUT_INDEX[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y14_N1
cycloneiv_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N12
cycloneiv_lcell_comb \interface|uPC|PC_current[0]~8 (
// Equation(s):
// \interface|uPC|PC_current[0]~8_combout  = \interface|uPC|PC_current [0] $ (VCC)
// \interface|uPC|PC_current[0]~9  = CARRY(\interface|uPC|PC_current [0])

	.dataa(\interface|uPC|PC_current [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\interface|uPC|PC_current[0]~8_combout ),
	.cout(\interface|uPC|PC_current[0]~9 ));
// synopsys translate_off
defparam \interface|uPC|PC_current[0]~8 .lut_mask = 16'h55AA;
defparam \interface|uPC|PC_current[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y8_N1
cycloneiv_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X54_Y47_N13
dffeas \interface|uPC|PC_current[0] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uPC|PC_current[0]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uPC|PC_current [0]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uPC|PC_current[0] .is_wysiwyg = "true";
defparam \interface|uPC|PC_current[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N14
cycloneiv_lcell_comb \interface|uPC|PC_current[1]~10 (
// Equation(s):
// \interface|uPC|PC_current[1]~10_combout  = (\interface|uPC|PC_current [1] & (!\interface|uPC|PC_current[0]~9 )) # (!\interface|uPC|PC_current [1] & ((\interface|uPC|PC_current[0]~9 ) # (GND)))
// \interface|uPC|PC_current[1]~11  = CARRY((!\interface|uPC|PC_current[0]~9 ) # (!\interface|uPC|PC_current [1]))

	.dataa(gnd),
	.datab(\interface|uPC|PC_current [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uPC|PC_current[0]~9 ),
	.combout(\interface|uPC|PC_current[1]~10_combout ),
	.cout(\interface|uPC|PC_current[1]~11 ));
// synopsys translate_off
defparam \interface|uPC|PC_current[1]~10 .lut_mask = 16'h3C3F;
defparam \interface|uPC|PC_current[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y47_N15
dffeas \interface|uPC|PC_current[1] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uPC|PC_current[1]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uPC|PC_current [1]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uPC|PC_current[1] .is_wysiwyg = "true";
defparam \interface|uPC|PC_current[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N16
cycloneiv_lcell_comb \interface|uPC|PC_current[2]~12 (
// Equation(s):
// \interface|uPC|PC_current[2]~12_combout  = (\interface|uPC|PC_current [2] & (\interface|uPC|PC_current[1]~11  $ (GND))) # (!\interface|uPC|PC_current [2] & (!\interface|uPC|PC_current[1]~11  & VCC))
// \interface|uPC|PC_current[2]~13  = CARRY((\interface|uPC|PC_current [2] & !\interface|uPC|PC_current[1]~11 ))

	.dataa(gnd),
	.datab(\interface|uPC|PC_current [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uPC|PC_current[1]~11 ),
	.combout(\interface|uPC|PC_current[2]~12_combout ),
	.cout(\interface|uPC|PC_current[2]~13 ));
// synopsys translate_off
defparam \interface|uPC|PC_current[2]~12 .lut_mask = 16'hC30C;
defparam \interface|uPC|PC_current[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y47_N17
dffeas \interface|uPC|PC_current[2] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uPC|PC_current[2]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uPC|PC_current [2]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uPC|PC_current[2] .is_wysiwyg = "true";
defparam \interface|uPC|PC_current[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N18
cycloneiv_lcell_comb \interface|uPC|PC_current[3]~14 (
// Equation(s):
// \interface|uPC|PC_current[3]~14_combout  = (\interface|uPC|PC_current [3] & (!\interface|uPC|PC_current[2]~13 )) # (!\interface|uPC|PC_current [3] & ((\interface|uPC|PC_current[2]~13 ) # (GND)))
// \interface|uPC|PC_current[3]~15  = CARRY((!\interface|uPC|PC_current[2]~13 ) # (!\interface|uPC|PC_current [3]))

	.dataa(gnd),
	.datab(\interface|uPC|PC_current [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uPC|PC_current[2]~13 ),
	.combout(\interface|uPC|PC_current[3]~14_combout ),
	.cout(\interface|uPC|PC_current[3]~15 ));
// synopsys translate_off
defparam \interface|uPC|PC_current[3]~14 .lut_mask = 16'h3C3F;
defparam \interface|uPC|PC_current[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y47_N19
dffeas \interface|uPC|PC_current[3] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uPC|PC_current[3]~14_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uPC|PC_current [3]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uPC|PC_current[3] .is_wysiwyg = "true";
defparam \interface|uPC|PC_current[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N20
cycloneiv_lcell_comb \interface|uPC|PC_current[4]~16 (
// Equation(s):
// \interface|uPC|PC_current[4]~16_combout  = (\interface|uPC|PC_current [4] & (\interface|uPC|PC_current[3]~15  $ (GND))) # (!\interface|uPC|PC_current [4] & (!\interface|uPC|PC_current[3]~15  & VCC))
// \interface|uPC|PC_current[4]~17  = CARRY((\interface|uPC|PC_current [4] & !\interface|uPC|PC_current[3]~15 ))

	.dataa(gnd),
	.datab(\interface|uPC|PC_current [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uPC|PC_current[3]~15 ),
	.combout(\interface|uPC|PC_current[4]~16_combout ),
	.cout(\interface|uPC|PC_current[4]~17 ));
// synopsys translate_off
defparam \interface|uPC|PC_current[4]~16 .lut_mask = 16'hC30C;
defparam \interface|uPC|PC_current[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y47_N21
dffeas \interface|uPC|PC_current[4] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uPC|PC_current[4]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uPC|PC_current [4]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uPC|PC_current[4] .is_wysiwyg = "true";
defparam \interface|uPC|PC_current[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~12 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~12_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & (((\interface|uPC|PC_current [0]) # (\interface|uLCD_TEST|LUT_INDEX [3])))) # (!\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uPC|PC_current [1] & 
// ((!\interface|uLCD_TEST|LUT_INDEX [3]))))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(\interface|uPC|PC_current [0]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~12 .lut_mask = 16'hF0CA;
defparam \interface|uLCD_TEST|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N22
cycloneiv_lcell_comb \interface|uPC|PC_current[5]~18 (
// Equation(s):
// \interface|uPC|PC_current[5]~18_combout  = (\interface|uPC|PC_current [5] & (!\interface|uPC|PC_current[4]~17 )) # (!\interface|uPC|PC_current [5] & ((\interface|uPC|PC_current[4]~17 ) # (GND)))
// \interface|uPC|PC_current[5]~19  = CARRY((!\interface|uPC|PC_current[4]~17 ) # (!\interface|uPC|PC_current [5]))

	.dataa(\interface|uPC|PC_current [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uPC|PC_current[4]~17 ),
	.combout(\interface|uPC|PC_current[5]~18_combout ),
	.cout(\interface|uPC|PC_current[5]~19 ));
// synopsys translate_off
defparam \interface|uPC|PC_current[5]~18 .lut_mask = 16'h5A5F;
defparam \interface|uPC|PC_current[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y47_N23
dffeas \interface|uPC|PC_current[5] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uPC|PC_current[5]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uPC|PC_current [5]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uPC|PC_current[5] .is_wysiwyg = "true";
defparam \interface|uPC|PC_current[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N24
cycloneiv_lcell_comb \interface|uPC|PC_current[6]~20 (
// Equation(s):
// \interface|uPC|PC_current[6]~20_combout  = (\interface|uPC|PC_current [6] & (\interface|uPC|PC_current[5]~19  $ (GND))) # (!\interface|uPC|PC_current [6] & (!\interface|uPC|PC_current[5]~19  & VCC))
// \interface|uPC|PC_current[6]~21  = CARRY((\interface|uPC|PC_current [6] & !\interface|uPC|PC_current[5]~19 ))

	.dataa(gnd),
	.datab(\interface|uPC|PC_current [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uPC|PC_current[5]~19 ),
	.combout(\interface|uPC|PC_current[6]~20_combout ),
	.cout(\interface|uPC|PC_current[6]~21 ));
// synopsys translate_off
defparam \interface|uPC|PC_current[6]~20 .lut_mask = 16'hC30C;
defparam \interface|uPC|PC_current[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y47_N25
dffeas \interface|uPC|PC_current[6] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uPC|PC_current[6]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uPC|PC_current [6]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uPC|PC_current[6] .is_wysiwyg = "true";
defparam \interface|uPC|PC_current[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N26
cycloneiv_lcell_comb \interface|uPC|PC_current[7]~22 (
// Equation(s):
// \interface|uPC|PC_current[7]~22_combout  = \interface|uPC|PC_current [7] $ (\interface|uPC|PC_current[6]~21 )

	.dataa(\interface|uPC|PC_current [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\interface|uPC|PC_current[6]~21 ),
	.combout(\interface|uPC|PC_current[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uPC|PC_current[7]~22 .lut_mask = 16'h5A5A;
defparam \interface|uPC|PC_current[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y47_N27
dffeas \interface|uPC|PC_current[7] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uPC|PC_current[7]~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[3]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uPC|PC_current [7]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uPC|PC_current[7] .is_wysiwyg = "true";
defparam \interface|uPC|PC_current[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X15_Y91_N15
cycloneiv_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y33_N8
cycloneiv_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y42_N1
cycloneiv_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y51_N1
cycloneiv_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N0
cycloneiv_lcell_comb \interface|uLCD_selector|WideOr2~0 (
// Equation(s):
// \interface|uLCD_selector|WideOr2~0_combout  = (\SW[3]~input_o  & (!\SW[5]~input_o  & (!\SW[1]~input_o  & !\SW[7]~input_o ))) # (!\SW[3]~input_o  & ((\SW[5]~input_o  & (!\SW[1]~input_o  & !\SW[7]~input_o )) # (!\SW[5]~input_o  & (\SW[1]~input_o  $ 
// (\SW[7]~input_o )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|WideOr2~0 .lut_mask = 16'h0116;
defparam \interface|uLCD_selector|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y28_N8
cycloneiv_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y39_N1
cycloneiv_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y48_N1
cycloneiv_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y27_N8
cycloneiv_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~13 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~13_combout  = (!\SW[2]~input_o  & (!\SW[0]~input_o  & (!\SW[6]~input_o  & !\SW[4]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~13 .lut_mask = 16'h0001;
defparam \interface|uLCD_TEST|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~14 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~14_combout  = (\interface|uLCD_TEST|LUT_INDEX [3] & (((!\interface|uLCD_TEST|LUT_INDEX [4]) # (!\interface|uLCD_TEST|Mux6~13_combout )) # (!\interface|uLCD_selector|WideOr2~0_combout )))

	.dataa(\interface|uLCD_selector|WideOr2~0_combout ),
	.datab(\interface|uLCD_TEST|Mux6~13_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~14 .lut_mask = 16'h7F00;
defparam \interface|uLCD_TEST|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~15 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~15_combout  = (\interface|uLCD_TEST|LUT_INDEX [4] & (((!\interface|uLCD_TEST|LUT_INDEX [2] & !\interface|uLCD_TEST|Mux6~14_combout )))) # (!\interface|uLCD_TEST|LUT_INDEX [4] & (\interface|uLCD_TEST|Mux6~14_combout  & 
// ((\interface|uPC|PC_current [7]) # (\interface|uLCD_TEST|LUT_INDEX [2]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datab(\interface|uPC|PC_current [7]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datad(\interface|uLCD_TEST|Mux6~14_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~15 .lut_mask = 16'h540A;
defparam \interface|uLCD_TEST|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y44_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~16 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~16_combout  = (\interface|uLCD_TEST|Mux6~15_combout  & ((\interface|uLCD_TEST|LUT_INDEX [2] & (\interface|uPC|PC_current [4] & !\interface|uLCD_TEST|Mux6~12_combout )) # (!\interface|uLCD_TEST|LUT_INDEX [2] & 
// ((\interface|uLCD_TEST|Mux6~12_combout )))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uPC|PC_current [4]),
	.datac(\interface|uLCD_TEST|Mux6~12_combout ),
	.datad(\interface|uLCD_TEST|Mux6~15_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~16 .lut_mask = 16'h5800;
defparam \interface|uLCD_TEST|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~8 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~8_combout  = (\interface|uLCD_TEST|LUT_INDEX [3] & (\interface|uLCD_TEST|LUT_INDEX [2])) # (!\interface|uLCD_TEST|LUT_INDEX [3] & ((\interface|uLCD_TEST|LUT_INDEX [4] & (\interface|uLCD_TEST|LUT_INDEX [2])) # 
// (!\interface|uLCD_TEST|LUT_INDEX [4] & ((!\interface|uLCD_TEST|LUT_INDEX [0])))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~8 .lut_mask = 16'hCC8D;
defparam \interface|uLCD_TEST|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~7 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~7_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & (((\interface|uPC|PC_current [5]) # (\interface|uLCD_TEST|LUT_INDEX [4])))) # (!\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uPC|PC_current [6] & 
// ((!\interface|uLCD_TEST|LUT_INDEX [4]))))

	.dataa(\interface|uPC|PC_current [6]),
	.datab(\interface|uPC|PC_current [5]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~7 .lut_mask = 16'hF0CA;
defparam \interface|uLCD_TEST|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~9 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~9_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uPC|PC_current [2]) # ((\interface|uLCD_TEST|LUT_INDEX [4])))) # (!\interface|uLCD_TEST|LUT_INDEX [0] & (((\interface|uPC|PC_current [3] & 
// !\interface|uLCD_TEST|LUT_INDEX [4]))))

	.dataa(\interface|uPC|PC_current [2]),
	.datab(\interface|uPC|PC_current [3]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~9 .lut_mask = 16'hF0AC;
defparam \interface|uLCD_TEST|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N14
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~5 (
// Equation(s):
// \interface|uLCD_selector|Selector3~5_combout  = (!\SW[6]~input_o  & !\SW[5]~input_o )

	.dataa(\SW[6]~input_o ),
	.datab(gnd),
	.datac(\SW[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~5 .lut_mask = 16'h0505;
defparam \interface|uLCD_selector|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N8
cycloneiv_lcell_comb \interface|uIMEM|IMEM_mem~0 (
// Equation(s):
// \interface|uIMEM|IMEM_mem~0_combout  = (!\interface|uPC|PC_current [2] & (!\interface|uPC|PC_current [3] & (\interface|uPC|PC_current [0] $ (\interface|uPC|PC_current [1]))))

	.dataa(\interface|uPC|PC_current [0]),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uPC|PC_current [1]),
	.datad(\interface|uPC|PC_current [3]),
	.cin(gnd),
	.combout(\interface|uIMEM|IMEM_mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uIMEM|IMEM_mem~0 .lut_mask = 16'h0012;
defparam \interface|uIMEM|IMEM_mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N10
cycloneiv_lcell_comb \interface|uIMEM|IMEM_mem~6 (
// Equation(s):
// \interface|uIMEM|IMEM_mem~6_combout  = (!\interface|uPC|PC_current [0] & (!\interface|uPC|PC_current [3] & (!\interface|uPC|PC_current [1] & !\interface|uPC|PC_current [4])))

	.dataa(\interface|uPC|PC_current [0]),
	.datab(\interface|uPC|PC_current [3]),
	.datac(\interface|uPC|PC_current [1]),
	.datad(\interface|uPC|PC_current [4]),
	.cin(gnd),
	.combout(\interface|uIMEM|IMEM_mem~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uIMEM|IMEM_mem~6 .lut_mask = 16'h0001;
defparam \interface|uIMEM|IMEM_mem~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N30
cycloneiv_lcell_comb \interface|uIMEM|IMEM_mem~9 (
// Equation(s):
// \interface|uIMEM|IMEM_mem~9_combout  = (\interface|uPC|PC_current [2] & \interface|uIMEM|IMEM_mem~6_combout )

	.dataa(gnd),
	.datab(\interface|uPC|PC_current [2]),
	.datac(gnd),
	.datad(\interface|uIMEM|IMEM_mem~6_combout ),
	.cin(gnd),
	.combout(\interface|uIMEM|IMEM_mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uIMEM|IMEM_mem~9 .lut_mask = 16'hCC00;
defparam \interface|uIMEM|IMEM_mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N0
cycloneiv_lcell_comb \interface|uIMEM|IMEM_mem~2 (
// Equation(s):
// \interface|uIMEM|IMEM_mem~2_combout  = (!\interface|uPC|PC_current [2] & (!\interface|uPC|PC_current [3] & !\interface|uPC|PC_current [4]))

	.dataa(gnd),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uPC|PC_current [3]),
	.datad(\interface|uPC|PC_current [4]),
	.cin(gnd),
	.combout(\interface|uIMEM|IMEM_mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uIMEM|IMEM_mem~2 .lut_mask = 16'h0003;
defparam \interface|uIMEM|IMEM_mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N28
cycloneiv_lcell_comb \interface|uIMEM|IMEM_mem~8 (
// Equation(s):
// \interface|uIMEM|IMEM_mem~8_combout  = (\interface|uPC|PC_current [0] & (\interface|uPC|PC_current [1] & \interface|uIMEM|IMEM_mem~2_combout ))

	.dataa(\interface|uPC|PC_current [0]),
	.datab(\interface|uPC|PC_current [1]),
	.datac(gnd),
	.datad(\interface|uIMEM|IMEM_mem~2_combout ),
	.cin(gnd),
	.combout(\interface|uIMEM|IMEM_mem~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uIMEM|IMEM_mem~8 .lut_mask = 16'h8800;
defparam \interface|uIMEM|IMEM_mem~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y86_N8
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~0 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~0_combout  = \interface|uclock_50_to_01|count [0] $ (VCC)
// \interface|uclock_50_to_01|Add0~1  = CARRY(\interface|uclock_50_to_01|count [0])

	.dataa(gnd),
	.datab(\interface|uclock_50_to_01|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\interface|uclock_50_to_01|Add0~0_combout ),
	.cout(\interface|uclock_50_to_01|Add0~1 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~0 .lut_mask = 16'h33CC;
defparam \interface|uclock_50_to_01|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y86_N9
dffeas \interface|uclock_50_to_01|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[0] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y86_N10
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~2 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~2_combout  = (\interface|uclock_50_to_01|count [1] & (\interface|uclock_50_to_01|Add0~1  & VCC)) # (!\interface|uclock_50_to_01|count [1] & (!\interface|uclock_50_to_01|Add0~1 ))
// \interface|uclock_50_to_01|Add0~3  = CARRY((!\interface|uclock_50_to_01|count [1] & !\interface|uclock_50_to_01|Add0~1 ))

	.dataa(\interface|uclock_50_to_01|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~1 ),
	.combout(\interface|uclock_50_to_01|Add0~2_combout ),
	.cout(\interface|uclock_50_to_01|Add0~3 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~2 .lut_mask = 16'hA505;
defparam \interface|uclock_50_to_01|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y86_N11
dffeas \interface|uclock_50_to_01|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[1] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y86_N12
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~4 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~4_combout  = (\interface|uclock_50_to_01|count [2] & ((GND) # (!\interface|uclock_50_to_01|Add0~3 ))) # (!\interface|uclock_50_to_01|count [2] & (\interface|uclock_50_to_01|Add0~3  $ (GND)))
// \interface|uclock_50_to_01|Add0~5  = CARRY((\interface|uclock_50_to_01|count [2]) # (!\interface|uclock_50_to_01|Add0~3 ))

	.dataa(\interface|uclock_50_to_01|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~3 ),
	.combout(\interface|uclock_50_to_01|Add0~4_combout ),
	.cout(\interface|uclock_50_to_01|Add0~5 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~4 .lut_mask = 16'h5AAF;
defparam \interface|uclock_50_to_01|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y86_N13
dffeas \interface|uclock_50_to_01|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[2] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y86_N14
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~6 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~6_combout  = (\interface|uclock_50_to_01|count [3] & (\interface|uclock_50_to_01|Add0~5  & VCC)) # (!\interface|uclock_50_to_01|count [3] & (!\interface|uclock_50_to_01|Add0~5 ))
// \interface|uclock_50_to_01|Add0~7  = CARRY((!\interface|uclock_50_to_01|count [3] & !\interface|uclock_50_to_01|Add0~5 ))

	.dataa(gnd),
	.datab(\interface|uclock_50_to_01|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~5 ),
	.combout(\interface|uclock_50_to_01|Add0~6_combout ),
	.cout(\interface|uclock_50_to_01|Add0~7 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~6 .lut_mask = 16'hC303;
defparam \interface|uclock_50_to_01|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y86_N15
dffeas \interface|uclock_50_to_01|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[3] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y86_N16
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~8 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~8_combout  = (\interface|uclock_50_to_01|count [4] & ((GND) # (!\interface|uclock_50_to_01|Add0~7 ))) # (!\interface|uclock_50_to_01|count [4] & (\interface|uclock_50_to_01|Add0~7  $ (GND)))
// \interface|uclock_50_to_01|Add0~9  = CARRY((\interface|uclock_50_to_01|count [4]) # (!\interface|uclock_50_to_01|Add0~7 ))

	.dataa(gnd),
	.datab(\interface|uclock_50_to_01|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~7 ),
	.combout(\interface|uclock_50_to_01|Add0~8_combout ),
	.cout(\interface|uclock_50_to_01|Add0~9 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~8 .lut_mask = 16'h3CCF;
defparam \interface|uclock_50_to_01|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y86_N17
dffeas \interface|uclock_50_to_01|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[4] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y86_N18
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~10 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~10_combout  = (\interface|uclock_50_to_01|count [5] & (\interface|uclock_50_to_01|Add0~9  & VCC)) # (!\interface|uclock_50_to_01|count [5] & (!\interface|uclock_50_to_01|Add0~9 ))
// \interface|uclock_50_to_01|Add0~11  = CARRY((!\interface|uclock_50_to_01|count [5] & !\interface|uclock_50_to_01|Add0~9 ))

	.dataa(gnd),
	.datab(\interface|uclock_50_to_01|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~9 ),
	.combout(\interface|uclock_50_to_01|Add0~10_combout ),
	.cout(\interface|uclock_50_to_01|Add0~11 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~10 .lut_mask = 16'hC303;
defparam \interface|uclock_50_to_01|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y86_N19
dffeas \interface|uclock_50_to_01|count[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[5] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y86_N20
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~12 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~12_combout  = (\interface|uclock_50_to_01|count [6] & ((GND) # (!\interface|uclock_50_to_01|Add0~11 ))) # (!\interface|uclock_50_to_01|count [6] & (\interface|uclock_50_to_01|Add0~11  $ (GND)))
// \interface|uclock_50_to_01|Add0~13  = CARRY((\interface|uclock_50_to_01|count [6]) # (!\interface|uclock_50_to_01|Add0~11 ))

	.dataa(gnd),
	.datab(\interface|uclock_50_to_01|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~11 ),
	.combout(\interface|uclock_50_to_01|Add0~12_combout ),
	.cout(\interface|uclock_50_to_01|Add0~13 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~12 .lut_mask = 16'h3CCF;
defparam \interface|uclock_50_to_01|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y86_N0
cycloneiv_lcell_comb \interface|uclock_50_to_01|count~0 (
// Equation(s):
// \interface|uclock_50_to_01|count~0_combout  = (\interface|uclock_50_to_01|Add0~12_combout  & !\interface|uclock_50_to_01|Equal0~7_combout )

	.dataa(gnd),
	.datab(\interface|uclock_50_to_01|Add0~12_combout ),
	.datac(gnd),
	.datad(\interface|uclock_50_to_01|Equal0~7_combout ),
	.cin(gnd),
	.combout(\interface|uclock_50_to_01|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uclock_50_to_01|count~0 .lut_mask = 16'h00CC;
defparam \interface|uclock_50_to_01|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y86_N1
dffeas \interface|uclock_50_to_01|count[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[6] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y86_N22
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~14 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~14_combout  = (\interface|uclock_50_to_01|count [7] & (\interface|uclock_50_to_01|Add0~13  & VCC)) # (!\interface|uclock_50_to_01|count [7] & (!\interface|uclock_50_to_01|Add0~13 ))
// \interface|uclock_50_to_01|Add0~15  = CARRY((!\interface|uclock_50_to_01|count [7] & !\interface|uclock_50_to_01|Add0~13 ))

	.dataa(\interface|uclock_50_to_01|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~13 ),
	.combout(\interface|uclock_50_to_01|Add0~14_combout ),
	.cout(\interface|uclock_50_to_01|Add0~15 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~14 .lut_mask = 16'hA505;
defparam \interface|uclock_50_to_01|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y86_N6
cycloneiv_lcell_comb \interface|uclock_50_to_01|count~1 (
// Equation(s):
// \interface|uclock_50_to_01|count~1_combout  = (\interface|uclock_50_to_01|Add0~14_combout  & !\interface|uclock_50_to_01|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uclock_50_to_01|Add0~14_combout ),
	.datad(\interface|uclock_50_to_01|Equal0~7_combout ),
	.cin(gnd),
	.combout(\interface|uclock_50_to_01|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uclock_50_to_01|count~1 .lut_mask = 16'h00F0;
defparam \interface|uclock_50_to_01|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y86_N7
dffeas \interface|uclock_50_to_01|count[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[7] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y86_N24
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~16 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~16_combout  = (\interface|uclock_50_to_01|count [8] & ((GND) # (!\interface|uclock_50_to_01|Add0~15 ))) # (!\interface|uclock_50_to_01|count [8] & (\interface|uclock_50_to_01|Add0~15  $ (GND)))
// \interface|uclock_50_to_01|Add0~17  = CARRY((\interface|uclock_50_to_01|count [8]) # (!\interface|uclock_50_to_01|Add0~15 ))

	.dataa(\interface|uclock_50_to_01|count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~15 ),
	.combout(\interface|uclock_50_to_01|Add0~16_combout ),
	.cout(\interface|uclock_50_to_01|Add0~17 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~16 .lut_mask = 16'h5AAF;
defparam \interface|uclock_50_to_01|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y85_N22
cycloneiv_lcell_comb \interface|uclock_50_to_01|count~2 (
// Equation(s):
// \interface|uclock_50_to_01|count~2_combout  = (\interface|uclock_50_to_01|Add0~16_combout  & !\interface|uclock_50_to_01|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uclock_50_to_01|Add0~16_combout ),
	.datad(\interface|uclock_50_to_01|Equal0~7_combout ),
	.cin(gnd),
	.combout(\interface|uclock_50_to_01|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uclock_50_to_01|count~2 .lut_mask = 16'h00F0;
defparam \interface|uclock_50_to_01|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y85_N23
dffeas \interface|uclock_50_to_01|count[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[8] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y86_N26
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~18 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~18_combout  = (\interface|uclock_50_to_01|count [9] & (\interface|uclock_50_to_01|Add0~17  & VCC)) # (!\interface|uclock_50_to_01|count [9] & (!\interface|uclock_50_to_01|Add0~17 ))
// \interface|uclock_50_to_01|Add0~19  = CARRY((!\interface|uclock_50_to_01|count [9] & !\interface|uclock_50_to_01|Add0~17 ))

	.dataa(gnd),
	.datab(\interface|uclock_50_to_01|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~17 ),
	.combout(\interface|uclock_50_to_01|Add0~18_combout ),
	.cout(\interface|uclock_50_to_01|Add0~19 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~18 .lut_mask = 16'hC303;
defparam \interface|uclock_50_to_01|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y86_N4
cycloneiv_lcell_comb \interface|uclock_50_to_01|count~3 (
// Equation(s):
// \interface|uclock_50_to_01|count~3_combout  = (\interface|uclock_50_to_01|Add0~18_combout  & !\interface|uclock_50_to_01|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uclock_50_to_01|Add0~18_combout ),
	.datad(\interface|uclock_50_to_01|Equal0~7_combout ),
	.cin(gnd),
	.combout(\interface|uclock_50_to_01|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uclock_50_to_01|count~3 .lut_mask = 16'h00F0;
defparam \interface|uclock_50_to_01|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y86_N5
dffeas \interface|uclock_50_to_01|count[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[9] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y86_N28
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~20 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~20_combout  = (\interface|uclock_50_to_01|count [10] & ((GND) # (!\interface|uclock_50_to_01|Add0~19 ))) # (!\interface|uclock_50_to_01|count [10] & (\interface|uclock_50_to_01|Add0~19  $ (GND)))
// \interface|uclock_50_to_01|Add0~21  = CARRY((\interface|uclock_50_to_01|count [10]) # (!\interface|uclock_50_to_01|Add0~19 ))

	.dataa(gnd),
	.datab(\interface|uclock_50_to_01|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~19 ),
	.combout(\interface|uclock_50_to_01|Add0~20_combout ),
	.cout(\interface|uclock_50_to_01|Add0~21 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~20 .lut_mask = 16'h3CCF;
defparam \interface|uclock_50_to_01|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y86_N2
cycloneiv_lcell_comb \interface|uclock_50_to_01|count~4 (
// Equation(s):
// \interface|uclock_50_to_01|count~4_combout  = (\interface|uclock_50_to_01|Add0~20_combout  & !\interface|uclock_50_to_01|Equal0~7_combout )

	.dataa(gnd),
	.datab(\interface|uclock_50_to_01|Add0~20_combout ),
	.datac(gnd),
	.datad(\interface|uclock_50_to_01|Equal0~7_combout ),
	.cin(gnd),
	.combout(\interface|uclock_50_to_01|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uclock_50_to_01|count~4 .lut_mask = 16'h00CC;
defparam \interface|uclock_50_to_01|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y86_N3
dffeas \interface|uclock_50_to_01|count[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[10] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y86_N30
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~22 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~22_combout  = (\interface|uclock_50_to_01|count [11] & (\interface|uclock_50_to_01|Add0~21  & VCC)) # (!\interface|uclock_50_to_01|count [11] & (!\interface|uclock_50_to_01|Add0~21 ))
// \interface|uclock_50_to_01|Add0~23  = CARRY((!\interface|uclock_50_to_01|count [11] & !\interface|uclock_50_to_01|Add0~21 ))

	.dataa(\interface|uclock_50_to_01|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~21 ),
	.combout(\interface|uclock_50_to_01|Add0~22_combout ),
	.cout(\interface|uclock_50_to_01|Add0~23 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~22 .lut_mask = 16'hA505;
defparam \interface|uclock_50_to_01|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y86_N31
dffeas \interface|uclock_50_to_01|count[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[11] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y85_N0
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~24 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~24_combout  = (\interface|uclock_50_to_01|count [12] & ((GND) # (!\interface|uclock_50_to_01|Add0~23 ))) # (!\interface|uclock_50_to_01|count [12] & (\interface|uclock_50_to_01|Add0~23  $ (GND)))
// \interface|uclock_50_to_01|Add0~25  = CARRY((\interface|uclock_50_to_01|count [12]) # (!\interface|uclock_50_to_01|Add0~23 ))

	.dataa(gnd),
	.datab(\interface|uclock_50_to_01|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~23 ),
	.combout(\interface|uclock_50_to_01|Add0~24_combout ),
	.cout(\interface|uclock_50_to_01|Add0~25 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~24 .lut_mask = 16'h3CCF;
defparam \interface|uclock_50_to_01|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y85_N1
dffeas \interface|uclock_50_to_01|count[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[12] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y85_N2
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~26 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~26_combout  = (\interface|uclock_50_to_01|count [13] & (\interface|uclock_50_to_01|Add0~25  & VCC)) # (!\interface|uclock_50_to_01|count [13] & (!\interface|uclock_50_to_01|Add0~25 ))
// \interface|uclock_50_to_01|Add0~27  = CARRY((!\interface|uclock_50_to_01|count [13] & !\interface|uclock_50_to_01|Add0~25 ))

	.dataa(gnd),
	.datab(\interface|uclock_50_to_01|count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~25 ),
	.combout(\interface|uclock_50_to_01|Add0~26_combout ),
	.cout(\interface|uclock_50_to_01|Add0~27 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~26 .lut_mask = 16'hC303;
defparam \interface|uclock_50_to_01|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y85_N3
dffeas \interface|uclock_50_to_01|count[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[13] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y85_N4
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~28 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~28_combout  = (\interface|uclock_50_to_01|count [14] & ((GND) # (!\interface|uclock_50_to_01|Add0~27 ))) # (!\interface|uclock_50_to_01|count [14] & (\interface|uclock_50_to_01|Add0~27  $ (GND)))
// \interface|uclock_50_to_01|Add0~29  = CARRY((\interface|uclock_50_to_01|count [14]) # (!\interface|uclock_50_to_01|Add0~27 ))

	.dataa(gnd),
	.datab(\interface|uclock_50_to_01|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~27 ),
	.combout(\interface|uclock_50_to_01|Add0~28_combout ),
	.cout(\interface|uclock_50_to_01|Add0~29 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~28 .lut_mask = 16'h3CCF;
defparam \interface|uclock_50_to_01|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y85_N5
dffeas \interface|uclock_50_to_01|count[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[14] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y85_N6
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~30 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~30_combout  = (\interface|uclock_50_to_01|count [15] & (\interface|uclock_50_to_01|Add0~29  & VCC)) # (!\interface|uclock_50_to_01|count [15] & (!\interface|uclock_50_to_01|Add0~29 ))
// \interface|uclock_50_to_01|Add0~31  = CARRY((!\interface|uclock_50_to_01|count [15] & !\interface|uclock_50_to_01|Add0~29 ))

	.dataa(\interface|uclock_50_to_01|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~29 ),
	.combout(\interface|uclock_50_to_01|Add0~30_combout ),
	.cout(\interface|uclock_50_to_01|Add0~31 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~30 .lut_mask = 16'hA505;
defparam \interface|uclock_50_to_01|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y85_N26
cycloneiv_lcell_comb \interface|uclock_50_to_01|count~5 (
// Equation(s):
// \interface|uclock_50_to_01|count~5_combout  = (!\interface|uclock_50_to_01|Equal0~7_combout  & \interface|uclock_50_to_01|Add0~30_combout )

	.dataa(\interface|uclock_50_to_01|Equal0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uclock_50_to_01|Add0~30_combout ),
	.cin(gnd),
	.combout(\interface|uclock_50_to_01|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uclock_50_to_01|count~5 .lut_mask = 16'h5500;
defparam \interface|uclock_50_to_01|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y85_N27
dffeas \interface|uclock_50_to_01|count[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[15] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y85_N8
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~32 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~32_combout  = (\interface|uclock_50_to_01|count [16] & ((GND) # (!\interface|uclock_50_to_01|Add0~31 ))) # (!\interface|uclock_50_to_01|count [16] & (\interface|uclock_50_to_01|Add0~31  $ (GND)))
// \interface|uclock_50_to_01|Add0~33  = CARRY((\interface|uclock_50_to_01|count [16]) # (!\interface|uclock_50_to_01|Add0~31 ))

	.dataa(gnd),
	.datab(\interface|uclock_50_to_01|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~31 ),
	.combout(\interface|uclock_50_to_01|Add0~32_combout ),
	.cout(\interface|uclock_50_to_01|Add0~33 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~32 .lut_mask = 16'h3CCF;
defparam \interface|uclock_50_to_01|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y85_N9
dffeas \interface|uclock_50_to_01|count[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[16] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y85_N10
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~34 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~34_combout  = (\interface|uclock_50_to_01|count [17] & (\interface|uclock_50_to_01|Add0~33  & VCC)) # (!\interface|uclock_50_to_01|count [17] & (!\interface|uclock_50_to_01|Add0~33 ))
// \interface|uclock_50_to_01|Add0~35  = CARRY((!\interface|uclock_50_to_01|count [17] & !\interface|uclock_50_to_01|Add0~33 ))

	.dataa(gnd),
	.datab(\interface|uclock_50_to_01|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~33 ),
	.combout(\interface|uclock_50_to_01|Add0~34_combout ),
	.cout(\interface|uclock_50_to_01|Add0~35 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~34 .lut_mask = 16'hC303;
defparam \interface|uclock_50_to_01|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y85_N6
cycloneiv_lcell_comb \interface|uclock_50_to_01|count~6 (
// Equation(s):
// \interface|uclock_50_to_01|count~6_combout  = (\interface|uclock_50_to_01|Add0~34_combout  & !\interface|uclock_50_to_01|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uclock_50_to_01|Add0~34_combout ),
	.datad(\interface|uclock_50_to_01|Equal0~7_combout ),
	.cin(gnd),
	.combout(\interface|uclock_50_to_01|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uclock_50_to_01|count~6 .lut_mask = 16'h00F0;
defparam \interface|uclock_50_to_01|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y85_N7
dffeas \interface|uclock_50_to_01|count[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[17] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y85_N12
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~36 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~36_combout  = (\interface|uclock_50_to_01|count [18] & ((GND) # (!\interface|uclock_50_to_01|Add0~35 ))) # (!\interface|uclock_50_to_01|count [18] & (\interface|uclock_50_to_01|Add0~35  $ (GND)))
// \interface|uclock_50_to_01|Add0~37  = CARRY((\interface|uclock_50_to_01|count [18]) # (!\interface|uclock_50_to_01|Add0~35 ))

	.dataa(\interface|uclock_50_to_01|count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~35 ),
	.combout(\interface|uclock_50_to_01|Add0~36_combout ),
	.cout(\interface|uclock_50_to_01|Add0~37 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~36 .lut_mask = 16'h5AAF;
defparam \interface|uclock_50_to_01|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y85_N13
dffeas \interface|uclock_50_to_01|count[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[18] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y85_N14
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~38 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~38_combout  = (\interface|uclock_50_to_01|count [19] & (\interface|uclock_50_to_01|Add0~37  & VCC)) # (!\interface|uclock_50_to_01|count [19] & (!\interface|uclock_50_to_01|Add0~37 ))
// \interface|uclock_50_to_01|Add0~39  = CARRY((!\interface|uclock_50_to_01|count [19] & !\interface|uclock_50_to_01|Add0~37 ))

	.dataa(gnd),
	.datab(\interface|uclock_50_to_01|count [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~37 ),
	.combout(\interface|uclock_50_to_01|Add0~38_combout ),
	.cout(\interface|uclock_50_to_01|Add0~39 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~38 .lut_mask = 16'hC303;
defparam \interface|uclock_50_to_01|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y85_N15
dffeas \interface|uclock_50_to_01|count[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[19] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y85_N12
cycloneiv_lcell_comb \interface|uclock_50_to_01|Equal0~5 (
// Equation(s):
// \interface|uclock_50_to_01|Equal0~5_combout  = (!\interface|uclock_50_to_01|count [17] & (!\interface|uclock_50_to_01|count [18] & (!\interface|uclock_50_to_01|count [16] & !\interface|uclock_50_to_01|count [19])))

	.dataa(\interface|uclock_50_to_01|count [17]),
	.datab(\interface|uclock_50_to_01|count [18]),
	.datac(\interface|uclock_50_to_01|count [16]),
	.datad(\interface|uclock_50_to_01|count [19]),
	.cin(gnd),
	.combout(\interface|uclock_50_to_01|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uclock_50_to_01|Equal0~5 .lut_mask = 16'h0001;
defparam \interface|uclock_50_to_01|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y85_N16
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~40 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~40_combout  = (\interface|uclock_50_to_01|count [20] & ((GND) # (!\interface|uclock_50_to_01|Add0~39 ))) # (!\interface|uclock_50_to_01|count [20] & (\interface|uclock_50_to_01|Add0~39  $ (GND)))
// \interface|uclock_50_to_01|Add0~41  = CARRY((\interface|uclock_50_to_01|count [20]) # (!\interface|uclock_50_to_01|Add0~39 ))

	.dataa(gnd),
	.datab(\interface|uclock_50_to_01|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~39 ),
	.combout(\interface|uclock_50_to_01|Add0~40_combout ),
	.cout(\interface|uclock_50_to_01|Add0~41 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~40 .lut_mask = 16'h3CCF;
defparam \interface|uclock_50_to_01|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y85_N17
dffeas \interface|uclock_50_to_01|count[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[20] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y85_N18
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~42 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~42_combout  = (\interface|uclock_50_to_01|count [21] & (\interface|uclock_50_to_01|Add0~41  & VCC)) # (!\interface|uclock_50_to_01|count [21] & (!\interface|uclock_50_to_01|Add0~41 ))
// \interface|uclock_50_to_01|Add0~43  = CARRY((!\interface|uclock_50_to_01|count [21] & !\interface|uclock_50_to_01|Add0~41 ))

	.dataa(gnd),
	.datab(\interface|uclock_50_to_01|count [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~41 ),
	.combout(\interface|uclock_50_to_01|Add0~42_combout ),
	.cout(\interface|uclock_50_to_01|Add0~43 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~42 .lut_mask = 16'hC303;
defparam \interface|uclock_50_to_01|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y85_N19
dffeas \interface|uclock_50_to_01|count[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[21] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y85_N20
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~44 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~44_combout  = (\interface|uclock_50_to_01|count [22] & ((GND) # (!\interface|uclock_50_to_01|Add0~43 ))) # (!\interface|uclock_50_to_01|count [22] & (\interface|uclock_50_to_01|Add0~43  $ (GND)))
// \interface|uclock_50_to_01|Add0~45  = CARRY((\interface|uclock_50_to_01|count [22]) # (!\interface|uclock_50_to_01|Add0~43 ))

	.dataa(gnd),
	.datab(\interface|uclock_50_to_01|count [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~43 ),
	.combout(\interface|uclock_50_to_01|Add0~44_combout ),
	.cout(\interface|uclock_50_to_01|Add0~45 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~44 .lut_mask = 16'h3CCF;
defparam \interface|uclock_50_to_01|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y85_N21
dffeas \interface|uclock_50_to_01|count[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[22] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y85_N22
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~46 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~46_combout  = (\interface|uclock_50_to_01|count [23] & (\interface|uclock_50_to_01|Add0~45  & VCC)) # (!\interface|uclock_50_to_01|count [23] & (!\interface|uclock_50_to_01|Add0~45 ))
// \interface|uclock_50_to_01|Add0~47  = CARRY((!\interface|uclock_50_to_01|count [23] & !\interface|uclock_50_to_01|Add0~45 ))

	.dataa(\interface|uclock_50_to_01|count [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uclock_50_to_01|Add0~45 ),
	.combout(\interface|uclock_50_to_01|Add0~46_combout ),
	.cout(\interface|uclock_50_to_01|Add0~47 ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~46 .lut_mask = 16'hA505;
defparam \interface|uclock_50_to_01|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y85_N30
cycloneiv_lcell_comb \interface|uclock_50_to_01|count~7 (
// Equation(s):
// \interface|uclock_50_to_01|count~7_combout  = (\interface|uclock_50_to_01|Add0~46_combout  & !\interface|uclock_50_to_01|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uclock_50_to_01|Add0~46_combout ),
	.datad(\interface|uclock_50_to_01|Equal0~7_combout ),
	.cin(gnd),
	.combout(\interface|uclock_50_to_01|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uclock_50_to_01|count~7 .lut_mask = 16'h00F0;
defparam \interface|uclock_50_to_01|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y85_N31
dffeas \interface|uclock_50_to_01|count[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[23] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y85_N24
cycloneiv_lcell_comb \interface|uclock_50_to_01|Add0~48 (
// Equation(s):
// \interface|uclock_50_to_01|Add0~48_combout  = \interface|uclock_50_to_01|Add0~47  $ (\interface|uclock_50_to_01|count [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uclock_50_to_01|count [24]),
	.cin(\interface|uclock_50_to_01|Add0~47 ),
	.combout(\interface|uclock_50_to_01|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uclock_50_to_01|Add0~48 .lut_mask = 16'h0FF0;
defparam \interface|uclock_50_to_01|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y85_N25
dffeas \interface|uclock_50_to_01|count[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|count[24] .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y85_N14
cycloneiv_lcell_comb \interface|uclock_50_to_01|Equal0~6 (
// Equation(s):
// \interface|uclock_50_to_01|Equal0~6_combout  = (!\interface|uclock_50_to_01|count [21] & (!\interface|uclock_50_to_01|count [23] & (!\interface|uclock_50_to_01|count [22] & !\interface|uclock_50_to_01|count [20])))

	.dataa(\interface|uclock_50_to_01|count [21]),
	.datab(\interface|uclock_50_to_01|count [23]),
	.datac(\interface|uclock_50_to_01|count [22]),
	.datad(\interface|uclock_50_to_01|count [20]),
	.cin(gnd),
	.combout(\interface|uclock_50_to_01|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uclock_50_to_01|Equal0~6 .lut_mask = 16'h0001;
defparam \interface|uclock_50_to_01|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y86_N30
cycloneiv_lcell_comb \interface|uclock_50_to_01|Equal0~1 (
// Equation(s):
// \interface|uclock_50_to_01|Equal0~1_combout  = (!\interface|uclock_50_to_01|count [7] & (!\interface|uclock_50_to_01|count [4] & (!\interface|uclock_50_to_01|count [6] & !\interface|uclock_50_to_01|count [5])))

	.dataa(\interface|uclock_50_to_01|count [7]),
	.datab(\interface|uclock_50_to_01|count [4]),
	.datac(\interface|uclock_50_to_01|count [6]),
	.datad(\interface|uclock_50_to_01|count [5]),
	.cin(gnd),
	.combout(\interface|uclock_50_to_01|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uclock_50_to_01|Equal0~1 .lut_mask = 16'h0001;
defparam \interface|uclock_50_to_01|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y85_N28
cycloneiv_lcell_comb \interface|uclock_50_to_01|Equal0~3 (
// Equation(s):
// \interface|uclock_50_to_01|Equal0~3_combout  = (!\interface|uclock_50_to_01|count [15] & (!\interface|uclock_50_to_01|count [13] & (!\interface|uclock_50_to_01|count [14] & !\interface|uclock_50_to_01|count [12])))

	.dataa(\interface|uclock_50_to_01|count [15]),
	.datab(\interface|uclock_50_to_01|count [13]),
	.datac(\interface|uclock_50_to_01|count [14]),
	.datad(\interface|uclock_50_to_01|count [12]),
	.cin(gnd),
	.combout(\interface|uclock_50_to_01|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uclock_50_to_01|Equal0~3 .lut_mask = 16'h0001;
defparam \interface|uclock_50_to_01|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y85_N4
cycloneiv_lcell_comb \interface|uclock_50_to_01|Equal0~2 (
// Equation(s):
// \interface|uclock_50_to_01|Equal0~2_combout  = (!\interface|uclock_50_to_01|count [8] & (!\interface|uclock_50_to_01|count [11] & (!\interface|uclock_50_to_01|count [9] & !\interface|uclock_50_to_01|count [10])))

	.dataa(\interface|uclock_50_to_01|count [8]),
	.datab(\interface|uclock_50_to_01|count [11]),
	.datac(\interface|uclock_50_to_01|count [9]),
	.datad(\interface|uclock_50_to_01|count [10]),
	.cin(gnd),
	.combout(\interface|uclock_50_to_01|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uclock_50_to_01|Equal0~2 .lut_mask = 16'h0001;
defparam \interface|uclock_50_to_01|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y86_N16
cycloneiv_lcell_comb \interface|uclock_50_to_01|Equal0~0 (
// Equation(s):
// \interface|uclock_50_to_01|Equal0~0_combout  = (!\interface|uclock_50_to_01|count [0] & (!\interface|uclock_50_to_01|count [2] & (!\interface|uclock_50_to_01|count [3] & !\interface|uclock_50_to_01|count [1])))

	.dataa(\interface|uclock_50_to_01|count [0]),
	.datab(\interface|uclock_50_to_01|count [2]),
	.datac(\interface|uclock_50_to_01|count [3]),
	.datad(\interface|uclock_50_to_01|count [1]),
	.cin(gnd),
	.combout(\interface|uclock_50_to_01|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uclock_50_to_01|Equal0~0 .lut_mask = 16'h0001;
defparam \interface|uclock_50_to_01|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y85_N10
cycloneiv_lcell_comb \interface|uclock_50_to_01|Equal0~4 (
// Equation(s):
// \interface|uclock_50_to_01|Equal0~4_combout  = (\interface|uclock_50_to_01|Equal0~1_combout  & (\interface|uclock_50_to_01|Equal0~3_combout  & (\interface|uclock_50_to_01|Equal0~2_combout  & \interface|uclock_50_to_01|Equal0~0_combout )))

	.dataa(\interface|uclock_50_to_01|Equal0~1_combout ),
	.datab(\interface|uclock_50_to_01|Equal0~3_combout ),
	.datac(\interface|uclock_50_to_01|Equal0~2_combout ),
	.datad(\interface|uclock_50_to_01|Equal0~0_combout ),
	.cin(gnd),
	.combout(\interface|uclock_50_to_01|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uclock_50_to_01|Equal0~4 .lut_mask = 16'h8000;
defparam \interface|uclock_50_to_01|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y85_N2
cycloneiv_lcell_comb \interface|uclock_50_to_01|Equal0~7 (
// Equation(s):
// \interface|uclock_50_to_01|Equal0~7_combout  = (\interface|uclock_50_to_01|Equal0~5_combout  & (!\interface|uclock_50_to_01|count [24] & (\interface|uclock_50_to_01|Equal0~6_combout  & \interface|uclock_50_to_01|Equal0~4_combout )))

	.dataa(\interface|uclock_50_to_01|Equal0~5_combout ),
	.datab(\interface|uclock_50_to_01|count [24]),
	.datac(\interface|uclock_50_to_01|Equal0~6_combout ),
	.datad(\interface|uclock_50_to_01|Equal0~4_combout ),
	.cin(gnd),
	.combout(\interface|uclock_50_to_01|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uclock_50_to_01|Equal0~7 .lut_mask = 16'h2000;
defparam \interface|uclock_50_to_01|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y85_N18
cycloneiv_lcell_comb \interface|uclock_50_to_01|clk_o~0 (
// Equation(s):
// \interface|uclock_50_to_01|clk_o~0_combout  = \interface|uclock_50_to_01|clk_o~q  $ (\interface|uclock_50_to_01|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uclock_50_to_01|clk_o~q ),
	.datad(\interface|uclock_50_to_01|Equal0~7_combout ),
	.cin(gnd),
	.combout(\interface|uclock_50_to_01|clk_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uclock_50_to_01|clk_o~0 .lut_mask = 16'h0FF0;
defparam \interface|uclock_50_to_01|clk_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y85_N30
cycloneiv_lcell_comb \interface|uclock_50_to_01|clk_o~feeder (
// Equation(s):
// \interface|uclock_50_to_01|clk_o~feeder_combout  = \interface|uclock_50_to_01|clk_o~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uclock_50_to_01|clk_o~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uclock_50_to_01|clk_o~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uclock_50_to_01|clk_o~feeder .lut_mask = 16'hF0F0;
defparam \interface|uclock_50_to_01|clk_o~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y85_N31
dffeas \interface|uclock_50_to_01|clk_o (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uclock_50_to_01|clk_o~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uclock_50_to_01|clk_o~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uclock_50_to_01|clk_o .is_wysiwyg = "true";
defparam \interface|uclock_50_to_01|clk_o .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneiv_clkctrl \interface|uclock_50_to_01|clk_o~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\interface|uclock_50_to_01|clk_o~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ));
// synopsys translate_off
defparam \interface|uclock_50_to_01|clk_o~clkctrl .clock_type = "global clock";
defparam \interface|uclock_50_to_01|clk_o~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
cycloneiv_lcell_comb \interface|uIMEM|IMEM_mem~7 (
// Equation(s):
// \interface|uIMEM|IMEM_mem~7_combout  = (!\interface|uPC|PC_current [3] & ((\interface|uPC|PC_current [0] & (!\interface|uPC|PC_current [2] & !\interface|uPC|PC_current [1])) # (!\interface|uPC|PC_current [0] & (\interface|uPC|PC_current [2] $ 
// (\interface|uPC|PC_current [1])))))

	.dataa(\interface|uPC|PC_current [0]),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uPC|PC_current [1]),
	.datad(\interface|uPC|PC_current [3]),
	.cin(gnd),
	.combout(\interface|uIMEM|IMEM_mem~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uIMEM|IMEM_mem~7 .lut_mask = 16'h0016;
defparam \interface|uIMEM|IMEM_mem~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
cycloneiv_lcell_comb \interface|ucontrol|WideOr2~0 (
// Equation(s):
// \interface|ucontrol|WideOr2~0_combout  = (\interface|uPC|PC_current [4] & (\interface|uIMEM|IMEM_mem~2_combout  & (\interface|uPC|PC_current [1]))) # (!\interface|uPC|PC_current [4] & ((\interface|uIMEM|IMEM_mem~7_combout ) # 
// ((\interface|uIMEM|IMEM_mem~2_combout  & \interface|uPC|PC_current [1]))))

	.dataa(\interface|uPC|PC_current [4]),
	.datab(\interface|uIMEM|IMEM_mem~2_combout ),
	.datac(\interface|uPC|PC_current [1]),
	.datad(\interface|uIMEM|IMEM_mem~7_combout ),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr2~0 .lut_mask = 16'hD5C0;
defparam \interface|ucontrol|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N2
cycloneiv_lcell_comb \interface|uIMEM|IMEM_mem~1 (
// Equation(s):
// \interface|uIMEM|IMEM_mem~1_combout  = (\interface|uIMEM|IMEM_mem~0_combout  & !\interface|uPC|PC_current [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem~0_combout ),
	.datad(\interface|uPC|PC_current [4]),
	.cin(gnd),
	.combout(\interface|uIMEM|IMEM_mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uIMEM|IMEM_mem~1 .lut_mask = 16'h00F0;
defparam \interface|uIMEM|IMEM_mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N20
cycloneiv_lcell_comb \interface|ALU_operand_2[0]~43 (
// Equation(s):
// \interface|ALU_operand_2[0]~43_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~6_combout  & (\interface|uPC|PC_current [2]))) # (!\interface|ucontrol|WideOr2~0_combout  & (((\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uIMEM|IMEM_mem~1_combout ),
	.datad(\interface|ucontrol|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[0]~43 .lut_mask = 16'h88F0;
defparam \interface|ALU_operand_2[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
cycloneiv_lcell_comb \interface|ucontrol|Decoder0~3 (
// Equation(s):
// \interface|ucontrol|Decoder0~3_combout  = (\interface|uPC|PC_current [0] & (!\interface|uPC|PC_current [4] & (!\interface|uPC|PC_current [2] & !\interface|uPC|PC_current [3])))

	.dataa(\interface|uPC|PC_current [0]),
	.datab(\interface|uPC|PC_current [4]),
	.datac(\interface|uPC|PC_current [2]),
	.datad(\interface|uPC|PC_current [3]),
	.cin(gnd),
	.combout(\interface|ucontrol|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|Decoder0~3 .lut_mask = 16'h0002;
defparam \interface|ucontrol|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N4
cycloneiv_lcell_comb \interface|uIMEM|IMEM_mem~11 (
// Equation(s):
// \interface|uIMEM|IMEM_mem~11_combout  = (!\interface|uPC|PC_current [2] & (!\interface|uPC|PC_current [3] & ((\interface|uPC|PC_current [0]) # (\interface|uPC|PC_current [1]))))

	.dataa(\interface|uPC|PC_current [2]),
	.datab(\interface|uPC|PC_current [0]),
	.datac(\interface|uPC|PC_current [1]),
	.datad(\interface|uPC|PC_current [3]),
	.cin(gnd),
	.combout(\interface|uIMEM|IMEM_mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uIMEM|IMEM_mem~11 .lut_mask = 16'h0054;
defparam \interface|uIMEM|IMEM_mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N6
cycloneiv_lcell_comb \interface|uIMEM|IMEM_mem~4 (
// Equation(s):
// \interface|uIMEM|IMEM_mem~4_combout  = (!\interface|uPC|PC_current [3] & ((\interface|uPC|PC_current [0] & (\interface|uPC|PC_current [1] & !\interface|uPC|PC_current [2])) # (!\interface|uPC|PC_current [0] & (!\interface|uPC|PC_current [1] & 
// \interface|uPC|PC_current [2]))))

	.dataa(\interface|uPC|PC_current [0]),
	.datab(\interface|uPC|PC_current [3]),
	.datac(\interface|uPC|PC_current [1]),
	.datad(\interface|uPC|PC_current [2]),
	.cin(gnd),
	.combout(\interface|uIMEM|IMEM_mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uIMEM|IMEM_mem~4 .lut_mask = 16'h0120;
defparam \interface|uIMEM|IMEM_mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N4
cycloneiv_lcell_comb \interface|uIMEM|IMEM_mem~5 (
// Equation(s):
// \interface|uIMEM|IMEM_mem~5_combout  = (!\interface|uPC|PC_current [4] & \interface|uIMEM|IMEM_mem~4_combout )

	.dataa(gnd),
	.datab(\interface|uPC|PC_current [4]),
	.datac(gnd),
	.datad(\interface|uIMEM|IMEM_mem~4_combout ),
	.cin(gnd),
	.combout(\interface|uIMEM|IMEM_mem~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uIMEM|IMEM_mem~5 .lut_mask = 16'h3300;
defparam \interface|uIMEM|IMEM_mem~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N30
cycloneiv_lcell_comb \interface|ALU_operand_2[2]~44 (
// Equation(s):
// \interface|ALU_operand_2[2]~44_combout  = (\interface|ucontrol|WideOr2~0_combout  & (((\interface|uIMEM|IMEM_mem~6_combout  & \interface|uPC|PC_current [2])))) # (!\interface|ucontrol|WideOr2~0_combout  & (!\interface|uIMEM|IMEM_mem~1_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~6_combout ),
	.datac(\interface|uPC|PC_current [2]),
	.datad(\interface|ucontrol|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[2]~44 .lut_mask = 16'hC055;
defparam \interface|ALU_operand_2[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~674feeder (
// Equation(s):
// \interface|uREG|REG_mem~674feeder_combout  = \interface|Data_Write[2]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[2]~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~674feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~674feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~674feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N16
cycloneiv_lcell_comb \interface|uIMEM|IMEM_mem~10 (
// Equation(s):
// \interface|uIMEM|IMEM_mem~10_combout  = (!\interface|uPC|PC_current [0] & (!\interface|uPC|PC_current [1] & \interface|uIMEM|IMEM_mem~2_combout ))

	.dataa(\interface|uPC|PC_current [0]),
	.datab(gnd),
	.datac(\interface|uPC|PC_current [1]),
	.datad(\interface|uIMEM|IMEM_mem~2_combout ),
	.cin(gnd),
	.combout(\interface|uIMEM|IMEM_mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uIMEM|IMEM_mem~10 .lut_mask = 16'h0500;
defparam \interface|uIMEM|IMEM_mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y53_N16
cycloneiv_lcell_comb \interface|ucontrol|WideOr3~0 (
// Equation(s):
// \interface|ucontrol|WideOr3~0_combout  = (\interface|uIMEM|IMEM_mem~7_combout  & !\interface|uPC|PC_current [4])

	.dataa(\interface|uIMEM|IMEM_mem~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uPC|PC_current [4]),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr3~0 .lut_mask = 16'h00AA;
defparam \interface|ucontrol|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
cycloneiv_lcell_comb \interface|uIMEM|IMEM_mem~3 (
// Equation(s):
// \interface|uIMEM|IMEM_mem~3_combout  = ((\interface|uPC|PC_current [4]) # ((\interface|uPC|PC_current [2]) # (\interface|uPC|PC_current [3]))) # (!\interface|uPC|PC_current [1])

	.dataa(\interface|uPC|PC_current [1]),
	.datab(\interface|uPC|PC_current [4]),
	.datac(\interface|uPC|PC_current [2]),
	.datad(\interface|uPC|PC_current [3]),
	.cin(gnd),
	.combout(\interface|uIMEM|IMEM_mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uIMEM|IMEM_mem~3 .lut_mask = 16'hFFFD;
defparam \interface|uIMEM|IMEM_mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N0
cycloneiv_lcell_comb \interface|Write_Reg[2]~2 (
// Equation(s):
// \interface|Write_Reg[2]~2_combout  = (!\interface|uPC|PC_current [4] & (!\interface|uIMEM|IMEM_mem~3_combout  & \interface|uIMEM|IMEM_mem~0_combout ))

	.dataa(gnd),
	.datab(\interface|uPC|PC_current [4]),
	.datac(\interface|uIMEM|IMEM_mem~3_combout ),
	.datad(\interface|uIMEM|IMEM_mem~0_combout ),
	.cin(gnd),
	.combout(\interface|Write_Reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Write_Reg[2]~2 .lut_mask = 16'h0300;
defparam \interface|Write_Reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1759 (
// Equation(s):
// \interface|uREG|REG_mem~1759_combout  = (\interface|uIMEM|IMEM_mem~3_combout  & ((\interface|uIMEM|IMEM_mem~10_combout ) # ((\interface|Write_Reg[2]~2_combout )))) # (!\interface|uIMEM|IMEM_mem~3_combout  & (((!\interface|ucontrol|WideOr3~0_combout  & 
// \interface|Write_Reg[2]~2_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~10_combout ),
	.datab(\interface|ucontrol|WideOr3~0_combout ),
	.datac(\interface|uIMEM|IMEM_mem~3_combout ),
	.datad(\interface|Write_Reg[2]~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1759_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1759 .lut_mask = 16'hF3A0;
defparam \interface|uREG|REG_mem~1759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N16
cycloneiv_lcell_comb \interface|Write_Reg[3]~3 (
// Equation(s):
// \interface|Write_Reg[3]~3_combout  = (\interface|uIMEM|IMEM_mem~4_combout  & (!\interface|uIMEM|IMEM_mem~3_combout  & !\interface|uPC|PC_current [4]))

	.dataa(\interface|uIMEM|IMEM_mem~4_combout ),
	.datab(\interface|uIMEM|IMEM_mem~3_combout ),
	.datac(gnd),
	.datad(\interface|uPC|PC_current [4]),
	.cin(gnd),
	.combout(\interface|Write_Reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Write_Reg[3]~3 .lut_mask = 16'h0022;
defparam \interface|Write_Reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N28
cycloneiv_lcell_comb \interface|Write_Reg[0]~1 (
// Equation(s):
// \interface|Write_Reg[0]~1_combout  = (\interface|uIMEM|IMEM_mem~2_combout  & (\interface|uPC|PC_current [0] $ (!\interface|uPC|PC_current [1])))

	.dataa(\interface|uPC|PC_current [0]),
	.datab(\interface|uIMEM|IMEM_mem~2_combout ),
	.datac(gnd),
	.datad(\interface|uPC|PC_current [1]),
	.cin(gnd),
	.combout(\interface|Write_Reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Write_Reg[0]~1 .lut_mask = 16'h8844;
defparam \interface|Write_Reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1767 (
// Equation(s):
// \interface|uREG|REG_mem~1767_combout  = (!\interface|Write_Reg[3]~3_combout  & (!\interface|uIMEM|IMEM_mem~10_combout  & (\interface|Write_Reg[0]~1_combout  & \interface|Write_Reg[2]~2_combout )))

	.dataa(\interface|Write_Reg[3]~3_combout ),
	.datab(\interface|uIMEM|IMEM_mem~10_combout ),
	.datac(\interface|Write_Reg[0]~1_combout ),
	.datad(\interface|Write_Reg[2]~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1767_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1767 .lut_mask = 16'h1000;
defparam \interface|uREG|REG_mem~1767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1768 (
// Equation(s):
// \interface|uREG|REG_mem~1768_combout  = (\interface|uREG|REG_mem~1759_combout  & \interface|uREG|REG_mem~1767_combout )

	.dataa(\interface|uREG|REG_mem~1759_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1767_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1768_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1768 .lut_mask = 16'hAA00;
defparam \interface|uREG|REG_mem~1768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N31
dffeas \interface|uREG|REG_mem~674 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~674feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~674 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~674 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1773 (
// Equation(s):
// \interface|uREG|REG_mem~1773_combout  = (\interface|Write_Reg[3]~3_combout  & (!\interface|uIMEM|IMEM_mem~10_combout  & (\interface|Write_Reg[0]~1_combout  & \interface|Write_Reg[2]~2_combout )))

	.dataa(\interface|Write_Reg[3]~3_combout ),
	.datab(\interface|uIMEM|IMEM_mem~10_combout ),
	.datac(\interface|Write_Reg[0]~1_combout ),
	.datad(\interface|Write_Reg[2]~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1773_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1773 .lut_mask = 16'h2000;
defparam \interface|uREG|REG_mem~1773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1774 (
// Equation(s):
// \interface|uREG|REG_mem~1774_combout  = (\interface|uREG|REG_mem~1773_combout  & \interface|uREG|REG_mem~1759_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1773_combout ),
	.datad(\interface|uREG|REG_mem~1759_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1774_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1774 .lut_mask = 16'hF000;
defparam \interface|uREG|REG_mem~1774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N9
dffeas \interface|uREG|REG_mem~930 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~930 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~930 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1769 (
// Equation(s):
// \interface|uREG|REG_mem~1769_combout  = (\interface|Write_Reg[3]~3_combout  & (!\interface|uIMEM|IMEM_mem~10_combout  & (!\interface|Write_Reg[0]~1_combout  & \interface|Write_Reg[2]~2_combout )))

	.dataa(\interface|Write_Reg[3]~3_combout ),
	.datab(\interface|uIMEM|IMEM_mem~10_combout ),
	.datac(\interface|Write_Reg[0]~1_combout ),
	.datad(\interface|Write_Reg[2]~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1769_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1769 .lut_mask = 16'h0200;
defparam \interface|uREG|REG_mem~1769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1770 (
// Equation(s):
// \interface|uREG|REG_mem~1770_combout  = (\interface|uREG|REG_mem~1759_combout  & \interface|uREG|REG_mem~1769_combout )

	.dataa(\interface|uREG|REG_mem~1759_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1769_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1770_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1770 .lut_mask = 16'hAA00;
defparam \interface|uREG|REG_mem~1770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N9
dffeas \interface|uREG|REG_mem~898 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~898 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~898 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1771 (
// Equation(s):
// \interface|uREG|REG_mem~1771_combout  = (!\interface|Write_Reg[3]~3_combout  & (!\interface|uIMEM|IMEM_mem~10_combout  & (!\interface|Write_Reg[0]~1_combout  & \interface|Write_Reg[2]~2_combout )))

	.dataa(\interface|Write_Reg[3]~3_combout ),
	.datab(\interface|uIMEM|IMEM_mem~10_combout ),
	.datac(\interface|Write_Reg[0]~1_combout ),
	.datad(\interface|Write_Reg[2]~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1771_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1771 .lut_mask = 16'h0100;
defparam \interface|uREG|REG_mem~1771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1772 (
// Equation(s):
// \interface|uREG|REG_mem~1772_combout  = (\interface|uREG|REG_mem~1771_combout  & \interface|uREG|REG_mem~1759_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1771_combout ),
	.datad(\interface|uREG|REG_mem~1759_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1772_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1772 .lut_mask = 16'hF000;
defparam \interface|uREG|REG_mem~1772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N7
dffeas \interface|uREG|REG_mem~642 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~642 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~642 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1703 (
// Equation(s):
// \interface|uREG|REG_mem~1703_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~898_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~642_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~898_q ),
	.datac(\interface|uREG|REG_mem~642_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1703_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1703 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1704 (
// Equation(s):
// \interface|uREG|REG_mem~1704_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1703_combout  & ((\interface|uREG|REG_mem~930_q ))) # (!\interface|uREG|REG_mem~1703_combout  & (\interface|uREG|REG_mem~674_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1703_combout ))))

	.dataa(\interface|uREG|REG_mem~674_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~930_q ),
	.datad(\interface|uREG|REG_mem~1703_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1704_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1704 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~738feeder (
// Equation(s):
// \interface|uREG|REG_mem~738feeder_combout  = \interface|Data_Write[2]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[2]~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~738feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~738feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~738feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1781 (
// Equation(s):
// \interface|uREG|REG_mem~1781_combout  = (!\interface|Write_Reg[3]~3_combout  & (\interface|uIMEM|IMEM_mem~10_combout  & (\interface|Write_Reg[0]~1_combout  & \interface|Write_Reg[2]~2_combout )))

	.dataa(\interface|Write_Reg[3]~3_combout ),
	.datab(\interface|uIMEM|IMEM_mem~10_combout ),
	.datac(\interface|Write_Reg[0]~1_combout ),
	.datad(\interface|Write_Reg[2]~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1781_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1781 .lut_mask = 16'h4000;
defparam \interface|uREG|REG_mem~1781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1782 (
// Equation(s):
// \interface|uREG|REG_mem~1782_combout  = (\interface|uREG|REG_mem~1759_combout  & \interface|uREG|REG_mem~1781_combout )

	.dataa(\interface|uREG|REG_mem~1759_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1781_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1782_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1782 .lut_mask = 16'hAA00;
defparam \interface|uREG|REG_mem~1782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N19
dffeas \interface|uREG|REG_mem~738 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~738feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~738 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~738 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1787 (
// Equation(s):
// \interface|uREG|REG_mem~1787_combout  = (\interface|uIMEM|IMEM_mem~10_combout  & (\interface|Write_Reg[0]~1_combout  & (\interface|Write_Reg[3]~3_combout  & \interface|Write_Reg[2]~2_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~10_combout ),
	.datab(\interface|Write_Reg[0]~1_combout ),
	.datac(\interface|Write_Reg[3]~3_combout ),
	.datad(\interface|Write_Reg[2]~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1787_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1787 .lut_mask = 16'h8000;
defparam \interface|uREG|REG_mem~1787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1788 (
// Equation(s):
// \interface|uREG|REG_mem~1788_combout  = (\interface|uREG|REG_mem~1759_combout  & \interface|uREG|REG_mem~1787_combout )

	.dataa(\interface|uREG|REG_mem~1759_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1787_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1788_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1788 .lut_mask = 16'hAA00;
defparam \interface|uREG|REG_mem~1788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N17
dffeas \interface|uREG|REG_mem~994 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~994 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~994 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~962feeder (
// Equation(s):
// \interface|uREG|REG_mem~962feeder_combout  = \interface|Data_Write[2]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[2]~76_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~962feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~962feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~962feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1783 (
// Equation(s):
// \interface|uREG|REG_mem~1783_combout  = (\interface|uIMEM|IMEM_mem~10_combout  & (!\interface|Write_Reg[0]~1_combout  & (\interface|Write_Reg[3]~3_combout  & \interface|Write_Reg[2]~2_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~10_combout ),
	.datab(\interface|Write_Reg[0]~1_combout ),
	.datac(\interface|Write_Reg[3]~3_combout ),
	.datad(\interface|Write_Reg[2]~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1783_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1783 .lut_mask = 16'h2000;
defparam \interface|uREG|REG_mem~1783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1784 (
// Equation(s):
// \interface|uREG|REG_mem~1784_combout  = (\interface|uREG|REG_mem~1759_combout  & \interface|uREG|REG_mem~1783_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1759_combout ),
	.datad(\interface|uREG|REG_mem~1783_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1784_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1784 .lut_mask = 16'hF000;
defparam \interface|uREG|REG_mem~1784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N9
dffeas \interface|uREG|REG_mem~962 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~962feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~962 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~962 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1785 (
// Equation(s):
// \interface|uREG|REG_mem~1785_combout  = (\interface|uIMEM|IMEM_mem~10_combout  & (!\interface|Write_Reg[0]~1_combout  & (!\interface|Write_Reg[3]~3_combout  & \interface|Write_Reg[2]~2_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~10_combout ),
	.datab(\interface|Write_Reg[0]~1_combout ),
	.datac(\interface|Write_Reg[3]~3_combout ),
	.datad(\interface|Write_Reg[2]~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1785_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1785 .lut_mask = 16'h0200;
defparam \interface|uREG|REG_mem~1785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1786 (
// Equation(s):
// \interface|uREG|REG_mem~1786_combout  = (\interface|uREG|REG_mem~1759_combout  & \interface|uREG|REG_mem~1785_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1759_combout ),
	.datad(\interface|uREG|REG_mem~1785_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1786_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1786 .lut_mask = 16'hF000;
defparam \interface|uREG|REG_mem~1786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N11
dffeas \interface|uREG|REG_mem~706 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~706 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~706 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1708 (
// Equation(s):
// \interface|uREG|REG_mem~1708_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~962_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~706_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~962_q ),
	.datac(\interface|uREG|REG_mem~706_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1708_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1708 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1709 (
// Equation(s):
// \interface|uREG|REG_mem~1709_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1708_combout  & ((\interface|uREG|REG_mem~994_q ))) # (!\interface|uREG|REG_mem~1708_combout  & (\interface|uREG|REG_mem~738_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1708_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~738_q ),
	.datac(\interface|uREG|REG_mem~994_q ),
	.datad(\interface|uREG|REG_mem~1708_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1709_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1709 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1749 (
// Equation(s):
// \interface|uREG|REG_mem~1749_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1709_combout ) # (!\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~1704_combout  & 
// (\interface|uIMEM|IMEM_mem~1_combout )))

	.dataa(\interface|uREG|REG_mem~1704_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uIMEM|IMEM_mem~1_combout ),
	.datad(\interface|uREG|REG_mem~1709_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1749_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1749 .lut_mask = 16'hEC2C;
defparam \interface|uREG|REG_mem~1749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1754 (
// Equation(s):
// \interface|uREG|REG_mem~1754_combout  = (!\interface|Write_Reg[2]~2_combout  & ((\interface|uIMEM|IMEM_mem~3_combout  & (!\interface|uIMEM|IMEM_mem~10_combout )) # (!\interface|uIMEM|IMEM_mem~3_combout  & ((!\interface|ucontrol|WideOr3~0_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem~10_combout ),
	.datab(\interface|ucontrol|WideOr3~0_combout ),
	.datac(\interface|uIMEM|IMEM_mem~3_combout ),
	.datad(\interface|Write_Reg[2]~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1754_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1754 .lut_mask = 16'h0053;
defparam \interface|uREG|REG_mem~1754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1756 (
// Equation(s):
// \interface|uREG|REG_mem~1756_combout  = (!\interface|Write_Reg[2]~2_combout  & (!\interface|Write_Reg[3]~3_combout  & (!\interface|Write_Reg[0]~1_combout  & !\interface|uIMEM|IMEM_mem~10_combout )))

	.dataa(\interface|Write_Reg[2]~2_combout ),
	.datab(\interface|Write_Reg[3]~3_combout ),
	.datac(\interface|Write_Reg[0]~1_combout ),
	.datad(\interface|uIMEM|IMEM_mem~10_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1756_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1756 .lut_mask = 16'h0001;
defparam \interface|uREG|REG_mem~1756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1757 (
// Equation(s):
// \interface|uREG|REG_mem~1757_combout  = (\interface|uREG|REG_mem~1754_combout  & \interface|uREG|REG_mem~1756_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1754_combout ),
	.datad(\interface|uREG|REG_mem~1756_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1757_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1757 .lut_mask = 16'hF000;
defparam \interface|uREG|REG_mem~1757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N13
dffeas \interface|uREG|REG_mem~2 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~2 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1777 (
// Equation(s):
// \interface|uREG|REG_mem~1777_combout  = (\interface|Write_Reg[0]~1_combout  & (!\interface|uIMEM|IMEM_mem~10_combout  & (!\interface|Write_Reg[3]~3_combout  & !\interface|Write_Reg[2]~2_combout )))

	.dataa(\interface|Write_Reg[0]~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~10_combout ),
	.datac(\interface|Write_Reg[3]~3_combout ),
	.datad(\interface|Write_Reg[2]~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1777_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1777 .lut_mask = 16'h0002;
defparam \interface|uREG|REG_mem~1777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1798 (
// Equation(s):
// \interface|uREG|REG_mem~1798_combout  = (\interface|uREG|REG_mem~1754_combout  & \interface|uREG|REG_mem~1777_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1754_combout ),
	.datad(\interface|uREG|REG_mem~1777_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1798_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1798 .lut_mask = 16'hF000;
defparam \interface|uREG|REG_mem~1798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N3
dffeas \interface|uREG|REG_mem~34 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~34 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1715 (
// Equation(s):
// \interface|uREG|REG_mem~1715_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~34_q ))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~2_q ))))

	.dataa(\interface|uREG|REG_mem~2_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~34_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1715_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1715 .lut_mask = 16'hFC22;
defparam \interface|uREG|REG_mem~1715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1775 (
// Equation(s):
// \interface|uREG|REG_mem~1775_combout  = (\interface|Write_Reg[3]~3_combout  & (!\interface|uIMEM|IMEM_mem~10_combout  & (!\interface|Write_Reg[0]~1_combout  & !\interface|Write_Reg[2]~2_combout )))

	.dataa(\interface|Write_Reg[3]~3_combout ),
	.datab(\interface|uIMEM|IMEM_mem~10_combout ),
	.datac(\interface|Write_Reg[0]~1_combout ),
	.datad(\interface|Write_Reg[2]~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1775_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1775 .lut_mask = 16'h0002;
defparam \interface|uREG|REG_mem~1775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1797 (
// Equation(s):
// \interface|uREG|REG_mem~1797_combout  = (\interface|uREG|REG_mem~1754_combout  & \interface|uREG|REG_mem~1775_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1754_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1775_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1797_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1797 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N1
dffeas \interface|uREG|REG_mem~258 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~258 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~258 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1750 (
// Equation(s):
// \interface|uREG|REG_mem~1750_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1714_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~258_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1714_combout ),
	.datad(\interface|uREG|REG_mem~258_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1750_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1750 .lut_mask = 16'hE2C0;
defparam \interface|uREG|REG_mem~1750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~98feeder (
// Equation(s):
// \interface|uREG|REG_mem~98feeder_combout  = \interface|Data_Write[2]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[2]~76_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~98feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~98feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~98feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1761 (
// Equation(s):
// \interface|uREG|REG_mem~1761_combout  = (!\interface|Write_Reg[3]~3_combout  & (\interface|uIMEM|IMEM_mem~10_combout  & (\interface|Write_Reg[0]~1_combout  & !\interface|Write_Reg[2]~2_combout )))

	.dataa(\interface|Write_Reg[3]~3_combout ),
	.datab(\interface|uIMEM|IMEM_mem~10_combout ),
	.datac(\interface|Write_Reg[0]~1_combout ),
	.datad(\interface|Write_Reg[2]~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1761_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1761 .lut_mask = 16'h0040;
defparam \interface|uREG|REG_mem~1761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1794 (
// Equation(s):
// \interface|uREG|REG_mem~1794_combout  = (\interface|uREG|REG_mem~1754_combout  & \interface|uREG|REG_mem~1761_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1754_combout ),
	.datad(\interface|uREG|REG_mem~1761_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1794_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1794 .lut_mask = 16'hF000;
defparam \interface|uREG|REG_mem~1794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N5
dffeas \interface|uREG|REG_mem~98 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~98 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1763 (
// Equation(s):
// \interface|uREG|REG_mem~1763_combout  = (!\interface|Write_Reg[3]~3_combout  & (\interface|uIMEM|IMEM_mem~10_combout  & (!\interface|Write_Reg[0]~1_combout  & !\interface|Write_Reg[2]~2_combout )))

	.dataa(\interface|Write_Reg[3]~3_combout ),
	.datab(\interface|uIMEM|IMEM_mem~10_combout ),
	.datac(\interface|Write_Reg[0]~1_combout ),
	.datad(\interface|Write_Reg[2]~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1763_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1763 .lut_mask = 16'h0004;
defparam \interface|uREG|REG_mem~1763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1795 (
// Equation(s):
// \interface|uREG|REG_mem~1795_combout  = (\interface|uREG|REG_mem~1754_combout  & \interface|uREG|REG_mem~1763_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1754_combout ),
	.datad(\interface|uREG|REG_mem~1763_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1795_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1795 .lut_mask = 16'hF000;
defparam \interface|uREG|REG_mem~1795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N7
dffeas \interface|uREG|REG_mem~66 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~66 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1713 (
// Equation(s):
// \interface|uREG|REG_mem~1713_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~98_q )) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~66_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~98_q ),
	.datac(\interface|uREG|REG_mem~66_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1713_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1713 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1838 (
// Equation(s):
// \interface|uREG|REG_mem~1838_combout  = (\interface|uREG|REG_mem~1713_combout  & ((\interface|uPC|PC_current [4]) # ((!\interface|uREG|REG_mem~354_q ) # (!\interface|uIMEM|IMEM_mem~4_combout ))))

	.dataa(\interface|uPC|PC_current [4]),
	.datab(\interface|uIMEM|IMEM_mem~4_combout ),
	.datac(\interface|uREG|REG_mem~354_q ),
	.datad(\interface|uREG|REG_mem~1713_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1838_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1838 .lut_mask = 16'hBF00;
defparam \interface|uREG|REG_mem~1838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~290feeder (
// Equation(s):
// \interface|uREG|REG_mem~290feeder_combout  = \interface|Data_Write[2]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[2]~76_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~290feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~290feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~290feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1753 (
// Equation(s):
// \interface|uREG|REG_mem~1753_combout  = (\interface|Write_Reg[3]~3_combout  & (!\interface|uIMEM|IMEM_mem~10_combout  & (\interface|Write_Reg[0]~1_combout  & !\interface|Write_Reg[2]~2_combout )))

	.dataa(\interface|Write_Reg[3]~3_combout ),
	.datab(\interface|uIMEM|IMEM_mem~10_combout ),
	.datac(\interface|Write_Reg[0]~1_combout ),
	.datad(\interface|Write_Reg[2]~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1753_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1753 .lut_mask = 16'h0020;
defparam \interface|uREG|REG_mem~1753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1755 (
// Equation(s):
// \interface|uREG|REG_mem~1755_combout  = (\interface|uREG|REG_mem~1754_combout  & \interface|uREG|REG_mem~1753_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1754_combout ),
	.datad(\interface|uREG|REG_mem~1753_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1755_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1755 .lut_mask = 16'hF000;
defparam \interface|uREG|REG_mem~1755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y52_N13
dffeas \interface|uREG|REG_mem~290 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~290feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~290 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~290 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1751 (
// Equation(s):
// \interface|uREG|REG_mem~1751_combout  = (\interface|uREG|REG_mem~290_q  & (((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uREG|REG_mem~290_q  & (\interface|uIMEM|IMEM_mem~5_combout  $ (((\interface|uIMEM|IMEM_mem~9_combout  & 
// \interface|uREG|REG_mem~1838_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1838_combout ),
	.datad(\interface|uREG|REG_mem~290_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1751_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1751 .lut_mask = 16'hCC6A;
defparam \interface|uREG|REG_mem~1751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1752 (
// Equation(s):
// \interface|uREG|REG_mem~1752_combout  = (\interface|uREG|REG_mem~1715_combout  & ((\interface|uREG|REG_mem~1749_combout  & (\interface|uREG|REG_mem~1750_combout  & \interface|uREG|REG_mem~1751_combout )) # (!\interface|uREG|REG_mem~1749_combout  & 
// ((!\interface|uREG|REG_mem~1751_combout ))))) # (!\interface|uREG|REG_mem~1715_combout  & (\interface|uREG|REG_mem~1750_combout ))

	.dataa(\interface|uREG|REG_mem~1715_combout ),
	.datab(\interface|uREG|REG_mem~1750_combout ),
	.datac(\interface|uREG|REG_mem~1749_combout ),
	.datad(\interface|uREG|REG_mem~1751_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1752_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1752 .lut_mask = 16'hC44E;
defparam \interface|uREG|REG_mem~1752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1839 (
// Equation(s):
// \interface|uREG|REG_mem~1839_combout  = (\interface|uPC|PC_current [4] & (((\interface|uREG|REG_mem~1752_combout )))) # (!\interface|uPC|PC_current [4] & ((\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~1749_combout )) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uREG|REG_mem~1752_combout )))))

	.dataa(\interface|uPC|PC_current [4]),
	.datab(\interface|uIMEM|IMEM_mem~0_combout ),
	.datac(\interface|uREG|REG_mem~1749_combout ),
	.datad(\interface|uREG|REG_mem~1752_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1839_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1839 .lut_mask = 16'hFB40;
defparam \interface|uREG|REG_mem~1839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~34feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~34feeder_combout  = \interface|uREG|REG_mem~1839_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1839_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~34feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~34feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~34feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
cycloneiv_lcell_comb \interface|ucontrol|Decoder0~0 (
// Equation(s):
// \interface|ucontrol|Decoder0~0_combout  = (!\interface|uPC|PC_current [0] & (!\interface|uPC|PC_current [4] & (!\interface|uPC|PC_current [2] & !\interface|uPC|PC_current [3])))

	.dataa(\interface|uPC|PC_current [0]),
	.datab(\interface|uPC|PC_current [4]),
	.datac(\interface|uPC|PC_current [2]),
	.datad(\interface|uPC|PC_current [3]),
	.cin(gnd),
	.combout(\interface|ucontrol|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|Decoder0~0 .lut_mask = 16'h0001;
defparam \interface|ucontrol|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1765 (
// Equation(s):
// \interface|uREG|REG_mem~1765_combout  = (\interface|Write_Reg[3]~3_combout  & (\interface|uIMEM|IMEM_mem~10_combout  & (\interface|Write_Reg[0]~1_combout  & !\interface|Write_Reg[2]~2_combout )))

	.dataa(\interface|Write_Reg[3]~3_combout ),
	.datab(\interface|uIMEM|IMEM_mem~10_combout ),
	.datac(\interface|Write_Reg[0]~1_combout ),
	.datad(\interface|Write_Reg[2]~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1765_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1765 .lut_mask = 16'h0080;
defparam \interface|uREG|REG_mem~1765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1796 (
// Equation(s):
// \interface|uREG|REG_mem~1796_combout  = (\interface|uREG|REG_mem~1765_combout  & \interface|uREG|REG_mem~1754_combout )

	.dataa(\interface|uREG|REG_mem~1765_combout ),
	.datab(\interface|uREG|REG_mem~1754_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1796_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1796 .lut_mask = 16'h8888;
defparam \interface|uREG|REG_mem~1796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N15
dffeas \interface|uREG|REG_mem~353 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[1]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~353 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~353 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y46_N25
dffeas \interface|uREG|REG_mem~65 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[1]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~65 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~97feeder (
// Equation(s):
// \interface|uREG|REG_mem~97feeder_combout  = \interface|Data_Write[1]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[1]~77_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~97feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~97feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~97feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y46_N27
dffeas \interface|uREG|REG_mem~97 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~97 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1734 (
// Equation(s):
// \interface|uREG|REG_mem~1734_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uIMEM|IMEM_mem~8_combout )) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~97_q ))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~65_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~65_q ),
	.datad(\interface|uREG|REG_mem~97_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1734_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1734 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1836 (
// Equation(s):
// \interface|uREG|REG_mem~1836_combout  = (\interface|uIMEM|IMEM_mem~4_combout  & ((\interface|uREG|REG_mem~1734_combout  & ((\interface|uREG|REG_mem~353_q ) # (\interface|uPC|PC_current [4]))) # (!\interface|uREG|REG_mem~1734_combout  & 
// ((!\interface|uPC|PC_current [4]))))) # (!\interface|uIMEM|IMEM_mem~4_combout  & (((\interface|uREG|REG_mem~1734_combout ))))

	.dataa(\interface|uREG|REG_mem~353_q ),
	.datab(\interface|uIMEM|IMEM_mem~4_combout ),
	.datac(\interface|uREG|REG_mem~1734_combout ),
	.datad(\interface|uPC|PC_current [4]),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1836_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1836 .lut_mask = 16'hF0BC;
defparam \interface|uREG|REG_mem~1836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~737feeder (
// Equation(s):
// \interface|uREG|REG_mem~737feeder_combout  = \interface|Data_Write[1]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[1]~77_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~737feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~737feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~737feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N5
dffeas \interface|uREG|REG_mem~737 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~737feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~737 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~737 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~321feeder (
// Equation(s):
// \interface|uREG|REG_mem~321feeder_combout  = \interface|Data_Write[1]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[1]~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~321feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~321feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~321feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1758 (
// Equation(s):
// \interface|uREG|REG_mem~1758_combout  = (\interface|Write_Reg[3]~3_combout  & (\interface|uIMEM|IMEM_mem~10_combout  & (!\interface|Write_Reg[0]~1_combout  & !\interface|Write_Reg[2]~2_combout )))

	.dataa(\interface|Write_Reg[3]~3_combout ),
	.datab(\interface|uIMEM|IMEM_mem~10_combout ),
	.datac(\interface|Write_Reg[0]~1_combout ),
	.datad(\interface|Write_Reg[2]~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1758_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1758 .lut_mask = 16'h0008;
defparam \interface|uREG|REG_mem~1758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1793 (
// Equation(s):
// \interface|uREG|REG_mem~1793_combout  = (\interface|uREG|REG_mem~1754_combout  & \interface|uREG|REG_mem~1758_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1754_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1758_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1793_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1793 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N23
dffeas \interface|uREG|REG_mem~321 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~321feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~321 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1747 (
// Equation(s):
// \interface|uREG|REG_mem~1747_combout  = (\interface|uREG|REG_mem~1734_combout ) # ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~737_q )) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~321_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~737_q ),
	.datac(\interface|uREG|REG_mem~321_q ),
	.datad(\interface|uREG|REG_mem~1734_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1747_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1747 .lut_mask = 16'hFFD8;
defparam \interface|uREG|REG_mem~1747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~289feeder (
// Equation(s):
// \interface|uREG|REG_mem~289feeder_combout  = \interface|Data_Write[1]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[1]~77_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~289feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~289feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~289feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y47_N3
dffeas \interface|uREG|REG_mem~289 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~289feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~289 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y49_N7
dffeas \interface|uREG|REG_mem~257 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[1]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~257 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~257 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N25
dffeas \interface|uREG|REG_mem~33 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[1]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~33 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1736 (
// Equation(s):
// \interface|uREG|REG_mem~1736_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~5_combout ) # ((\interface|uREG|REG_mem~33_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~5_combout  & 
// ((\interface|uREG|REG_mem~1_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~33_q ),
	.datad(\interface|uREG|REG_mem~1_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1736_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1736 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1737 (
// Equation(s):
// \interface|uREG|REG_mem~1737_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1736_combout  & (\interface|uREG|REG_mem~289_q )) # (!\interface|uREG|REG_mem~1736_combout  & ((\interface|uREG|REG_mem~257_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1736_combout ))))

	.dataa(\interface|uREG|REG_mem~289_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~257_q ),
	.datad(\interface|uREG|REG_mem~1736_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1737_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1737 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1748 (
// Equation(s):
// \interface|uREG|REG_mem~1748_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~1836_combout  & (\interface|uREG|REG_mem~1747_combout ))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1737_combout ))))

	.dataa(\interface|uREG|REG_mem~1836_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1747_combout ),
	.datad(\interface|uREG|REG_mem~1737_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1748_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1748 .lut_mask = 16'hB380;
defparam \interface|uREG|REG_mem~1748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~961feeder (
// Equation(s):
// \interface|uREG|REG_mem~961feeder_combout  = \interface|Data_Write[1]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[1]~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~961feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~961feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~961feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N1
dffeas \interface|uREG|REG_mem~961 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~961feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~961 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~961 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N27
dffeas \interface|uREG|REG_mem~705 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[1]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~705 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~705 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1729 (
// Equation(s):
// \interface|uREG|REG_mem~1729_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~961_q ) # ((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~705_q  & 
// !\interface|uIMEM|IMEM_mem~8_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~961_q ),
	.datac(\interface|uREG|REG_mem~705_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1729_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1729 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1834 (
// Equation(s):
// \interface|uREG|REG_mem~1834_combout  = (\interface|uPC|PC_current [4] & (((\interface|uREG|REG_mem~321_q )))) # (!\interface|uPC|PC_current [4] & ((\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uREG|REG_mem~737_q ))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~321_q ))))

	.dataa(\interface|uPC|PC_current [4]),
	.datab(\interface|uIMEM|IMEM_mem~0_combout ),
	.datac(\interface|uREG|REG_mem~321_q ),
	.datad(\interface|uREG|REG_mem~737_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1834_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1834 .lut_mask = 16'hF4B0;
defparam \interface|uREG|REG_mem~1834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N23
dffeas \interface|uREG|REG_mem~993 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[1]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~993 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~993 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1746 (
// Equation(s):
// \interface|uREG|REG_mem~1746_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1729_combout  & ((\interface|uREG|REG_mem~993_q ))) # (!\interface|uREG|REG_mem~1729_combout  & (\interface|uREG|REG_mem~1834_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~1729_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1729_combout ),
	.datac(\interface|uREG|REG_mem~1834_combout ),
	.datad(\interface|uREG|REG_mem~993_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1746_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1746 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y47_N5
dffeas \interface|uREG|REG_mem~897 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[1]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~897 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~897 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y47_N3
dffeas \interface|uREG|REG_mem~641 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[1]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~641 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~641 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1724 (
// Equation(s):
// \interface|uREG|REG_mem~1724_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~897_q ) # ((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~641_q  & 
// !\interface|uIMEM|IMEM_mem~8_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~897_q ),
	.datac(\interface|uREG|REG_mem~641_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1724_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1724 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N15
dffeas \interface|uREG|REG_mem~673 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[1]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~673 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~673 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~929feeder (
// Equation(s):
// \interface|uREG|REG_mem~929feeder_combout  = \interface|Data_Write[1]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[1]~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~929feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~929feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~929feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N13
dffeas \interface|uREG|REG_mem~929 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~929feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~929 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~929 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1745 (
// Equation(s):
// \interface|uREG|REG_mem~1745_combout  = (\interface|uREG|REG_mem~1724_combout  & (((\interface|uREG|REG_mem~929_q )) # (!\interface|uIMEM|IMEM_mem~8_combout ))) # (!\interface|uREG|REG_mem~1724_combout  & (\interface|uIMEM|IMEM_mem~8_combout  & 
// (\interface|uREG|REG_mem~673_q )))

	.dataa(\interface|uREG|REG_mem~1724_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~673_q ),
	.datad(\interface|uREG|REG_mem~929_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1745_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1745 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1835 (
// Equation(s):
// \interface|uREG|REG_mem~1835_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~1746_combout )) # (!\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~1745_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~1745_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~1746_combout ),
	.datad(\interface|uREG|REG_mem~1745_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1835_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1835 .lut_mask = 16'hF780;
defparam \interface|uREG|REG_mem~1835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1837 (
// Equation(s):
// \interface|uREG|REG_mem~1837_combout  = (\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uPC|PC_current [4] & (\interface|uREG|REG_mem~1748_combout )) # (!\interface|uPC|PC_current [4] & ((\interface|uREG|REG_mem~1835_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (((\interface|uREG|REG_mem~1748_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~0_combout ),
	.datab(\interface|uPC|PC_current [4]),
	.datac(\interface|uREG|REG_mem~1748_combout ),
	.datad(\interface|uREG|REG_mem~1835_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1837_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1837 .lut_mask = 16'hF2D0;
defparam \interface|uREG|REG_mem~1837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~33feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~33feeder_combout  = \interface|uREG|REG_mem~1837_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1837_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~33feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~33feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~33feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y46_N15
dffeas \interface|uDMEM|DMEM_mem~33 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~33 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~618 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~618_combout  = (\interface|uALU|Add0~2_combout  & (!\interface|uALU|Add0~6_combout  & (\interface|uALU|Add0~0_combout  & !\interface|uALU|Add0~4_combout )))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uALU|Add0~0_combout ),
	.datad(\interface|uALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~618_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~618 .lut_mask = 16'h0020;
defparam \interface|uDMEM|DMEM_mem~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N8
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~619 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~619_combout  = (\interface|uDMEM|DMEM_mem~618_combout  & (\interface|ucontrol|Decoder0~0_combout  & \interface|uPC|PC_current [1]))

	.dataa(\interface|uDMEM|DMEM_mem~618_combout ),
	.datab(\interface|ucontrol|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\interface|uPC|PC_current [1]),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~619_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~619 .lut_mask = 16'h8800;
defparam \interface|uDMEM|DMEM_mem~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y46_N27
dffeas \interface|uDMEM|DMEM_mem~97 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1837_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~97 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~650 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~650_combout  = !\interface|uREG|REG_mem~1837_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1837_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~650_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~650 .lut_mask = 16'h00FF;
defparam \interface|uDMEM|DMEM_mem~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~616 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~616_combout  = (!\interface|uALU|Add0~0_combout  & (!\interface|uALU|Add0~2_combout  & (!\interface|uALU|Add0~6_combout  & !\interface|uALU|Add0~4_combout )))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uALU|Add0~6_combout ),
	.datad(\interface|uALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~616_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~616 .lut_mask = 16'h0001;
defparam \interface|uDMEM|DMEM_mem~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~617 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~617_combout  = (\interface|uPC|PC_current [1] & (\interface|ucontrol|Decoder0~0_combout  & \interface|uDMEM|DMEM_mem~616_combout ))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(\interface|ucontrol|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\interface|uDMEM|DMEM_mem~616_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~617_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~617 .lut_mask = 16'h8800;
defparam \interface|uDMEM|DMEM_mem~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N23
dffeas \interface|uDMEM|DMEM_mem~1 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~650_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~1 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~614 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~614_combout  = (!\interface|uALU|Add0~0_combout  & (\interface|uALU|Add0~2_combout  & (!\interface|uALU|Add0~6_combout  & !\interface|uALU|Add0~4_combout )))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uALU|Add0~6_combout ),
	.datad(\interface|uALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~614_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~614 .lut_mask = 16'h0004;
defparam \interface|uDMEM|DMEM_mem~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~615 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~615_combout  = (\interface|uPC|PC_current [1] & (\interface|ucontrol|Decoder0~0_combout  & \interface|uDMEM|DMEM_mem~614_combout ))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(\interface|ucontrol|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\interface|uDMEM|DMEM_mem~614_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~615_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~615 .lut_mask = 16'h8800;
defparam \interface|uDMEM|DMEM_mem~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y46_N25
dffeas \interface|uDMEM|DMEM_mem~65 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1837_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~65 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~487 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~487_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~65_q ))) # 
// (!\interface|uALU|Add0~2_combout  & (!\interface|uDMEM|DMEM_mem~1_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~1_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~65_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~487_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~487 .lut_mask = 16'hFC11;
defparam \interface|uDMEM|DMEM_mem~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~488 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~488_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~487_combout  & ((\interface|uDMEM|DMEM_mem~97_q ))) # (!\interface|uDMEM|DMEM_mem~487_combout  & (\interface|uDMEM|DMEM_mem~33_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~487_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~33_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~97_q ),
	.datad(\interface|uDMEM|DMEM_mem~487_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~488_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~488 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~610 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~610_combout  = (!\interface|uALU|Add0~0_combout  & (\interface|uALU|Add0~2_combout  & (!\interface|uALU|Add0~4_combout  & \interface|uALU|Add0~6_combout )))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uALU|Add0~4_combout ),
	.datad(\interface|uALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~610_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~610 .lut_mask = 16'h0400;
defparam \interface|uDMEM|DMEM_mem~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~611 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~611_combout  = (\interface|uPC|PC_current [1] & (\interface|ucontrol|Decoder0~0_combout  & \interface|uDMEM|DMEM_mem~610_combout ))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(gnd),
	.datac(\interface|ucontrol|Decoder0~0_combout ),
	.datad(\interface|uDMEM|DMEM_mem~610_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~611_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~611 .lut_mask = 16'hA000;
defparam \interface|uDMEM|DMEM_mem~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N11
dffeas \interface|uDMEM|DMEM_mem~321 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1837_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~321 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~289feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~289feeder_combout  = \interface|uREG|REG_mem~1837_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1837_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~289feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~289feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~289feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~606 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~606_combout  = (!\interface|uALU|Add0~2_combout  & (\interface|uALU|Add0~0_combout  & (\interface|uALU|Add0~6_combout  & !\interface|uALU|Add0~4_combout )))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uALU|Add0~6_combout ),
	.datad(\interface|uALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~606_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~606 .lut_mask = 16'h0040;
defparam \interface|uDMEM|DMEM_mem~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~607 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~607_combout  = (\interface|uPC|PC_current [1] & (\interface|ucontrol|Decoder0~0_combout  & \interface|uDMEM|DMEM_mem~606_combout ))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(\interface|ucontrol|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\interface|uDMEM|DMEM_mem~606_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~607_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~607 .lut_mask = 16'h8800;
defparam \interface|uDMEM|DMEM_mem~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N13
dffeas \interface|uDMEM|DMEM_mem~289 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~289feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~289 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~289 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~608 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~608_combout  = (!\interface|uALU|Add0~0_combout  & (!\interface|uALU|Add0~2_combout  & (!\interface|uALU|Add0~4_combout  & \interface|uALU|Add0~6_combout )))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uALU|Add0~4_combout ),
	.datad(\interface|uALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~608_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~608 .lut_mask = 16'h0100;
defparam \interface|uDMEM|DMEM_mem~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~609 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~609_combout  = (\interface|uPC|PC_current [1] & (\interface|ucontrol|Decoder0~0_combout  & \interface|uDMEM|DMEM_mem~608_combout ))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(gnd),
	.datac(\interface|ucontrol|Decoder0~0_combout ),
	.datad(\interface|uDMEM|DMEM_mem~608_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~609_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~609 .lut_mask = 16'hA000;
defparam \interface|uDMEM|DMEM_mem~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N7
dffeas \interface|uDMEM|DMEM_mem~257 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1837_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~257 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~257 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~485 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~485_combout  = (\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~289_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~257_q )))

	.dataa(\interface|uDMEM|DMEM_mem~289_q ),
	.datab(gnd),
	.datac(\interface|uDMEM|DMEM_mem~257_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~485_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~485 .lut_mask = 16'hAAF0;
defparam \interface|uDMEM|DMEM_mem~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~486 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~486_combout  = (\interface|uALU|Add0~2_combout  & (!\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~321_q ))) # (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~485_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~321_q ),
	.datad(\interface|uDMEM|DMEM_mem~485_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~486_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~486 .lut_mask = 16'h7340;
defparam \interface|uDMEM|DMEM_mem~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~489 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~489_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~486_combout ))) # (!\interface|uALU|Add0~6_combout  & (\interface|uDMEM|DMEM_mem~488_combout ))))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~488_combout ),
	.datad(\interface|uDMEM|DMEM_mem~486_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~489_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~489 .lut_mask = 16'h5410;
defparam \interface|uDMEM|DMEM_mem~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~161feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~161feeder_combout  = \interface|uREG|REG_mem~1837_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1837_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~161feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~161feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~161feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~622 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~622_combout  = (!\interface|uALU|Add0~2_combout  & (\interface|uALU|Add0~0_combout  & (!\interface|uALU|Add0~6_combout  & \interface|uALU|Add0~4_combout )))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uALU|Add0~6_combout ),
	.datad(\interface|uALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~622_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~622 .lut_mask = 16'h0400;
defparam \interface|uDMEM|DMEM_mem~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~623 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~623_combout  = (\interface|uPC|PC_current [1] & (\interface|ucontrol|Decoder0~0_combout  & \interface|uDMEM|DMEM_mem~622_combout ))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(\interface|ucontrol|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\interface|uDMEM|DMEM_mem~622_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~623_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~623 .lut_mask = 16'h8800;
defparam \interface|uDMEM|DMEM_mem~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N7
dffeas \interface|uDMEM|DMEM_mem~161 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~161feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~161 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~624 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~624_combout  = (!\interface|uALU|Add0~2_combout  & (!\interface|uALU|Add0~0_combout  & (!\interface|uALU|Add0~6_combout  & \interface|uALU|Add0~4_combout )))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uALU|Add0~6_combout ),
	.datad(\interface|uALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~624_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~624 .lut_mask = 16'h0100;
defparam \interface|uDMEM|DMEM_mem~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~625 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~625_combout  = (\interface|uPC|PC_current [1] & (\interface|ucontrol|Decoder0~0_combout  & \interface|uDMEM|DMEM_mem~624_combout ))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(\interface|ucontrol|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\interface|uDMEM|DMEM_mem~624_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~625_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~625 .lut_mask = 16'h8800;
defparam \interface|uDMEM|DMEM_mem~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N27
dffeas \interface|uDMEM|DMEM_mem~129 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1837_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~129 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~490 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~490_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~161_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~129_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~161_q ),
	.datac(\interface|uDMEM|DMEM_mem~129_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~490_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~490 .lut_mask = 16'hAAD8;
defparam \interface|uDMEM|DMEM_mem~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~193feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~193feeder_combout  = \interface|uREG|REG_mem~1837_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1837_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~193feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~193feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~193feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~620 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~620_combout  = (\interface|uALU|Add0~2_combout  & (!\interface|uALU|Add0~0_combout  & (!\interface|uALU|Add0~6_combout  & \interface|uALU|Add0~4_combout )))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uALU|Add0~6_combout ),
	.datad(\interface|uALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~620_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~620 .lut_mask = 16'h0200;
defparam \interface|uDMEM|DMEM_mem~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N8
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~621 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~621_combout  = (\interface|uPC|PC_current [1] & (\interface|ucontrol|Decoder0~0_combout  & \interface|uDMEM|DMEM_mem~620_combout ))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(\interface|ucontrol|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\interface|uDMEM|DMEM_mem~620_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~621_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~621 .lut_mask = 16'h8800;
defparam \interface|uDMEM|DMEM_mem~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N13
dffeas \interface|uDMEM|DMEM_mem~193 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~193feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~193 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~626 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~626_combout  = (\interface|uALU|Add0~2_combout  & (\interface|uALU|Add0~0_combout  & (!\interface|uALU|Add0~6_combout  & \interface|uALU|Add0~4_combout )))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uALU|Add0~6_combout ),
	.datad(\interface|uALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~626_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~626 .lut_mask = 16'h0800;
defparam \interface|uDMEM|DMEM_mem~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~627 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~627_combout  = (\interface|uPC|PC_current [1] & (\interface|ucontrol|Decoder0~0_combout  & \interface|uDMEM|DMEM_mem~626_combout ))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(\interface|ucontrol|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\interface|uDMEM|DMEM_mem~626_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~627_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~627 .lut_mask = 16'h8800;
defparam \interface|uDMEM|DMEM_mem~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N29
dffeas \interface|uDMEM|DMEM_mem~225 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1837_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~225 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~491 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~491_combout  = (\interface|uDMEM|DMEM_mem~490_combout  & (((\interface|uDMEM|DMEM_mem~225_q ) # (!\interface|uALU|Add0~2_combout )))) # (!\interface|uDMEM|DMEM_mem~490_combout  & (\interface|uDMEM|DMEM_mem~193_q  & 
// ((\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~490_combout ),
	.datab(\interface|uDMEM|DMEM_mem~193_q ),
	.datac(\interface|uDMEM|DMEM_mem~225_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~491_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~491 .lut_mask = 16'hE4AA;
defparam \interface|uDMEM|DMEM_mem~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~633 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~633_combout  = (\interface|uDMEM|DMEM_mem~489_combout ) # ((\interface|uALU|Add0~4_combout  & (!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~491_combout )))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~489_combout ),
	.datad(\interface|uDMEM|DMEM_mem~491_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~633_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~633 .lut_mask = 16'hF2F0;
defparam \interface|uDMEM|DMEM_mem~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N26
cycloneiv_lcell_comb \interface|Data_Write[1]~77 (
// Equation(s):
// \interface|Data_Write[1]~77_combout  = (\interface|uPC|PC_current [1] & ((\interface|ucontrol|Decoder0~3_combout  & ((\interface|uDMEM|DMEM_mem~633_combout ))) # (!\interface|ucontrol|Decoder0~3_combout  & (\interface|uALU|Add0~2_combout )))) # 
// (!\interface|uPC|PC_current [1] & (((\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(\interface|ucontrol|Decoder0~3_combout ),
	.datac(\interface|uALU|Add0~2_combout ),
	.datad(\interface|uDMEM|DMEM_mem~633_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[1]~77_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[1]~77 .lut_mask = 16'hF870;
defparam \interface|Data_Write[1]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1feeder (
// Equation(s):
// \interface|uREG|REG_mem~1feeder_combout  = \interface|Data_Write[1]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[1]~77_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~1feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y47_N29
dffeas \interface|uREG|REG_mem~1 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1721 (
// Equation(s):
// \interface|uREG|REG_mem~1721_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~289_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~1_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (\interface|uREG|REG_mem~1_q ))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uREG|REG_mem~1_q ),
	.datac(\interface|uPC|PC_current [2]),
	.datad(\interface|uREG|REG_mem~289_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1721_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1721 .lut_mask = 16'hEC4C;
defparam \interface|uREG|REG_mem~1721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N22
cycloneiv_lcell_comb \interface|ALU_operand_2[1]~41 (
// Equation(s):
// \interface|ALU_operand_2[1]~41_combout  = (!\interface|uPC|PC_current [1] & (\interface|uIMEM|IMEM_mem~2_combout  & \interface|uPC|PC_current [0]))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem~2_combout ),
	.datad(\interface|uPC|PC_current [0]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[1]~41 .lut_mask = 16'h5000;
defparam \interface|ALU_operand_2[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N10
cycloneiv_lcell_comb \interface|ALU_operand_2[1]~45 (
// Equation(s):
// \interface|ALU_operand_2[1]~45_combout  = (\interface|ucontrol|WideOr2~0_combout  & (((\interface|ALU_operand_2[1]~41_combout )))) # (!\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~0_combout  & ((!\interface|uPC|PC_current [4]))))

	.dataa(\interface|uIMEM|IMEM_mem~0_combout ),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(\interface|ALU_operand_2[1]~41_combout ),
	.datad(\interface|uPC|PC_current [4]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[1]~45_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[1]~45 .lut_mask = 16'hC0E2;
defparam \interface|ALU_operand_2[1]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~865feeder (
// Equation(s):
// \interface|uREG|REG_mem~865feeder_combout  = \interface|Data_Write[1]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[1]~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~865feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~865feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~865feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1766 (
// Equation(s):
// \interface|uREG|REG_mem~1766_combout  = (\interface|uREG|REG_mem~1765_combout  & \interface|uREG|REG_mem~1759_combout )

	.dataa(\interface|uREG|REG_mem~1765_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1759_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1766_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1766 .lut_mask = 16'hAA00;
defparam \interface|uREG|REG_mem~1766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N23
dffeas \interface|uREG|REG_mem~865 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~865feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~865 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~865 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1760 (
// Equation(s):
// \interface|uREG|REG_mem~1760_combout  = (\interface|uREG|REG_mem~1759_combout  & \interface|uREG|REG_mem~1758_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1759_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1758_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1760_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1760 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N21
dffeas \interface|uREG|REG_mem~833 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[1]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~833 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~833 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1764 (
// Equation(s):
// \interface|uREG|REG_mem~1764_combout  = (\interface|uREG|REG_mem~1759_combout  & \interface|uREG|REG_mem~1763_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1759_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1763_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1764_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1764 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N31
dffeas \interface|uREG|REG_mem~577 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[1]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~577 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~577 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~609feeder (
// Equation(s):
// \interface|uREG|REG_mem~609feeder_combout  = \interface|Data_Write[1]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[1]~77_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~609feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~609feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~609feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1762 (
// Equation(s):
// \interface|uREG|REG_mem~1762_combout  = (\interface|uREG|REG_mem~1759_combout  & \interface|uREG|REG_mem~1761_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1759_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1761_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1762_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1762 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N13
dffeas \interface|uREG|REG_mem~609 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~609feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~609 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~609 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1722 (
// Equation(s):
// \interface|uREG|REG_mem~1722_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~5_combout ) # ((\interface|uREG|REG_mem~609_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~5_combout  & 
// (\interface|uREG|REG_mem~577_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~577_q ),
	.datad(\interface|uREG|REG_mem~609_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1722_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1722 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1723 (
// Equation(s):
// \interface|uREG|REG_mem~1723_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1722_combout  & (\interface|uREG|REG_mem~865_q )) # (!\interface|uREG|REG_mem~1722_combout  & ((\interface|uREG|REG_mem~833_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1722_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~865_q ),
	.datac(\interface|uREG|REG_mem~833_q ),
	.datad(\interface|uREG|REG_mem~1722_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1723_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1723 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1730 (
// Equation(s):
// \interface|uREG|REG_mem~1730_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1729_combout  & ((\interface|uREG|REG_mem~993_q ))) # (!\interface|uREG|REG_mem~1729_combout  & (\interface|uREG|REG_mem~737_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1729_combout ))))

	.dataa(\interface|uREG|REG_mem~737_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~993_q ),
	.datad(\interface|uREG|REG_mem~1729_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1730_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1730 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1725 (
// Equation(s):
// \interface|uREG|REG_mem~1725_combout  = (\interface|uREG|REG_mem~1724_combout  & ((\interface|uREG|REG_mem~929_q ) # ((!\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uREG|REG_mem~1724_combout  & (((\interface|uREG|REG_mem~673_q  & 
// \interface|uIMEM|IMEM_mem~8_combout ))))

	.dataa(\interface|uREG|REG_mem~929_q ),
	.datab(\interface|uREG|REG_mem~673_q ),
	.datac(\interface|uREG|REG_mem~1724_combout ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1725_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1725 .lut_mask = 16'hACF0;
defparam \interface|uREG|REG_mem~1725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y49_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~769feeder (
// Equation(s):
// \interface|uREG|REG_mem~769feeder_combout  = \interface|Data_Write[1]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[1]~77_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~769feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~769feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~769feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1776 (
// Equation(s):
// \interface|uREG|REG_mem~1776_combout  = (\interface|uREG|REG_mem~1759_combout  & \interface|uREG|REG_mem~1775_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1759_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1775_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1776_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1776 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y49_N13
dffeas \interface|uREG|REG_mem~769 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~769feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~769 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~769 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1780 (
// Equation(s):
// \interface|uREG|REG_mem~1780_combout  = (\interface|uREG|REG_mem~1759_combout  & \interface|uREG|REG_mem~1753_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1759_combout ),
	.datad(\interface|uREG|REG_mem~1753_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1780_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1780 .lut_mask = 16'hF000;
defparam \interface|uREG|REG_mem~1780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N13
dffeas \interface|uREG|REG_mem~801 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[1]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~801 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~801 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~545feeder (
// Equation(s):
// \interface|uREG|REG_mem~545feeder_combout  = \interface|Data_Write[1]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[1]~77_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~545feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~545feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~545feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1778 (
// Equation(s):
// \interface|uREG|REG_mem~1778_combout  = (\interface|uREG|REG_mem~1759_combout  & \interface|uREG|REG_mem~1777_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1759_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1777_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1778_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1778 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y47_N29
dffeas \interface|uREG|REG_mem~545 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~545feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~545 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~545 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1779 (
// Equation(s):
// \interface|uREG|REG_mem~1779_combout  = (\interface|uREG|REG_mem~1759_combout  & \interface|uREG|REG_mem~1756_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1759_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1756_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1779_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1779 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y47_N27
dffeas \interface|uREG|REG_mem~513 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[1]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~513 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~513 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1726 (
// Equation(s):
// \interface|uREG|REG_mem~1726_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~545_q ) # ((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~513_q  & 
// !\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~545_q ),
	.datac(\interface|uREG|REG_mem~513_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1726_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1726 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1727 (
// Equation(s):
// \interface|uREG|REG_mem~1727_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1726_combout  & ((\interface|uREG|REG_mem~801_q ))) # (!\interface|uREG|REG_mem~1726_combout  & (\interface|uREG|REG_mem~769_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1726_combout ))))

	.dataa(\interface|uREG|REG_mem~769_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~801_q ),
	.datad(\interface|uREG|REG_mem~1726_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1727_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1727 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1728 (
// Equation(s):
// \interface|uREG|REG_mem~1728_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~1725_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// ((\interface|uREG|REG_mem~1727_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1725_combout ),
	.datad(\interface|uREG|REG_mem~1727_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1728_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1728 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1731 (
// Equation(s):
// \interface|uREG|REG_mem~1731_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1728_combout  & ((\interface|uREG|REG_mem~1730_combout ))) # (!\interface|uREG|REG_mem~1728_combout  & (\interface|uREG|REG_mem~1723_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1728_combout ))))

	.dataa(\interface|uREG|REG_mem~1723_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1730_combout ),
	.datad(\interface|uREG|REG_mem~1728_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1731_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1731 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~225feeder (
// Equation(s):
// \interface|uREG|REG_mem~225feeder_combout  = \interface|Data_Write[1]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[1]~77_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~225feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~225feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~225feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1799 (
// Equation(s):
// \interface|uREG|REG_mem~1799_combout  = (\interface|uREG|REG_mem~1754_combout  & \interface|uREG|REG_mem~1781_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1754_combout ),
	.datad(\interface|uREG|REG_mem~1781_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1799_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1799 .lut_mask = 16'hF000;
defparam \interface|uREG|REG_mem~1799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N11
dffeas \interface|uREG|REG_mem~225 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~225feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~225 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1802 (
// Equation(s):
// \interface|uREG|REG_mem~1802_combout  = (\interface|uREG|REG_mem~1754_combout  & \interface|uREG|REG_mem~1787_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1754_combout ),
	.datad(\interface|uREG|REG_mem~1787_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1802_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1802 .lut_mask = 16'hF000;
defparam \interface|uREG|REG_mem~1802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N1
dffeas \interface|uREG|REG_mem~481 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[1]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~481 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~481 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1801 (
// Equation(s):
// \interface|uREG|REG_mem~1801_combout  = (\interface|uREG|REG_mem~1754_combout  & \interface|uREG|REG_mem~1785_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1754_combout ),
	.datad(\interface|uREG|REG_mem~1785_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1801_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1801 .lut_mask = 16'hF000;
defparam \interface|uREG|REG_mem~1801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N5
dffeas \interface|uREG|REG_mem~193 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[1]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~193 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~449feeder (
// Equation(s):
// \interface|uREG|REG_mem~449feeder_combout  = \interface|Data_Write[1]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[1]~77_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~449feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~449feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~449feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1800 (
// Equation(s):
// \interface|uREG|REG_mem~1800_combout  = (\interface|uREG|REG_mem~1754_combout  & \interface|uREG|REG_mem~1783_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1754_combout ),
	.datad(\interface|uREG|REG_mem~1783_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1800_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1800 .lut_mask = 16'hF000;
defparam \interface|uREG|REG_mem~1800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N11
dffeas \interface|uREG|REG_mem~449 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~449feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~449 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~449 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1739 (
// Equation(s):
// \interface|uREG|REG_mem~1739_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~8_combout ) # ((\interface|uREG|REG_mem~449_q )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~8_combout  & 
// (\interface|uREG|REG_mem~193_q )))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~193_q ),
	.datad(\interface|uREG|REG_mem~449_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1739_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1739 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1740 (
// Equation(s):
// \interface|uREG|REG_mem~1740_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1739_combout  & ((\interface|uREG|REG_mem~481_q ))) # (!\interface|uREG|REG_mem~1739_combout  & (\interface|uREG|REG_mem~225_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1739_combout ))))

	.dataa(\interface|uREG|REG_mem~225_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~481_q ),
	.datad(\interface|uREG|REG_mem~1739_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1740_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1740 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1792 (
// Equation(s):
// \interface|uREG|REG_mem~1792_combout  = (\interface|uREG|REG_mem~1754_combout  & \interface|uREG|REG_mem~1773_combout )

	.dataa(\interface|uREG|REG_mem~1754_combout ),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1773_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1792_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1792 .lut_mask = 16'hA0A0;
defparam \interface|uREG|REG_mem~1792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N31
dffeas \interface|uREG|REG_mem~417 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[1]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~417 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~417 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1789 (
// Equation(s):
// \interface|uREG|REG_mem~1789_combout  = (\interface|uREG|REG_mem~1767_combout  & \interface|uREG|REG_mem~1754_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1767_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1754_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1789_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1789 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y47_N23
dffeas \interface|uREG|REG_mem~161 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[1]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~161 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1791 (
// Equation(s):
// \interface|uREG|REG_mem~1791_combout  = (\interface|uREG|REG_mem~1771_combout  & \interface|uREG|REG_mem~1754_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1771_combout ),
	.datad(\interface|uREG|REG_mem~1754_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1791_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1791 .lut_mask = 16'hF000;
defparam \interface|uREG|REG_mem~1791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N27
dffeas \interface|uREG|REG_mem~129 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[1]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~129 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~385feeder (
// Equation(s):
// \interface|uREG|REG_mem~385feeder_combout  = \interface|Data_Write[1]~77_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[1]~77_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~385feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~385feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~385feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1790 (
// Equation(s):
// \interface|uREG|REG_mem~1790_combout  = (\interface|uREG|REG_mem~1769_combout  & \interface|uREG|REG_mem~1754_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1769_combout ),
	.datad(\interface|uREG|REG_mem~1754_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1790_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1790 .lut_mask = 16'hF000;
defparam \interface|uREG|REG_mem~1790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N23
dffeas \interface|uREG|REG_mem~385 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~385feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~385 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~385 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1732 (
// Equation(s):
// \interface|uREG|REG_mem~1732_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~8_combout ) # ((\interface|uREG|REG_mem~385_q )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~8_combout  & 
// (\interface|uREG|REG_mem~129_q )))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~129_q ),
	.datad(\interface|uREG|REG_mem~385_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1732_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1732 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1733 (
// Equation(s):
// \interface|uREG|REG_mem~1733_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1732_combout  & (\interface|uREG|REG_mem~417_q )) # (!\interface|uREG|REG_mem~1732_combout  & ((\interface|uREG|REG_mem~161_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1732_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~417_q ),
	.datac(\interface|uREG|REG_mem~161_q ),
	.datad(\interface|uREG|REG_mem~1732_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1733_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1733 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1735 (
// Equation(s):
// \interface|uREG|REG_mem~1735_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1734_combout  & ((\interface|uREG|REG_mem~353_q ))) # (!\interface|uREG|REG_mem~1734_combout  & (\interface|uREG|REG_mem~321_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1734_combout ))))

	.dataa(\interface|uREG|REG_mem~321_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~353_q ),
	.datad(\interface|uREG|REG_mem~1734_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1735_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1735 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1738 (
// Equation(s):
// \interface|uREG|REG_mem~1738_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uIMEM|IMEM_mem~9_combout )) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~1735_combout )) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1737_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1735_combout ),
	.datad(\interface|uREG|REG_mem~1737_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1738_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1738 .lut_mask = 16'hD9C8;
defparam \interface|uREG|REG_mem~1738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1741 (
// Equation(s):
// \interface|uREG|REG_mem~1741_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1738_combout  & (\interface|uREG|REG_mem~1740_combout )) # (!\interface|uREG|REG_mem~1738_combout  & ((\interface|uREG|REG_mem~1733_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1738_combout ))))

	.dataa(\interface|uREG|REG_mem~1740_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~1733_combout ),
	.datad(\interface|uREG|REG_mem~1738_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1741_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1741 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N4
cycloneiv_lcell_comb \interface|ALU_operand_2[1]~42 (
// Equation(s):
// \interface|ALU_operand_2[1]~42_combout  = (\interface|ALU_operand_2[1]~45_combout  & ((\interface|ucontrol|WideOr2~0_combout ) # ((\interface|uREG|REG_mem~1731_combout )))) # (!\interface|ALU_operand_2[1]~45_combout  & 
// (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1741_combout ))))

	.dataa(\interface|ALU_operand_2[1]~45_combout ),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(\interface|uREG|REG_mem~1731_combout ),
	.datad(\interface|uREG|REG_mem~1741_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[1]~42 .lut_mask = 16'hB9A8;
defparam \interface|ALU_operand_2[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N9
dffeas \interface|uREG|REG_mem~0 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~0 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N1
dffeas \interface|uREG|REG_mem~288 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~288 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1108 (
// Equation(s):
// \interface|uREG|REG_mem~1108_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~288_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~0_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~0_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~0_q ),
	.datad(\interface|uREG|REG_mem~288_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1108_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1108 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N0
cycloneiv_lcell_comb \interface|uALU|Add0~0 (
// Equation(s):
// \interface|uALU|Add0~0_combout  = (\interface|ALU_operand_2[0]~10_combout  & (\interface|uREG|REG_mem~1108_combout  $ (VCC))) # (!\interface|ALU_operand_2[0]~10_combout  & (\interface|uREG|REG_mem~1108_combout  & VCC))
// \interface|uALU|Add0~1  = CARRY((\interface|ALU_operand_2[0]~10_combout  & \interface|uREG|REG_mem~1108_combout ))

	.dataa(\interface|ALU_operand_2[0]~10_combout ),
	.datab(\interface|uREG|REG_mem~1108_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\interface|uALU|Add0~0_combout ),
	.cout(\interface|uALU|Add0~1 ));
// synopsys translate_off
defparam \interface|uALU|Add0~0 .lut_mask = 16'h6688;
defparam \interface|uALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N2
cycloneiv_lcell_comb \interface|uALU|Add0~2 (
// Equation(s):
// \interface|uALU|Add0~2_combout  = (\interface|uREG|REG_mem~1721_combout  & ((\interface|ALU_operand_2[1]~42_combout  & (\interface|uALU|Add0~1  & VCC)) # (!\interface|ALU_operand_2[1]~42_combout  & (!\interface|uALU|Add0~1 )))) # 
// (!\interface|uREG|REG_mem~1721_combout  & ((\interface|ALU_operand_2[1]~42_combout  & (!\interface|uALU|Add0~1 )) # (!\interface|ALU_operand_2[1]~42_combout  & ((\interface|uALU|Add0~1 ) # (GND)))))
// \interface|uALU|Add0~3  = CARRY((\interface|uREG|REG_mem~1721_combout  & (!\interface|ALU_operand_2[1]~42_combout  & !\interface|uALU|Add0~1 )) # (!\interface|uREG|REG_mem~1721_combout  & ((!\interface|uALU|Add0~1 ) # 
// (!\interface|ALU_operand_2[1]~42_combout ))))

	.dataa(\interface|uREG|REG_mem~1721_combout ),
	.datab(\interface|ALU_operand_2[1]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~1 ),
	.combout(\interface|uALU|Add0~2_combout ),
	.cout(\interface|uALU|Add0~3 ));
// synopsys translate_off
defparam \interface|uALU|Add0~2 .lut_mask = 16'h9617;
defparam \interface|uALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~612 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~612_combout  = (!\interface|uALU|Add0~2_combout  & (\interface|uALU|Add0~0_combout  & (!\interface|uALU|Add0~4_combout  & !\interface|uALU|Add0~6_combout )))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uALU|Add0~4_combout ),
	.datad(\interface|uALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~612_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~612 .lut_mask = 16'h0004;
defparam \interface|uDMEM|DMEM_mem~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~613 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~613_combout  = (\interface|uPC|PC_current [1] & (\interface|ucontrol|Decoder0~0_combout  & \interface|uDMEM|DMEM_mem~612_combout ))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(\interface|ucontrol|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\interface|uDMEM|DMEM_mem~612_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~613_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~613 .lut_mask = 16'h8800;
defparam \interface|uDMEM|DMEM_mem~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N21
dffeas \interface|uDMEM|DMEM_mem~34 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~34 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~98feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~98feeder_combout  = \interface|uREG|REG_mem~1839_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1839_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~98feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~98feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~98feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N11
dffeas \interface|uDMEM|DMEM_mem~98 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~98 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~651 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~651_combout  = !\interface|uREG|REG_mem~1839_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1839_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~651_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~651 .lut_mask = 16'h00FF;
defparam \interface|uDMEM|DMEM_mem~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N17
dffeas \interface|uDMEM|DMEM_mem~2 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~651_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~2 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y44_N7
dffeas \interface|uDMEM|DMEM_mem~66 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1839_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~66 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~494 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~494_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~66_q ))) # 
// (!\interface|uALU|Add0~2_combout  & (!\interface|uDMEM|DMEM_mem~2_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~2_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~66_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~494_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~494 .lut_mask = 16'hFC11;
defparam \interface|uDMEM|DMEM_mem~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~495 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~495_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~494_combout  & ((\interface|uDMEM|DMEM_mem~98_q ))) # (!\interface|uDMEM|DMEM_mem~494_combout  & (\interface|uDMEM|DMEM_mem~34_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~494_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~34_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~98_q ),
	.datad(\interface|uDMEM|DMEM_mem~494_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~495_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~495 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~322feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~322feeder_combout  = \interface|uREG|REG_mem~1839_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1839_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~322feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~322feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~322feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y48_N11
dffeas \interface|uDMEM|DMEM_mem~322 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~322feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~322 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~322 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~496 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~496_combout  = (!\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~322_q  & \interface|uALU|Add0~2_combout ))

	.dataa(gnd),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~322_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~496_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~496 .lut_mask = 16'h3000;
defparam \interface|uDMEM|DMEM_mem~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~290feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~290feeder_combout  = \interface|uREG|REG_mem~1839_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1839_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~290feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~290feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~290feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N5
dffeas \interface|uDMEM|DMEM_mem~290 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~290feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~290 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y52_N19
dffeas \interface|uDMEM|DMEM_mem~258 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1839_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~258 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~258 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~497 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~497_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~290_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~258_q )))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~290_q ),
	.datac(\interface|uDMEM|DMEM_mem~258_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~497_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~497 .lut_mask = 16'h00D8;
defparam \interface|uDMEM|DMEM_mem~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~498 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~498_combout  = (\interface|uALU|Add0~6_combout  & (((\interface|uDMEM|DMEM_mem~496_combout ) # (\interface|uDMEM|DMEM_mem~497_combout )))) # (!\interface|uALU|Add0~6_combout  & (\interface|uDMEM|DMEM_mem~495_combout ))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uDMEM|DMEM_mem~495_combout ),
	.datac(\interface|uDMEM|DMEM_mem~496_combout ),
	.datad(\interface|uDMEM|DMEM_mem~497_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~498_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~498 .lut_mask = 16'hEEE4;
defparam \interface|uDMEM|DMEM_mem~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~194feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~194feeder_combout  = \interface|uREG|REG_mem~1839_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1839_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~194feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~194feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~194feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N25
dffeas \interface|uDMEM|DMEM_mem~194 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~194feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~194 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N25
dffeas \interface|uDMEM|DMEM_mem~226 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1839_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~226 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~226 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~162feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~162feeder_combout  = \interface|uREG|REG_mem~1839_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1839_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~162feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~162feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~162feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N19
dffeas \interface|uDMEM|DMEM_mem~162 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~162 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N3
dffeas \interface|uDMEM|DMEM_mem~130 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1839_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~130 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~492 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~492_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~162_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~130_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~162_q ),
	.datac(\interface|uDMEM|DMEM_mem~130_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~492_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~492 .lut_mask = 16'hAAD8;
defparam \interface|uDMEM|DMEM_mem~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~493 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~493_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~492_combout  & ((\interface|uDMEM|DMEM_mem~226_q ))) # (!\interface|uDMEM|DMEM_mem~492_combout  & (\interface|uDMEM|DMEM_mem~194_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~492_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~194_q ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~226_q ),
	.datad(\interface|uDMEM|DMEM_mem~492_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~493_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~493 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~634 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~634_combout  = (\interface|uALU|Add0~4_combout  & (!\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~493_combout )))) # (!\interface|uALU|Add0~4_combout  & (((\interface|uDMEM|DMEM_mem~498_combout ))))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uALU|Add0~4_combout ),
	.datac(\interface|uDMEM|DMEM_mem~498_combout ),
	.datad(\interface|uDMEM|DMEM_mem~493_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~634_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~634 .lut_mask = 16'h7430;
defparam \interface|uDMEM|DMEM_mem~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N26
cycloneiv_lcell_comb \interface|Data_Write[2]~76 (
// Equation(s):
// \interface|Data_Write[2]~76_combout  = (\interface|uPC|PC_current [1] & ((\interface|ucontrol|Decoder0~3_combout  & ((\interface|uDMEM|DMEM_mem~634_combout ))) # (!\interface|ucontrol|Decoder0~3_combout  & (\interface|uALU|Add0~4_combout )))) # 
// (!\interface|uPC|PC_current [1] & (\interface|uALU|Add0~4_combout ))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(\interface|uALU|Add0~4_combout ),
	.datac(\interface|ucontrol|Decoder0~3_combout ),
	.datad(\interface|uDMEM|DMEM_mem~634_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[2]~76_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[2]~76 .lut_mask = 16'hEC4C;
defparam \interface|Data_Write[2]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N27
dffeas \interface|uREG|REG_mem~354 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~354 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y51_N1
dffeas \interface|uREG|REG_mem~322 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~322 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~322 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1714 (
// Equation(s):
// \interface|uREG|REG_mem~1714_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1713_combout  & (\interface|uREG|REG_mem~354_q )) # (!\interface|uREG|REG_mem~1713_combout  & ((\interface|uREG|REG_mem~322_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1713_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~354_q ),
	.datac(\interface|uREG|REG_mem~322_q ),
	.datad(\interface|uREG|REG_mem~1713_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1714_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1714 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1716 (
// Equation(s):
// \interface|uREG|REG_mem~1716_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1715_combout  & (\interface|uREG|REG_mem~290_q )) # (!\interface|uREG|REG_mem~1715_combout  & ((\interface|uREG|REG_mem~258_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1715_combout ))))

	.dataa(\interface|uREG|REG_mem~290_q ),
	.datab(\interface|uREG|REG_mem~258_q ),
	.datac(\interface|uIMEM|IMEM_mem~5_combout ),
	.datad(\interface|uREG|REG_mem~1715_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1716_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1716 .lut_mask = 16'hAFC0;
defparam \interface|uREG|REG_mem~1716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1717 (
// Equation(s):
// \interface|uREG|REG_mem~1717_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uIMEM|IMEM_mem~9_combout )) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~1714_combout )) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1716_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1714_combout ),
	.datad(\interface|uREG|REG_mem~1716_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1717_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1717 .lut_mask = 16'hD9C8;
defparam \interface|uREG|REG_mem~1717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~226feeder (
// Equation(s):
// \interface|uREG|REG_mem~226feeder_combout  = \interface|Data_Write[2]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[2]~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~226feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~226feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~226feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N23
dffeas \interface|uREG|REG_mem~226 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~226feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~226 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N21
dffeas \interface|uREG|REG_mem~482 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~482 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~482 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~450feeder (
// Equation(s):
// \interface|uREG|REG_mem~450feeder_combout  = \interface|Data_Write[2]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[2]~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~450feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~450feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~450feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N19
dffeas \interface|uREG|REG_mem~450 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~450feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~450 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~450 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N25
dffeas \interface|uREG|REG_mem~194 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~194 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1718 (
// Equation(s):
// \interface|uREG|REG_mem~1718_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~450_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~194_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~450_q ),
	.datac(\interface|uREG|REG_mem~194_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1718_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1718 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1719 (
// Equation(s):
// \interface|uREG|REG_mem~1719_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1718_combout  & ((\interface|uREG|REG_mem~482_q ))) # (!\interface|uREG|REG_mem~1718_combout  & (\interface|uREG|REG_mem~226_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1718_combout ))))

	.dataa(\interface|uREG|REG_mem~226_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~482_q ),
	.datad(\interface|uREG|REG_mem~1718_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1719_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1719 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~162feeder (
// Equation(s):
// \interface|uREG|REG_mem~162feeder_combout  = \interface|Data_Write[2]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[2]~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~162feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~162feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~162feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N19
dffeas \interface|uREG|REG_mem~162 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~162 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N5
dffeas \interface|uREG|REG_mem~418 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~418 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~418 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~386feeder (
// Equation(s):
// \interface|uREG|REG_mem~386feeder_combout  = \interface|Data_Write[2]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[2]~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~386feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~386feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~386feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N9
dffeas \interface|uREG|REG_mem~386 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~386feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~386 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~386 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N31
dffeas \interface|uREG|REG_mem~130 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~130 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1711 (
// Equation(s):
// \interface|uREG|REG_mem~1711_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~386_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~130_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~386_q ),
	.datac(\interface|uREG|REG_mem~130_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1711_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1711 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1712 (
// Equation(s):
// \interface|uREG|REG_mem~1712_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1711_combout  & ((\interface|uREG|REG_mem~418_q ))) # (!\interface|uREG|REG_mem~1711_combout  & (\interface|uREG|REG_mem~162_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1711_combout ))))

	.dataa(\interface|uREG|REG_mem~162_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~418_q ),
	.datad(\interface|uREG|REG_mem~1711_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1712_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1712 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1720 (
// Equation(s):
// \interface|uREG|REG_mem~1720_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1717_combout  & (\interface|uREG|REG_mem~1719_combout )) # (!\interface|uREG|REG_mem~1717_combout  & ((\interface|uREG|REG_mem~1712_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1717_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~1717_combout ),
	.datac(\interface|uREG|REG_mem~1719_combout ),
	.datad(\interface|uREG|REG_mem~1712_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1720_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1720 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N21
dffeas \interface|uREG|REG_mem~834 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~834 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~834 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N3
dffeas \interface|uREG|REG_mem~866 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~866 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~866 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y50_N29
dffeas \interface|uREG|REG_mem~578 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~578 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~578 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~610feeder (
// Equation(s):
// \interface|uREG|REG_mem~610feeder_combout  = \interface|Data_Write[2]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[2]~76_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~610feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~610feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~610feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N15
dffeas \interface|uREG|REG_mem~610 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~610feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~610 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~610 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1701 (
// Equation(s):
// \interface|uREG|REG_mem~1701_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~5_combout ) # ((\interface|uREG|REG_mem~610_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~5_combout  & 
// (\interface|uREG|REG_mem~578_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~578_q ),
	.datad(\interface|uREG|REG_mem~610_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1701_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1701 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1702 (
// Equation(s):
// \interface|uREG|REG_mem~1702_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1701_combout  & ((\interface|uREG|REG_mem~866_q ))) # (!\interface|uREG|REG_mem~1701_combout  & (\interface|uREG|REG_mem~834_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1701_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~834_q ),
	.datac(\interface|uREG|REG_mem~866_q ),
	.datad(\interface|uREG|REG_mem~1701_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1702_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1702 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~770feeder (
// Equation(s):
// \interface|uREG|REG_mem~770feeder_combout  = \interface|Data_Write[2]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[2]~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~770feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~770feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~770feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N3
dffeas \interface|uREG|REG_mem~770 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~770feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~770 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~770 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y52_N23
dffeas \interface|uREG|REG_mem~802 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~802 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~802 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~546feeder (
// Equation(s):
// \interface|uREG|REG_mem~546feeder_combout  = \interface|Data_Write[2]~76_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[2]~76_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~546feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~546feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~546feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y47_N17
dffeas \interface|uREG|REG_mem~546 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~546feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~546 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~546 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y47_N7
dffeas \interface|uREG|REG_mem~514 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[2]~76_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~514 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~514 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1705 (
// Equation(s):
// \interface|uREG|REG_mem~1705_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~546_q ) # ((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~514_q  & 
// !\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~546_q ),
	.datac(\interface|uREG|REG_mem~514_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1705_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1705 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1706 (
// Equation(s):
// \interface|uREG|REG_mem~1706_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1705_combout  & ((\interface|uREG|REG_mem~802_q ))) # (!\interface|uREG|REG_mem~1705_combout  & (\interface|uREG|REG_mem~770_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1705_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~770_q ),
	.datac(\interface|uREG|REG_mem~802_q ),
	.datad(\interface|uREG|REG_mem~1705_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1706_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1706 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1707 (
// Equation(s):
// \interface|uREG|REG_mem~1707_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~1704_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// (\interface|uREG|REG_mem~1706_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1706_combout ),
	.datad(\interface|uREG|REG_mem~1704_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1707_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1707 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1710 (
// Equation(s):
// \interface|uREG|REG_mem~1710_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1707_combout  & ((\interface|uREG|REG_mem~1709_combout ))) # (!\interface|uREG|REG_mem~1707_combout  & (\interface|uREG|REG_mem~1702_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1707_combout ))))

	.dataa(\interface|uREG|REG_mem~1702_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1709_combout ),
	.datad(\interface|uREG|REG_mem~1707_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1710_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1710 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N10
cycloneiv_lcell_comb \interface|ALU_operand_2[2]~40 (
// Equation(s):
// \interface|ALU_operand_2[2]~40_combout  = (\interface|ALU_operand_2[2]~44_combout  & ((\interface|ucontrol|WideOr2~0_combout ) # ((\interface|uREG|REG_mem~1720_combout )))) # (!\interface|ALU_operand_2[2]~44_combout  & 
// (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1710_combout ))))

	.dataa(\interface|ALU_operand_2[2]~44_combout ),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(\interface|uREG|REG_mem~1720_combout ),
	.datad(\interface|uREG|REG_mem~1710_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[2]~40 .lut_mask = 16'hB9A8;
defparam \interface|ALU_operand_2[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1700 (
// Equation(s):
// \interface|uREG|REG_mem~1700_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~290_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~2_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~2_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~2_q ),
	.datad(\interface|uREG|REG_mem~290_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1700_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1700 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N4
cycloneiv_lcell_comb \interface|uALU|Add0~4 (
// Equation(s):
// \interface|uALU|Add0~4_combout  = ((\interface|ALU_operand_2[2]~40_combout  $ (\interface|uREG|REG_mem~1700_combout  $ (!\interface|uALU|Add0~3 )))) # (GND)
// \interface|uALU|Add0~5  = CARRY((\interface|ALU_operand_2[2]~40_combout  & ((\interface|uREG|REG_mem~1700_combout ) # (!\interface|uALU|Add0~3 ))) # (!\interface|ALU_operand_2[2]~40_combout  & (\interface|uREG|REG_mem~1700_combout  & 
// !\interface|uALU|Add0~3 )))

	.dataa(\interface|ALU_operand_2[2]~40_combout ),
	.datab(\interface|uREG|REG_mem~1700_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~3 ),
	.combout(\interface|uALU|Add0~4_combout ),
	.cout(\interface|uALU|Add0~5 ));
// synopsys translate_off
defparam \interface|uALU|Add0~4 .lut_mask = 16'h698E;
defparam \interface|uALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~195feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~195feeder_combout  = \interface|uREG|REG_mem~1826_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1826_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~195feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~195feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~195feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N11
dffeas \interface|uDMEM|DMEM_mem~195 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~195feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~195 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y50_N27
dffeas \interface|uDMEM|DMEM_mem~227 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1826_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~227 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~227 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~163feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~163feeder_combout  = \interface|uREG|REG_mem~1826_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1826_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~163feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~163feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~163feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N19
dffeas \interface|uDMEM|DMEM_mem~163 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~163 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~131feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~131feeder_combout  = \interface|uREG|REG_mem~1826_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1826_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~131feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~131feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~131feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N1
dffeas \interface|uDMEM|DMEM_mem~131 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~131feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~131 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~504 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~504_combout  = (\interface|uALU|Add0~2_combout  & (((\interface|uALU|Add0~0_combout )))) # (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~163_q )) # 
// (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~131_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~163_q ),
	.datab(\interface|uDMEM|DMEM_mem~131_q ),
	.datac(\interface|uALU|Add0~2_combout ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~504_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~504 .lut_mask = 16'hFA0C;
defparam \interface|uDMEM|DMEM_mem~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~505 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~505_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~504_combout  & ((\interface|uDMEM|DMEM_mem~227_q ))) # (!\interface|uDMEM|DMEM_mem~504_combout  & (\interface|uDMEM|DMEM_mem~195_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~504_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~195_q ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~227_q ),
	.datad(\interface|uDMEM|DMEM_mem~504_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~505_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~505 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~35feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~35feeder_combout  = \interface|uREG|REG_mem~1826_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1826_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~35feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~35feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~35feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N27
dffeas \interface|uDMEM|DMEM_mem~35 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~35 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y46_N23
dffeas \interface|uDMEM|DMEM_mem~99 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1826_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~99 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~652 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~652_combout  = !\interface|uREG|REG_mem~1826_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1826_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~652_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~652 .lut_mask = 16'h00FF;
defparam \interface|uDMEM|DMEM_mem~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N31
dffeas \interface|uDMEM|DMEM_mem~3 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~652_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~3 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y46_N17
dffeas \interface|uDMEM|DMEM_mem~67 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1826_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~67 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~501 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~501_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~67_q ))) # 
// (!\interface|uALU|Add0~2_combout  & (!\interface|uDMEM|DMEM_mem~3_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~3_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~67_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~501_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~501 .lut_mask = 16'hFC11;
defparam \interface|uDMEM|DMEM_mem~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~502 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~502_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~501_combout  & ((\interface|uDMEM|DMEM_mem~99_q ))) # (!\interface|uDMEM|DMEM_mem~501_combout  & (\interface|uDMEM|DMEM_mem~35_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~501_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~35_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~99_q ),
	.datad(\interface|uDMEM|DMEM_mem~501_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~502_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~502 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~391 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~391_combout  = (!\interface|uALU|Add0~0_combout  & \interface|uALU|Add0~2_combout )

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~391_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~391 .lut_mask = 16'h5500;
defparam \interface|uDMEM|DMEM_mem~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~291feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~291feeder_combout  = \interface|uREG|REG_mem~1826_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1826_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~291feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~291feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~291feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N11
dffeas \interface|uDMEM|DMEM_mem~291 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~291feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~291 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N15
dffeas \interface|uDMEM|DMEM_mem~259 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1826_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~259 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~259 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~499 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~499_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~291_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~259_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~291_q ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~259_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~499_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~499 .lut_mask = 16'h2230;
defparam \interface|uDMEM|DMEM_mem~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N29
dffeas \interface|uDMEM|DMEM_mem~323 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1826_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~323 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~323 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~500 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~500_combout  = (\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~499_combout ) # ((\interface|uDMEM|DMEM_mem~391_combout  & \interface|uDMEM|DMEM_mem~323_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~391_combout ),
	.datab(\interface|uDMEM|DMEM_mem~499_combout ),
	.datac(\interface|uDMEM|DMEM_mem~323_q ),
	.datad(\interface|uALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~500_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~500 .lut_mask = 16'hEC00;
defparam \interface|uDMEM|DMEM_mem~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~503 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~503_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|uDMEM|DMEM_mem~500_combout ) # ((!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~502_combout ))))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~502_combout ),
	.datad(\interface|uDMEM|DMEM_mem~500_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~503_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~503 .lut_mask = 16'h5510;
defparam \interface|uDMEM|DMEM_mem~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~635 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~635_combout  = (\interface|uDMEM|DMEM_mem~503_combout ) # ((\interface|uALU|Add0~4_combout  & (!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~505_combout )))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~505_combout ),
	.datad(\interface|uDMEM|DMEM_mem~503_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~635_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~635 .lut_mask = 16'hFF20;
defparam \interface|uDMEM|DMEM_mem~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N26
cycloneiv_lcell_comb \interface|Data_Write[3]~75 (
// Equation(s):
// \interface|Data_Write[3]~75_combout  = (\interface|ucontrol|Decoder0~3_combout  & ((\interface|uPC|PC_current [1] & ((\interface|uDMEM|DMEM_mem~635_combout ))) # (!\interface|uPC|PC_current [1] & (\interface|uALU|Add0~6_combout )))) # 
// (!\interface|ucontrol|Decoder0~3_combout  & (\interface|uALU|Add0~6_combout ))

	.dataa(\interface|ucontrol|Decoder0~3_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uPC|PC_current [1]),
	.datad(\interface|uDMEM|DMEM_mem~635_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[3]~75 .lut_mask = 16'hEC4C;
defparam \interface|Data_Write[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N23
dffeas \interface|uREG|REG_mem~259 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[3]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~259 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~259 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~323feeder (
// Equation(s):
// \interface|uREG|REG_mem~323feeder_combout  = \interface|Data_Write[3]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[3]~75_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~323feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~323feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~323feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N31
dffeas \interface|uREG|REG_mem~323 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~323feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~323 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~323 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1823 (
// Equation(s):
// \interface|uREG|REG_mem~1823_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~323_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~259_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~259_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~259_q ),
	.datad(\interface|uREG|REG_mem~323_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1823_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1823 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~99feeder (
// Equation(s):
// \interface|uREG|REG_mem~99feeder_combout  = \interface|Data_Write[3]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[3]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~99feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~99feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~99feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N1
dffeas \interface|uREG|REG_mem~99 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~99 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N23
dffeas \interface|uREG|REG_mem~355 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[3]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~355 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~355 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1825 (
// Equation(s):
// \interface|uREG|REG_mem~1825_combout  = (\interface|uPC|PC_current [4] & (\interface|uREG|REG_mem~99_q )) # (!\interface|uPC|PC_current [4] & ((\interface|uIMEM|IMEM_mem~4_combout  & ((\interface|uREG|REG_mem~355_q ))) # 
// (!\interface|uIMEM|IMEM_mem~4_combout  & (\interface|uREG|REG_mem~99_q ))))

	.dataa(\interface|uPC|PC_current [4]),
	.datab(\interface|uREG|REG_mem~99_q ),
	.datac(\interface|uREG|REG_mem~355_q ),
	.datad(\interface|uIMEM|IMEM_mem~4_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1825_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1825 .lut_mask = 16'hD8CC;
defparam \interface|uREG|REG_mem~1825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y50_N23
dffeas \interface|uREG|REG_mem~35 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[3]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~35 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~291feeder (
// Equation(s):
// \interface|uREG|REG_mem~291feeder_combout  = \interface|Data_Write[3]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[3]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~291feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~291feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~291feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y47_N11
dffeas \interface|uREG|REG_mem~291 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~291feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~291 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~291 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1824 (
// Equation(s):
// \interface|uREG|REG_mem~1824_combout  = (\interface|uIMEM|IMEM_mem~4_combout  & ((\interface|uPC|PC_current [4] & (\interface|uREG|REG_mem~35_q )) # (!\interface|uPC|PC_current [4] & ((\interface|uREG|REG_mem~291_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~4_combout  & (((\interface|uREG|REG_mem~35_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~4_combout ),
	.datab(\interface|uPC|PC_current [4]),
	.datac(\interface|uREG|REG_mem~35_q ),
	.datad(\interface|uREG|REG_mem~291_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1824_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1824 .lut_mask = 16'hF2D0;
defparam \interface|uREG|REG_mem~1824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N27
dffeas \interface|uREG|REG_mem~67 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[3]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~67 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y47_N17
dffeas \interface|uREG|REG_mem~3 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[3]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~3 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1697 (
// Equation(s):
// \interface|uREG|REG_mem~1697_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~8_combout ) # ((\interface|uREG|REG_mem~67_q )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (!\interface|uIMEM|IMEM_mem~8_combout  & 
// ((\interface|uREG|REG_mem~3_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~67_q ),
	.datad(\interface|uREG|REG_mem~3_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1697_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1697 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1698 (
// Equation(s):
// \interface|uREG|REG_mem~1698_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1697_combout  & (\interface|uREG|REG_mem~1825_combout )) # (!\interface|uREG|REG_mem~1697_combout  & ((\interface|uREG|REG_mem~1824_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1697_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1825_combout ),
	.datac(\interface|uREG|REG_mem~1824_combout ),
	.datad(\interface|uREG|REG_mem~1697_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1698_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1698 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1699 (
// Equation(s):
// \interface|uREG|REG_mem~1699_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1698_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~1823_combout )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1698_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~1823_combout ),
	.datad(\interface|uREG|REG_mem~1698_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1699_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1699 .lut_mask = 16'hFB40;
defparam \interface|uREG|REG_mem~1699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~931feeder (
// Equation(s):
// \interface|uREG|REG_mem~931feeder_combout  = \interface|Data_Write[3]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[3]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~931feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~931feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~931feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N25
dffeas \interface|uREG|REG_mem~931 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~931feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~931 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~931 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N27
dffeas \interface|uREG|REG_mem~675 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[3]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~675 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~675 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y47_N25
dffeas \interface|uREG|REG_mem~899 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[3]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~899 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~899 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y47_N19
dffeas \interface|uREG|REG_mem~643 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[3]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~643 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~643 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1693 (
// Equation(s):
// \interface|uREG|REG_mem~1693_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~899_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~643_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~899_q ),
	.datac(\interface|uREG|REG_mem~643_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1693_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1693 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1694 (
// Equation(s):
// \interface|uREG|REG_mem~1694_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1693_combout  & (\interface|uREG|REG_mem~931_q )) # (!\interface|uREG|REG_mem~1693_combout  & ((\interface|uREG|REG_mem~675_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1693_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~931_q ),
	.datac(\interface|uREG|REG_mem~675_q ),
	.datad(\interface|uREG|REG_mem~1693_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1694_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1694 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~995feeder (
// Equation(s):
// \interface|uREG|REG_mem~995feeder_combout  = \interface|Data_Write[3]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[3]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~995feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~995feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~995feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N21
dffeas \interface|uREG|REG_mem~995 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~995feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~995 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~995 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y52_N27
dffeas \interface|uREG|REG_mem~739 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[3]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~739 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~739 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~963feeder (
// Equation(s):
// \interface|uREG|REG_mem~963feeder_combout  = \interface|Data_Write[3]~75_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[3]~75_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~963feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~963feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~963feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N25
dffeas \interface|uREG|REG_mem~963 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~963feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~963 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~963 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N3
dffeas \interface|uREG|REG_mem~707 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[3]~75_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~707 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~707 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1695 (
// Equation(s):
// \interface|uREG|REG_mem~1695_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~963_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~707_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~963_q ),
	.datac(\interface|uREG|REG_mem~707_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1695_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1695 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1696 (
// Equation(s):
// \interface|uREG|REG_mem~1696_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1695_combout  & (\interface|uREG|REG_mem~995_q )) # (!\interface|uREG|REG_mem~1695_combout  & ((\interface|uREG|REG_mem~739_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1695_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~995_q ),
	.datac(\interface|uREG|REG_mem~739_q ),
	.datad(\interface|uREG|REG_mem~1695_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1696_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1696 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1822 (
// Equation(s):
// \interface|uREG|REG_mem~1822_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~1696_combout ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~1694_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (\interface|uREG|REG_mem~1694_combout ))

	.dataa(\interface|uREG|REG_mem~1694_combout ),
	.datab(\interface|uIMEM|IMEM_mem~6_combout ),
	.datac(\interface|uREG|REG_mem~1696_combout ),
	.datad(\interface|uPC|PC_current [2]),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1822_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1822 .lut_mask = 16'hE2AA;
defparam \interface|uREG|REG_mem~1822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1826 (
// Equation(s):
// \interface|uREG|REG_mem~1826_combout  = (\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uPC|PC_current [4] & (\interface|uREG|REG_mem~1699_combout )) # (!\interface|uPC|PC_current [4] & ((\interface|uREG|REG_mem~1822_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~1699_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~0_combout ),
	.datab(\interface|uREG|REG_mem~1699_combout ),
	.datac(\interface|uPC|PC_current [4]),
	.datad(\interface|uREG|REG_mem~1822_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1826_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1826 .lut_mask = 16'hCEC4;
defparam \interface|uREG|REG_mem~1826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N30
cycloneiv_lcell_comb \interface|ALU_operand_2[3]~39 (
// Equation(s):
// \interface|ALU_operand_2[3]~39_combout  = (\interface|ucontrol|WideOr2~0_combout  & (!\interface|uPC|PC_current [4] & (\interface|uIMEM|IMEM_mem~11_combout ))) # (!\interface|ucontrol|WideOr2~0_combout  & (((\interface|uREG|REG_mem~1826_combout ))))

	.dataa(\interface|uPC|PC_current [4]),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(\interface|uIMEM|IMEM_mem~11_combout ),
	.datad(\interface|uREG|REG_mem~1826_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[3]~39 .lut_mask = 16'h7340;
defparam \interface|ALU_operand_2[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1692 (
// Equation(s):
// \interface|uREG|REG_mem~1692_combout  = (\interface|uPC|PC_current [2] & ((\interface|uIMEM|IMEM_mem~6_combout  & (\interface|uREG|REG_mem~291_q )) # (!\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uREG|REG_mem~3_q ))))) # 
// (!\interface|uPC|PC_current [2] & (((\interface|uREG|REG_mem~3_q ))))

	.dataa(\interface|uREG|REG_mem~291_q ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~3_q ),
	.datad(\interface|uIMEM|IMEM_mem~6_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1692_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1692 .lut_mask = 16'hB8F0;
defparam \interface|uREG|REG_mem~1692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N6
cycloneiv_lcell_comb \interface|uALU|Add0~6 (
// Equation(s):
// \interface|uALU|Add0~6_combout  = (\interface|ALU_operand_2[3]~39_combout  & ((\interface|uREG|REG_mem~1692_combout  & (\interface|uALU|Add0~5  & VCC)) # (!\interface|uREG|REG_mem~1692_combout  & (!\interface|uALU|Add0~5 )))) # 
// (!\interface|ALU_operand_2[3]~39_combout  & ((\interface|uREG|REG_mem~1692_combout  & (!\interface|uALU|Add0~5 )) # (!\interface|uREG|REG_mem~1692_combout  & ((\interface|uALU|Add0~5 ) # (GND)))))
// \interface|uALU|Add0~7  = CARRY((\interface|ALU_operand_2[3]~39_combout  & (!\interface|uREG|REG_mem~1692_combout  & !\interface|uALU|Add0~5 )) # (!\interface|ALU_operand_2[3]~39_combout  & ((!\interface|uALU|Add0~5 ) # 
// (!\interface|uREG|REG_mem~1692_combout ))))

	.dataa(\interface|ALU_operand_2[3]~39_combout ),
	.datab(\interface|uREG|REG_mem~1692_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~5 ),
	.combout(\interface|uALU|Add0~6_combout ),
	.cout(\interface|uALU|Add0~7 ));
// synopsys translate_off
defparam \interface|uALU|Add0~6 .lut_mask = 16'h9617;
defparam \interface|uALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X61_Y50_N29
dffeas \interface|uREG|REG_mem~672 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~672 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~672 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~896feeder (
// Equation(s):
// \interface|uREG|REG_mem~896feeder_combout  = \interface|Data_Write[0]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[0]~63_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~896feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~896feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~896feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y49_N1
dffeas \interface|uREG|REG_mem~896 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~896feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~896 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~896 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N31
dffeas \interface|uREG|REG_mem~640 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~640 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~640 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1111 (
// Equation(s):
// \interface|uREG|REG_mem~1111_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~896_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~640_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~896_q ),
	.datac(\interface|uREG|REG_mem~640_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1111_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1111 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~928feeder (
// Equation(s):
// \interface|uREG|REG_mem~928feeder_combout  = \interface|Data_Write[0]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[0]~63_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~928feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~928feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~928feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y49_N7
dffeas \interface|uREG|REG_mem~928 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~928feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~928 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~928 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1742 (
// Equation(s):
// \interface|uREG|REG_mem~1742_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1111_combout  & ((\interface|uREG|REG_mem~928_q ))) # (!\interface|uREG|REG_mem~1111_combout  & (\interface|uREG|REG_mem~672_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1111_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~672_q ),
	.datac(\interface|uREG|REG_mem~1111_combout ),
	.datad(\interface|uREG|REG_mem~928_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1742_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1742 .lut_mask = 16'hF858;
defparam \interface|uREG|REG_mem~1742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~960feeder (
// Equation(s):
// \interface|uREG|REG_mem~960feeder_combout  = \interface|Data_Write[0]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[0]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~960feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~960feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~960feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N17
dffeas \interface|uREG|REG_mem~960 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~960feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~960 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~960 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N31
dffeas \interface|uREG|REG_mem~704 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~704 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~704 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1116 (
// Equation(s):
// \interface|uREG|REG_mem~1116_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~960_q ) # ((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~704_q  & 
// !\interface|uIMEM|IMEM_mem~8_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~960_q ),
	.datac(\interface|uREG|REG_mem~704_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1116_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1116 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N27
dffeas \interface|uREG|REG_mem~736 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~736 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~736 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N17
dffeas \interface|uREG|REG_mem~992 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~992 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~992 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1743 (
// Equation(s):
// \interface|uREG|REG_mem~1743_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1116_combout  & ((\interface|uREG|REG_mem~992_q ))) # (!\interface|uREG|REG_mem~1116_combout  & (\interface|uREG|REG_mem~736_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~1116_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1116_combout ),
	.datac(\interface|uREG|REG_mem~736_q ),
	.datad(\interface|uREG|REG_mem~992_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1743_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1743 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1830 (
// Equation(s):
// \interface|uREG|REG_mem~1830_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~1743_combout ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~1742_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (\interface|uREG|REG_mem~1742_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uREG|REG_mem~1742_combout ),
	.datac(\interface|uPC|PC_current [2]),
	.datad(\interface|uREG|REG_mem~1743_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1830_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1830 .lut_mask = 16'hEC4C;
defparam \interface|uREG|REG_mem~1830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y49_N31
dffeas \interface|uREG|REG_mem~256 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~256 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~256 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N11
dffeas \interface|uREG|REG_mem~32 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~32 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1123 (
// Equation(s):
// \interface|uREG|REG_mem~1123_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~32_q ) # (\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~0_q  & 
// ((!\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|uREG|REG_mem~0_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~32_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1123_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1123 .lut_mask = 16'hCCE2;
defparam \interface|uREG|REG_mem~1123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1832 (
// Equation(s):
// \interface|uREG|REG_mem~1832_combout  = (\interface|uREG|REG_mem~1123_combout ) # ((\interface|uREG|REG_mem~256_q  & ((!\interface|uPC|PC_current [2]) # (!\interface|uIMEM|IMEM_mem~6_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~256_q ),
	.datad(\interface|uREG|REG_mem~1123_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1832_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1832 .lut_mask = 16'hFF70;
defparam \interface|uREG|REG_mem~1832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~320feeder (
// Equation(s):
// \interface|uREG|REG_mem~320feeder_combout  = \interface|Data_Write[0]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[0]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~320feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~320feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~320feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N25
dffeas \interface|uREG|REG_mem~320 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~320feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~320 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~320 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y47_N11
dffeas \interface|uREG|REG_mem~352 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~352 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~352 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y47_N29
dffeas \interface|uREG|REG_mem~64 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~64 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~96feeder (
// Equation(s):
// \interface|uREG|REG_mem~96feeder_combout  = \interface|Data_Write[0]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[0]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~96feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~96feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~96feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N17
dffeas \interface|uREG|REG_mem~96 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~96 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1121 (
// Equation(s):
// \interface|uREG|REG_mem~1121_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uIMEM|IMEM_mem~8_combout )) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~96_q ))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~64_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~64_q ),
	.datad(\interface|uREG|REG_mem~96_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1121_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1121 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1122 (
// Equation(s):
// \interface|uREG|REG_mem~1122_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1121_combout  & ((\interface|uREG|REG_mem~352_q ))) # (!\interface|uREG|REG_mem~1121_combout  & (\interface|uREG|REG_mem~320_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1121_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~320_q ),
	.datac(\interface|uREG|REG_mem~352_q ),
	.datad(\interface|uREG|REG_mem~1121_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1122_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1122 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1831 (
// Equation(s):
// \interface|uREG|REG_mem~1831_combout  = (\interface|uREG|REG_mem~1123_combout  & (((\interface|uPC|PC_current [4]) # (\interface|uREG|REG_mem~288_q )) # (!\interface|uIMEM|IMEM_mem~4_combout ))) # (!\interface|uREG|REG_mem~1123_combout  & 
// (\interface|uIMEM|IMEM_mem~4_combout  & (!\interface|uPC|PC_current [4])))

	.dataa(\interface|uREG|REG_mem~1123_combout ),
	.datab(\interface|uIMEM|IMEM_mem~4_combout ),
	.datac(\interface|uPC|PC_current [4]),
	.datad(\interface|uREG|REG_mem~288_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1831_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1831 .lut_mask = 16'hAEA6;
defparam \interface|uREG|REG_mem~1831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1744 (
// Equation(s):
// \interface|uREG|REG_mem~1744_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1122_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~1832_combout  & ((\interface|uREG|REG_mem~1831_combout ))))

	.dataa(\interface|uREG|REG_mem~1832_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1122_combout ),
	.datad(\interface|uREG|REG_mem~1831_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1744_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1744 .lut_mask = 16'hE2C0;
defparam \interface|uREG|REG_mem~1744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1833 (
// Equation(s):
// \interface|uREG|REG_mem~1833_combout  = (\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uPC|PC_current [4] & ((\interface|uREG|REG_mem~1744_combout ))) # (!\interface|uPC|PC_current [4] & (\interface|uREG|REG_mem~1830_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (((\interface|uREG|REG_mem~1744_combout ))))

	.dataa(\interface|uREG|REG_mem~1830_combout ),
	.datab(\interface|uIMEM|IMEM_mem~0_combout ),
	.datac(\interface|uPC|PC_current [4]),
	.datad(\interface|uREG|REG_mem~1744_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1833_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1833 .lut_mask = 16'hFB08;
defparam \interface|uREG|REG_mem~1833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~192feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~192feeder_combout  = \interface|uREG|REG_mem~1833_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1833_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~192feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~192feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~192feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N21
dffeas \interface|uDMEM|DMEM_mem~192 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~192 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y51_N29
dffeas \interface|uDMEM|DMEM_mem~224 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1833_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~224 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~160feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~160feeder_combout  = \interface|uREG|REG_mem~1833_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1833_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~160feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~160feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~160feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N23
dffeas \interface|uDMEM|DMEM_mem~160 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~160feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~160 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~128feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~128feeder_combout  = \interface|uREG|REG_mem~1833_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1833_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~128feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~128feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~128feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N5
dffeas \interface|uDMEM|DMEM_mem~128 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~128 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~483 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~483_combout  = (\interface|uALU|Add0~2_combout  & (((\interface|uALU|Add0~0_combout )))) # (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~160_q )) # 
// (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~128_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~160_q ),
	.datab(\interface|uDMEM|DMEM_mem~128_q ),
	.datac(\interface|uALU|Add0~2_combout ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~483_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~483 .lut_mask = 16'hFA0C;
defparam \interface|uDMEM|DMEM_mem~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~484 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~484_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~483_combout  & ((\interface|uDMEM|DMEM_mem~224_q ))) # (!\interface|uDMEM|DMEM_mem~483_combout  & (\interface|uDMEM|DMEM_mem~192_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~483_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~192_q ),
	.datac(\interface|uDMEM|DMEM_mem~224_q ),
	.datad(\interface|uDMEM|DMEM_mem~483_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~484_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~484 .lut_mask = 16'hF588;
defparam \interface|uDMEM|DMEM_mem~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y51_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~288feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~288feeder_combout  = \interface|uREG|REG_mem~1833_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1833_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~288feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~288feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~288feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y51_N21
dffeas \interface|uDMEM|DMEM_mem~288 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~288feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~288 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~288 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N5
dffeas \interface|uDMEM|DMEM_mem~256 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1833_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~256 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~256 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~478 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~478_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~288_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~256_q )))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~288_q ),
	.datac(\interface|uDMEM|DMEM_mem~256_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~478_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~478 .lut_mask = 16'h00D8;
defparam \interface|uDMEM|DMEM_mem~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y49_N23
dffeas \interface|uDMEM|DMEM_mem~320 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1833_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~320 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~479 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~479_combout  = (\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~478_combout ) # ((\interface|uDMEM|DMEM_mem~320_q  & \interface|uDMEM|DMEM_mem~391_combout ))))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uDMEM|DMEM_mem~478_combout ),
	.datac(\interface|uDMEM|DMEM_mem~320_q ),
	.datad(\interface|uDMEM|DMEM_mem~391_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~479_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~479 .lut_mask = 16'hA888;
defparam \interface|uDMEM|DMEM_mem~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N15
dffeas \interface|uDMEM|DMEM_mem~32 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1833_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~32 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N15
dffeas \interface|uDMEM|DMEM_mem~96 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1833_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~96 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y48_N9
dffeas \interface|uDMEM|DMEM_mem~64 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1833_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~64 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N17
dffeas \interface|uDMEM|DMEM_mem~0 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1833_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~0 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~480 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~480_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~64_q ) # ((\interface|uALU|Add0~0_combout )))) # (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~0_q  & 
// !\interface|uALU|Add0~0_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~64_q ),
	.datac(\interface|uDMEM|DMEM_mem~0_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~480_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~480 .lut_mask = 16'hAAD8;
defparam \interface|uDMEM|DMEM_mem~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~481 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~481_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~480_combout  & ((\interface|uDMEM|DMEM_mem~96_q ))) # (!\interface|uDMEM|DMEM_mem~480_combout  & (\interface|uDMEM|DMEM_mem~32_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~480_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~32_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~96_q ),
	.datad(\interface|uDMEM|DMEM_mem~480_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~481_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~481 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~482 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~482_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|uDMEM|DMEM_mem~479_combout ) # ((!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~481_combout ))))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uALU|Add0~4_combout ),
	.datac(\interface|uDMEM|DMEM_mem~479_combout ),
	.datad(\interface|uDMEM|DMEM_mem~481_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~482_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~482 .lut_mask = 16'h3130;
defparam \interface|uDMEM|DMEM_mem~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~632 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~632_combout  = (\interface|uDMEM|DMEM_mem~482_combout ) # ((!\interface|uALU|Add0~6_combout  & (\interface|uALU|Add0~4_combout  & \interface|uDMEM|DMEM_mem~484_combout )))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uALU|Add0~4_combout ),
	.datac(\interface|uDMEM|DMEM_mem~484_combout ),
	.datad(\interface|uDMEM|DMEM_mem~482_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~632_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~632 .lut_mask = 16'hFF40;
defparam \interface|uDMEM|DMEM_mem~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N10
cycloneiv_lcell_comb \interface|Data_Write[0]~63 (
// Equation(s):
// \interface|Data_Write[0]~63_combout  = (\interface|ucontrol|Decoder0~3_combout  & ((\interface|uPC|PC_current [1] & ((\interface|uDMEM|DMEM_mem~632_combout ))) # (!\interface|uPC|PC_current [1] & (\interface|uALU|Add0~0_combout )))) # 
// (!\interface|ucontrol|Decoder0~3_combout  & (\interface|uALU|Add0~0_combout ))

	.dataa(\interface|ucontrol|Decoder0~3_combout ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uPC|PC_current [1]),
	.datad(\interface|uDMEM|DMEM_mem~632_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[0]~63 .lut_mask = 16'hEC4C;
defparam \interface|Data_Write[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N29
dffeas \interface|uREG|REG_mem~160 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~160 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~160 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N7
dffeas \interface|uREG|REG_mem~416 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~416 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~416 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~384feeder (
// Equation(s):
// \interface|uREG|REG_mem~384feeder_combout  = \interface|Data_Write[0]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[0]~63_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~384feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~384feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~384feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N29
dffeas \interface|uREG|REG_mem~384 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~384feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~384 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~384 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N11
dffeas \interface|uREG|REG_mem~128 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~128 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1119 (
// Equation(s):
// \interface|uREG|REG_mem~1119_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~384_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~128_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~384_q ),
	.datac(\interface|uREG|REG_mem~128_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1119_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1119 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1120 (
// Equation(s):
// \interface|uREG|REG_mem~1120_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1119_combout  & ((\interface|uREG|REG_mem~416_q ))) # (!\interface|uREG|REG_mem~1119_combout  & (\interface|uREG|REG_mem~160_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1119_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~160_q ),
	.datac(\interface|uREG|REG_mem~416_q ),
	.datad(\interface|uREG|REG_mem~1119_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1120_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1120 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~224feeder (
// Equation(s):
// \interface|uREG|REG_mem~224feeder_combout  = \interface|Data_Write[0]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[0]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~224feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~224feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~224feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N13
dffeas \interface|uREG|REG_mem~224 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~224 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~224 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N15
dffeas \interface|uREG|REG_mem~480 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~480 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~480 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~448feeder (
// Equation(s):
// \interface|uREG|REG_mem~448feeder_combout  = \interface|Data_Write[0]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[0]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~448feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~448feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~448feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N21
dffeas \interface|uREG|REG_mem~448 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~448feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~448 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~448 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N23
dffeas \interface|uREG|REG_mem~192 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~192 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1126 (
// Equation(s):
// \interface|uREG|REG_mem~1126_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~448_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~192_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~448_q ),
	.datac(\interface|uREG|REG_mem~192_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1126_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1126 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1127 (
// Equation(s):
// \interface|uREG|REG_mem~1127_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1126_combout  & ((\interface|uREG|REG_mem~480_q ))) # (!\interface|uREG|REG_mem~1126_combout  & (\interface|uREG|REG_mem~224_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1126_combout ))))

	.dataa(\interface|uREG|REG_mem~224_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~480_q ),
	.datad(\interface|uREG|REG_mem~1126_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1127_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1127 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1124 (
// Equation(s):
// \interface|uREG|REG_mem~1124_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1123_combout  & ((\interface|uREG|REG_mem~288_q ))) # (!\interface|uREG|REG_mem~1123_combout  & (\interface|uREG|REG_mem~256_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1123_combout ))))

	.dataa(\interface|uREG|REG_mem~256_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~288_q ),
	.datad(\interface|uREG|REG_mem~1123_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1124_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1124 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1125 (
// Equation(s):
// \interface|uREG|REG_mem~1125_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uIMEM|IMEM_mem~9_combout )) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~1122_combout )) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1124_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1122_combout ),
	.datad(\interface|uREG|REG_mem~1124_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1125_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1125 .lut_mask = 16'hD9C8;
defparam \interface|uREG|REG_mem~1125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1128 (
// Equation(s):
// \interface|uREG|REG_mem~1128_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1125_combout  & ((\interface|uREG|REG_mem~1127_combout ))) # (!\interface|uREG|REG_mem~1125_combout  & (\interface|uREG|REG_mem~1120_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1125_combout ))))

	.dataa(\interface|uREG|REG_mem~1120_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~1127_combout ),
	.datad(\interface|uREG|REG_mem~1125_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1128_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1128 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~832feeder (
// Equation(s):
// \interface|uREG|REG_mem~832feeder_combout  = \interface|Data_Write[0]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[0]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~832feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~832feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~832feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N13
dffeas \interface|uREG|REG_mem~832 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~832feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~832 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~832 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y50_N31
dffeas \interface|uREG|REG_mem~864 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~864 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~864 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y50_N25
dffeas \interface|uREG|REG_mem~576 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~576 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~576 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~608feeder (
// Equation(s):
// \interface|uREG|REG_mem~608feeder_combout  = \interface|Data_Write[0]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[0]~63_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~608feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~608feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~608feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N21
dffeas \interface|uREG|REG_mem~608 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~608feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~608 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~608 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1109 (
// Equation(s):
// \interface|uREG|REG_mem~1109_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~5_combout ) # ((\interface|uREG|REG_mem~608_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~5_combout  & 
// (\interface|uREG|REG_mem~576_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~576_q ),
	.datad(\interface|uREG|REG_mem~608_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1109_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1109 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1110 (
// Equation(s):
// \interface|uREG|REG_mem~1110_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1109_combout  & ((\interface|uREG|REG_mem~864_q ))) # (!\interface|uREG|REG_mem~1109_combout  & (\interface|uREG|REG_mem~832_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1109_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~832_q ),
	.datac(\interface|uREG|REG_mem~864_q ),
	.datad(\interface|uREG|REG_mem~1109_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1110_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1110 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1117 (
// Equation(s):
// \interface|uREG|REG_mem~1117_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1116_combout  & (\interface|uREG|REG_mem~992_q )) # (!\interface|uREG|REG_mem~1116_combout  & ((\interface|uREG|REG_mem~736_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1116_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~992_q ),
	.datac(\interface|uREG|REG_mem~736_q ),
	.datad(\interface|uREG|REG_mem~1116_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1117_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1117 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~768feeder (
// Equation(s):
// \interface|uREG|REG_mem~768feeder_combout  = \interface|Data_Write[0]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[0]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~768feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~768feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~768feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N9
dffeas \interface|uREG|REG_mem~768 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~768feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~768 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~768 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N15
dffeas \interface|uREG|REG_mem~800 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~800 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~800 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~544feeder (
// Equation(s):
// \interface|uREG|REG_mem~544feeder_combout  = \interface|Data_Write[0]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[0]~63_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~544feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~544feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~544feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y47_N25
dffeas \interface|uREG|REG_mem~544 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~544feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~544 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~544 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y47_N3
dffeas \interface|uREG|REG_mem~512 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[0]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~512 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~512 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y47_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1113 (
// Equation(s):
// \interface|uREG|REG_mem~1113_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~544_q ) # ((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~512_q  & 
// !\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~544_q ),
	.datac(\interface|uREG|REG_mem~512_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1113_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1113 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1114 (
// Equation(s):
// \interface|uREG|REG_mem~1114_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1113_combout  & ((\interface|uREG|REG_mem~800_q ))) # (!\interface|uREG|REG_mem~1113_combout  & (\interface|uREG|REG_mem~768_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1113_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~768_q ),
	.datac(\interface|uREG|REG_mem~800_q ),
	.datad(\interface|uREG|REG_mem~1113_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1114_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1114 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1112 (
// Equation(s):
// \interface|uREG|REG_mem~1112_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1111_combout  & (\interface|uREG|REG_mem~928_q )) # (!\interface|uREG|REG_mem~1111_combout  & ((\interface|uREG|REG_mem~672_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1111_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~928_q ),
	.datac(\interface|uREG|REG_mem~1111_combout ),
	.datad(\interface|uREG|REG_mem~672_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1112_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1112 .lut_mask = 16'hDAD0;
defparam \interface|uREG|REG_mem~1112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1115 (
// Equation(s):
// \interface|uREG|REG_mem~1115_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~1112_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// (\interface|uREG|REG_mem~1114_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1114_combout ),
	.datad(\interface|uREG|REG_mem~1112_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1115_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1115 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1118 (
// Equation(s):
// \interface|uREG|REG_mem~1118_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1115_combout  & ((\interface|uREG|REG_mem~1117_combout ))) # (!\interface|uREG|REG_mem~1115_combout  & (\interface|uREG|REG_mem~1110_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1115_combout ))))

	.dataa(\interface|uREG|REG_mem~1110_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1117_combout ),
	.datad(\interface|uREG|REG_mem~1115_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1118_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1118 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N4
cycloneiv_lcell_comb \interface|ALU_operand_2[0]~10 (
// Equation(s):
// \interface|ALU_operand_2[0]~10_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|ALU_operand_2[0]~43_combout )) # (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|ALU_operand_2[0]~43_combout  & ((\interface|uREG|REG_mem~1118_combout 
// ))) # (!\interface|ALU_operand_2[0]~43_combout  & (\interface|uREG|REG_mem~1128_combout ))))

	.dataa(\interface|ucontrol|WideOr2~0_combout ),
	.datab(\interface|ALU_operand_2[0]~43_combout ),
	.datac(\interface|uREG|REG_mem~1128_combout ),
	.datad(\interface|uREG|REG_mem~1118_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[0]~10 .lut_mask = 16'hDC98;
defparam \interface|ALU_operand_2[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~317feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~317feeder_combout  = \interface|uREG|REG_mem~1804_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1804_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~317feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~317feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~317feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N5
dffeas \interface|uDMEM|DMEM_mem~317 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~317feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~317 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N17
dffeas \interface|uDMEM|DMEM_mem~285 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1804_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~285 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~285 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~513 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~513_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~317_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~285_q )))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~317_q ),
	.datac(\interface|uDMEM|DMEM_mem~285_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~513_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~513 .lut_mask = 16'h00D8;
defparam \interface|uDMEM|DMEM_mem~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N19
dffeas \interface|uDMEM|DMEM_mem~349 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1804_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~349 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~349 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~421 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~421_combout  = (!\interface|uALU|Add0~4_combout  & \interface|uALU|Add0~6_combout )

	.dataa(gnd),
	.datab(\interface|uALU|Add0~4_combout ),
	.datac(gnd),
	.datad(\interface|uALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~421_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~421 .lut_mask = 16'h3300;
defparam \interface|uDMEM|DMEM_mem~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~514 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~514_combout  = (\interface|uDMEM|DMEM_mem~421_combout  & ((\interface|uDMEM|DMEM_mem~513_combout ) # ((\interface|uDMEM|DMEM_mem~391_combout  & \interface|uDMEM|DMEM_mem~349_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~513_combout ),
	.datab(\interface|uDMEM|DMEM_mem~391_combout ),
	.datac(\interface|uDMEM|DMEM_mem~349_q ),
	.datad(\interface|uDMEM|DMEM_mem~421_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~514_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~514 .lut_mask = 16'hEA00;
defparam \interface|uDMEM|DMEM_mem~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N24
cycloneiv_lcell_comb \interface|ucontrol|Decoder0~4 (
// Equation(s):
// \interface|ucontrol|Decoder0~4_combout  = (\interface|uPC|PC_current [1] & \interface|ucontrol|Decoder0~3_combout )

	.dataa(\interface|uPC|PC_current [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|ucontrol|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\interface|ucontrol|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|Decoder0~4 .lut_mask = 16'hAA00;
defparam \interface|ucontrol|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~221feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~221feeder_combout  = \interface|uREG|REG_mem~1804_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1804_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~221feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~221feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~221feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N29
dffeas \interface|uDMEM|DMEM_mem~221 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~221feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~221 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N9
dffeas \interface|uDMEM|DMEM_mem~253 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1804_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~253 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~253 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~189feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~189feeder_combout  = \interface|uREG|REG_mem~1804_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1804_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~189feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~189feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~189feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N7
dffeas \interface|uDMEM|DMEM_mem~189 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~189 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N11
dffeas \interface|uDMEM|DMEM_mem~157 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1804_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~157 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~515 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~515_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~189_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~157_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~189_q ),
	.datac(\interface|uDMEM|DMEM_mem~157_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~515_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~515 .lut_mask = 16'hAAD8;
defparam \interface|uDMEM|DMEM_mem~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N8
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~516 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~516_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~515_combout  & ((\interface|uDMEM|DMEM_mem~253_q ))) # (!\interface|uDMEM|DMEM_mem~515_combout  & (\interface|uDMEM|DMEM_mem~221_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~515_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~221_q ),
	.datac(\interface|uDMEM|DMEM_mem~253_q ),
	.datad(\interface|uDMEM|DMEM_mem~515_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~516_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~516 .lut_mask = 16'hF588;
defparam \interface|uDMEM|DMEM_mem~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~61feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~61feeder_combout  = \interface|uREG|REG_mem~1804_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1804_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~61feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~61feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~61feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N23
dffeas \interface|uDMEM|DMEM_mem~61 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~61 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N7
dffeas \interface|uDMEM|DMEM_mem~125 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1804_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~125 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y49_N17
dffeas \interface|uDMEM|DMEM_mem~93 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1804_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~93 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N25
dffeas \interface|uDMEM|DMEM_mem~29 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1804_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~29 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~517 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~517_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~93_q ) # ((\interface|uALU|Add0~0_combout )))) # (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~29_q  & 
// !\interface|uALU|Add0~0_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~93_q ),
	.datac(\interface|uDMEM|DMEM_mem~29_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~517_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~517 .lut_mask = 16'hAAD8;
defparam \interface|uDMEM|DMEM_mem~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~518 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~518_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~517_combout  & ((\interface|uDMEM|DMEM_mem~125_q ))) # (!\interface|uDMEM|DMEM_mem~517_combout  & (\interface|uDMEM|DMEM_mem~61_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~517_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~61_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~125_q ),
	.datad(\interface|uDMEM|DMEM_mem~517_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~518_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~518 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~519 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~519_combout  = (!\interface|uALU|Add0~6_combout  & ((\interface|uALU|Add0~4_combout  & (\interface|uDMEM|DMEM_mem~516_combout )) # (!\interface|uALU|Add0~4_combout  & ((\interface|uDMEM|DMEM_mem~518_combout )))))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~516_combout ),
	.datad(\interface|uDMEM|DMEM_mem~518_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~519_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~519 .lut_mask = 16'h3120;
defparam \interface|uDMEM|DMEM_mem~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N14
cycloneiv_lcell_comb \interface|ALU_operand_2[29]~13 (
// Equation(s):
// \interface|ALU_operand_2[29]~13_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~10_combout )) # (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1804_combout )))

	.dataa(gnd),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(\interface|uIMEM|IMEM_mem~10_combout ),
	.datad(\interface|uREG|REG_mem~1804_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[29]~13_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[29]~13 .lut_mask = 16'hF3C0;
defparam \interface|ALU_operand_2[29]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y46_N17
dffeas \interface|uREG|REG_mem~29 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[29]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~29 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~317feeder (
// Equation(s):
// \interface|uREG|REG_mem~317feeder_combout  = \interface|Data_Write[29]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[29]~32_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~317feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~317feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~317feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y47_N25
dffeas \interface|uREG|REG_mem~317 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~317feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~317 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~317 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1161 (
// Equation(s):
// \interface|uREG|REG_mem~1161_combout  = (\interface|uPC|PC_current [2] & ((\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uREG|REG_mem~317_q ))) # (!\interface|uIMEM|IMEM_mem~6_combout  & (\interface|uREG|REG_mem~29_q )))) # 
// (!\interface|uPC|PC_current [2] & (((\interface|uREG|REG_mem~29_q ))))

	.dataa(\interface|uPC|PC_current [2]),
	.datab(\interface|uIMEM|IMEM_mem~6_combout ),
	.datac(\interface|uREG|REG_mem~29_q ),
	.datad(\interface|uREG|REG_mem~317_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1161_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1161 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~220feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~220feeder_combout  = \interface|uREG|REG_mem~1805_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1805_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~220feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~220feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~220feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N5
dffeas \interface|uDMEM|DMEM_mem~220 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~220feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~220 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~220 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~252feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~252feeder_combout  = \interface|uREG|REG_mem~1805_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1805_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~252feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~252feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~252feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N15
dffeas \interface|uDMEM|DMEM_mem~252 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~252feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~252 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~188feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~188feeder_combout  = \interface|uREG|REG_mem~1805_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1805_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~188feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~188feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~188feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N5
dffeas \interface|uDMEM|DMEM_mem~188 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~188 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N15
dffeas \interface|uDMEM|DMEM_mem~156 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1805_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~156 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~506 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~506_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~188_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~156_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~188_q ),
	.datac(\interface|uDMEM|DMEM_mem~156_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~506_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~506 .lut_mask = 16'hAAD8;
defparam \interface|uDMEM|DMEM_mem~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~507 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~507_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~506_combout  & ((\interface|uDMEM|DMEM_mem~252_q ))) # (!\interface|uDMEM|DMEM_mem~506_combout  & (\interface|uDMEM|DMEM_mem~220_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~506_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~220_q ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~252_q ),
	.datad(\interface|uDMEM|DMEM_mem~506_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~507_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~507 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~636 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~636_combout  = (!\interface|uALU|Add0~6_combout  & (\interface|uALU|Add0~4_combout  & \interface|uDMEM|DMEM_mem~507_combout ))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(gnd),
	.datac(\interface|uALU|Add0~4_combout ),
	.datad(\interface|uDMEM|DMEM_mem~507_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~636_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~636 .lut_mask = 16'h5000;
defparam \interface|uDMEM|DMEM_mem~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~316feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~316feeder_combout  = \interface|uREG|REG_mem~1805_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1805_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~316feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~316feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~316feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N17
dffeas \interface|uDMEM|DMEM_mem~316 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~316 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N27
dffeas \interface|uDMEM|DMEM_mem~284 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1805_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~284 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~284 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~508 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~508_combout  = (\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~316_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~284_q )))

	.dataa(gnd),
	.datab(\interface|uDMEM|DMEM_mem~316_q ),
	.datac(\interface|uDMEM|DMEM_mem~284_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~508_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~508 .lut_mask = 16'hCCF0;
defparam \interface|uDMEM|DMEM_mem~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N21
dffeas \interface|uDMEM|DMEM_mem~348 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1805_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~348 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~348 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~509 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~509_combout  = (\interface|uALU|Add0~2_combout  & (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~348_q )))) # (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~508_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~508_combout ),
	.datac(\interface|uDMEM|DMEM_mem~348_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~509_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~509 .lut_mask = 16'h50CC;
defparam \interface|uDMEM|DMEM_mem~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~92feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~92feeder_combout  = \interface|uREG|REG_mem~1805_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1805_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~92feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~92feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~92feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y48_N23
dffeas \interface|uDMEM|DMEM_mem~92 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~92 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N19
dffeas \interface|uDMEM|DMEM_mem~124 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1805_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~124 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~60feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~60feeder_combout  = \interface|uREG|REG_mem~1805_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1805_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~60feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~60feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~60feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N25
dffeas \interface|uDMEM|DMEM_mem~60 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~60 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N9
dffeas \interface|uDMEM|DMEM_mem~28 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1805_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~28 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N8
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~510 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~510_combout  = (\interface|uALU|Add0~2_combout  & (((\interface|uALU|Add0~0_combout )))) # (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~60_q )) # 
// (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~28_q )))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~60_q ),
	.datac(\interface|uDMEM|DMEM_mem~28_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~510_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~510 .lut_mask = 16'hEE50;
defparam \interface|uDMEM|DMEM_mem~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~511 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~511_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~510_combout  & ((\interface|uDMEM|DMEM_mem~124_q ))) # (!\interface|uDMEM|DMEM_mem~510_combout  & (\interface|uDMEM|DMEM_mem~92_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~510_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~92_q ),
	.datac(\interface|uDMEM|DMEM_mem~124_q ),
	.datad(\interface|uDMEM|DMEM_mem~510_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~511_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~511 .lut_mask = 16'hF588;
defparam \interface|uDMEM|DMEM_mem~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~512 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~512_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|uALU|Add0~6_combout  & (\interface|uDMEM|DMEM_mem~509_combout )) # (!\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~511_combout )))))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uALU|Add0~4_combout ),
	.datac(\interface|uDMEM|DMEM_mem~509_combout ),
	.datad(\interface|uDMEM|DMEM_mem~511_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~512_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~512 .lut_mask = 16'h3120;
defparam \interface|uDMEM|DMEM_mem~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~316feeder (
// Equation(s):
// \interface|uREG|REG_mem~316feeder_combout  = \interface|Data_Write[28]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[28]~33_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~316feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~316feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~316feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y47_N1
dffeas \interface|uREG|REG_mem~316 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~316 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y47_N25
dffeas \interface|uREG|REG_mem~28 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[28]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~28 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1182 (
// Equation(s):
// \interface|uREG|REG_mem~1182_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~316_q )) # (!\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~28_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~28_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~316_q ),
	.datad(\interface|uREG|REG_mem~28_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1182_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1182 .lut_mask = 16'hF780;
defparam \interface|uREG|REG_mem~1182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N7
dffeas \interface|uDMEM|DMEM_mem~219 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1806_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~219 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~219 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N31
dffeas \interface|uDMEM|DMEM_mem~251 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1806_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~251 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~251 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~187feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~187feeder_combout  = \interface|uREG|REG_mem~1806_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1806_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~187feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~187feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~187feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N15
dffeas \interface|uDMEM|DMEM_mem~187 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~187 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N29
dffeas \interface|uDMEM|DMEM_mem~155 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1806_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~155 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~473 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~473_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~187_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~155_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~187_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~155_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~473_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~473 .lut_mask = 16'hCCB8;
defparam \interface|uDMEM|DMEM_mem~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~474 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~474_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~473_combout  & ((\interface|uDMEM|DMEM_mem~251_q ))) # (!\interface|uDMEM|DMEM_mem~473_combout  & (\interface|uDMEM|DMEM_mem~219_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~473_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~219_q ),
	.datac(\interface|uDMEM|DMEM_mem~251_q ),
	.datad(\interface|uDMEM|DMEM_mem~473_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~474_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~474 .lut_mask = 16'hF588;
defparam \interface|uDMEM|DMEM_mem~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~59feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~59feeder_combout  = \interface|uREG|REG_mem~1806_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1806_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~59feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~59feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~59feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N1
dffeas \interface|uDMEM|DMEM_mem~59 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~59 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N11
dffeas \interface|uDMEM|DMEM_mem~123 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1806_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~123 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y49_N1
dffeas \interface|uDMEM|DMEM_mem~91 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1806_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~91 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N21
dffeas \interface|uDMEM|DMEM_mem~27 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1806_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~27 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~475 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~475_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & (\interface|uDMEM|DMEM_mem~91_q )) # 
// (!\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~27_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~91_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~27_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~475_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~475 .lut_mask = 16'hEE30;
defparam \interface|uDMEM|DMEM_mem~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~476 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~476_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~475_combout  & ((\interface|uDMEM|DMEM_mem~123_q ))) # (!\interface|uDMEM|DMEM_mem~475_combout  & (\interface|uDMEM|DMEM_mem~59_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~475_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~59_q ),
	.datac(\interface|uDMEM|DMEM_mem~123_q ),
	.datad(\interface|uDMEM|DMEM_mem~475_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~476_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~476 .lut_mask = 16'hF588;
defparam \interface|uDMEM|DMEM_mem~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~477 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~477_combout  = (!\interface|uALU|Add0~6_combout  & ((\interface|uALU|Add0~4_combout  & (\interface|uDMEM|DMEM_mem~474_combout )) # (!\interface|uALU|Add0~4_combout  & ((\interface|uDMEM|DMEM_mem~476_combout )))))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~474_combout ),
	.datad(\interface|uDMEM|DMEM_mem~476_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~477_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~477 .lut_mask = 16'h3120;
defparam \interface|uDMEM|DMEM_mem~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~315feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~315feeder_combout  = \interface|uREG|REG_mem~1806_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1806_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~315feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~315feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~315feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N13
dffeas \interface|uDMEM|DMEM_mem~315 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~315feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~315 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y52_N23
dffeas \interface|uDMEM|DMEM_mem~283 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1806_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~283 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~471 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~471_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~315_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~283_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~315_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~283_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~471_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~471 .lut_mask = 16'h00B8;
defparam \interface|uDMEM|DMEM_mem~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N9
dffeas \interface|uDMEM|DMEM_mem~347 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1806_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~347 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~347 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N8
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~472 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~472_combout  = (\interface|uDMEM|DMEM_mem~421_combout  & ((\interface|uDMEM|DMEM_mem~471_combout ) # ((\interface|uDMEM|DMEM_mem~391_combout  & \interface|uDMEM|DMEM_mem~347_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~471_combout ),
	.datab(\interface|uDMEM|DMEM_mem~391_combout ),
	.datac(\interface|uDMEM|DMEM_mem~347_q ),
	.datad(\interface|uDMEM|DMEM_mem~421_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~472_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~472 .lut_mask = 16'hEA00;
defparam \interface|uDMEM|DMEM_mem~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N9
dffeas \interface|uREG|REG_mem~27 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~27 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~315feeder (
// Equation(s):
// \interface|uREG|REG_mem~315feeder_combout  = \interface|Data_Write[27]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[27]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~315feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~315feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~315feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y47_N17
dffeas \interface|uREG|REG_mem~315 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~315feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~315 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~315 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1203 (
// Equation(s):
// \interface|uREG|REG_mem~1203_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~315_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~27_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~27_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~27_q ),
	.datad(\interface|uREG|REG_mem~315_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1203_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1203 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N5
dffeas \interface|uDMEM|DMEM_mem~346 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1807_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~346 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~346 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~314feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~314feeder_combout  = \interface|uREG|REG_mem~1807_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1807_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~314feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~314feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~314feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N29
dffeas \interface|uDMEM|DMEM_mem~314 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~314feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~314 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y52_N27
dffeas \interface|uDMEM|DMEM_mem~282 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1807_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~282 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~282 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~464 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~464_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~314_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~282_q )))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~314_q ),
	.datac(\interface|uDMEM|DMEM_mem~282_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~464_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~464 .lut_mask = 16'h4450;
defparam \interface|uDMEM|DMEM_mem~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~465 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~465_combout  = (\interface|uDMEM|DMEM_mem~421_combout  & ((\interface|uDMEM|DMEM_mem~464_combout ) # ((\interface|uDMEM|DMEM_mem~391_combout  & \interface|uDMEM|DMEM_mem~346_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~421_combout ),
	.datab(\interface|uDMEM|DMEM_mem~391_combout ),
	.datac(\interface|uDMEM|DMEM_mem~346_q ),
	.datad(\interface|uDMEM|DMEM_mem~464_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~465_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~465 .lut_mask = 16'hAA80;
defparam \interface|uDMEM|DMEM_mem~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N19
dffeas \interface|uREG|REG_mem~26 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[26]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~26 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1224 (
// Equation(s):
// \interface|uREG|REG_mem~1224_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~314_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~26_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~26_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~26_q ),
	.datad(\interface|uREG|REG_mem~314_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1224_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1224 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~217feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~217feeder_combout  = \interface|uREG|REG_mem~1808_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1808_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~217feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~217feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~217feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N23
dffeas \interface|uDMEM|DMEM_mem~217 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~217 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N7
dffeas \interface|uDMEM|DMEM_mem~249 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1808_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~249 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~249 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~185feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~185feeder_combout  = \interface|uREG|REG_mem~1808_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1808_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~185feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~185feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~185feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N5
dffeas \interface|uDMEM|DMEM_mem~185 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~185 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N21
dffeas \interface|uDMEM|DMEM_mem~153 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1808_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~153 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~462 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~462_combout  = (\interface|uALU|Add0~2_combout  & (((\interface|uALU|Add0~0_combout )))) # (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~185_q )) # 
// (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~153_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~185_q ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~153_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~462_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~462 .lut_mask = 16'hEE30;
defparam \interface|uDMEM|DMEM_mem~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~463 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~463_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~462_combout  & ((\interface|uDMEM|DMEM_mem~249_q ))) # (!\interface|uDMEM|DMEM_mem~462_combout  & (\interface|uDMEM|DMEM_mem~217_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~462_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~217_q ),
	.datac(\interface|uDMEM|DMEM_mem~249_q ),
	.datad(\interface|uDMEM|DMEM_mem~462_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~463_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~463 .lut_mask = 16'hF588;
defparam \interface|uDMEM|DMEM_mem~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~57feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~57feeder_combout  = \interface|uREG|REG_mem~1808_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1808_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~57feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~57feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~57feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N1
dffeas \interface|uDMEM|DMEM_mem~57 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~57 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y45_N21
dffeas \interface|uDMEM|DMEM_mem~121 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1808_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~121 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~89feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~89feeder_combout  = \interface|uREG|REG_mem~1808_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1808_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~89feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~89feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~89feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N13
dffeas \interface|uDMEM|DMEM_mem~89 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~89 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y45_N3
dffeas \interface|uDMEM|DMEM_mem~25 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1808_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~25 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~459 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~459_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & (\interface|uDMEM|DMEM_mem~89_q )) # 
// (!\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~25_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~89_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~25_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~459_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~459 .lut_mask = 16'hEE30;
defparam \interface|uDMEM|DMEM_mem~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~460 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~460_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~459_combout  & ((\interface|uDMEM|DMEM_mem~121_q ))) # (!\interface|uDMEM|DMEM_mem~459_combout  & (\interface|uDMEM|DMEM_mem~57_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~459_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~57_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~121_q ),
	.datad(\interface|uDMEM|DMEM_mem~459_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~460_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~460 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N29
dffeas \interface|uDMEM|DMEM_mem~345 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1808_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~345 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~345 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~313feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~313feeder_combout  = \interface|uREG|REG_mem~1808_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1808_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~313feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~313feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~313feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N29
dffeas \interface|uDMEM|DMEM_mem~313 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~313feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~313 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~313 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N3
dffeas \interface|uDMEM|DMEM_mem~281 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1808_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~281 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~457 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~457_combout  = (\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~313_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~281_q )))

	.dataa(gnd),
	.datab(\interface|uDMEM|DMEM_mem~313_q ),
	.datac(\interface|uDMEM|DMEM_mem~281_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~457_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~457 .lut_mask = 16'hCCF0;
defparam \interface|uDMEM|DMEM_mem~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~458 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~458_combout  = (\interface|uALU|Add0~2_combout  & (!\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~345_q ))) # (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~457_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~345_q ),
	.datad(\interface|uDMEM|DMEM_mem~457_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~458_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~458 .lut_mask = 16'h7340;
defparam \interface|uDMEM|DMEM_mem~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~461 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~461_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~458_combout ))) # (!\interface|uALU|Add0~6_combout  & (\interface|uDMEM|DMEM_mem~460_combout ))))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~460_combout ),
	.datad(\interface|uDMEM|DMEM_mem~458_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~461_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~461 .lut_mask = 16'h5410;
defparam \interface|uDMEM|DMEM_mem~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N8
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~631 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~631_combout  = (\interface|uDMEM|DMEM_mem~461_combout ) # ((\interface|uALU|Add0~4_combout  & (\interface|uDMEM|DMEM_mem~463_combout  & !\interface|uALU|Add0~6_combout )))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uDMEM|DMEM_mem~463_combout ),
	.datac(\interface|uALU|Add0~6_combout ),
	.datad(\interface|uDMEM|DMEM_mem~461_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~631_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~631 .lut_mask = 16'hFF08;
defparam \interface|uDMEM|DMEM_mem~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y46_N25
dffeas \interface|uREG|REG_mem~25 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[25]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~25 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~313feeder (
// Equation(s):
// \interface|uREG|REG_mem~313feeder_combout  = \interface|Data_Write[25]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[25]~64_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~313feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~313feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~313feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N13
dffeas \interface|uREG|REG_mem~313 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~313feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~313 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~313 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1245 (
// Equation(s):
// \interface|uREG|REG_mem~1245_combout  = (\interface|uPC|PC_current [2] & ((\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uREG|REG_mem~313_q ))) # (!\interface|uIMEM|IMEM_mem~6_combout  & (\interface|uREG|REG_mem~25_q )))) # 
// (!\interface|uPC|PC_current [2] & (((\interface|uREG|REG_mem~25_q ))))

	.dataa(\interface|uPC|PC_current [2]),
	.datab(\interface|uIMEM|IMEM_mem~6_combout ),
	.datac(\interface|uREG|REG_mem~25_q ),
	.datad(\interface|uREG|REG_mem~313_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1245_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1245 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~56feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~56feeder_combout  = \interface|uREG|REG_mem~1809_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1809_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~56feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~56feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~56feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N7
dffeas \interface|uDMEM|DMEM_mem~56 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~56 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N31
dffeas \interface|uDMEM|DMEM_mem~120 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1809_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~120 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y49_N25
dffeas \interface|uDMEM|DMEM_mem~88 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1809_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~88 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N29
dffeas \interface|uDMEM|DMEM_mem~24 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1809_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~24 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~454 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~454_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~88_q ) # ((\interface|uALU|Add0~0_combout )))) # (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~24_q  & 
// !\interface|uALU|Add0~0_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~88_q ),
	.datac(\interface|uDMEM|DMEM_mem~24_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~454_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~454 .lut_mask = 16'hAAD8;
defparam \interface|uDMEM|DMEM_mem~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~455 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~455_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~454_combout  & ((\interface|uDMEM|DMEM_mem~120_q ))) # (!\interface|uDMEM|DMEM_mem~454_combout  & (\interface|uDMEM|DMEM_mem~56_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~454_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~56_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~120_q ),
	.datad(\interface|uDMEM|DMEM_mem~454_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~455_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~455 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~216feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~216feeder_combout  = \interface|uREG|REG_mem~1809_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1809_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~216feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~216feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~216feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N19
dffeas \interface|uDMEM|DMEM_mem~216 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~216feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~216 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N23
dffeas \interface|uDMEM|DMEM_mem~248 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1809_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~248 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~248 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~184feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~184feeder_combout  = \interface|uREG|REG_mem~1809_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1809_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~184feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~184feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~184feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N17
dffeas \interface|uDMEM|DMEM_mem~184 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~184 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N17
dffeas \interface|uDMEM|DMEM_mem~152 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1809_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~152 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~152 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~452 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~452_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~184_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~152_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~184_q ),
	.datac(\interface|uDMEM|DMEM_mem~152_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~452_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~452 .lut_mask = 16'hAAD8;
defparam \interface|uDMEM|DMEM_mem~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~453 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~453_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~452_combout  & ((\interface|uDMEM|DMEM_mem~248_q ))) # (!\interface|uDMEM|DMEM_mem~452_combout  & (\interface|uDMEM|DMEM_mem~216_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~452_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~216_q ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~248_q ),
	.datad(\interface|uDMEM|DMEM_mem~452_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~453_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~453 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~456 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~456_combout  = (!\interface|uALU|Add0~6_combout  & ((\interface|uALU|Add0~4_combout  & ((\interface|uDMEM|DMEM_mem~453_combout ))) # (!\interface|uALU|Add0~4_combout  & (\interface|uDMEM|DMEM_mem~455_combout ))))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~455_combout ),
	.datad(\interface|uDMEM|DMEM_mem~453_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~456_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~456 .lut_mask = 16'h3210;
defparam \interface|uDMEM|DMEM_mem~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~312feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~312feeder_combout  = \interface|uREG|REG_mem~1809_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1809_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~312feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~312feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~312feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N17
dffeas \interface|uDMEM|DMEM_mem~312 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~312feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~312 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~312 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N7
dffeas \interface|uDMEM|DMEM_mem~280 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1809_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~280 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~280 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~450 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~450_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~312_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~280_q )))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~312_q ),
	.datac(\interface|uDMEM|DMEM_mem~280_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~450_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~450 .lut_mask = 16'h00D8;
defparam \interface|uDMEM|DMEM_mem~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N23
dffeas \interface|uDMEM|DMEM_mem~344 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1809_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~344 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~344 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~451 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~451_combout  = (\interface|uDMEM|DMEM_mem~421_combout  & ((\interface|uDMEM|DMEM_mem~450_combout ) # ((\interface|uDMEM|DMEM_mem~391_combout  & \interface|uDMEM|DMEM_mem~344_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~450_combout ),
	.datab(\interface|uDMEM|DMEM_mem~391_combout ),
	.datac(\interface|uDMEM|DMEM_mem~344_q ),
	.datad(\interface|uDMEM|DMEM_mem~421_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~451_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~451 .lut_mask = 16'hEA00;
defparam \interface|uDMEM|DMEM_mem~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N27
dffeas \interface|uREG|REG_mem~24 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[24]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~24 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~312feeder (
// Equation(s):
// \interface|uREG|REG_mem~312feeder_combout  = \interface|Data_Write[24]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[24]~36_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~312feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~312feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~312feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N25
dffeas \interface|uREG|REG_mem~312 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~312feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~312 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~312 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1266 (
// Equation(s):
// \interface|uREG|REG_mem~1266_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~312_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~24_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~24_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~24_q ),
	.datad(\interface|uREG|REG_mem~312_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1266_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1266 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~503feeder (
// Equation(s):
// \interface|uREG|REG_mem~503feeder_combout  = \interface|Data_Write[23]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[23]~40_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~503feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~503feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~503feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N25
dffeas \interface|uREG|REG_mem~503 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~503feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~503 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~503 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y52_N29
dffeas \interface|uREG|REG_mem~439 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[23]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~439 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~439 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~247feeder (
// Equation(s):
// \interface|uREG|REG_mem~247feeder_combout  = \interface|Data_Write[23]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[23]~40_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~247feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~247feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~247feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N11
dffeas \interface|uREG|REG_mem~247 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~247feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~247 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y52_N7
dffeas \interface|uREG|REG_mem~183 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[23]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~183 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~183 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1305 (
// Equation(s):
// \interface|uREG|REG_mem~1305_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~247_q ) # ((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~183_q  & 
// !\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~247_q ),
	.datac(\interface|uREG|REG_mem~183_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1305_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1305 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1306 (
// Equation(s):
// \interface|uREG|REG_mem~1306_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1305_combout  & (\interface|uREG|REG_mem~503_q )) # (!\interface|uREG|REG_mem~1305_combout  & ((\interface|uREG|REG_mem~439_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1305_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~503_q ),
	.datac(\interface|uREG|REG_mem~439_q ),
	.datad(\interface|uREG|REG_mem~1305_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1306_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1306 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~375feeder (
// Equation(s):
// \interface|uREG|REG_mem~375feeder_combout  = \interface|Data_Write[23]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[23]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~375feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~375feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~375feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N3
dffeas \interface|uREG|REG_mem~375 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~375feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~375 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N1
dffeas \interface|uREG|REG_mem~119 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[23]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~119 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N23
dffeas \interface|uREG|REG_mem~55 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[23]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~55 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~311feeder (
// Equation(s):
// \interface|uREG|REG_mem~311feeder_combout  = \interface|Data_Write[23]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[23]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~311feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~311feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~311feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N5
dffeas \interface|uREG|REG_mem~311 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~311feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~311 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~311 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1298 (
// Equation(s):
// \interface|uREG|REG_mem~1298_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uIMEM|IMEM_mem~5_combout )) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~311_q ))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~55_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~55_q ),
	.datad(\interface|uREG|REG_mem~311_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1298_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1298 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1299 (
// Equation(s):
// \interface|uREG|REG_mem~1299_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1298_combout  & (\interface|uREG|REG_mem~375_q )) # (!\interface|uREG|REG_mem~1298_combout  & ((\interface|uREG|REG_mem~119_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1298_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~375_q ),
	.datac(\interface|uREG|REG_mem~119_q ),
	.datad(\interface|uREG|REG_mem~1298_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1299_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1299 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~407feeder (
// Equation(s):
// \interface|uREG|REG_mem~407feeder_combout  = \interface|Data_Write[23]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[23]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~407feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~407feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~407feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N13
dffeas \interface|uREG|REG_mem~407 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~407feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~407 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~407 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N31
dffeas \interface|uREG|REG_mem~471 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[23]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~471 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~471 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~215feeder (
// Equation(s):
// \interface|uREG|REG_mem~215feeder_combout  = \interface|Data_Write[23]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[23]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~215feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~215feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~215feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N27
dffeas \interface|uREG|REG_mem~215 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~215 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N21
dffeas \interface|uREG|REG_mem~151 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[23]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~151 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1300 (
// Equation(s):
// \interface|uREG|REG_mem~1300_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~215_q )) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~151_q )))))

	.dataa(\interface|uREG|REG_mem~215_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~151_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1300_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1300 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1301 (
// Equation(s):
// \interface|uREG|REG_mem~1301_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1300_combout  & ((\interface|uREG|REG_mem~471_q ))) # (!\interface|uREG|REG_mem~1300_combout  & (\interface|uREG|REG_mem~407_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1300_combout ))))

	.dataa(\interface|uREG|REG_mem~407_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~471_q ),
	.datad(\interface|uREG|REG_mem~1300_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1301_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1301 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~87feeder (
// Equation(s):
// \interface|uREG|REG_mem~87feeder_combout  = \interface|Data_Write[23]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[23]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~87feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~87feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~87feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N13
dffeas \interface|uREG|REG_mem~87 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~87 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y46_N7
dffeas \interface|uREG|REG_mem~343 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[23]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~343 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~343 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N7
dffeas \interface|uREG|REG_mem~279 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[23]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~279 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~279 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1302 (
// Equation(s):
// \interface|uREG|REG_mem~1302_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~279_q )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// ((\interface|uREG|REG_mem~23_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~279_q ),
	.datad(\interface|uREG|REG_mem~23_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1302_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1302 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1303 (
// Equation(s):
// \interface|uREG|REG_mem~1303_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1302_combout  & ((\interface|uREG|REG_mem~343_q ))) # (!\interface|uREG|REG_mem~1302_combout  & (\interface|uREG|REG_mem~87_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1302_combout ))))

	.dataa(\interface|uREG|REG_mem~87_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~343_q ),
	.datad(\interface|uREG|REG_mem~1302_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1303_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1303 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1304 (
// Equation(s):
// \interface|uREG|REG_mem~1304_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout ) # ((\interface|uREG|REG_mem~1301_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (!\interface|uIMEM|IMEM_mem~8_combout  & 
// ((\interface|uREG|REG_mem~1303_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~1301_combout ),
	.datad(\interface|uREG|REG_mem~1303_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1304_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1304 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1307 (
// Equation(s):
// \interface|uREG|REG_mem~1307_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1304_combout  & (\interface|uREG|REG_mem~1306_combout )) # (!\interface|uREG|REG_mem~1304_combout  & ((\interface|uREG|REG_mem~1299_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1304_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1306_combout ),
	.datac(\interface|uREG|REG_mem~1299_combout ),
	.datad(\interface|uREG|REG_mem~1304_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1307_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1307 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N21
dffeas \interface|uREG|REG_mem~631 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[23]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~631 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~631 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N11
dffeas \interface|uREG|REG_mem~599 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[23]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~599 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~599 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1288 (
// Equation(s):
// \interface|uREG|REG_mem~1288_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~631_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~599_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~631_q ),
	.datac(\interface|uREG|REG_mem~599_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1288_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1288 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~759feeder (
// Equation(s):
// \interface|uREG|REG_mem~759feeder_combout  = \interface|Data_Write[23]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[23]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~759feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~759feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~759feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N31
dffeas \interface|uREG|REG_mem~759 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~759feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~759 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~759 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N5
dffeas \interface|uREG|REG_mem~727 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[23]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~727 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~727 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1289 (
// Equation(s):
// \interface|uREG|REG_mem~1289_combout  = (\interface|uREG|REG_mem~1288_combout  & ((\interface|uREG|REG_mem~759_q ) # ((!\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uREG|REG_mem~1288_combout  & (((\interface|uREG|REG_mem~727_q  & 
// \interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uREG|REG_mem~1288_combout ),
	.datab(\interface|uREG|REG_mem~759_q ),
	.datac(\interface|uREG|REG_mem~727_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1289_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1289 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1015feeder (
// Equation(s):
// \interface|uREG|REG_mem~1015feeder_combout  = \interface|Data_Write[23]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[23]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1015feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1015feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~1015feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N13
dffeas \interface|uREG|REG_mem~1015 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~1015feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1015 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1015 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N5
dffeas \interface|uREG|REG_mem~887 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[23]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~887 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~887 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N19
dffeas \interface|uREG|REG_mem~855 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[23]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~855 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~855 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~983feeder (
// Equation(s):
// \interface|uREG|REG_mem~983feeder_combout  = \interface|Data_Write[23]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[23]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~983feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~983feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~983feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N15
dffeas \interface|uREG|REG_mem~983 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~983feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~983 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~983 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1295 (
// Equation(s):
// \interface|uREG|REG_mem~1295_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout ) # ((\interface|uREG|REG_mem~983_q )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (!\interface|uIMEM|IMEM_mem~8_combout  & 
// (\interface|uREG|REG_mem~855_q )))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~855_q ),
	.datad(\interface|uREG|REG_mem~983_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1295_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1295 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1296 (
// Equation(s):
// \interface|uREG|REG_mem~1296_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1295_combout  & (\interface|uREG|REG_mem~1015_q )) # (!\interface|uREG|REG_mem~1295_combout  & ((\interface|uREG|REG_mem~887_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1295_combout ))))

	.dataa(\interface|uREG|REG_mem~1015_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~887_q ),
	.datad(\interface|uREG|REG_mem~1295_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1296_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1296 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~663feeder (
// Equation(s):
// \interface|uREG|REG_mem~663feeder_combout  = \interface|Data_Write[23]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[23]~40_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~663feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~663feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~663feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N21
dffeas \interface|uREG|REG_mem~663 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~663feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~663 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~663 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N31
dffeas \interface|uREG|REG_mem~695 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[23]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~695 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~695 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~567feeder (
// Equation(s):
// \interface|uREG|REG_mem~567feeder_combout  = \interface|Data_Write[23]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[23]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~567feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~567feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~567feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y44_N17
dffeas \interface|uREG|REG_mem~567 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~567feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~567 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~567 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y44_N23
dffeas \interface|uREG|REG_mem~535 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[23]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~535 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~535 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1292 (
// Equation(s):
// \interface|uREG|REG_mem~1292_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~567_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~535_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~567_q ),
	.datac(\interface|uREG|REG_mem~535_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1292_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1292 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1293 (
// Equation(s):
// \interface|uREG|REG_mem~1293_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1292_combout  & ((\interface|uREG|REG_mem~695_q ))) # (!\interface|uREG|REG_mem~1292_combout  & (\interface|uREG|REG_mem~663_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1292_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~663_q ),
	.datac(\interface|uREG|REG_mem~695_q ),
	.datad(\interface|uREG|REG_mem~1292_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1293_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1293 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~823feeder (
// Equation(s):
// \interface|uREG|REG_mem~823feeder_combout  = \interface|Data_Write[23]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[23]~40_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~823feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~823feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~823feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N15
dffeas \interface|uREG|REG_mem~823 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~823feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~823 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~823 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y44_N1
dffeas \interface|uREG|REG_mem~951 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[23]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~951 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~951 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y51_N27
dffeas \interface|uREG|REG_mem~791 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[23]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~791 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~791 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~919feeder (
// Equation(s):
// \interface|uREG|REG_mem~919feeder_combout  = \interface|Data_Write[23]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[23]~40_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~919feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~919feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~919feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N3
dffeas \interface|uREG|REG_mem~919 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~919feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~919 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~919 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1290 (
// Equation(s):
// \interface|uREG|REG_mem~1290_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uIMEM|IMEM_mem~1_combout )) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~919_q ))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~791_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~791_q ),
	.datad(\interface|uREG|REG_mem~919_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1290_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1290 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1291 (
// Equation(s):
// \interface|uREG|REG_mem~1291_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1290_combout  & ((\interface|uREG|REG_mem~951_q ))) # (!\interface|uREG|REG_mem~1290_combout  & (\interface|uREG|REG_mem~823_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1290_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~823_q ),
	.datac(\interface|uREG|REG_mem~951_q ),
	.datad(\interface|uREG|REG_mem~1290_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1291_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1291 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1294 (
// Equation(s):
// \interface|uREG|REG_mem~1294_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1291_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~1293_combout ))))

	.dataa(\interface|uREG|REG_mem~1293_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uIMEM|IMEM_mem~5_combout ),
	.datad(\interface|uREG|REG_mem~1291_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1294_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1294 .lut_mask = 16'hF2C2;
defparam \interface|uREG|REG_mem~1294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1297 (
// Equation(s):
// \interface|uREG|REG_mem~1297_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1294_combout  & ((\interface|uREG|REG_mem~1296_combout ))) # (!\interface|uREG|REG_mem~1294_combout  & (\interface|uREG|REG_mem~1289_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1294_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~1289_combout ),
	.datac(\interface|uREG|REG_mem~1296_combout ),
	.datad(\interface|uREG|REG_mem~1294_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1297_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1297 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1810 (
// Equation(s):
// \interface|uREG|REG_mem~1810_combout  = (\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uPC|PC_current [4] & (\interface|uREG|REG_mem~1307_combout )) # (!\interface|uPC|PC_current [4] & ((\interface|uREG|REG_mem~1297_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (((\interface|uREG|REG_mem~1307_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~0_combout ),
	.datab(\interface|uPC|PC_current [4]),
	.datac(\interface|uREG|REG_mem~1307_combout ),
	.datad(\interface|uREG|REG_mem~1297_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1810_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1810 .lut_mask = 16'hF2D0;
defparam \interface|uREG|REG_mem~1810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N20
cycloneiv_lcell_comb \interface|ALU_operand_2[23]~19 (
// Equation(s):
// \interface|ALU_operand_2[23]~19_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~10_combout )) # (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1810_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~10_combout ),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1810_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[23]~19_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[23]~19 .lut_mask = 16'hBB88;
defparam \interface|ALU_operand_2[23]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~630feeder (
// Equation(s):
// \interface|uREG|REG_mem~630feeder_combout  = \interface|Data_Write[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[22]~45_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~630feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~630feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~630feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N27
dffeas \interface|uREG|REG_mem~630 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~630feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~630 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~630 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y52_N11
dffeas \interface|uREG|REG_mem~758 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[22]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~758 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~758 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~726feeder (
// Equation(s):
// \interface|uREG|REG_mem~726feeder_combout  = \interface|Data_Write[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[22]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~726feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~726feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~726feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N17
dffeas \interface|uREG|REG_mem~726 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~726feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~726 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~726 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N27
dffeas \interface|uREG|REG_mem~598 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[22]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~598 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~598 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1311 (
// Equation(s):
// \interface|uREG|REG_mem~1311_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~726_q )) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~598_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~726_q ),
	.datac(\interface|uREG|REG_mem~598_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1311_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1311 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1312 (
// Equation(s):
// \interface|uREG|REG_mem~1312_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1311_combout  & ((\interface|uREG|REG_mem~758_q ))) # (!\interface|uREG|REG_mem~1311_combout  & (\interface|uREG|REG_mem~630_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1311_combout ))))

	.dataa(\interface|uREG|REG_mem~630_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~758_q ),
	.datad(\interface|uREG|REG_mem~1311_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1312_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1312 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~662feeder (
// Equation(s):
// \interface|uREG|REG_mem~662feeder_combout  = \interface|Data_Write[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[22]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~662feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~662feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~662feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y47_N25
dffeas \interface|uREG|REG_mem~662 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~662feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~662 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~662 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N15
dffeas \interface|uREG|REG_mem~534 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[22]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~534 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~534 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~566feeder (
// Equation(s):
// \interface|uREG|REG_mem~566feeder_combout  = \interface|Data_Write[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[22]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~566feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~566feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~566feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N13
dffeas \interface|uREG|REG_mem~566 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~566feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~566 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~566 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1313 (
// Equation(s):
// \interface|uREG|REG_mem~1313_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~566_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~534_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~534_q ),
	.datad(\interface|uREG|REG_mem~566_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1313_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1313 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N5
dffeas \interface|uREG|REG_mem~694 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[22]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~694 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~694 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1314 (
// Equation(s):
// \interface|uREG|REG_mem~1314_combout  = (\interface|uREG|REG_mem~1313_combout  & (((\interface|uREG|REG_mem~694_q ) # (!\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uREG|REG_mem~1313_combout  & (\interface|uREG|REG_mem~662_q  & 
// ((\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uREG|REG_mem~662_q ),
	.datab(\interface|uREG|REG_mem~1313_combout ),
	.datac(\interface|uREG|REG_mem~694_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1314_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1314 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1315 (
// Equation(s):
// \interface|uREG|REG_mem~1315_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uIMEM|IMEM_mem~9_combout )) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~1312_combout )) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1314_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1312_combout ),
	.datad(\interface|uREG|REG_mem~1314_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1315_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1315 .lut_mask = 16'hD9C8;
defparam \interface|uREG|REG_mem~1315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~950feeder (
// Equation(s):
// \interface|uREG|REG_mem~950feeder_combout  = \interface|Data_Write[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[22]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~950feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~950feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~950feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N19
dffeas \interface|uREG|REG_mem~950 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~950feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~950 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~950 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N25
dffeas \interface|uREG|REG_mem~918 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[22]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~918 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~918 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~822feeder (
// Equation(s):
// \interface|uREG|REG_mem~822feeder_combout  = \interface|Data_Write[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[22]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~822feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~822feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~822feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N7
dffeas \interface|uREG|REG_mem~822 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~822feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~822 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~822 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N1
dffeas \interface|uREG|REG_mem~790 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[22]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~790 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~790 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1309 (
// Equation(s):
// \interface|uREG|REG_mem~1309_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~822_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~790_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uREG|REG_mem~822_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~790_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1309_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1309 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1310 (
// Equation(s):
// \interface|uREG|REG_mem~1310_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1309_combout  & (\interface|uREG|REG_mem~950_q )) # (!\interface|uREG|REG_mem~1309_combout  & ((\interface|uREG|REG_mem~918_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1309_combout ))))

	.dataa(\interface|uREG|REG_mem~950_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~918_q ),
	.datad(\interface|uREG|REG_mem~1309_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1310_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1310 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~982feeder (
// Equation(s):
// \interface|uREG|REG_mem~982feeder_combout  = \interface|Data_Write[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[22]~45_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~982feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~982feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~982feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y52_N17
dffeas \interface|uREG|REG_mem~982 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~982feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~982 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~982 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y52_N15
dffeas \interface|uREG|REG_mem~1014 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[22]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1014 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1014 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~886feeder (
// Equation(s):
// \interface|uREG|REG_mem~886feeder_combout  = \interface|Data_Write[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[22]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~886feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~886feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~886feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N21
dffeas \interface|uREG|REG_mem~886 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~886feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~886 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~886 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y51_N7
dffeas \interface|uREG|REG_mem~854 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[22]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~854 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~854 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1316 (
// Equation(s):
// \interface|uREG|REG_mem~1316_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~886_q )) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~854_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~886_q ),
	.datac(\interface|uREG|REG_mem~854_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1316_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1316 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1317 (
// Equation(s):
// \interface|uREG|REG_mem~1317_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1316_combout  & ((\interface|uREG|REG_mem~1014_q ))) # (!\interface|uREG|REG_mem~1316_combout  & (\interface|uREG|REG_mem~982_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1316_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~982_q ),
	.datac(\interface|uREG|REG_mem~1014_q ),
	.datad(\interface|uREG|REG_mem~1316_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1317_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1317 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1318 (
// Equation(s):
// \interface|uREG|REG_mem~1318_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1315_combout  & ((\interface|uREG|REG_mem~1317_combout ))) # (!\interface|uREG|REG_mem~1315_combout  & (\interface|uREG|REG_mem~1310_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~1315_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~1315_combout ),
	.datac(\interface|uREG|REG_mem~1310_combout ),
	.datad(\interface|uREG|REG_mem~1317_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1318_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1318 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N27
dffeas \interface|uREG|REG_mem~246 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[22]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~246 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N17
dffeas \interface|uREG|REG_mem~502 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[22]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~502 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~502 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~438feeder (
// Equation(s):
// \interface|uREG|REG_mem~438feeder_combout  = \interface|Data_Write[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[22]~45_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~438feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~438feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~438feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N9
dffeas \interface|uREG|REG_mem~438 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~438feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~438 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~438 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y52_N19
dffeas \interface|uREG|REG_mem~182 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[22]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~182 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~182 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1326 (
// Equation(s):
// \interface|uREG|REG_mem~1326_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~438_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~182_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~438_q ),
	.datac(\interface|uREG|REG_mem~182_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1326_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1326 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1327 (
// Equation(s):
// \interface|uREG|REG_mem~1327_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1326_combout  & ((\interface|uREG|REG_mem~502_q ))) # (!\interface|uREG|REG_mem~1326_combout  & (\interface|uREG|REG_mem~246_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1326_combout ))))

	.dataa(\interface|uREG|REG_mem~246_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~502_q ),
	.datad(\interface|uREG|REG_mem~1326_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1327_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1327 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~118feeder (
// Equation(s):
// \interface|uREG|REG_mem~118feeder_combout  = \interface|Data_Write[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[22]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~118feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~118feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~118feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N1
dffeas \interface|uREG|REG_mem~118 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~118 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N15
dffeas \interface|uREG|REG_mem~54 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[22]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~54 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1319 (
// Equation(s):
// \interface|uREG|REG_mem~1319_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~118_q )) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~54_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~118_q ),
	.datac(\interface|uREG|REG_mem~54_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1319_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1319 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N23
dffeas \interface|uREG|REG_mem~374 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[22]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~374 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~374 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~310feeder (
// Equation(s):
// \interface|uREG|REG_mem~310feeder_combout  = \interface|Data_Write[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[22]~45_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~310feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~310feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~310feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y47_N19
dffeas \interface|uREG|REG_mem~310 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~310feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~310 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~310 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1320 (
// Equation(s):
// \interface|uREG|REG_mem~1320_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1319_combout  & (\interface|uREG|REG_mem~374_q )) # (!\interface|uREG|REG_mem~1319_combout  & ((\interface|uREG|REG_mem~310_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~1319_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~1319_combout ),
	.datac(\interface|uREG|REG_mem~374_q ),
	.datad(\interface|uREG|REG_mem~310_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1320_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1320 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~214feeder (
// Equation(s):
// \interface|uREG|REG_mem~214feeder_combout  = \interface|Data_Write[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[22]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~214feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~214feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~214feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N15
dffeas \interface|uREG|REG_mem~214 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~214 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N23
dffeas \interface|uREG|REG_mem~470 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[22]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~470 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~470 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~406feeder (
// Equation(s):
// \interface|uREG|REG_mem~406feeder_combout  = \interface|Data_Write[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[22]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~406feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~406feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~406feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N17
dffeas \interface|uREG|REG_mem~406 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~406feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~406 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~406 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N5
dffeas \interface|uREG|REG_mem~150 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[22]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~150 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~150 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1321 (
// Equation(s):
// \interface|uREG|REG_mem~1321_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~406_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~150_q )))))

	.dataa(\interface|uREG|REG_mem~406_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~150_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1321_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1321 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1322 (
// Equation(s):
// \interface|uREG|REG_mem~1322_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1321_combout  & ((\interface|uREG|REG_mem~470_q ))) # (!\interface|uREG|REG_mem~1321_combout  & (\interface|uREG|REG_mem~214_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1321_combout ))))

	.dataa(\interface|uREG|REG_mem~214_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~470_q ),
	.datad(\interface|uREG|REG_mem~1321_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1322_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1322 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~278feeder (
// Equation(s):
// \interface|uREG|REG_mem~278feeder_combout  = \interface|Data_Write[22]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[22]~45_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~278feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~278feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~278feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N13
dffeas \interface|uREG|REG_mem~278 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~278feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~278 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~278 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N15
dffeas \interface|uREG|REG_mem~342 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[22]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~342 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N29
dffeas \interface|uREG|REG_mem~86 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[22]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~86 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1323 (
// Equation(s):
// \interface|uREG|REG_mem~1323_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~86_q ) # (\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~22_q  & 
// ((!\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~22_q ),
	.datac(\interface|uREG|REG_mem~86_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1323_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1323 .lut_mask = 16'hAAE4;
defparam \interface|uREG|REG_mem~1323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1324 (
// Equation(s):
// \interface|uREG|REG_mem~1324_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1323_combout  & ((\interface|uREG|REG_mem~342_q ))) # (!\interface|uREG|REG_mem~1323_combout  & (\interface|uREG|REG_mem~278_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1323_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~278_q ),
	.datac(\interface|uREG|REG_mem~342_q ),
	.datad(\interface|uREG|REG_mem~1323_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1324_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1324 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1325 (
// Equation(s):
// \interface|uREG|REG_mem~1325_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout ) # ((\interface|uREG|REG_mem~1322_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (!\interface|uIMEM|IMEM_mem~8_combout  & 
// ((\interface|uREG|REG_mem~1324_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~1322_combout ),
	.datad(\interface|uREG|REG_mem~1324_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1325_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1325 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1328 (
// Equation(s):
// \interface|uREG|REG_mem~1328_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1325_combout  & (\interface|uREG|REG_mem~1327_combout )) # (!\interface|uREG|REG_mem~1325_combout  & ((\interface|uREG|REG_mem~1320_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1325_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1327_combout ),
	.datac(\interface|uREG|REG_mem~1320_combout ),
	.datad(\interface|uREG|REG_mem~1325_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1328_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1328 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1811 (
// Equation(s):
// \interface|uREG|REG_mem~1811_combout  = (\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uPC|PC_current [4] & ((\interface|uREG|REG_mem~1328_combout ))) # (!\interface|uPC|PC_current [4] & (\interface|uREG|REG_mem~1318_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (((\interface|uREG|REG_mem~1328_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~0_combout ),
	.datab(\interface|uREG|REG_mem~1318_combout ),
	.datac(\interface|uPC|PC_current [4]),
	.datad(\interface|uREG|REG_mem~1328_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1811_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1811 .lut_mask = 16'hFD08;
defparam \interface|uREG|REG_mem~1811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N26
cycloneiv_lcell_comb \interface|ALU_operand_2[22]~20 (
// Equation(s):
// \interface|ALU_operand_2[22]~20_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~10_combout )) # (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1811_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~10_combout ),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1811_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[22]~20 .lut_mask = 16'hBB88;
defparam \interface|ALU_operand_2[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~629feeder (
// Equation(s):
// \interface|uREG|REG_mem~629feeder_combout  = \interface|Data_Write[21]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[21]~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~629feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~629feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~629feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N17
dffeas \interface|uREG|REG_mem~629 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~629feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~629 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~629 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N27
dffeas \interface|uREG|REG_mem~597 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[21]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~597 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~597 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1330 (
// Equation(s):
// \interface|uREG|REG_mem~1330_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~629_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~597_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~629_q ),
	.datac(\interface|uREG|REG_mem~597_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1330_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1330 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y52_N17
dffeas \interface|uREG|REG_mem~725 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[21]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~725 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~725 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~757feeder (
// Equation(s):
// \interface|uREG|REG_mem~757feeder_combout  = \interface|Data_Write[21]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[21]~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~757feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~757feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~757feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N25
dffeas \interface|uREG|REG_mem~757 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~757feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~757 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~757 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1331 (
// Equation(s):
// \interface|uREG|REG_mem~1331_combout  = (\interface|uREG|REG_mem~1330_combout  & (((\interface|uREG|REG_mem~757_q )) # (!\interface|uIMEM|IMEM_mem~1_combout ))) # (!\interface|uREG|REG_mem~1330_combout  & (\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~725_q )))

	.dataa(\interface|uREG|REG_mem~1330_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~725_q ),
	.datad(\interface|uREG|REG_mem~757_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1331_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1331 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N31
dffeas \interface|uREG|REG_mem~789 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[21]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~789 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~789 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~917feeder (
// Equation(s):
// \interface|uREG|REG_mem~917feeder_combout  = \interface|Data_Write[21]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[21]~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~917feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~917feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~917feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N19
dffeas \interface|uREG|REG_mem~917 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~917feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~917 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~917 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1332 (
// Equation(s):
// \interface|uREG|REG_mem~1332_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uIMEM|IMEM_mem~1_combout )) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~917_q ))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~789_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~789_q ),
	.datad(\interface|uREG|REG_mem~917_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1332_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1332 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y49_N21
dffeas \interface|uREG|REG_mem~821 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[21]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~821 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~821 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N29
dffeas \interface|uREG|REG_mem~949 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[21]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~949 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~949 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1333 (
// Equation(s):
// \interface|uREG|REG_mem~1333_combout  = (\interface|uREG|REG_mem~1332_combout  & (((\interface|uREG|REG_mem~949_q ) # (!\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uREG|REG_mem~1332_combout  & (\interface|uREG|REG_mem~821_q  & 
// ((\interface|uIMEM|IMEM_mem~8_combout ))))

	.dataa(\interface|uREG|REG_mem~1332_combout ),
	.datab(\interface|uREG|REG_mem~821_q ),
	.datac(\interface|uREG|REG_mem~949_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1333_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1333 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~661feeder (
// Equation(s):
// \interface|uREG|REG_mem~661feeder_combout  = \interface|Data_Write[21]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[21]~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~661feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~661feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~661feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y47_N31
dffeas \interface|uREG|REG_mem~661 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~661feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~661 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~661 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N7
dffeas \interface|uREG|REG_mem~693 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[21]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~693 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~693 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~565feeder (
// Equation(s):
// \interface|uREG|REG_mem~565feeder_combout  = \interface|Data_Write[21]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[21]~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~565feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~565feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~565feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y44_N21
dffeas \interface|uREG|REG_mem~565 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~565feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~565 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~565 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y44_N31
dffeas \interface|uREG|REG_mem~533 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[21]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~533 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~533 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1334 (
// Equation(s):
// \interface|uREG|REG_mem~1334_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~565_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~533_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~565_q ),
	.datac(\interface|uREG|REG_mem~533_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1334_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1334 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1335 (
// Equation(s):
// \interface|uREG|REG_mem~1335_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1334_combout  & ((\interface|uREG|REG_mem~693_q ))) # (!\interface|uREG|REG_mem~1334_combout  & (\interface|uREG|REG_mem~661_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1334_combout ))))

	.dataa(\interface|uREG|REG_mem~661_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~693_q ),
	.datad(\interface|uREG|REG_mem~1334_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1335_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1335 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1336 (
// Equation(s):
// \interface|uREG|REG_mem~1336_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1333_combout ) # ((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (((!\interface|uIMEM|IMEM_mem~9_combout  & 
// \interface|uREG|REG_mem~1335_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~1333_combout ),
	.datac(\interface|uIMEM|IMEM_mem~9_combout ),
	.datad(\interface|uREG|REG_mem~1335_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1336_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1336 .lut_mask = 16'hADA8;
defparam \interface|uREG|REG_mem~1336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1013feeder (
// Equation(s):
// \interface|uREG|REG_mem~1013feeder_combout  = \interface|Data_Write[21]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[21]~50_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1013feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1013feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~1013feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N5
dffeas \interface|uREG|REG_mem~1013 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~1013feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1013 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1013 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N1
dffeas \interface|uREG|REG_mem~885 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[21]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~885 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~885 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N31
dffeas \interface|uREG|REG_mem~981 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[21]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~981 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~981 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y50_N11
dffeas \interface|uREG|REG_mem~853 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[21]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~853 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~853 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1337 (
// Equation(s):
// \interface|uREG|REG_mem~1337_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~981_q ) # ((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~853_q  & 
// !\interface|uIMEM|IMEM_mem~8_combout ))))

	.dataa(\interface|uREG|REG_mem~981_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~853_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1337_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1337 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1338 (
// Equation(s):
// \interface|uREG|REG_mem~1338_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1337_combout  & (\interface|uREG|REG_mem~1013_q )) # (!\interface|uREG|REG_mem~1337_combout  & ((\interface|uREG|REG_mem~885_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1337_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1013_q ),
	.datac(\interface|uREG|REG_mem~885_q ),
	.datad(\interface|uREG|REG_mem~1337_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1338_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1338 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1339 (
// Equation(s):
// \interface|uREG|REG_mem~1339_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1336_combout  & ((\interface|uREG|REG_mem~1338_combout ))) # (!\interface|uREG|REG_mem~1336_combout  & (\interface|uREG|REG_mem~1331_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1336_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~1331_combout ),
	.datac(\interface|uREG|REG_mem~1336_combout ),
	.datad(\interface|uREG|REG_mem~1338_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1339_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1339 .lut_mask = 16'hF858;
defparam \interface|uREG|REG_mem~1339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~501feeder (
// Equation(s):
// \interface|uREG|REG_mem~501feeder_combout  = \interface|Data_Write[21]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[21]~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~501feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~501feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~501feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N1
dffeas \interface|uREG|REG_mem~501 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~501feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~501 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y52_N17
dffeas \interface|uREG|REG_mem~437 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[21]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~437 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~437 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y52_N31
dffeas \interface|uREG|REG_mem~181 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[21]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~181 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~245feeder (
// Equation(s):
// \interface|uREG|REG_mem~245feeder_combout  = \interface|Data_Write[21]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[21]~50_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~245feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~245feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~245feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N17
dffeas \interface|uREG|REG_mem~245 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~245feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~245 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~245 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1347 (
// Equation(s):
// \interface|uREG|REG_mem~1347_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout ) # ((\interface|uREG|REG_mem~245_q )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (!\interface|uIMEM|IMEM_mem~5_combout  & 
// (\interface|uREG|REG_mem~181_q )))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~181_q ),
	.datad(\interface|uREG|REG_mem~245_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1347_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1347 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1348 (
// Equation(s):
// \interface|uREG|REG_mem~1348_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1347_combout  & (\interface|uREG|REG_mem~501_q )) # (!\interface|uREG|REG_mem~1347_combout  & ((\interface|uREG|REG_mem~437_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1347_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~501_q ),
	.datac(\interface|uREG|REG_mem~437_q ),
	.datad(\interface|uREG|REG_mem~1347_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1348_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1348 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N17
dffeas \interface|uREG|REG_mem~277 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[21]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~277 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~277 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N7
dffeas \interface|uREG|REG_mem~21 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[21]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~21 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1344 (
// Equation(s):
// \interface|uREG|REG_mem~1344_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~277_q )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// ((\interface|uREG|REG_mem~21_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~277_q ),
	.datad(\interface|uREG|REG_mem~21_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1344_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1344 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N17
dffeas \interface|uREG|REG_mem~341 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[21]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~341 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~341 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~85feeder (
// Equation(s):
// \interface|uREG|REG_mem~85feeder_combout  = \interface|Data_Write[21]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[21]~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~85feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N19
dffeas \interface|uREG|REG_mem~85 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~85 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1345 (
// Equation(s):
// \interface|uREG|REG_mem~1345_combout  = (\interface|uREG|REG_mem~1344_combout  & (((\interface|uREG|REG_mem~341_q )) # (!\interface|uIMEM|IMEM_mem~9_combout ))) # (!\interface|uREG|REG_mem~1344_combout  & (\interface|uIMEM|IMEM_mem~9_combout  & 
// ((\interface|uREG|REG_mem~85_q ))))

	.dataa(\interface|uREG|REG_mem~1344_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~341_q ),
	.datad(\interface|uREG|REG_mem~85_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1345_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1345 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~405feeder (
// Equation(s):
// \interface|uREG|REG_mem~405feeder_combout  = \interface|Data_Write[21]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[21]~50_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~405feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~405feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~405feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N9
dffeas \interface|uREG|REG_mem~405 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~405feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~405 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~405 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y44_N9
dffeas \interface|uREG|REG_mem~469 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[21]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~469 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~469 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~213feeder (
// Equation(s):
// \interface|uREG|REG_mem~213feeder_combout  = \interface|Data_Write[21]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[21]~50_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~213feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~213feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~213feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N19
dffeas \interface|uREG|REG_mem~213 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~213feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~213 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N15
dffeas \interface|uREG|REG_mem~149 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[21]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~149 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1342 (
// Equation(s):
// \interface|uREG|REG_mem~1342_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~213_q )) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~149_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~213_q ),
	.datac(\interface|uREG|REG_mem~149_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1342_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1342 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1343 (
// Equation(s):
// \interface|uREG|REG_mem~1343_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1342_combout  & ((\interface|uREG|REG_mem~469_q ))) # (!\interface|uREG|REG_mem~1342_combout  & (\interface|uREG|REG_mem~405_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1342_combout ))))

	.dataa(\interface|uREG|REG_mem~405_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~469_q ),
	.datad(\interface|uREG|REG_mem~1342_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1343_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1343 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1346 (
// Equation(s):
// \interface|uREG|REG_mem~1346_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout ) # ((\interface|uREG|REG_mem~1343_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (!\interface|uIMEM|IMEM_mem~8_combout  & 
// (\interface|uREG|REG_mem~1345_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~1345_combout ),
	.datad(\interface|uREG|REG_mem~1343_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1346_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1346 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~373feeder (
// Equation(s):
// \interface|uREG|REG_mem~373feeder_combout  = \interface|Data_Write[21]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[21]~50_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~373feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~373feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~373feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N25
dffeas \interface|uREG|REG_mem~373 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~373feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~373 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~373 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N21
dffeas \interface|uREG|REG_mem~117 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[21]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~117 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N5
dffeas \interface|uREG|REG_mem~53 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[21]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~53 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1340 (
// Equation(s):
// \interface|uREG|REG_mem~1340_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~309_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~53_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~309_q ),
	.datac(\interface|uREG|REG_mem~53_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1340_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1340 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1341 (
// Equation(s):
// \interface|uREG|REG_mem~1341_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1340_combout  & (\interface|uREG|REG_mem~373_q )) # (!\interface|uREG|REG_mem~1340_combout  & ((\interface|uREG|REG_mem~117_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1340_combout ))))

	.dataa(\interface|uREG|REG_mem~373_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~117_q ),
	.datad(\interface|uREG|REG_mem~1340_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1341_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1341 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1349 (
// Equation(s):
// \interface|uREG|REG_mem~1349_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1346_combout  & (\interface|uREG|REG_mem~1348_combout )) # (!\interface|uREG|REG_mem~1346_combout  & ((\interface|uREG|REG_mem~1341_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1346_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1348_combout ),
	.datac(\interface|uREG|REG_mem~1346_combout ),
	.datad(\interface|uREG|REG_mem~1341_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1349_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1349 .lut_mask = 16'hDAD0;
defparam \interface|uREG|REG_mem~1349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1812 (
// Equation(s):
// \interface|uREG|REG_mem~1812_combout  = (\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uPC|PC_current [4] & ((\interface|uREG|REG_mem~1349_combout ))) # (!\interface|uPC|PC_current [4] & (\interface|uREG|REG_mem~1339_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (((\interface|uREG|REG_mem~1349_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~0_combout ),
	.datab(\interface|uPC|PC_current [4]),
	.datac(\interface|uREG|REG_mem~1339_combout ),
	.datad(\interface|uREG|REG_mem~1349_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1812_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1812 .lut_mask = 16'hFD20;
defparam \interface|uREG|REG_mem~1812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N9
dffeas \interface|uDMEM|DMEM_mem~245 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1812_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~245 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N17
dffeas \interface|uDMEM|DMEM_mem~213 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1812_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~213 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~213 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~181feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~181feeder_combout  = \interface|uREG|REG_mem~1812_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1812_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~181feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~181feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~181feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N21
dffeas \interface|uDMEM|DMEM_mem~181 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~181 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y53_N31
dffeas \interface|uDMEM|DMEM_mem~149 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1812_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~149 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~598 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~598_combout  = (\interface|uALU|Add0~2_combout  & (((\interface|uALU|Add0~0_combout )))) # (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~181_q )) # 
// (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~149_q )))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~181_q ),
	.datac(\interface|uDMEM|DMEM_mem~149_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~598_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~598 .lut_mask = 16'hEE50;
defparam \interface|uDMEM|DMEM_mem~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~599 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~599_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~598_combout  & (\interface|uDMEM|DMEM_mem~245_q )) # (!\interface|uDMEM|DMEM_mem~598_combout  & ((\interface|uDMEM|DMEM_mem~213_q ))))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~598_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~245_q ),
	.datac(\interface|uDMEM|DMEM_mem~213_q ),
	.datad(\interface|uDMEM|DMEM_mem~598_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~599_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~599 .lut_mask = 16'hDDA0;
defparam \interface|uDMEM|DMEM_mem~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N26
cycloneiv_lcell_comb \interface|Data_Write[21]~46 (
// Equation(s):
// \interface|Data_Write[21]~46_combout  = (!\interface|uALU|Add0~6_combout  & (\interface|uALU|Add0~4_combout  & \interface|uDMEM|DMEM_mem~599_combout ))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uALU|Add0~4_combout ),
	.datac(gnd),
	.datad(\interface|uDMEM|DMEM_mem~599_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[21]~46 .lut_mask = 16'h4400;
defparam \interface|Data_Write[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N30
cycloneiv_lcell_comb \interface|ALU_operand_2[21]~21 (
// Equation(s):
// \interface|ALU_operand_2[21]~21_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~10_combout )) # (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1812_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~10_combout ),
	.datab(gnd),
	.datac(\interface|ucontrol|WideOr2~0_combout ),
	.datad(\interface|uREG|REG_mem~1812_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[21]~21 .lut_mask = 16'hAFA0;
defparam \interface|ALU_operand_2[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N3
dffeas \interface|uREG|REG_mem~532 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[20]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~532 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~532 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~564feeder (
// Equation(s):
// \interface|uREG|REG_mem~564feeder_combout  = \interface|Data_Write[20]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[20]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~564feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~564feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~564feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N1
dffeas \interface|uREG|REG_mem~564 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~564feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~564 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~564 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1355 (
// Equation(s):
// \interface|uREG|REG_mem~1355_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~564_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~532_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~532_q ),
	.datad(\interface|uREG|REG_mem~564_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1355_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1355 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y44_N27
dffeas \interface|uREG|REG_mem~692 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[20]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~692 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~692 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~660feeder (
// Equation(s):
// \interface|uREG|REG_mem~660feeder_combout  = \interface|Data_Write[20]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[20]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~660feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~660feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~660feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y47_N13
dffeas \interface|uREG|REG_mem~660 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~660feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~660 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~660 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1356 (
// Equation(s):
// \interface|uREG|REG_mem~1356_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1355_combout  & (\interface|uREG|REG_mem~692_q )) # (!\interface|uREG|REG_mem~1355_combout  & ((\interface|uREG|REG_mem~660_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1355_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~1355_combout ),
	.datac(\interface|uREG|REG_mem~692_q ),
	.datad(\interface|uREG|REG_mem~660_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1356_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1356 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~628feeder (
// Equation(s):
// \interface|uREG|REG_mem~628feeder_combout  = \interface|Data_Write[20]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[20]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~628feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~628feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~628feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N3
dffeas \interface|uREG|REG_mem~628 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~628feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~628 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~628 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y52_N15
dffeas \interface|uREG|REG_mem~756 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[20]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~756 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~756 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~724feeder (
// Equation(s):
// \interface|uREG|REG_mem~724feeder_combout  = \interface|Data_Write[20]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[20]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~724feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~724feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~724feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y52_N25
dffeas \interface|uREG|REG_mem~724 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~724feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~724 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~724 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N15
dffeas \interface|uREG|REG_mem~596 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[20]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~596 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~596 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1353 (
// Equation(s):
// \interface|uREG|REG_mem~1353_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~724_q )) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~596_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~724_q ),
	.datac(\interface|uREG|REG_mem~596_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1353_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1353 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1354 (
// Equation(s):
// \interface|uREG|REG_mem~1354_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1353_combout  & ((\interface|uREG|REG_mem~756_q ))) # (!\interface|uREG|REG_mem~1353_combout  & (\interface|uREG|REG_mem~628_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1353_combout ))))

	.dataa(\interface|uREG|REG_mem~628_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~756_q ),
	.datad(\interface|uREG|REG_mem~1353_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1354_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1354 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1357 (
// Equation(s):
// \interface|uREG|REG_mem~1357_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout ) # (\interface|uREG|REG_mem~1354_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~1356_combout  & 
// (!\interface|uIMEM|IMEM_mem~5_combout )))

	.dataa(\interface|uREG|REG_mem~1356_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uIMEM|IMEM_mem~5_combout ),
	.datad(\interface|uREG|REG_mem~1354_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1357_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1357 .lut_mask = 16'hCEC2;
defparam \interface|uREG|REG_mem~1357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~948feeder (
// Equation(s):
// \interface|uREG|REG_mem~948feeder_combout  = \interface|Data_Write[20]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[20]~54_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~948feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~948feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~948feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N13
dffeas \interface|uREG|REG_mem~948 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~948feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~948 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~948 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y50_N7
dffeas \interface|uREG|REG_mem~916 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[20]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~916 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~916 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~820feeder (
// Equation(s):
// \interface|uREG|REG_mem~820feeder_combout  = \interface|Data_Write[20]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[20]~54_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~820feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~820feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~820feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N13
dffeas \interface|uREG|REG_mem~820 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~820feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~820 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~820 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N23
dffeas \interface|uREG|REG_mem~788 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[20]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~788 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~788 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1351 (
// Equation(s):
// \interface|uREG|REG_mem~1351_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~820_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~788_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uREG|REG_mem~820_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~788_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1351_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1351 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1352 (
// Equation(s):
// \interface|uREG|REG_mem~1352_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1351_combout  & (\interface|uREG|REG_mem~948_q )) # (!\interface|uREG|REG_mem~1351_combout  & ((\interface|uREG|REG_mem~916_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1351_combout ))))

	.dataa(\interface|uREG|REG_mem~948_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~916_q ),
	.datad(\interface|uREG|REG_mem~1351_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1352_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1352 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~884feeder (
// Equation(s):
// \interface|uREG|REG_mem~884feeder_combout  = \interface|Data_Write[20]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[20]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~884feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~884feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~884feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N17
dffeas \interface|uREG|REG_mem~884 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~884feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~884 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~884 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y51_N31
dffeas \interface|uREG|REG_mem~852 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[20]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~852 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~852 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1358 (
// Equation(s):
// \interface|uREG|REG_mem~1358_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~884_q )) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~852_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~884_q ),
	.datac(\interface|uREG|REG_mem~852_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1358_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1358 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y53_N3
dffeas \interface|uREG|REG_mem~1012 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[20]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1012 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1012 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~980feeder (
// Equation(s):
// \interface|uREG|REG_mem~980feeder_combout  = \interface|Data_Write[20]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[20]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~980feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~980feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~980feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y53_N17
dffeas \interface|uREG|REG_mem~980 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~980feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~980 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~980 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1359 (
// Equation(s):
// \interface|uREG|REG_mem~1359_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1358_combout  & (\interface|uREG|REG_mem~1012_q )) # (!\interface|uREG|REG_mem~1358_combout  & ((\interface|uREG|REG_mem~980_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1358_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~1358_combout ),
	.datac(\interface|uREG|REG_mem~1012_q ),
	.datad(\interface|uREG|REG_mem~980_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1359_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1359 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1360 (
// Equation(s):
// \interface|uREG|REG_mem~1360_combout  = (\interface|uREG|REG_mem~1357_combout  & (((\interface|uREG|REG_mem~1359_combout )) # (!\interface|uIMEM|IMEM_mem~5_combout ))) # (!\interface|uREG|REG_mem~1357_combout  & (\interface|uIMEM|IMEM_mem~5_combout  & 
// (\interface|uREG|REG_mem~1352_combout )))

	.dataa(\interface|uREG|REG_mem~1357_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~1352_combout ),
	.datad(\interface|uREG|REG_mem~1359_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1360_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1360 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~308feeder (
// Equation(s):
// \interface|uREG|REG_mem~308feeder_combout  = \interface|Data_Write[20]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[20]~54_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~308feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~308feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~308feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y48_N29
dffeas \interface|uREG|REG_mem~308 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~308feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~308 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y48_N7
dffeas \interface|uREG|REG_mem~372 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[20]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~372 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~372 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~116feeder (
// Equation(s):
// \interface|uREG|REG_mem~116feeder_combout  = \interface|Data_Write[20]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[20]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~116feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~116feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~116feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N7
dffeas \interface|uREG|REG_mem~116 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~116 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y48_N21
dffeas \interface|uREG|REG_mem~52 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[20]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~52 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1361 (
// Equation(s):
// \interface|uREG|REG_mem~1361_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~116_q ) # ((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~52_q  & 
// !\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~116_q ),
	.datac(\interface|uREG|REG_mem~52_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1361_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1361 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1362 (
// Equation(s):
// \interface|uREG|REG_mem~1362_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1361_combout  & ((\interface|uREG|REG_mem~372_q ))) # (!\interface|uREG|REG_mem~1361_combout  & (\interface|uREG|REG_mem~308_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1361_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~308_q ),
	.datac(\interface|uREG|REG_mem~372_q ),
	.datad(\interface|uREG|REG_mem~1361_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1362_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1362 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N31
dffeas \interface|uREG|REG_mem~84 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[20]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~84 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1365 (
// Equation(s):
// \interface|uREG|REG_mem~1365_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~84_q ))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~20_q ))))

	.dataa(\interface|uREG|REG_mem~20_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~84_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1365_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1365 .lut_mask = 16'hFC22;
defparam \interface|uREG|REG_mem~1365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y44_N5
dffeas \interface|uREG|REG_mem~340 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[20]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~340 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~340 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~276feeder (
// Equation(s):
// \interface|uREG|REG_mem~276feeder_combout  = \interface|Data_Write[20]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[20]~54_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~276feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~276feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~276feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N23
dffeas \interface|uREG|REG_mem~276 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~276feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~276 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~276 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1366 (
// Equation(s):
// \interface|uREG|REG_mem~1366_combout  = (\interface|uREG|REG_mem~1365_combout  & (((\interface|uREG|REG_mem~340_q )) # (!\interface|uIMEM|IMEM_mem~5_combout ))) # (!\interface|uREG|REG_mem~1365_combout  & (\interface|uIMEM|IMEM_mem~5_combout  & 
// ((\interface|uREG|REG_mem~276_q ))))

	.dataa(\interface|uREG|REG_mem~1365_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~340_q ),
	.datad(\interface|uREG|REG_mem~276_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1366_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1366 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~212feeder (
// Equation(s):
// \interface|uREG|REG_mem~212feeder_combout  = \interface|Data_Write[20]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[20]~54_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~212feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~212feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~212feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N23
dffeas \interface|uREG|REG_mem~212 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~212 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y44_N17
dffeas \interface|uREG|REG_mem~468 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[20]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~468 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~468 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~404feeder (
// Equation(s):
// \interface|uREG|REG_mem~404feeder_combout  = \interface|Data_Write[20]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[20]~54_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~404feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~404feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~404feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N25
dffeas \interface|uREG|REG_mem~404 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~404feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~404 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~404 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N31
dffeas \interface|uREG|REG_mem~148 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[20]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~148 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~148 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1363 (
// Equation(s):
// \interface|uREG|REG_mem~1363_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~404_q ) # ((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~148_q  & 
// !\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~404_q ),
	.datac(\interface|uREG|REG_mem~148_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1363_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1363 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1364 (
// Equation(s):
// \interface|uREG|REG_mem~1364_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1363_combout  & ((\interface|uREG|REG_mem~468_q ))) # (!\interface|uREG|REG_mem~1363_combout  & (\interface|uREG|REG_mem~212_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1363_combout ))))

	.dataa(\interface|uREG|REG_mem~212_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~468_q ),
	.datad(\interface|uREG|REG_mem~1363_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1364_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1364 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1367 (
// Equation(s):
// \interface|uREG|REG_mem~1367_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1364_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1366_combout ))))

	.dataa(\interface|uREG|REG_mem~1366_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uIMEM|IMEM_mem~1_combout ),
	.datad(\interface|uREG|REG_mem~1364_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1367_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1367 .lut_mask = 16'hF2C2;
defparam \interface|uREG|REG_mem~1367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~244feeder (
// Equation(s):
// \interface|uREG|REG_mem~244feeder_combout  = \interface|Data_Write[20]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[20]~54_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~244feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~244feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~244feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N7
dffeas \interface|uREG|REG_mem~244 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~244 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N9
dffeas \interface|uREG|REG_mem~500 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[20]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~500 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~500 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~436feeder (
// Equation(s):
// \interface|uREG|REG_mem~436feeder_combout  = \interface|Data_Write[20]~54_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[20]~54_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~436feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~436feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~436feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N9
dffeas \interface|uREG|REG_mem~436 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~436feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~436 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~436 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N11
dffeas \interface|uREG|REG_mem~180 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[20]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~180 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1368 (
// Equation(s):
// \interface|uREG|REG_mem~1368_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~436_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~180_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~436_q ),
	.datac(\interface|uREG|REG_mem~180_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1368_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1368 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1369 (
// Equation(s):
// \interface|uREG|REG_mem~1369_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1368_combout  & ((\interface|uREG|REG_mem~500_q ))) # (!\interface|uREG|REG_mem~1368_combout  & (\interface|uREG|REG_mem~244_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1368_combout ))))

	.dataa(\interface|uREG|REG_mem~244_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~500_q ),
	.datad(\interface|uREG|REG_mem~1368_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1369_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1369 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1370 (
// Equation(s):
// \interface|uREG|REG_mem~1370_combout  = (\interface|uREG|REG_mem~1367_combout  & (((\interface|uREG|REG_mem~1369_combout ) # (!\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uREG|REG_mem~1367_combout  & (\interface|uREG|REG_mem~1362_combout  & 
// (\interface|uIMEM|IMEM_mem~8_combout )))

	.dataa(\interface|uREG|REG_mem~1362_combout ),
	.datab(\interface|uREG|REG_mem~1367_combout ),
	.datac(\interface|uIMEM|IMEM_mem~8_combout ),
	.datad(\interface|uREG|REG_mem~1369_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1370_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1370 .lut_mask = 16'hEC2C;
defparam \interface|uREG|REG_mem~1370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1813 (
// Equation(s):
// \interface|uREG|REG_mem~1813_combout  = (\interface|uPC|PC_current [4] & (((\interface|uREG|REG_mem~1370_combout )))) # (!\interface|uPC|PC_current [4] & ((\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~1360_combout )) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uREG|REG_mem~1370_combout )))))

	.dataa(\interface|uPC|PC_current [4]),
	.datab(\interface|uIMEM|IMEM_mem~0_combout ),
	.datac(\interface|uREG|REG_mem~1360_combout ),
	.datad(\interface|uREG|REG_mem~1370_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1813_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1813 .lut_mask = 16'hFB40;
defparam \interface|uREG|REG_mem~1813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~212feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~212feeder_combout  = \interface|uREG|REG_mem~1813_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1813_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~212feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~212feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~212feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N13
dffeas \interface|uDMEM|DMEM_mem~212 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~212 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~212 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~244feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~244feeder_combout  = \interface|uREG|REG_mem~1813_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1813_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~244feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~244feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~244feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N7
dffeas \interface|uDMEM|DMEM_mem~244 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~244 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~244 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~148feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~148feeder_combout  = \interface|uREG|REG_mem~1813_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1813_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~148feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~148feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~148feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N11
dffeas \interface|uDMEM|DMEM_mem~148 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~148feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~148 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~148 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~180feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~180feeder_combout  = \interface|uREG|REG_mem~1813_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1813_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~180feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~180feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~180feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N13
dffeas \interface|uDMEM|DMEM_mem~180 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~180 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N8
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~602 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~602_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~180_q ) # (\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~148_q  & 
// ((!\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~148_q ),
	.datab(\interface|uDMEM|DMEM_mem~180_q ),
	.datac(\interface|uALU|Add0~0_combout ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~602_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~602 .lut_mask = 16'hF0CA;
defparam \interface|uDMEM|DMEM_mem~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~603 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~603_combout  = (\interface|uDMEM|DMEM_mem~602_combout  & (((\interface|uDMEM|DMEM_mem~244_q ) # (!\interface|uALU|Add0~2_combout )))) # (!\interface|uDMEM|DMEM_mem~602_combout  & (\interface|uDMEM|DMEM_mem~212_q  & 
// ((\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~212_q ),
	.datab(\interface|uDMEM|DMEM_mem~244_q ),
	.datac(\interface|uDMEM|DMEM_mem~602_combout ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~603_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~603 .lut_mask = 16'hCAF0;
defparam \interface|uDMEM|DMEM_mem~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N26
cycloneiv_lcell_comb \interface|Data_Write[20]~66 (
// Equation(s):
// \interface|Data_Write[20]~66_combout  = (!\interface|uALU|Add0~6_combout  & (\interface|uALU|Add0~4_combout  & \interface|uDMEM|DMEM_mem~603_combout ))

	.dataa(gnd),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uALU|Add0~4_combout ),
	.datad(\interface|uDMEM|DMEM_mem~603_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[20]~66_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[20]~66 .lut_mask = 16'h3000;
defparam \interface|Data_Write[20]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
cycloneiv_lcell_comb \interface|ALU_operand_2[20]~22 (
// Equation(s):
// \interface|ALU_operand_2[20]~22_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~10_combout )) # (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1813_combout )))

	.dataa(\interface|ucontrol|WideOr2~0_combout ),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem~10_combout ),
	.datad(\interface|uREG|REG_mem~1813_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[20]~22 .lut_mask = 16'hF5A0;
defparam \interface|ALU_operand_2[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~51feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~51feeder_combout  = \interface|uREG|REG_mem~1814_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1814_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~51feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N31
dffeas \interface|uDMEM|DMEM_mem~51 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~51 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N23
dffeas \interface|uDMEM|DMEM_mem~115 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1814_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~115 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~83feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~83feeder_combout  = \interface|uREG|REG_mem~1814_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1814_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~83feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~83feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~83feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y48_N5
dffeas \interface|uDMEM|DMEM_mem~83 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~83 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N5
dffeas \interface|uDMEM|DMEM_mem~19 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1814_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~19 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~447 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~447_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~83_q ) # ((\interface|uALU|Add0~0_combout )))) # (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~19_q  & 
// !\interface|uALU|Add0~0_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~83_q ),
	.datac(\interface|uDMEM|DMEM_mem~19_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~447_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~447 .lut_mask = 16'hAAD8;
defparam \interface|uDMEM|DMEM_mem~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~448 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~448_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~447_combout  & ((\interface|uDMEM|DMEM_mem~115_q ))) # (!\interface|uDMEM|DMEM_mem~447_combout  & (\interface|uDMEM|DMEM_mem~51_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~447_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~51_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~115_q ),
	.datad(\interface|uDMEM|DMEM_mem~447_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~448_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~448 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~211feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~211feeder_combout  = \interface|uREG|REG_mem~1814_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1814_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~211feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~211feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~211feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N29
dffeas \interface|uDMEM|DMEM_mem~211 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~211 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N19
dffeas \interface|uDMEM|DMEM_mem~243 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1814_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~243 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~179feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~179feeder_combout  = \interface|uREG|REG_mem~1814_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1814_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~179feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~179feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~179feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N15
dffeas \interface|uDMEM|DMEM_mem~179 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~179 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N13
dffeas \interface|uDMEM|DMEM_mem~147 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1814_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~147 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~445 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~445_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~179_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~147_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~179_q ),
	.datac(\interface|uDMEM|DMEM_mem~147_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~445_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~445 .lut_mask = 16'hAAD8;
defparam \interface|uDMEM|DMEM_mem~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~446 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~446_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~445_combout  & ((\interface|uDMEM|DMEM_mem~243_q ))) # (!\interface|uDMEM|DMEM_mem~445_combout  & (\interface|uDMEM|DMEM_mem~211_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~445_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~211_q ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~243_q ),
	.datad(\interface|uDMEM|DMEM_mem~445_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~446_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~446 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~449 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~449_combout  = (!\interface|uALU|Add0~6_combout  & ((\interface|uALU|Add0~4_combout  & ((\interface|uDMEM|DMEM_mem~446_combout ))) # (!\interface|uALU|Add0~4_combout  & (\interface|uDMEM|DMEM_mem~448_combout ))))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uALU|Add0~4_combout ),
	.datac(\interface|uDMEM|DMEM_mem~448_combout ),
	.datad(\interface|uDMEM|DMEM_mem~446_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~449_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~449 .lut_mask = 16'h5410;
defparam \interface|uDMEM|DMEM_mem~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N29
dffeas \interface|uDMEM|DMEM_mem~339 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1814_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~339 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~339 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N8
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~307feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~307feeder_combout  = \interface|uREG|REG_mem~1814_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1814_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~307feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~307feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~307feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N9
dffeas \interface|uDMEM|DMEM_mem~307 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~307feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~307 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y45_N23
dffeas \interface|uDMEM|DMEM_mem~275 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1814_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~275 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~275 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~443 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~443_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~307_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~275_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~307_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~275_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~443_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~443 .lut_mask = 16'h00B8;
defparam \interface|uDMEM|DMEM_mem~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~444 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~444_combout  = (\interface|uDMEM|DMEM_mem~421_combout  & ((\interface|uDMEM|DMEM_mem~443_combout ) # ((\interface|uDMEM|DMEM_mem~391_combout  & \interface|uDMEM|DMEM_mem~339_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~421_combout ),
	.datab(\interface|uDMEM|DMEM_mem~391_combout ),
	.datac(\interface|uDMEM|DMEM_mem~339_q ),
	.datad(\interface|uDMEM|DMEM_mem~443_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~444_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~444 .lut_mask = 16'hAA80;
defparam \interface|uDMEM|DMEM_mem~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~307feeder (
// Equation(s):
// \interface|uREG|REG_mem~307feeder_combout  = \interface|Data_Write[19]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[19]~55_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~307feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~307feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~307feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y48_N19
dffeas \interface|uREG|REG_mem~307 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~307feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~307 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N29
dffeas \interface|uREG|REG_mem~19 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~19 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1371 (
// Equation(s):
// \interface|uREG|REG_mem~1371_combout  = (\interface|uPC|PC_current [2] & ((\interface|uIMEM|IMEM_mem~6_combout  & (\interface|uREG|REG_mem~307_q )) # (!\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uREG|REG_mem~19_q ))))) # 
// (!\interface|uPC|PC_current [2] & (((\interface|uREG|REG_mem~19_q ))))

	.dataa(\interface|uREG|REG_mem~307_q ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~19_q ),
	.datad(\interface|uIMEM|IMEM_mem~6_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1371_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1371 .lut_mask = 16'hB8F0;
defparam \interface|uREG|REG_mem~1371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~210feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~210feeder_combout  = \interface|uREG|REG_mem~1815_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1815_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~210feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~210feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~210feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N31
dffeas \interface|uDMEM|DMEM_mem~210 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~210 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N15
dffeas \interface|uDMEM|DMEM_mem~242 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1815_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~242 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~242 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~178feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~178feeder_combout  = \interface|uREG|REG_mem~1815_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1815_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~178feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~178feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~178feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N21
dffeas \interface|uDMEM|DMEM_mem~178 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~178 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N17
dffeas \interface|uDMEM|DMEM_mem~146 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1815_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~146 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~438 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~438_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~178_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~146_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~178_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~146_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~438_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~438 .lut_mask = 16'hCCB8;
defparam \interface|uDMEM|DMEM_mem~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~439 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~439_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~438_combout  & ((\interface|uDMEM|DMEM_mem~242_q ))) # (!\interface|uDMEM|DMEM_mem~438_combout  & (\interface|uDMEM|DMEM_mem~210_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~438_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~210_q ),
	.datac(\interface|uDMEM|DMEM_mem~242_q ),
	.datad(\interface|uDMEM|DMEM_mem~438_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~439_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~439 .lut_mask = 16'hF588;
defparam \interface|uDMEM|DMEM_mem~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~50feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~50feeder_combout  = \interface|uREG|REG_mem~1815_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1815_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~50feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~50feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~50feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N21
dffeas \interface|uDMEM|DMEM_mem~50 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~50 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N27
dffeas \interface|uDMEM|DMEM_mem~114 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1815_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~114 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y48_N25
dffeas \interface|uDMEM|DMEM_mem~82 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1815_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~82 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N1
dffeas \interface|uDMEM|DMEM_mem~18 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1815_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~18 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~440 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~440_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~82_q ) # ((\interface|uALU|Add0~0_combout )))) # (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~18_q  & 
// !\interface|uALU|Add0~0_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~82_q ),
	.datac(\interface|uDMEM|DMEM_mem~18_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~440_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~440 .lut_mask = 16'hAAD8;
defparam \interface|uDMEM|DMEM_mem~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~441 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~441_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~440_combout  & ((\interface|uDMEM|DMEM_mem~114_q ))) # (!\interface|uDMEM|DMEM_mem~440_combout  & (\interface|uDMEM|DMEM_mem~50_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~440_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~50_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~114_q ),
	.datad(\interface|uDMEM|DMEM_mem~440_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~441_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~441 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~442 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~442_combout  = (!\interface|uALU|Add0~6_combout  & ((\interface|uALU|Add0~4_combout  & (\interface|uDMEM|DMEM_mem~439_combout )) # (!\interface|uALU|Add0~4_combout  & ((\interface|uDMEM|DMEM_mem~441_combout )))))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uALU|Add0~4_combout ),
	.datac(\interface|uDMEM|DMEM_mem~439_combout ),
	.datad(\interface|uDMEM|DMEM_mem~441_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~442_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~442 .lut_mask = 16'h5140;
defparam \interface|uDMEM|DMEM_mem~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N11
dffeas \interface|uDMEM|DMEM_mem~338 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1815_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~338 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~338 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~306feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~306feeder_combout  = \interface|uREG|REG_mem~1815_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1815_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~306feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~306feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~306feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N5
dffeas \interface|uDMEM|DMEM_mem~306 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~306feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~306 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~306 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y45_N7
dffeas \interface|uDMEM|DMEM_mem~274 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1815_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~274 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~274 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~436 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~436_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~306_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~274_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~306_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~274_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~436_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~436 .lut_mask = 16'h00B8;
defparam \interface|uDMEM|DMEM_mem~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~437 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~437_combout  = (\interface|uDMEM|DMEM_mem~421_combout  & ((\interface|uDMEM|DMEM_mem~436_combout ) # ((\interface|uDMEM|DMEM_mem~391_combout  & \interface|uDMEM|DMEM_mem~338_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~421_combout ),
	.datab(\interface|uDMEM|DMEM_mem~391_combout ),
	.datac(\interface|uDMEM|DMEM_mem~338_q ),
	.datad(\interface|uDMEM|DMEM_mem~436_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~437_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~437 .lut_mask = 16'hAA80;
defparam \interface|uDMEM|DMEM_mem~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y46_N29
dffeas \interface|uREG|REG_mem~18 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[18]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~18 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~306feeder (
// Equation(s):
// \interface|uREG|REG_mem~306feeder_combout  = \interface|Data_Write[18]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[18]~56_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~306feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~306feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~306feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y48_N9
dffeas \interface|uREG|REG_mem~306 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~306feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~306 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1392 (
// Equation(s):
// \interface|uREG|REG_mem~1392_combout  = (\interface|uPC|PC_current [2] & ((\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uREG|REG_mem~306_q ))) # (!\interface|uIMEM|IMEM_mem~6_combout  & (\interface|uREG|REG_mem~18_q )))) # 
// (!\interface|uPC|PC_current [2] & (((\interface|uREG|REG_mem~18_q ))))

	.dataa(\interface|uPC|PC_current [2]),
	.datab(\interface|uIMEM|IMEM_mem~6_combout ),
	.datac(\interface|uREG|REG_mem~18_q ),
	.datad(\interface|uREG|REG_mem~306_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1392_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1392 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1009feeder (
// Equation(s):
// \interface|uREG|REG_mem~1009feeder_combout  = \interface|Data_Write[17]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[17]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1009feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1009feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~1009feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y45_N9
dffeas \interface|uREG|REG_mem~1009 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~1009feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1009 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1009 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y45_N27
dffeas \interface|uREG|REG_mem~881 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[17]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~881 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~881 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N13
dffeas \interface|uREG|REG_mem~849 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[17]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~849 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~849 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~977feeder (
// Equation(s):
// \interface|uREG|REG_mem~977feeder_combout  = \interface|Data_Write[17]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[17]~57_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~977feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~977feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~977feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N3
dffeas \interface|uREG|REG_mem~977 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~977feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~977 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~977 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1421 (
// Equation(s):
// \interface|uREG|REG_mem~1421_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uIMEM|IMEM_mem~1_combout )) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~977_q ))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~849_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~849_q ),
	.datad(\interface|uREG|REG_mem~977_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1421_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1421 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1422 (
// Equation(s):
// \interface|uREG|REG_mem~1422_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1421_combout  & (\interface|uREG|REG_mem~1009_q )) # (!\interface|uREG|REG_mem~1421_combout  & ((\interface|uREG|REG_mem~881_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1421_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1009_q ),
	.datac(\interface|uREG|REG_mem~881_q ),
	.datad(\interface|uREG|REG_mem~1421_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1422_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1422 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~625feeder (
// Equation(s):
// \interface|uREG|REG_mem~625feeder_combout  = \interface|Data_Write[17]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[17]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~625feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~625feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~625feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N7
dffeas \interface|uREG|REG_mem~625 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~625feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~625 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~625 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N23
dffeas \interface|uREG|REG_mem~593 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[17]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~593 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~593 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1414 (
// Equation(s):
// \interface|uREG|REG_mem~1414_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~625_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~593_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~625_q ),
	.datac(\interface|uREG|REG_mem~593_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1414_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1414 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~753feeder (
// Equation(s):
// \interface|uREG|REG_mem~753feeder_combout  = \interface|Data_Write[17]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[17]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~753feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~753feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~753feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N23
dffeas \interface|uREG|REG_mem~753 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~753feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~753 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~753 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N21
dffeas \interface|uREG|REG_mem~721 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[17]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~721 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~721 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1415 (
// Equation(s):
// \interface|uREG|REG_mem~1415_combout  = (\interface|uREG|REG_mem~1414_combout  & ((\interface|uREG|REG_mem~753_q ) # ((!\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uREG|REG_mem~1414_combout  & (((\interface|uREG|REG_mem~721_q  & 
// \interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uREG|REG_mem~1414_combout ),
	.datab(\interface|uREG|REG_mem~753_q ),
	.datac(\interface|uREG|REG_mem~721_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1415_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1415 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~657feeder (
// Equation(s):
// \interface|uREG|REG_mem~657feeder_combout  = \interface|Data_Write[17]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[17]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~657feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~657feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~657feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y47_N7
dffeas \interface|uREG|REG_mem~657 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~657feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~657 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~657 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y47_N1
dffeas \interface|uREG|REG_mem~689 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[17]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~689 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~689 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~561feeder (
// Equation(s):
// \interface|uREG|REG_mem~561feeder_combout  = \interface|Data_Write[17]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[17]~57_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~561feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~561feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~561feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y44_N29
dffeas \interface|uREG|REG_mem~561 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~561feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~561 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~561 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y44_N7
dffeas \interface|uREG|REG_mem~529 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[17]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~529 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~529 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1418 (
// Equation(s):
// \interface|uREG|REG_mem~1418_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~561_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~529_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~561_q ),
	.datac(\interface|uREG|REG_mem~529_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1418_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1418 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1419 (
// Equation(s):
// \interface|uREG|REG_mem~1419_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1418_combout  & ((\interface|uREG|REG_mem~689_q ))) # (!\interface|uREG|REG_mem~1418_combout  & (\interface|uREG|REG_mem~657_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1418_combout ))))

	.dataa(\interface|uREG|REG_mem~657_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~689_q ),
	.datad(\interface|uREG|REG_mem~1418_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1419_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1419 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N7
dffeas \interface|uREG|REG_mem~817 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[17]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~817 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~817 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N3
dffeas \interface|uREG|REG_mem~945 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[17]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~945 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~945 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~913feeder (
// Equation(s):
// \interface|uREG|REG_mem~913feeder_combout  = \interface|Data_Write[17]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[17]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~913feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~913feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~913feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N5
dffeas \interface|uREG|REG_mem~913 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~913feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~913 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~913 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N5
dffeas \interface|uREG|REG_mem~785 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[17]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~785 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~785 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1416 (
// Equation(s):
// \interface|uREG|REG_mem~1416_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~913_q )) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~785_q )))))

	.dataa(\interface|uREG|REG_mem~913_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~785_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1416_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1416 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1417 (
// Equation(s):
// \interface|uREG|REG_mem~1417_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1416_combout  & ((\interface|uREG|REG_mem~945_q ))) # (!\interface|uREG|REG_mem~1416_combout  & (\interface|uREG|REG_mem~817_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1416_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~817_q ),
	.datac(\interface|uREG|REG_mem~945_q ),
	.datad(\interface|uREG|REG_mem~1416_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1417_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1417 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1420 (
// Equation(s):
// \interface|uREG|REG_mem~1420_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~1417_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// (\interface|uREG|REG_mem~1419_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1419_combout ),
	.datad(\interface|uREG|REG_mem~1417_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1420_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1420 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1423 (
// Equation(s):
// \interface|uREG|REG_mem~1423_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1420_combout  & (\interface|uREG|REG_mem~1422_combout )) # (!\interface|uREG|REG_mem~1420_combout  & ((\interface|uREG|REG_mem~1415_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1420_combout ))))

	.dataa(\interface|uREG|REG_mem~1422_combout ),
	.datab(\interface|uREG|REG_mem~1415_combout ),
	.datac(\interface|uIMEM|IMEM_mem~9_combout ),
	.datad(\interface|uREG|REG_mem~1420_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1423_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1423 .lut_mask = 16'hAFC0;
defparam \interface|uREG|REG_mem~1423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~497feeder (
// Equation(s):
// \interface|uREG|REG_mem~497feeder_combout  = \interface|Data_Write[17]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[17]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~497feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~497feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~497feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N1
dffeas \interface|uREG|REG_mem~497 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~497feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~497 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y48_N7
dffeas \interface|uREG|REG_mem~433 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[17]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~433 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~433 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y48_N3
dffeas \interface|uREG|REG_mem~241 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[17]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~241 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N31
dffeas \interface|uREG|REG_mem~177 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[17]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~177 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~177 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1431 (
// Equation(s):
// \interface|uREG|REG_mem~1431_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~241_q )) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~177_q )))))

	.dataa(\interface|uREG|REG_mem~241_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~177_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1431_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1431 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1432 (
// Equation(s):
// \interface|uREG|REG_mem~1432_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1431_combout  & (\interface|uREG|REG_mem~497_q )) # (!\interface|uREG|REG_mem~1431_combout  & ((\interface|uREG|REG_mem~433_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1431_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~497_q ),
	.datac(\interface|uREG|REG_mem~433_q ),
	.datad(\interface|uREG|REG_mem~1431_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1432_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1432 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~369feeder (
// Equation(s):
// \interface|uREG|REG_mem~369feeder_combout  = \interface|Data_Write[17]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[17]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~369feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~369feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~369feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N27
dffeas \interface|uREG|REG_mem~369 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~369feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~369 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N9
dffeas \interface|uREG|REG_mem~113 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[17]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~113 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~305feeder (
// Equation(s):
// \interface|uREG|REG_mem~305feeder_combout  = \interface|Data_Write[17]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[17]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~305feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~305feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~305feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N7
dffeas \interface|uREG|REG_mem~305 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~305feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~305 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N5
dffeas \interface|uREG|REG_mem~49 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[17]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~49 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1424 (
// Equation(s):
// \interface|uREG|REG_mem~1424_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~305_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~49_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~305_q ),
	.datac(\interface|uREG|REG_mem~49_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1424_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1424 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1425 (
// Equation(s):
// \interface|uREG|REG_mem~1425_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1424_combout  & (\interface|uREG|REG_mem~369_q )) # (!\interface|uREG|REG_mem~1424_combout  & ((\interface|uREG|REG_mem~113_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1424_combout ))))

	.dataa(\interface|uREG|REG_mem~369_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~113_q ),
	.datad(\interface|uREG|REG_mem~1424_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1425_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1425 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~209feeder (
// Equation(s):
// \interface|uREG|REG_mem~209feeder_combout  = \interface|Data_Write[17]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[17]~57_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~209feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~209feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~209feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N23
dffeas \interface|uREG|REG_mem~209 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~209 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N29
dffeas \interface|uREG|REG_mem~145 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[17]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~145 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1426 (
// Equation(s):
// \interface|uREG|REG_mem~1426_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~209_q ) # ((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~145_q  & 
// !\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~209_q ),
	.datac(\interface|uREG|REG_mem~145_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1426_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1426 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N15
dffeas \interface|uREG|REG_mem~465 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[17]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~465 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~465 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~401feeder (
// Equation(s):
// \interface|uREG|REG_mem~401feeder_combout  = \interface|Data_Write[17]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[17]~57_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~401feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~401feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~401feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N27
dffeas \interface|uREG|REG_mem~401 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~401feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~401 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~401 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1427 (
// Equation(s):
// \interface|uREG|REG_mem~1427_combout  = (\interface|uREG|REG_mem~1426_combout  & (((\interface|uREG|REG_mem~465_q )) # (!\interface|uIMEM|IMEM_mem~5_combout ))) # (!\interface|uREG|REG_mem~1426_combout  & (\interface|uIMEM|IMEM_mem~5_combout  & 
// ((\interface|uREG|REG_mem~401_q ))))

	.dataa(\interface|uREG|REG_mem~1426_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~465_q ),
	.datad(\interface|uREG|REG_mem~401_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1427_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1427 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~81feeder (
// Equation(s):
// \interface|uREG|REG_mem~81feeder_combout  = \interface|Data_Write[17]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[17]~57_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~81feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~81feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~81feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N13
dffeas \interface|uREG|REG_mem~81 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~81 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N19
dffeas \interface|uREG|REG_mem~337 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[17]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~337 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~337 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N11
dffeas \interface|uREG|REG_mem~273 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[17]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~273 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1428 (
// Equation(s):
// \interface|uREG|REG_mem~1428_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~273_q ) # (\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~17_q  & 
// ((!\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~17_q ),
	.datac(\interface|uREG|REG_mem~273_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1428_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1428 .lut_mask = 16'hAAE4;
defparam \interface|uREG|REG_mem~1428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1429 (
// Equation(s):
// \interface|uREG|REG_mem~1429_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1428_combout  & ((\interface|uREG|REG_mem~337_q ))) # (!\interface|uREG|REG_mem~1428_combout  & (\interface|uREG|REG_mem~81_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1428_combout ))))

	.dataa(\interface|uREG|REG_mem~81_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~337_q ),
	.datad(\interface|uREG|REG_mem~1428_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1429_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1429 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1430 (
// Equation(s):
// \interface|uREG|REG_mem~1430_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uIMEM|IMEM_mem~1_combout )) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1427_combout )) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1429_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~1427_combout ),
	.datad(\interface|uREG|REG_mem~1429_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1430_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1430 .lut_mask = 16'hD9C8;
defparam \interface|uREG|REG_mem~1430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1433 (
// Equation(s):
// \interface|uREG|REG_mem~1433_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1430_combout  & (\interface|uREG|REG_mem~1432_combout )) # (!\interface|uREG|REG_mem~1430_combout  & ((\interface|uREG|REG_mem~1425_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1430_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1432_combout ),
	.datac(\interface|uREG|REG_mem~1425_combout ),
	.datad(\interface|uREG|REG_mem~1430_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1433_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1433 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1816 (
// Equation(s):
// \interface|uREG|REG_mem~1816_combout  = (\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uPC|PC_current [4] & ((\interface|uREG|REG_mem~1433_combout ))) # (!\interface|uPC|PC_current [4] & (\interface|uREG|REG_mem~1423_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (((\interface|uREG|REG_mem~1433_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~0_combout ),
	.datab(\interface|uPC|PC_current [4]),
	.datac(\interface|uREG|REG_mem~1423_combout ),
	.datad(\interface|uREG|REG_mem~1433_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1816_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1816 .lut_mask = 16'hFD20;
defparam \interface|uREG|REG_mem~1816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N26
cycloneiv_lcell_comb \interface|ALU_operand_2[17]~25 (
// Equation(s):
// \interface|ALU_operand_2[17]~25_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~10_combout )) # (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1816_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~10_combout ),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1816_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[17]~25_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[17]~25 .lut_mask = 16'hBB88;
defparam \interface|ALU_operand_2[17]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~48feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~48feeder_combout  = \interface|uREG|REG_mem~1817_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1817_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~48feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~48feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~48feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N11
dffeas \interface|uDMEM|DMEM_mem~48 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~48 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y45_N13
dffeas \interface|uDMEM|DMEM_mem~112 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1817_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~112 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~80feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~80feeder_combout  = \interface|uREG|REG_mem~1817_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1817_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~80feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~80feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~80feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N5
dffeas \interface|uDMEM|DMEM_mem~80 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~80 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y45_N19
dffeas \interface|uDMEM|DMEM_mem~16 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1817_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~16 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~426 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~426_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & (\interface|uDMEM|DMEM_mem~80_q )) # 
// (!\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~16_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~80_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~16_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~426_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~426 .lut_mask = 16'hEE30;
defparam \interface|uDMEM|DMEM_mem~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~427 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~427_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~426_combout  & ((\interface|uDMEM|DMEM_mem~112_q ))) # (!\interface|uDMEM|DMEM_mem~426_combout  & (\interface|uDMEM|DMEM_mem~48_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~426_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~48_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~112_q ),
	.datad(\interface|uDMEM|DMEM_mem~426_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~427_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~427 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N23
dffeas \interface|uDMEM|DMEM_mem~208 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1817_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~208 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N3
dffeas \interface|uDMEM|DMEM_mem~240 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1817_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~240 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~240 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~176feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~176feeder_combout  = \interface|uREG|REG_mem~1817_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1817_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~176feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~176feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~176feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y49_N1
dffeas \interface|uDMEM|DMEM_mem~176 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~176 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N5
dffeas \interface|uDMEM|DMEM_mem~144 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1817_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~144 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~424 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~424_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~176_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~144_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~176_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~144_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~424_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~424 .lut_mask = 16'hCCB8;
defparam \interface|uDMEM|DMEM_mem~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~425 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~425_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~424_combout  & ((\interface|uDMEM|DMEM_mem~240_q ))) # (!\interface|uDMEM|DMEM_mem~424_combout  & (\interface|uDMEM|DMEM_mem~208_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~424_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~208_q ),
	.datac(\interface|uDMEM|DMEM_mem~240_q ),
	.datad(\interface|uDMEM|DMEM_mem~424_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~425_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~425 .lut_mask = 16'hF588;
defparam \interface|uDMEM|DMEM_mem~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~428 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~428_combout  = (!\interface|uALU|Add0~6_combout  & ((\interface|uALU|Add0~4_combout  & ((\interface|uDMEM|DMEM_mem~425_combout ))) # (!\interface|uALU|Add0~4_combout  & (\interface|uDMEM|DMEM_mem~427_combout ))))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uALU|Add0~4_combout ),
	.datac(\interface|uDMEM|DMEM_mem~427_combout ),
	.datad(\interface|uDMEM|DMEM_mem~425_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~428_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~428 .lut_mask = 16'h5410;
defparam \interface|uDMEM|DMEM_mem~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N31
dffeas \interface|uDMEM|DMEM_mem~336 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1817_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~336 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~336 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~304feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~304feeder_combout  = \interface|uREG|REG_mem~1817_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1817_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~304feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~304feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~304feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N25
dffeas \interface|uDMEM|DMEM_mem~304 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~304feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~304 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y45_N11
dffeas \interface|uDMEM|DMEM_mem~272 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1817_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~272 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~272 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~422 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~422_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~304_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~272_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~304_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~272_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~422_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~422 .lut_mask = 16'h00B8;
defparam \interface|uDMEM|DMEM_mem~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~423 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~423_combout  = (\interface|uDMEM|DMEM_mem~421_combout  & ((\interface|uDMEM|DMEM_mem~422_combout ) # ((\interface|uDMEM|DMEM_mem~391_combout  & \interface|uDMEM|DMEM_mem~336_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~421_combout ),
	.datab(\interface|uDMEM|DMEM_mem~391_combout ),
	.datac(\interface|uDMEM|DMEM_mem~336_q ),
	.datad(\interface|uDMEM|DMEM_mem~422_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~423_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~423 .lut_mask = 16'hAA80;
defparam \interface|uDMEM|DMEM_mem~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~304feeder (
// Equation(s):
// \interface|uREG|REG_mem~304feeder_combout  = \interface|Data_Write[16]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[16]~58_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~304feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~304feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~304feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y48_N27
dffeas \interface|uREG|REG_mem~304 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~304feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~304 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~304 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~16feeder (
// Equation(s):
// \interface|uREG|REG_mem~16feeder_combout  = \interface|Data_Write[16]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[16]~58_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~16feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~16feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~16feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y48_N23
dffeas \interface|uREG|REG_mem~16 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~16 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1434 (
// Equation(s):
// \interface|uREG|REG_mem~1434_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~304_q )) # (!\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~16_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~16_q ))))

	.dataa(\interface|uREG|REG_mem~304_q ),
	.datab(\interface|uIMEM|IMEM_mem~6_combout ),
	.datac(\interface|uREG|REG_mem~16_q ),
	.datad(\interface|uPC|PC_current [2]),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1434_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1434 .lut_mask = 16'hB8F0;
defparam \interface|uREG|REG_mem~1434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~207feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~207feeder_combout  = \interface|uREG|REG_mem~1818_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1818_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~207feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~207feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~207feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N23
dffeas \interface|uDMEM|DMEM_mem~207 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~207feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~207 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N11
dffeas \interface|uDMEM|DMEM_mem~239 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1818_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~239 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~239 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~143feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~143feeder_combout  = \interface|uREG|REG_mem~1818_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1818_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~143feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~143feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~143feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N23
dffeas \interface|uDMEM|DMEM_mem~143 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~143feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~143 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~175feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~175feeder_combout  = \interface|uREG|REG_mem~1818_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1818_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~175feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~175feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~175feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y51_N5
dffeas \interface|uDMEM|DMEM_mem~175 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~175 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~175 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~588 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~588_combout  = (\interface|uALU|Add0~2_combout  & (((\interface|uALU|Add0~0_combout )))) # (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~175_q ))) # 
// (!\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~143_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~143_q ),
	.datab(\interface|uDMEM|DMEM_mem~175_q ),
	.datac(\interface|uALU|Add0~2_combout ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~588_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~588 .lut_mask = 16'hFC0A;
defparam \interface|uDMEM|DMEM_mem~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~589 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~589_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~588_combout  & ((\interface|uDMEM|DMEM_mem~239_q ))) # (!\interface|uDMEM|DMEM_mem~588_combout  & (\interface|uDMEM|DMEM_mem~207_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~588_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~207_q ),
	.datac(\interface|uDMEM|DMEM_mem~239_q ),
	.datad(\interface|uDMEM|DMEM_mem~588_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~589_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~589 .lut_mask = 16'hF588;
defparam \interface|uDMEM|DMEM_mem~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~643 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~643_combout  = (!\interface|uALU|Add0~6_combout  & (\interface|uDMEM|DMEM_mem~589_combout  & \interface|uALU|Add0~4_combout ))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(gnd),
	.datac(\interface|uDMEM|DMEM_mem~589_combout ),
	.datad(\interface|uALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~643_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~643 .lut_mask = 16'h5000;
defparam \interface|uDMEM|DMEM_mem~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N5
dffeas \interface|uREG|REG_mem~15 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~15 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~303feeder (
// Equation(s):
// \interface|uREG|REG_mem~303feeder_combout  = \interface|Data_Write[15]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[15]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~303feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~303feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~303feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y47_N9
dffeas \interface|uREG|REG_mem~303 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~303feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~303 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~303 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1455 (
// Equation(s):
// \interface|uREG|REG_mem~1455_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~303_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~15_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~15_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~15_q ),
	.datad(\interface|uREG|REG_mem~303_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1455_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1455 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~878feeder (
// Equation(s):
// \interface|uREG|REG_mem~878feeder_combout  = \interface|Data_Write[14]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[14]~67_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~878feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~878feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~878feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N29
dffeas \interface|uREG|REG_mem~878 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~878feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~878 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~878 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y50_N11
dffeas \interface|uREG|REG_mem~846 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~846 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~846 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1484 (
// Equation(s):
// \interface|uREG|REG_mem~1484_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~878_q )) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~846_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~878_q ),
	.datac(\interface|uREG|REG_mem~846_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1484_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1484 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y53_N7
dffeas \interface|uREG|REG_mem~1006 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1006 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1006 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y53_N25
dffeas \interface|uREG|REG_mem~974 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~974 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~974 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y53_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1485 (
// Equation(s):
// \interface|uREG|REG_mem~1485_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1484_combout  & (\interface|uREG|REG_mem~1006_q )) # (!\interface|uREG|REG_mem~1484_combout  & ((\interface|uREG|REG_mem~974_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1484_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~1484_combout ),
	.datac(\interface|uREG|REG_mem~1006_q ),
	.datad(\interface|uREG|REG_mem~974_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1485_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1485 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~942feeder (
// Equation(s):
// \interface|uREG|REG_mem~942feeder_combout  = \interface|Data_Write[14]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[14]~67_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~942feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~942feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~942feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N5
dffeas \interface|uREG|REG_mem~942 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~942feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~942 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~942 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y51_N9
dffeas \interface|uREG|REG_mem~910 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~910 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~910 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y51_N11
dffeas \interface|uREG|REG_mem~782 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~782 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~782 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~814feeder (
// Equation(s):
// \interface|uREG|REG_mem~814feeder_combout  = \interface|Data_Write[14]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[14]~67_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~814feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~814feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~814feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N23
dffeas \interface|uREG|REG_mem~814 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~814feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~814 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~814 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1477 (
// Equation(s):
// \interface|uREG|REG_mem~1477_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uIMEM|IMEM_mem~8_combout )) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~814_q ))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~782_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~782_q ),
	.datad(\interface|uREG|REG_mem~814_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1477_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1477 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1478 (
// Equation(s):
// \interface|uREG|REG_mem~1478_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1477_combout  & (\interface|uREG|REG_mem~942_q )) # (!\interface|uREG|REG_mem~1477_combout  & ((\interface|uREG|REG_mem~910_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1477_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~942_q ),
	.datac(\interface|uREG|REG_mem~910_q ),
	.datad(\interface|uREG|REG_mem~1477_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1478_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1478 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y50_N9
dffeas \interface|uREG|REG_mem~622 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~622 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~622 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y50_N31
dffeas \interface|uREG|REG_mem~750 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~750 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~750 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~718feeder (
// Equation(s):
// \interface|uREG|REG_mem~718feeder_combout  = \interface|Data_Write[14]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[14]~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~718feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~718feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~718feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y48_N25
dffeas \interface|uREG|REG_mem~718 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~718feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~718 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~718 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y48_N27
dffeas \interface|uREG|REG_mem~590 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~590 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~590 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1479 (
// Equation(s):
// \interface|uREG|REG_mem~1479_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~718_q ) # ((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~590_q  & 
// !\interface|uIMEM|IMEM_mem~8_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~718_q ),
	.datac(\interface|uREG|REG_mem~590_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1479_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1479 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1480 (
// Equation(s):
// \interface|uREG|REG_mem~1480_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1479_combout  & ((\interface|uREG|REG_mem~750_q ))) # (!\interface|uREG|REG_mem~1479_combout  & (\interface|uREG|REG_mem~622_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1479_combout ))))

	.dataa(\interface|uREG|REG_mem~622_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~750_q ),
	.datad(\interface|uREG|REG_mem~1479_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1480_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1480 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y50_N11
dffeas \interface|uREG|REG_mem~654 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~654 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~654 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N17
dffeas \interface|uREG|REG_mem~686 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~686 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~686 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N11
dffeas \interface|uREG|REG_mem~526 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~526 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~526 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~558feeder (
// Equation(s):
// \interface|uREG|REG_mem~558feeder_combout  = \interface|Data_Write[14]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[14]~67_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~558feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~558feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~558feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N25
dffeas \interface|uREG|REG_mem~558 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~558feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~558 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~558 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1481 (
// Equation(s):
// \interface|uREG|REG_mem~1481_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~558_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~526_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~526_q ),
	.datad(\interface|uREG|REG_mem~558_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1481_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1481 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1482 (
// Equation(s):
// \interface|uREG|REG_mem~1482_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1481_combout  & ((\interface|uREG|REG_mem~686_q ))) # (!\interface|uREG|REG_mem~1481_combout  & (\interface|uREG|REG_mem~654_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1481_combout ))))

	.dataa(\interface|uREG|REG_mem~654_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~686_q ),
	.datad(\interface|uREG|REG_mem~1481_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1482_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1482 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1483 (
// Equation(s):
// \interface|uREG|REG_mem~1483_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1480_combout ) # ((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1482_combout  & 
// !\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|uREG|REG_mem~1480_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1482_combout ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1483_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1483 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1486 (
// Equation(s):
// \interface|uREG|REG_mem~1486_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1483_combout  & (\interface|uREG|REG_mem~1485_combout )) # (!\interface|uREG|REG_mem~1483_combout  & ((\interface|uREG|REG_mem~1478_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1483_combout ))))

	.dataa(\interface|uREG|REG_mem~1485_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~1478_combout ),
	.datad(\interface|uREG|REG_mem~1483_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1486_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1486 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~238feeder (
// Equation(s):
// \interface|uREG|REG_mem~238feeder_combout  = \interface|Data_Write[14]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[14]~67_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~238feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~238feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~238feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N27
dffeas \interface|uREG|REG_mem~238 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~238feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~238 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N1
dffeas \interface|uREG|REG_mem~494 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~494 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N1
dffeas \interface|uREG|REG_mem~174 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~174 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~174 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y51_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~430feeder (
// Equation(s):
// \interface|uREG|REG_mem~430feeder_combout  = \interface|Data_Write[14]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[14]~67_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~430feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~430feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~430feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y51_N7
dffeas \interface|uREG|REG_mem~430 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~430feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~430 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~430 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1494 (
// Equation(s):
// \interface|uREG|REG_mem~1494_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uIMEM|IMEM_mem~5_combout )) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~430_q ))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~174_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~174_q ),
	.datad(\interface|uREG|REG_mem~430_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1494_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1494 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1495 (
// Equation(s):
// \interface|uREG|REG_mem~1495_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1494_combout  & ((\interface|uREG|REG_mem~494_q ))) # (!\interface|uREG|REG_mem~1494_combout  & (\interface|uREG|REG_mem~238_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1494_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~238_q ),
	.datac(\interface|uREG|REG_mem~494_q ),
	.datad(\interface|uREG|REG_mem~1494_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1495_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1495 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~366feeder (
// Equation(s):
// \interface|uREG|REG_mem~366feeder_combout  = \interface|Data_Write[14]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[14]~67_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~366feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~366feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~366feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N13
dffeas \interface|uREG|REG_mem~366 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~366feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~366 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~366 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N17
dffeas \interface|uREG|REG_mem~110 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~110 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y45_N11
dffeas \interface|uREG|REG_mem~46 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~46 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~302feeder (
// Equation(s):
// \interface|uREG|REG_mem~302feeder_combout  = \interface|Data_Write[14]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[14]~67_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~302feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~302feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~302feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N21
dffeas \interface|uREG|REG_mem~302 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~302feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~302 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~302 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1487 (
// Equation(s):
// \interface|uREG|REG_mem~1487_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uIMEM|IMEM_mem~5_combout )) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~302_q ))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~46_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~46_q ),
	.datad(\interface|uREG|REG_mem~302_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1487_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1487 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1488 (
// Equation(s):
// \interface|uREG|REG_mem~1488_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1487_combout  & (\interface|uREG|REG_mem~366_q )) # (!\interface|uREG|REG_mem~1487_combout  & ((\interface|uREG|REG_mem~110_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1487_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~366_q ),
	.datac(\interface|uREG|REG_mem~110_q ),
	.datad(\interface|uREG|REG_mem~1487_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1488_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1488 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~78feeder (
// Equation(s):
// \interface|uREG|REG_mem~78feeder_combout  = \interface|Data_Write[14]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[14]~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~78feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~78feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~78feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N9
dffeas \interface|uREG|REG_mem~78 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~78 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N3
dffeas \interface|uREG|REG_mem~334 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~334 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~334 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N19
dffeas \interface|uREG|REG_mem~270 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~270 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~270 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1491 (
// Equation(s):
// \interface|uREG|REG_mem~1491_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~270_q ) # (\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~14_q  & 
// ((!\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~14_q ),
	.datac(\interface|uREG|REG_mem~270_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1491_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1491 .lut_mask = 16'hAAE4;
defparam \interface|uREG|REG_mem~1491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1492 (
// Equation(s):
// \interface|uREG|REG_mem~1492_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1491_combout  & ((\interface|uREG|REG_mem~334_q ))) # (!\interface|uREG|REG_mem~1491_combout  & (\interface|uREG|REG_mem~78_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1491_combout ))))

	.dataa(\interface|uREG|REG_mem~78_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~334_q ),
	.datad(\interface|uREG|REG_mem~1491_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1492_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1492 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~206feeder (
// Equation(s):
// \interface|uREG|REG_mem~206feeder_combout  = \interface|Data_Write[14]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[14]~67_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~206feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~206feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~206feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N13
dffeas \interface|uREG|REG_mem~206 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~206 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N15
dffeas \interface|uREG|REG_mem~462 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~462 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~462 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~398feeder (
// Equation(s):
// \interface|uREG|REG_mem~398feeder_combout  = \interface|Data_Write[14]~67_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[14]~67_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~398feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~398feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~398feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N29
dffeas \interface|uREG|REG_mem~398 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~398feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~398 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~398 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N27
dffeas \interface|uREG|REG_mem~142 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~142 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1489 (
// Equation(s):
// \interface|uREG|REG_mem~1489_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~398_q ) # ((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~142_q  & 
// !\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~398_q ),
	.datac(\interface|uREG|REG_mem~142_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1489_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1489 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1490 (
// Equation(s):
// \interface|uREG|REG_mem~1490_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1489_combout  & ((\interface|uREG|REG_mem~462_q ))) # (!\interface|uREG|REG_mem~1489_combout  & (\interface|uREG|REG_mem~206_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1489_combout ))))

	.dataa(\interface|uREG|REG_mem~206_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~462_q ),
	.datad(\interface|uREG|REG_mem~1489_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1490_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1490 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1493 (
// Equation(s):
// \interface|uREG|REG_mem~1493_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout ) # ((\interface|uREG|REG_mem~1490_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (!\interface|uIMEM|IMEM_mem~8_combout  & 
// (\interface|uREG|REG_mem~1492_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~1492_combout ),
	.datad(\interface|uREG|REG_mem~1490_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1493_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1493 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1496 (
// Equation(s):
// \interface|uREG|REG_mem~1496_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1493_combout  & (\interface|uREG|REG_mem~1495_combout )) # (!\interface|uREG|REG_mem~1493_combout  & ((\interface|uREG|REG_mem~1488_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1493_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1495_combout ),
	.datac(\interface|uREG|REG_mem~1488_combout ),
	.datad(\interface|uREG|REG_mem~1493_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1496_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1496 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N4
cycloneiv_lcell_comb \interface|ALU_operand_2[14]~28 (
// Equation(s):
// \interface|ALU_operand_2[14]~28_combout  = (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1486_combout )) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1496_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(\interface|uREG|REG_mem~1486_combout ),
	.datad(\interface|uREG|REG_mem~1496_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[14]~28 .lut_mask = 16'h3120;
defparam \interface|ALU_operand_2[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N13
dffeas \interface|uREG|REG_mem~13 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[13]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~13 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~301feeder (
// Equation(s):
// \interface|uREG|REG_mem~301feeder_combout  = \interface|Data_Write[13]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[13]~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~301feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~301feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~301feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y49_N19
dffeas \interface|uREG|REG_mem~301 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~301feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~301 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~301 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1497 (
// Equation(s):
// \interface|uREG|REG_mem~1497_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~301_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~13_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~13_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~13_q ),
	.datad(\interface|uREG|REG_mem~301_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1497_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1497 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y46_N7
dffeas \interface|uREG|REG_mem~12 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~12 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~300feeder (
// Equation(s):
// \interface|uREG|REG_mem~300feeder_combout  = \interface|Data_Write[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[12]~60_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~300feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~300feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~300feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N21
dffeas \interface|uREG|REG_mem~300 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~300feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~300 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~300 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1518 (
// Equation(s):
// \interface|uREG|REG_mem~1518_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~300_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~12_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~12_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~12_q ),
	.datad(\interface|uREG|REG_mem~300_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1518_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1518 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N19
dffeas \interface|uREG|REG_mem~11 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[11]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~11 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~299feeder (
// Equation(s):
// \interface|uREG|REG_mem~299feeder_combout  = \interface|Data_Write[11]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[11]~61_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~299feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~299feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~299feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N31
dffeas \interface|uREG|REG_mem~299 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~299 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~299 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1534 (
// Equation(s):
// \interface|uREG|REG_mem~1534_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~299_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~11_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~11_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~11_q ),
	.datad(\interface|uREG|REG_mem~299_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1534_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1534 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~458feeder (
// Equation(s):
// \interface|uREG|REG_mem~458feeder_combout  = \interface|Data_Write[10]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[10]~69_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~458feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~458feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~458feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N9
dffeas \interface|uREG|REG_mem~458 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~458feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~458 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y46_N11
dffeas \interface|uREG|REG_mem~202 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[10]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~202 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~202 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~394feeder (
// Equation(s):
// \interface|uREG|REG_mem~394feeder_combout  = \interface|Data_Write[10]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[10]~69_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~394feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~394feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~394feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N3
dffeas \interface|uREG|REG_mem~394 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~394feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~394 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~394 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y46_N29
dffeas \interface|uREG|REG_mem~138 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[10]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~138 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1561 (
// Equation(s):
// \interface|uREG|REG_mem~1561_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~394_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~138_q )))))

	.dataa(\interface|uREG|REG_mem~394_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~138_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1561_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1561 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1562 (
// Equation(s):
// \interface|uREG|REG_mem~1562_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1561_combout  & (\interface|uREG|REG_mem~458_q )) # (!\interface|uREG|REG_mem~1561_combout  & ((\interface|uREG|REG_mem~202_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1561_combout ))))

	.dataa(\interface|uREG|REG_mem~458_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~202_q ),
	.datad(\interface|uREG|REG_mem~1561_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1562_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1562 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~234feeder (
// Equation(s):
// \interface|uREG|REG_mem~234feeder_combout  = \interface|Data_Write[10]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[10]~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~234feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~234feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~234feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N15
dffeas \interface|uREG|REG_mem~234 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~234 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N25
dffeas \interface|uREG|REG_mem~490 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[10]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~490 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~490 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~426feeder (
// Equation(s):
// \interface|uREG|REG_mem~426feeder_combout  = \interface|Data_Write[10]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[10]~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~426feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~426feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~426feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N25
dffeas \interface|uREG|REG_mem~426 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~426feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~426 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~426 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y52_N11
dffeas \interface|uREG|REG_mem~170 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[10]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~170 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~170 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1568 (
// Equation(s):
// \interface|uREG|REG_mem~1568_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~426_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~170_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~426_q ),
	.datac(\interface|uREG|REG_mem~170_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1568_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1568 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1569 (
// Equation(s):
// \interface|uREG|REG_mem~1569_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1568_combout  & ((\interface|uREG|REG_mem~490_q ))) # (!\interface|uREG|REG_mem~1568_combout  & (\interface|uREG|REG_mem~234_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1568_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~234_q ),
	.datac(\interface|uREG|REG_mem~490_q ),
	.datad(\interface|uREG|REG_mem~1568_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1569_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1569 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~106feeder (
// Equation(s):
// \interface|uREG|REG_mem~106feeder_combout  = \interface|Data_Write[10]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[10]~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~106feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~106feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~106feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N17
dffeas \interface|uREG|REG_mem~106 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~106 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N7
dffeas \interface|uREG|REG_mem~362 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[10]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~362 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~362 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~298feeder (
// Equation(s):
// \interface|uREG|REG_mem~298feeder_combout  = \interface|Data_Write[10]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[10]~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~298feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~298feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~298feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y47_N21
dffeas \interface|uREG|REG_mem~298 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~298feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~298 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~298 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y47_N15
dffeas \interface|uREG|REG_mem~42 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[10]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~42 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1563 (
// Equation(s):
// \interface|uREG|REG_mem~1563_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~298_q ) # ((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~42_q  & 
// !\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~298_q ),
	.datac(\interface|uREG|REG_mem~42_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1563_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1563 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1564 (
// Equation(s):
// \interface|uREG|REG_mem~1564_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1563_combout  & ((\interface|uREG|REG_mem~362_q ))) # (!\interface|uREG|REG_mem~1563_combout  & (\interface|uREG|REG_mem~106_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1563_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~106_q ),
	.datac(\interface|uREG|REG_mem~362_q ),
	.datad(\interface|uREG|REG_mem~1563_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1564_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1564 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~74feeder (
// Equation(s):
// \interface|uREG|REG_mem~74feeder_combout  = \interface|Data_Write[10]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[10]~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~74feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~74feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~74feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N27
dffeas \interface|uREG|REG_mem~74 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~74 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y46_N9
dffeas \interface|uREG|REG_mem~330 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[10]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~330 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~330 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N27
dffeas \interface|uREG|REG_mem~266 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[10]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~266 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~266 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1565 (
// Equation(s):
// \interface|uREG|REG_mem~1565_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~266_q ) # (\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~10_q  & 
// ((!\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~10_q ),
	.datac(\interface|uREG|REG_mem~266_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1565_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1565 .lut_mask = 16'hAAE4;
defparam \interface|uREG|REG_mem~1565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1566 (
// Equation(s):
// \interface|uREG|REG_mem~1566_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1565_combout  & ((\interface|uREG|REG_mem~330_q ))) # (!\interface|uREG|REG_mem~1565_combout  & (\interface|uREG|REG_mem~74_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1565_combout ))))

	.dataa(\interface|uREG|REG_mem~74_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~330_q ),
	.datad(\interface|uREG|REG_mem~1565_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1566_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1566 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1567 (
// Equation(s):
// \interface|uREG|REG_mem~1567_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uIMEM|IMEM_mem~8_combout )) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~1564_combout )) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1566_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~1564_combout ),
	.datad(\interface|uREG|REG_mem~1566_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1567_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1567 .lut_mask = 16'hD9C8;
defparam \interface|uREG|REG_mem~1567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1570 (
// Equation(s):
// \interface|uREG|REG_mem~1570_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1567_combout  & ((\interface|uREG|REG_mem~1569_combout ))) # (!\interface|uREG|REG_mem~1567_combout  & (\interface|uREG|REG_mem~1562_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1567_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~1562_combout ),
	.datac(\interface|uREG|REG_mem~1569_combout ),
	.datad(\interface|uREG|REG_mem~1567_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1570_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1570 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~970feeder (
// Equation(s):
// \interface|uREG|REG_mem~970feeder_combout  = \interface|Data_Write[10]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[10]~69_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~970feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~970feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~970feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y52_N25
dffeas \interface|uREG|REG_mem~970 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~970feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~970 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~970 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y52_N23
dffeas \interface|uREG|REG_mem~1002 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[10]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1002 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1002 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~874feeder (
// Equation(s):
// \interface|uREG|REG_mem~874feeder_combout  = \interface|Data_Write[10]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[10]~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~874feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~874feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~874feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N25
dffeas \interface|uREG|REG_mem~874 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~874feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~874 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~874 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y51_N19
dffeas \interface|uREG|REG_mem~842 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[10]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~842 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~842 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1558 (
// Equation(s):
// \interface|uREG|REG_mem~1558_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~874_q )) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~842_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~874_q ),
	.datac(\interface|uREG|REG_mem~842_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1558_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1558 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1559 (
// Equation(s):
// \interface|uREG|REG_mem~1559_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1558_combout  & ((\interface|uREG|REG_mem~1002_q ))) # (!\interface|uREG|REG_mem~1558_combout  & (\interface|uREG|REG_mem~970_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1558_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~970_q ),
	.datac(\interface|uREG|REG_mem~1002_q ),
	.datad(\interface|uREG|REG_mem~1558_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1559_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1559 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~746feeder (
// Equation(s):
// \interface|uREG|REG_mem~746feeder_combout  = \interface|Data_Write[10]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[10]~69_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~746feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~746feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~746feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N29
dffeas \interface|uREG|REG_mem~746 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~746feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~746 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~746 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y46_N9
dffeas \interface|uREG|REG_mem~714 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[10]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~714 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~714 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y46_N19
dffeas \interface|uREG|REG_mem~586 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[10]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~586 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~586 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~618feeder (
// Equation(s):
// \interface|uREG|REG_mem~618feeder_combout  = \interface|Data_Write[10]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[10]~69_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~618feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~618feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~618feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N27
dffeas \interface|uREG|REG_mem~618 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~618feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~618 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~618 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1551 (
// Equation(s):
// \interface|uREG|REG_mem~1551_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uIMEM|IMEM_mem~8_combout )) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~618_q ))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~586_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~586_q ),
	.datad(\interface|uREG|REG_mem~618_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1551_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1551 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1552 (
// Equation(s):
// \interface|uREG|REG_mem~1552_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1551_combout  & (\interface|uREG|REG_mem~746_q )) # (!\interface|uREG|REG_mem~1551_combout  & ((\interface|uREG|REG_mem~714_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1551_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~746_q ),
	.datac(\interface|uREG|REG_mem~714_q ),
	.datad(\interface|uREG|REG_mem~1551_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1552_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1552 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~650feeder (
// Equation(s):
// \interface|uREG|REG_mem~650feeder_combout  = \interface|Data_Write[10]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[10]~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~650feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~650feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~650feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N21
dffeas \interface|uREG|REG_mem~650 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~650feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~650 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~650 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N11
dffeas \interface|uREG|REG_mem~682 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[10]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~682 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~682 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~554feeder (
// Equation(s):
// \interface|uREG|REG_mem~554feeder_combout  = \interface|Data_Write[10]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[10]~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~554feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~554feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~554feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N17
dffeas \interface|uREG|REG_mem~554 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~554feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~554 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~554 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N19
dffeas \interface|uREG|REG_mem~522 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[10]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~522 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~522 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1555 (
// Equation(s):
// \interface|uREG|REG_mem~1555_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~554_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~522_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~554_q ),
	.datac(\interface|uREG|REG_mem~522_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1555_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1555 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1556 (
// Equation(s):
// \interface|uREG|REG_mem~1556_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1555_combout  & ((\interface|uREG|REG_mem~682_q ))) # (!\interface|uREG|REG_mem~1555_combout  & (\interface|uREG|REG_mem~650_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1555_combout ))))

	.dataa(\interface|uREG|REG_mem~650_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~682_q ),
	.datad(\interface|uREG|REG_mem~1555_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1556_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1556 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~906feeder (
// Equation(s):
// \interface|uREG|REG_mem~906feeder_combout  = \interface|Data_Write[10]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[10]~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~906feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~906feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~906feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y49_N29
dffeas \interface|uREG|REG_mem~906 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~906feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~906 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~906 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y49_N15
dffeas \interface|uREG|REG_mem~938 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[10]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~938 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~938 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~810feeder (
// Equation(s):
// \interface|uREG|REG_mem~810feeder_combout  = \interface|Data_Write[10]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[10]~69_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~810feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~810feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~810feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N21
dffeas \interface|uREG|REG_mem~810 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~810feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~810 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~810 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N11
dffeas \interface|uREG|REG_mem~778 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[10]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~778 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~778 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1553 (
// Equation(s):
// \interface|uREG|REG_mem~1553_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~810_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~778_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~810_q ),
	.datac(\interface|uREG|REG_mem~778_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1553_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1553 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1554 (
// Equation(s):
// \interface|uREG|REG_mem~1554_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1553_combout  & ((\interface|uREG|REG_mem~938_q ))) # (!\interface|uREG|REG_mem~1553_combout  & (\interface|uREG|REG_mem~906_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1553_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~906_q ),
	.datac(\interface|uREG|REG_mem~938_q ),
	.datad(\interface|uREG|REG_mem~1553_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1554_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1554 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1557 (
// Equation(s):
// \interface|uREG|REG_mem~1557_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1554_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~1556_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~1556_combout ),
	.datac(\interface|uIMEM|IMEM_mem~5_combout ),
	.datad(\interface|uREG|REG_mem~1554_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1557_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1557 .lut_mask = 16'hF4A4;
defparam \interface|uREG|REG_mem~1557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1560 (
// Equation(s):
// \interface|uREG|REG_mem~1560_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1557_combout  & (\interface|uREG|REG_mem~1559_combout )) # (!\interface|uREG|REG_mem~1557_combout  & ((\interface|uREG|REG_mem~1552_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1557_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~1559_combout ),
	.datac(\interface|uREG|REG_mem~1552_combout ),
	.datad(\interface|uREG|REG_mem~1557_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1560_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1560 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N16
cycloneiv_lcell_comb \interface|ALU_operand_2[10]~32 (
// Equation(s):
// \interface|ALU_operand_2[10]~32_combout  = (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1560_combout ))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1570_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(\interface|uREG|REG_mem~1570_combout ),
	.datad(\interface|uREG|REG_mem~1560_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[10]~32_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[10]~32 .lut_mask = 16'h3210;
defparam \interface|ALU_operand_2[10]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~425feeder (
// Equation(s):
// \interface|uREG|REG_mem~425feeder_combout  = \interface|Data_Write[9]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[9]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~425feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~425feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~425feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N13
dffeas \interface|uREG|REG_mem~425 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~425feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~425 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~425 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N5
dffeas \interface|uREG|REG_mem~169 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[9]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~169 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1589 (
// Equation(s):
// \interface|uREG|REG_mem~1589_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~425_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~169_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~425_q ),
	.datac(\interface|uREG|REG_mem~169_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1589_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1589 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N7
dffeas \interface|uREG|REG_mem~233 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[9]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~233 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~233 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~489feeder (
// Equation(s):
// \interface|uREG|REG_mem~489feeder_combout  = \interface|Data_Write[9]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[9]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~489feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~489feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~489feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N19
dffeas \interface|uREG|REG_mem~489 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~489feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~489 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~489 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1590 (
// Equation(s):
// \interface|uREG|REG_mem~1590_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1589_combout  & ((\interface|uREG|REG_mem~489_q ))) # (!\interface|uREG|REG_mem~1589_combout  & (\interface|uREG|REG_mem~233_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~1589_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~1589_combout ),
	.datac(\interface|uREG|REG_mem~233_q ),
	.datad(\interface|uREG|REG_mem~489_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1590_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1590 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~73feeder (
// Equation(s):
// \interface|uREG|REG_mem~73feeder_combout  = \interface|Data_Write[9]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[9]~70_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~73feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~73feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~73feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N13
dffeas \interface|uREG|REG_mem~73 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~73 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N19
dffeas \interface|uREG|REG_mem~329 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[9]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~329 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~329 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N21
dffeas \interface|uREG|REG_mem~265 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[9]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~265 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1586 (
// Equation(s):
// \interface|uREG|REG_mem~1586_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~265_q )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// ((\interface|uREG|REG_mem~9_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~265_q ),
	.datad(\interface|uREG|REG_mem~9_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1586_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1586 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1587 (
// Equation(s):
// \interface|uREG|REG_mem~1587_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1586_combout  & ((\interface|uREG|REG_mem~329_q ))) # (!\interface|uREG|REG_mem~1586_combout  & (\interface|uREG|REG_mem~73_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1586_combout ))))

	.dataa(\interface|uREG|REG_mem~73_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~329_q ),
	.datad(\interface|uREG|REG_mem~1586_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1587_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1587 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~105feeder (
// Equation(s):
// \interface|uREG|REG_mem~105feeder_combout  = \interface|Data_Write[9]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[9]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~105feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~105feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~105feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y46_N25
dffeas \interface|uREG|REG_mem~105 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~105 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y46_N19
dffeas \interface|uREG|REG_mem~361 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[9]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~361 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~361 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~297feeder (
// Equation(s):
// \interface|uREG|REG_mem~297feeder_combout  = \interface|Data_Write[9]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[9]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~297feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~297feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~297feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N5
dffeas \interface|uREG|REG_mem~297 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~297feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~297 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N31
dffeas \interface|uREG|REG_mem~41 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[9]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~41 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1584 (
// Equation(s):
// \interface|uREG|REG_mem~1584_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~297_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~41_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~297_q ),
	.datac(\interface|uREG|REG_mem~41_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1584_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1584 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1585 (
// Equation(s):
// \interface|uREG|REG_mem~1585_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1584_combout  & ((\interface|uREG|REG_mem~361_q ))) # (!\interface|uREG|REG_mem~1584_combout  & (\interface|uREG|REG_mem~105_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1584_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~105_q ),
	.datac(\interface|uREG|REG_mem~361_q ),
	.datad(\interface|uREG|REG_mem~1584_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1585_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1585 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1588 (
// Equation(s):
// \interface|uREG|REG_mem~1588_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uIMEM|IMEM_mem~8_combout )) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1585_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~1587_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~1587_combout ),
	.datad(\interface|uREG|REG_mem~1585_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1588_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1588 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~457feeder (
// Equation(s):
// \interface|uREG|REG_mem~457feeder_combout  = \interface|Data_Write[9]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[9]~70_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~457feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~457feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~457feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N19
dffeas \interface|uREG|REG_mem~457 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~457feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~457 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~457 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N1
dffeas \interface|uREG|REG_mem~201 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[9]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~201 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~393feeder (
// Equation(s):
// \interface|uREG|REG_mem~393feeder_combout  = \interface|Data_Write[9]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[9]~70_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~393feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~393feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~393feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N29
dffeas \interface|uREG|REG_mem~393 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~393feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~393 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~393 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N11
dffeas \interface|uREG|REG_mem~137 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[9]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~137 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1582 (
// Equation(s):
// \interface|uREG|REG_mem~1582_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~393_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~137_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~393_q ),
	.datac(\interface|uREG|REG_mem~137_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1582_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1582 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1583 (
// Equation(s):
// \interface|uREG|REG_mem~1583_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1582_combout  & (\interface|uREG|REG_mem~457_q )) # (!\interface|uREG|REG_mem~1582_combout  & ((\interface|uREG|REG_mem~201_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1582_combout ))))

	.dataa(\interface|uREG|REG_mem~457_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~201_q ),
	.datad(\interface|uREG|REG_mem~1582_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1583_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1583 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1591 (
// Equation(s):
// \interface|uREG|REG_mem~1591_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1588_combout  & (\interface|uREG|REG_mem~1590_combout )) # (!\interface|uREG|REG_mem~1588_combout  & ((\interface|uREG|REG_mem~1583_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1588_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~1590_combout ),
	.datac(\interface|uREG|REG_mem~1588_combout ),
	.datad(\interface|uREG|REG_mem~1583_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1591_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1591 .lut_mask = 16'hDAD0;
defparam \interface|uREG|REG_mem~1591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1001feeder (
// Equation(s):
// \interface|uREG|REG_mem~1001feeder_combout  = \interface|Data_Write[9]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[9]~70_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1001feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1001feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~1001feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N19
dffeas \interface|uREG|REG_mem~1001 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~1001feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1001 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1001 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N15
dffeas \interface|uREG|REG_mem~969 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[9]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~969 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~969 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N25
dffeas \interface|uREG|REG_mem~841 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[9]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~841 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~841 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~873feeder (
// Equation(s):
// \interface|uREG|REG_mem~873feeder_combout  = \interface|Data_Write[9]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[9]~70_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~873feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~873feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~873feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N17
dffeas \interface|uREG|REG_mem~873 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~873feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~873 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~873 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1579 (
// Equation(s):
// \interface|uREG|REG_mem~1579_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~873_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~841_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~841_q ),
	.datad(\interface|uREG|REG_mem~873_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1579_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1579 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1580 (
// Equation(s):
// \interface|uREG|REG_mem~1580_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1579_combout  & (\interface|uREG|REG_mem~1001_q )) # (!\interface|uREG|REG_mem~1579_combout  & ((\interface|uREG|REG_mem~969_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1579_combout ))))

	.dataa(\interface|uREG|REG_mem~1001_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~969_q ),
	.datad(\interface|uREG|REG_mem~1579_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1580_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1580 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~745feeder (
// Equation(s):
// \interface|uREG|REG_mem~745feeder_combout  = \interface|Data_Write[9]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[9]~70_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~745feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~745feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~745feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N11
dffeas \interface|uREG|REG_mem~745 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~745feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~745 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~745 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y46_N27
dffeas \interface|uREG|REG_mem~713 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[9]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~713 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~713 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y46_N13
dffeas \interface|uREG|REG_mem~585 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[9]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~585 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~585 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~617feeder (
// Equation(s):
// \interface|uREG|REG_mem~617feeder_combout  = \interface|Data_Write[9]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[9]~70_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~617feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~617feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~617feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N5
dffeas \interface|uREG|REG_mem~617 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~617feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~617 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~617 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1572 (
// Equation(s):
// \interface|uREG|REG_mem~1572_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uIMEM|IMEM_mem~8_combout )) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~617_q ))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~585_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~585_q ),
	.datad(\interface|uREG|REG_mem~617_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1572_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1572 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1573 (
// Equation(s):
// \interface|uREG|REG_mem~1573_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1572_combout  & (\interface|uREG|REG_mem~745_q )) # (!\interface|uREG|REG_mem~1572_combout  & ((\interface|uREG|REG_mem~713_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1572_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~745_q ),
	.datac(\interface|uREG|REG_mem~713_q ),
	.datad(\interface|uREG|REG_mem~1572_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1573_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1573 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~905feeder (
// Equation(s):
// \interface|uREG|REG_mem~905feeder_combout  = \interface|Data_Write[9]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[9]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~905feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~905feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~905feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N29
dffeas \interface|uREG|REG_mem~905 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~905feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~905 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~905 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N31
dffeas \interface|uREG|REG_mem~937 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[9]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~937 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~937 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~809feeder (
// Equation(s):
// \interface|uREG|REG_mem~809feeder_combout  = \interface|Data_Write[9]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[9]~70_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~809feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~809feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~809feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N21
dffeas \interface|uREG|REG_mem~809 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~809feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~809 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~809 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N11
dffeas \interface|uREG|REG_mem~777 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[9]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~777 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~777 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1574 (
// Equation(s):
// \interface|uREG|REG_mem~1574_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~809_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~777_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uREG|REG_mem~809_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~777_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1574_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1574 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1575 (
// Equation(s):
// \interface|uREG|REG_mem~1575_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1574_combout  & ((\interface|uREG|REG_mem~937_q ))) # (!\interface|uREG|REG_mem~1574_combout  & (\interface|uREG|REG_mem~905_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1574_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~905_q ),
	.datac(\interface|uREG|REG_mem~937_q ),
	.datad(\interface|uREG|REG_mem~1574_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1575_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1575 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~553feeder (
// Equation(s):
// \interface|uREG|REG_mem~553feeder_combout  = \interface|Data_Write[9]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[9]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~553feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~553feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~553feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y44_N13
dffeas \interface|uREG|REG_mem~553 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~553feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~553 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~553 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y44_N11
dffeas \interface|uREG|REG_mem~521 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[9]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~521 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~521 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1576 (
// Equation(s):
// \interface|uREG|REG_mem~1576_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~553_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~521_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uREG|REG_mem~553_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~521_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1576_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1576 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N9
dffeas \interface|uREG|REG_mem~681 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[9]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~681 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~681 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~649feeder (
// Equation(s):
// \interface|uREG|REG_mem~649feeder_combout  = \interface|Data_Write[9]~70_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[9]~70_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~649feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~649feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~649feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N3
dffeas \interface|uREG|REG_mem~649 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~649feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~649 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~649 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1577 (
// Equation(s):
// \interface|uREG|REG_mem~1577_combout  = (\interface|uREG|REG_mem~1576_combout  & (((\interface|uREG|REG_mem~681_q )) # (!\interface|uIMEM|IMEM_mem~1_combout ))) # (!\interface|uREG|REG_mem~1576_combout  & (\interface|uIMEM|IMEM_mem~1_combout  & 
// ((\interface|uREG|REG_mem~649_q ))))

	.dataa(\interface|uREG|REG_mem~1576_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~681_q ),
	.datad(\interface|uREG|REG_mem~649_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1577_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1577 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1578 (
// Equation(s):
// \interface|uREG|REG_mem~1578_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~1575_combout )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1577_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~1575_combout ),
	.datac(\interface|uIMEM|IMEM_mem~5_combout ),
	.datad(\interface|uREG|REG_mem~1577_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1578_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1578 .lut_mask = 16'hE5E0;
defparam \interface|uREG|REG_mem~1578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1581 (
// Equation(s):
// \interface|uREG|REG_mem~1581_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1578_combout  & (\interface|uREG|REG_mem~1580_combout )) # (!\interface|uREG|REG_mem~1578_combout  & ((\interface|uREG|REG_mem~1573_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1578_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~1580_combout ),
	.datac(\interface|uREG|REG_mem~1573_combout ),
	.datad(\interface|uREG|REG_mem~1578_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1581_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1581 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N22
cycloneiv_lcell_comb \interface|ALU_operand_2[9]~33 (
// Equation(s):
// \interface|ALU_operand_2[9]~33_combout  = (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1581_combout ))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1591_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(\interface|uREG|REG_mem~1591_combout ),
	.datad(\interface|uREG|REG_mem~1581_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[9]~33_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[9]~33 .lut_mask = 16'h3210;
defparam \interface|ALU_operand_2[9]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~232feeder (
// Equation(s):
// \interface|uREG|REG_mem~232feeder_combout  = \interface|Data_Write[8]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[8]~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~232feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~232feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~232feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N15
dffeas \interface|uREG|REG_mem~232 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~232 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y48_N27
dffeas \interface|uREG|REG_mem~488 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[8]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~488 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~488 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N9
dffeas \interface|uREG|REG_mem~168 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[8]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~168 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~168 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~424feeder (
// Equation(s):
// \interface|uREG|REG_mem~424feeder_combout  = \interface|Data_Write[8]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[8]~62_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~424feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~424feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~424feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N17
dffeas \interface|uREG|REG_mem~424 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~424feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~424 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~424 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1610 (
// Equation(s):
// \interface|uREG|REG_mem~1610_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uIMEM|IMEM_mem~5_combout )) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~424_q ))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~168_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~168_q ),
	.datad(\interface|uREG|REG_mem~424_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1610_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1610 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1611 (
// Equation(s):
// \interface|uREG|REG_mem~1611_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1610_combout  & ((\interface|uREG|REG_mem~488_q ))) # (!\interface|uREG|REG_mem~1610_combout  & (\interface|uREG|REG_mem~232_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1610_combout ))))

	.dataa(\interface|uREG|REG_mem~232_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~488_q ),
	.datad(\interface|uREG|REG_mem~1610_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1611_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1611 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N7
dffeas \interface|uREG|REG_mem~136 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[8]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~136 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~136 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N5
dffeas \interface|uREG|REG_mem~392 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[8]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~392 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~392 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1603 (
// Equation(s):
// \interface|uREG|REG_mem~1603_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~392_q )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// (\interface|uREG|REG_mem~136_q )))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~136_q ),
	.datad(\interface|uREG|REG_mem~392_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1603_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1603 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y46_N9
dffeas \interface|uREG|REG_mem~200 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[8]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~200 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~200 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~456feeder (
// Equation(s):
// \interface|uREG|REG_mem~456feeder_combout  = \interface|Data_Write[8]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[8]~62_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~456feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~456feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~456feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N17
dffeas \interface|uREG|REG_mem~456 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~456feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~456 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~456 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1604 (
// Equation(s):
// \interface|uREG|REG_mem~1604_combout  = (\interface|uREG|REG_mem~1603_combout  & (((\interface|uREG|REG_mem~456_q )) # (!\interface|uIMEM|IMEM_mem~9_combout ))) # (!\interface|uREG|REG_mem~1603_combout  & (\interface|uIMEM|IMEM_mem~9_combout  & 
// (\interface|uREG|REG_mem~200_q )))

	.dataa(\interface|uREG|REG_mem~1603_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~200_q ),
	.datad(\interface|uREG|REG_mem~456_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1604_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1604 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~104feeder (
// Equation(s):
// \interface|uREG|REG_mem~104feeder_combout  = \interface|Data_Write[8]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[8]~62_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~104feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~104feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~104feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y46_N29
dffeas \interface|uREG|REG_mem~104 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~104 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N15
dffeas \interface|uREG|REG_mem~360 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[8]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~360 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~360 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~296feeder (
// Equation(s):
// \interface|uREG|REG_mem~296feeder_combout  = \interface|Data_Write[8]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[8]~62_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~296feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~296feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~296feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N23
dffeas \interface|uREG|REG_mem~296 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~296feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~296 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N1
dffeas \interface|uREG|REG_mem~40 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[8]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~40 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1605 (
// Equation(s):
// \interface|uREG|REG_mem~1605_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~296_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~40_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~296_q ),
	.datac(\interface|uREG|REG_mem~40_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1605_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1605 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1606 (
// Equation(s):
// \interface|uREG|REG_mem~1606_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1605_combout  & ((\interface|uREG|REG_mem~360_q ))) # (!\interface|uREG|REG_mem~1605_combout  & (\interface|uREG|REG_mem~104_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1605_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~104_q ),
	.datac(\interface|uREG|REG_mem~360_q ),
	.datad(\interface|uREG|REG_mem~1605_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1606_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1606 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~72feeder (
// Equation(s):
// \interface|uREG|REG_mem~72feeder_combout  = \interface|Data_Write[8]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[8]~62_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~72feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~72feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~72feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N31
dffeas \interface|uREG|REG_mem~72 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~72 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y46_N5
dffeas \interface|uREG|REG_mem~328 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[8]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~328 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~328 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N29
dffeas \interface|uREG|REG_mem~264 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[8]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~264 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~264 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1607 (
// Equation(s):
// \interface|uREG|REG_mem~1607_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~264_q )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// ((\interface|uREG|REG_mem~8_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~264_q ),
	.datad(\interface|uREG|REG_mem~8_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1607_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1607 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1608 (
// Equation(s):
// \interface|uREG|REG_mem~1608_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1607_combout  & ((\interface|uREG|REG_mem~328_q ))) # (!\interface|uREG|REG_mem~1607_combout  & (\interface|uREG|REG_mem~72_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1607_combout ))))

	.dataa(\interface|uREG|REG_mem~72_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~328_q ),
	.datad(\interface|uREG|REG_mem~1607_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1608_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1608 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1609 (
// Equation(s):
// \interface|uREG|REG_mem~1609_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~1606_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// ((\interface|uREG|REG_mem~1608_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~1606_combout ),
	.datad(\interface|uREG|REG_mem~1608_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1609_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1609 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1612 (
// Equation(s):
// \interface|uREG|REG_mem~1612_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1609_combout  & (\interface|uREG|REG_mem~1611_combout )) # (!\interface|uREG|REG_mem~1609_combout  & ((\interface|uREG|REG_mem~1604_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1609_combout ))))

	.dataa(\interface|uREG|REG_mem~1611_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~1604_combout ),
	.datad(\interface|uREG|REG_mem~1609_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1612_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1612 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N11
dffeas \interface|uREG|REG_mem~840 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[8]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~840 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~840 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~872feeder (
// Equation(s):
// \interface|uREG|REG_mem~872feeder_combout  = \interface|Data_Write[8]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[8]~62_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~872feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~872feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~872feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y45_N21
dffeas \interface|uREG|REG_mem~872 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~872feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~872 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~872 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1600 (
// Equation(s):
// \interface|uREG|REG_mem~1600_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~872_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~840_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~840_q ),
	.datad(\interface|uREG|REG_mem~872_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1600_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1600 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N15
dffeas \interface|uREG|REG_mem~1000 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[8]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1000 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~968feeder (
// Equation(s):
// \interface|uREG|REG_mem~968feeder_combout  = \interface|Data_Write[8]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[8]~62_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~968feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~968feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~968feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N21
dffeas \interface|uREG|REG_mem~968 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~968feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~968 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~968 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1601 (
// Equation(s):
// \interface|uREG|REG_mem~1601_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1600_combout  & (\interface|uREG|REG_mem~1000_q )) # (!\interface|uREG|REG_mem~1600_combout  & ((\interface|uREG|REG_mem~968_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1600_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~1600_combout ),
	.datac(\interface|uREG|REG_mem~1000_q ),
	.datad(\interface|uREG|REG_mem~968_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1601_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1601 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~744feeder (
// Equation(s):
// \interface|uREG|REG_mem~744feeder_combout  = \interface|Data_Write[8]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[8]~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~744feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~744feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~744feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N3
dffeas \interface|uREG|REG_mem~744 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~744feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~744 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~744 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N29
dffeas \interface|uREG|REG_mem~712 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[8]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~712 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~712 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~616feeder (
// Equation(s):
// \interface|uREG|REG_mem~616feeder_combout  = \interface|Data_Write[8]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[8]~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~616feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~616feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~616feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N25
dffeas \interface|uREG|REG_mem~616 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~616feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~616 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~616 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N19
dffeas \interface|uREG|REG_mem~584 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[8]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~584 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~584 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1593 (
// Equation(s):
// \interface|uREG|REG_mem~1593_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~616_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~584_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~616_q ),
	.datac(\interface|uREG|REG_mem~584_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1593_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1593 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1594 (
// Equation(s):
// \interface|uREG|REG_mem~1594_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1593_combout  & (\interface|uREG|REG_mem~744_q )) # (!\interface|uREG|REG_mem~1593_combout  & ((\interface|uREG|REG_mem~712_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1593_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~744_q ),
	.datac(\interface|uREG|REG_mem~712_q ),
	.datad(\interface|uREG|REG_mem~1593_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1594_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1594 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~808feeder (
// Equation(s):
// \interface|uREG|REG_mem~808feeder_combout  = \interface|Data_Write[8]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[8]~62_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~808feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~808feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~808feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N9
dffeas \interface|uREG|REG_mem~808 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~808feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~808 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~808 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N19
dffeas \interface|uREG|REG_mem~776 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[8]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~776 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~776 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1595 (
// Equation(s):
// \interface|uREG|REG_mem~1595_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~808_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~776_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uREG|REG_mem~808_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~776_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1595_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1595 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N7
dffeas \interface|uREG|REG_mem~936 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[8]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~936 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~936 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~904feeder (
// Equation(s):
// \interface|uREG|REG_mem~904feeder_combout  = \interface|Data_Write[8]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[8]~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~904feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~904feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~904feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N1
dffeas \interface|uREG|REG_mem~904 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~904feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~904 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~904 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1596 (
// Equation(s):
// \interface|uREG|REG_mem~1596_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1595_combout  & (\interface|uREG|REG_mem~936_q )) # (!\interface|uREG|REG_mem~1595_combout  & ((\interface|uREG|REG_mem~904_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1595_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~1595_combout ),
	.datac(\interface|uREG|REG_mem~936_q ),
	.datad(\interface|uREG|REG_mem~904_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1596_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1596 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~648feeder (
// Equation(s):
// \interface|uREG|REG_mem~648feeder_combout  = \interface|Data_Write[8]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[8]~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~648feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~648feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~648feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N7
dffeas \interface|uREG|REG_mem~648 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~648feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~648 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~648 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N5
dffeas \interface|uREG|REG_mem~680 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[8]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~680 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~680 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~552feeder (
// Equation(s):
// \interface|uREG|REG_mem~552feeder_combout  = \interface|Data_Write[8]~62_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[8]~62_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~552feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~552feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~552feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N29
dffeas \interface|uREG|REG_mem~552 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~552feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~552 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~552 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N19
dffeas \interface|uREG|REG_mem~520 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[8]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~520 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~520 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1597 (
// Equation(s):
// \interface|uREG|REG_mem~1597_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~552_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~520_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~552_q ),
	.datac(\interface|uREG|REG_mem~520_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1597_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1597 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1598 (
// Equation(s):
// \interface|uREG|REG_mem~1598_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1597_combout  & ((\interface|uREG|REG_mem~680_q ))) # (!\interface|uREG|REG_mem~1597_combout  & (\interface|uREG|REG_mem~648_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1597_combout ))))

	.dataa(\interface|uREG|REG_mem~648_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~680_q ),
	.datad(\interface|uREG|REG_mem~1597_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1598_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1598 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1599 (
// Equation(s):
// \interface|uREG|REG_mem~1599_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~1596_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// ((\interface|uREG|REG_mem~1598_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1596_combout ),
	.datad(\interface|uREG|REG_mem~1598_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1599_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1599 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1602 (
// Equation(s):
// \interface|uREG|REG_mem~1602_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1599_combout  & (\interface|uREG|REG_mem~1601_combout )) # (!\interface|uREG|REG_mem~1599_combout  & ((\interface|uREG|REG_mem~1594_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1599_combout ))))

	.dataa(\interface|uREG|REG_mem~1601_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1594_combout ),
	.datad(\interface|uREG|REG_mem~1599_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1602_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1602 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N16
cycloneiv_lcell_comb \interface|ALU_operand_2[8]~34 (
// Equation(s):
// \interface|ALU_operand_2[8]~34_combout  = (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1602_combout ))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1612_combout ))))

	.dataa(\interface|ucontrol|WideOr2~0_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~1612_combout ),
	.datad(\interface|uREG|REG_mem~1602_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[8]~34 .lut_mask = 16'h5410;
defparam \interface|ALU_operand_2[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~903feeder (
// Equation(s):
// \interface|uREG|REG_mem~903feeder_combout  = \interface|Data_Write[7]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[7]~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~903feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~903feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~903feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N17
dffeas \interface|uREG|REG_mem~903 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~903feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~903 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~903 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N27
dffeas \interface|uREG|REG_mem~935 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[7]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~935 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~935 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~807feeder (
// Equation(s):
// \interface|uREG|REG_mem~807feeder_combout  = \interface|Data_Write[7]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[7]~71_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~807feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~807feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~807feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N5
dffeas \interface|uREG|REG_mem~807 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~807feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~807 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~807 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N15
dffeas \interface|uREG|REG_mem~775 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[7]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~775 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~775 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1616 (
// Equation(s):
// \interface|uREG|REG_mem~1616_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~807_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~775_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uREG|REG_mem~807_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~775_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1616_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1616 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1617 (
// Equation(s):
// \interface|uREG|REG_mem~1617_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1616_combout  & ((\interface|uREG|REG_mem~935_q ))) # (!\interface|uREG|REG_mem~1616_combout  & (\interface|uREG|REG_mem~903_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1616_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~903_q ),
	.datac(\interface|uREG|REG_mem~935_q ),
	.datad(\interface|uREG|REG_mem~1616_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1617_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1617 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N7
dffeas \interface|uREG|REG_mem~519 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[7]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~519 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~519 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~551feeder (
// Equation(s):
// \interface|uREG|REG_mem~551feeder_combout  = \interface|Data_Write[7]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[7]~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~551feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~551feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~551feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N29
dffeas \interface|uREG|REG_mem~551 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~551feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~551 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~551 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1618 (
// Equation(s):
// \interface|uREG|REG_mem~1618_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~551_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~519_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~519_q ),
	.datad(\interface|uREG|REG_mem~551_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1618_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1618 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N17
dffeas \interface|uREG|REG_mem~679 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[7]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~679 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~679 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~647feeder (
// Equation(s):
// \interface|uREG|REG_mem~647feeder_combout  = \interface|Data_Write[7]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[7]~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~647feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~647feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~647feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N11
dffeas \interface|uREG|REG_mem~647 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~647feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~647 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~647 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1619 (
// Equation(s):
// \interface|uREG|REG_mem~1619_combout  = (\interface|uREG|REG_mem~1618_combout  & (((\interface|uREG|REG_mem~679_q )) # (!\interface|uIMEM|IMEM_mem~1_combout ))) # (!\interface|uREG|REG_mem~1618_combout  & (\interface|uIMEM|IMEM_mem~1_combout  & 
// ((\interface|uREG|REG_mem~647_q ))))

	.dataa(\interface|uREG|REG_mem~1618_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~679_q ),
	.datad(\interface|uREG|REG_mem~647_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1619_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1619 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1620 (
// Equation(s):
// \interface|uREG|REG_mem~1620_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~1617_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// ((\interface|uREG|REG_mem~1619_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1617_combout ),
	.datad(\interface|uREG|REG_mem~1619_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1620_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1620 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~999feeder (
// Equation(s):
// \interface|uREG|REG_mem~999feeder_combout  = \interface|Data_Write[7]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[7]~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~999feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~999feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~999feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N31
dffeas \interface|uREG|REG_mem~999 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~999feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~999 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~999 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N3
dffeas \interface|uREG|REG_mem~967 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[7]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~967 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~967 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N21
dffeas \interface|uREG|REG_mem~839 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[7]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~839 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~839 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~871feeder (
// Equation(s):
// \interface|uREG|REG_mem~871feeder_combout  = \interface|Data_Write[7]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[7]~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~871feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~871feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~871feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N13
dffeas \interface|uREG|REG_mem~871 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~871feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~871 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~871 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1621 (
// Equation(s):
// \interface|uREG|REG_mem~1621_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~871_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~839_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~839_q ),
	.datad(\interface|uREG|REG_mem~871_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1621_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1621 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1622 (
// Equation(s):
// \interface|uREG|REG_mem~1622_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1621_combout  & (\interface|uREG|REG_mem~999_q )) # (!\interface|uREG|REG_mem~1621_combout  & ((\interface|uREG|REG_mem~967_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1621_combout ))))

	.dataa(\interface|uREG|REG_mem~999_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~967_q ),
	.datad(\interface|uREG|REG_mem~1621_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1622_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1622 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N11
dffeas \interface|uREG|REG_mem~583 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[7]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~583 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~583 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~615feeder (
// Equation(s):
// \interface|uREG|REG_mem~615feeder_combout  = \interface|Data_Write[7]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[7]~71_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~615feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~615feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~615feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N29
dffeas \interface|uREG|REG_mem~615 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~615feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~615 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~615 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1614 (
// Equation(s):
// \interface|uREG|REG_mem~1614_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~615_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~583_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~583_q ),
	.datad(\interface|uREG|REG_mem~615_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1614_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1614 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N9
dffeas \interface|uREG|REG_mem~711 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[7]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~711 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~711 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~743feeder (
// Equation(s):
// \interface|uREG|REG_mem~743feeder_combout  = \interface|Data_Write[7]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[7]~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~743feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~743feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~743feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N7
dffeas \interface|uREG|REG_mem~743 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~743feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~743 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~743 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1615 (
// Equation(s):
// \interface|uREG|REG_mem~1615_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1614_combout  & ((\interface|uREG|REG_mem~743_q ))) # (!\interface|uREG|REG_mem~1614_combout  & (\interface|uREG|REG_mem~711_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1614_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~1614_combout ),
	.datac(\interface|uREG|REG_mem~711_q ),
	.datad(\interface|uREG|REG_mem~743_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1615_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1615 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1623 (
// Equation(s):
// \interface|uREG|REG_mem~1623_combout  = (\interface|uREG|REG_mem~1620_combout  & (((\interface|uREG|REG_mem~1622_combout )) # (!\interface|uIMEM|IMEM_mem~9_combout ))) # (!\interface|uREG|REG_mem~1620_combout  & (\interface|uIMEM|IMEM_mem~9_combout  & 
// ((\interface|uREG|REG_mem~1615_combout ))))

	.dataa(\interface|uREG|REG_mem~1620_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1622_combout ),
	.datad(\interface|uREG|REG_mem~1615_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1623_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1623 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~487feeder (
// Equation(s):
// \interface|uREG|REG_mem~487feeder_combout  = \interface|Data_Write[7]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[7]~71_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~487feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~487feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~487feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N9
dffeas \interface|uREG|REG_mem~487 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~487feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~487 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~487 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N27
dffeas \interface|uREG|REG_mem~231 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[7]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~231 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~423feeder (
// Equation(s):
// \interface|uREG|REG_mem~423feeder_combout  = \interface|Data_Write[7]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[7]~71_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~423feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~423feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~423feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N5
dffeas \interface|uREG|REG_mem~423 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~423feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~423 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~423 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N21
dffeas \interface|uREG|REG_mem~167 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[7]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~167 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1631 (
// Equation(s):
// \interface|uREG|REG_mem~1631_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~423_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~167_q )))))

	.dataa(\interface|uREG|REG_mem~423_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~167_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1631_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1631 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1632 (
// Equation(s):
// \interface|uREG|REG_mem~1632_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1631_combout  & (\interface|uREG|REG_mem~487_q )) # (!\interface|uREG|REG_mem~1631_combout  & ((\interface|uREG|REG_mem~231_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1631_combout ))))

	.dataa(\interface|uREG|REG_mem~487_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~231_q ),
	.datad(\interface|uREG|REG_mem~1631_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1632_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1632 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~455feeder (
// Equation(s):
// \interface|uREG|REG_mem~455feeder_combout  = \interface|Data_Write[7]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[7]~71_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~455feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~455feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~455feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N15
dffeas \interface|uREG|REG_mem~455 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~455feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~455 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y46_N23
dffeas \interface|uREG|REG_mem~199 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[7]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~199 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y46_N25
dffeas \interface|uREG|REG_mem~135 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[7]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~135 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y48_N21
dffeas \interface|uREG|REG_mem~391 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[7]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~391 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~391 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1624 (
// Equation(s):
// \interface|uREG|REG_mem~1624_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~391_q )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// (\interface|uREG|REG_mem~135_q )))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~135_q ),
	.datad(\interface|uREG|REG_mem~391_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1624_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1624 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1625 (
// Equation(s):
// \interface|uREG|REG_mem~1625_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1624_combout  & (\interface|uREG|REG_mem~455_q )) # (!\interface|uREG|REG_mem~1624_combout  & ((\interface|uREG|REG_mem~199_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1624_combout ))))

	.dataa(\interface|uREG|REG_mem~455_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~199_q ),
	.datad(\interface|uREG|REG_mem~1624_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1625_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1625 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~71feeder (
// Equation(s):
// \interface|uREG|REG_mem~71feeder_combout  = \interface|Data_Write[7]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[7]~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~71feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~71feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~71feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N5
dffeas \interface|uREG|REG_mem~71 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~71 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N7
dffeas \interface|uREG|REG_mem~327 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[7]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~327 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~327 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N13
dffeas \interface|uREG|REG_mem~263 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[7]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~263 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~263 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1628 (
// Equation(s):
// \interface|uREG|REG_mem~1628_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~263_q )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// ((\interface|uREG|REG_mem~7_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~263_q ),
	.datad(\interface|uREG|REG_mem~7_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1628_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1628 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1629 (
// Equation(s):
// \interface|uREG|REG_mem~1629_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1628_combout  & ((\interface|uREG|REG_mem~327_q ))) # (!\interface|uREG|REG_mem~1628_combout  & (\interface|uREG|REG_mem~71_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1628_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~71_q ),
	.datac(\interface|uREG|REG_mem~327_q ),
	.datad(\interface|uREG|REG_mem~1628_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1629_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1629 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~103feeder (
// Equation(s):
// \interface|uREG|REG_mem~103feeder_combout  = \interface|Data_Write[7]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[7]~71_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~103feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~103feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~103feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N27
dffeas \interface|uREG|REG_mem~103 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~103 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N29
dffeas \interface|uREG|REG_mem~359 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[7]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~359 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N27
dffeas \interface|uREG|REG_mem~39 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[7]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~39 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~295feeder (
// Equation(s):
// \interface|uREG|REG_mem~295feeder_combout  = \interface|Data_Write[7]~71_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[7]~71_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~295feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~295feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~295feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y47_N15
dffeas \interface|uREG|REG_mem~295 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~295feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~295 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~295 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1626 (
// Equation(s):
// \interface|uREG|REG_mem~1626_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~295_q )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// (\interface|uREG|REG_mem~39_q )))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~39_q ),
	.datad(\interface|uREG|REG_mem~295_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1626_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1626 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1627 (
// Equation(s):
// \interface|uREG|REG_mem~1627_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1626_combout  & ((\interface|uREG|REG_mem~359_q ))) # (!\interface|uREG|REG_mem~1626_combout  & (\interface|uREG|REG_mem~103_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1626_combout ))))

	.dataa(\interface|uREG|REG_mem~103_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~359_q ),
	.datad(\interface|uREG|REG_mem~1626_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1627_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1627 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1630 (
// Equation(s):
// \interface|uREG|REG_mem~1630_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1627_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~1629_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~1629_combout ),
	.datac(\interface|uIMEM|IMEM_mem~8_combout ),
	.datad(\interface|uREG|REG_mem~1627_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1630_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1630 .lut_mask = 16'hF4A4;
defparam \interface|uREG|REG_mem~1630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1633 (
// Equation(s):
// \interface|uREG|REG_mem~1633_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1630_combout  & (\interface|uREG|REG_mem~1632_combout )) # (!\interface|uREG|REG_mem~1630_combout  & ((\interface|uREG|REG_mem~1625_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1630_combout ))))

	.dataa(\interface|uREG|REG_mem~1632_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~1625_combout ),
	.datad(\interface|uREG|REG_mem~1630_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1633_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1633 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N6
cycloneiv_lcell_comb \interface|ALU_operand_2[7]~35 (
// Equation(s):
// \interface|ALU_operand_2[7]~35_combout  = (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1623_combout )) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1633_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(\interface|uREG|REG_mem~1623_combout ),
	.datad(\interface|uREG|REG_mem~1633_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[7]~35 .lut_mask = 16'h3120;
defparam \interface|ALU_operand_2[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~614feeder (
// Equation(s):
// \interface|uREG|REG_mem~614feeder_combout  = \interface|Data_Write[6]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[6]~72_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~614feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~614feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~614feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N5
dffeas \interface|uREG|REG_mem~614 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~614feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~614 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~614 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N7
dffeas \interface|uREG|REG_mem~582 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[6]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~582 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~582 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1635 (
// Equation(s):
// \interface|uREG|REG_mem~1635_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~614_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~582_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~614_q ),
	.datac(\interface|uREG|REG_mem~582_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1635_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1635 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N21
dffeas \interface|uREG|REG_mem~710 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[6]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~710 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~710 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~742feeder (
// Equation(s):
// \interface|uREG|REG_mem~742feeder_combout  = \interface|Data_Write[6]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[6]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~742feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~742feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~742feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N11
dffeas \interface|uREG|REG_mem~742 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~742feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~742 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~742 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1636 (
// Equation(s):
// \interface|uREG|REG_mem~1636_combout  = (\interface|uREG|REG_mem~1635_combout  & (((\interface|uREG|REG_mem~742_q )) # (!\interface|uIMEM|IMEM_mem~1_combout ))) # (!\interface|uREG|REG_mem~1635_combout  & (\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~710_q )))

	.dataa(\interface|uREG|REG_mem~1635_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~710_q ),
	.datad(\interface|uREG|REG_mem~742_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1636_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1636 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~902feeder (
// Equation(s):
// \interface|uREG|REG_mem~902feeder_combout  = \interface|Data_Write[6]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[6]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~902feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~902feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~902feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N25
dffeas \interface|uREG|REG_mem~902 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~902feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~902 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~902 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N19
dffeas \interface|uREG|REG_mem~934 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[6]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~934 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~934 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~806feeder (
// Equation(s):
// \interface|uREG|REG_mem~806feeder_combout  = \interface|Data_Write[6]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[6]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~806feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~806feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~806feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N1
dffeas \interface|uREG|REG_mem~806 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~806feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~806 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~806 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N27
dffeas \interface|uREG|REG_mem~774 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[6]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~774 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~774 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1637 (
// Equation(s):
// \interface|uREG|REG_mem~1637_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~806_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~774_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uREG|REG_mem~806_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~774_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1637_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1637 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1638 (
// Equation(s):
// \interface|uREG|REG_mem~1638_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1637_combout  & ((\interface|uREG|REG_mem~934_q ))) # (!\interface|uREG|REG_mem~1637_combout  & (\interface|uREG|REG_mem~902_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1637_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~902_q ),
	.datac(\interface|uREG|REG_mem~934_q ),
	.datad(\interface|uREG|REG_mem~1637_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1638_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1638 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~646feeder (
// Equation(s):
// \interface|uREG|REG_mem~646feeder_combout  = \interface|Data_Write[6]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[6]~72_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~646feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~646feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~646feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N19
dffeas \interface|uREG|REG_mem~646 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~646feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~646 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~646 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y47_N19
dffeas \interface|uREG|REG_mem~678 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[6]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~678 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~678 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~550feeder (
// Equation(s):
// \interface|uREG|REG_mem~550feeder_combout  = \interface|Data_Write[6]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[6]~72_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~550feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~550feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~550feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N21
dffeas \interface|uREG|REG_mem~550 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~550feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~550 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~550 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N27
dffeas \interface|uREG|REG_mem~518 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[6]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~518 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~518 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1639 (
// Equation(s):
// \interface|uREG|REG_mem~1639_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~550_q )) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~518_q )))))

	.dataa(\interface|uREG|REG_mem~550_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~518_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1639_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1639 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1640 (
// Equation(s):
// \interface|uREG|REG_mem~1640_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1639_combout  & ((\interface|uREG|REG_mem~678_q ))) # (!\interface|uREG|REG_mem~1639_combout  & (\interface|uREG|REG_mem~646_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1639_combout ))))

	.dataa(\interface|uREG|REG_mem~646_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~678_q ),
	.datad(\interface|uREG|REG_mem~1639_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1640_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1640 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1641 (
// Equation(s):
// \interface|uREG|REG_mem~1641_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uIMEM|IMEM_mem~5_combout )) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~1638_combout )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1640_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~1638_combout ),
	.datad(\interface|uREG|REG_mem~1640_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1641_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1641 .lut_mask = 16'hD9C8;
defparam \interface|uREG|REG_mem~1641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~966feeder (
// Equation(s):
// \interface|uREG|REG_mem~966feeder_combout  = \interface|Data_Write[6]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[6]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~966feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~966feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~966feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N5
dffeas \interface|uREG|REG_mem~966 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~966feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~966 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~966 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y45_N25
dffeas \interface|uREG|REG_mem~998 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[6]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~998 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~998 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N23
dffeas \interface|uREG|REG_mem~838 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[6]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~838 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~838 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~870feeder (
// Equation(s):
// \interface|uREG|REG_mem~870feeder_combout  = \interface|Data_Write[6]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[6]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~870feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~870feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~870feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y45_N15
dffeas \interface|uREG|REG_mem~870 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~870feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~870 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~870 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1642 (
// Equation(s):
// \interface|uREG|REG_mem~1642_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~870_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~838_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~838_q ),
	.datad(\interface|uREG|REG_mem~870_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1642_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1642 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1643 (
// Equation(s):
// \interface|uREG|REG_mem~1643_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1642_combout  & ((\interface|uREG|REG_mem~998_q ))) # (!\interface|uREG|REG_mem~1642_combout  & (\interface|uREG|REG_mem~966_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1642_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~966_q ),
	.datac(\interface|uREG|REG_mem~998_q ),
	.datad(\interface|uREG|REG_mem~1642_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1643_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1643 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1644 (
// Equation(s):
// \interface|uREG|REG_mem~1644_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1641_combout  & ((\interface|uREG|REG_mem~1643_combout ))) # (!\interface|uREG|REG_mem~1641_combout  & (\interface|uREG|REG_mem~1636_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1641_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~1636_combout ),
	.datac(\interface|uREG|REG_mem~1641_combout ),
	.datad(\interface|uREG|REG_mem~1643_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1644_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1644 .lut_mask = 16'hF858;
defparam \interface|uREG|REG_mem~1644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~230feeder (
// Equation(s):
// \interface|uREG|REG_mem~230feeder_combout  = \interface|Data_Write[6]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[6]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~230feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~230feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~230feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N19
dffeas \interface|uREG|REG_mem~230 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~230feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~230 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N9
dffeas \interface|uREG|REG_mem~486 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[6]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~486 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~486 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y47_N5
dffeas \interface|uREG|REG_mem~422 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[6]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~422 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~422 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N3
dffeas \interface|uREG|REG_mem~166 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[6]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~166 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1652 (
// Equation(s):
// \interface|uREG|REG_mem~1652_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~422_q ) # ((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~166_q  & 
// !\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~422_q ),
	.datac(\interface|uREG|REG_mem~166_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1652_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1652 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1653 (
// Equation(s):
// \interface|uREG|REG_mem~1653_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1652_combout  & ((\interface|uREG|REG_mem~486_q ))) # (!\interface|uREG|REG_mem~1652_combout  & (\interface|uREG|REG_mem~230_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1652_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~230_q ),
	.datac(\interface|uREG|REG_mem~486_q ),
	.datad(\interface|uREG|REG_mem~1652_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1653_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1653 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~454feeder (
// Equation(s):
// \interface|uREG|REG_mem~454feeder_combout  = \interface|Data_Write[6]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[6]~72_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~454feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~454feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~454feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N1
dffeas \interface|uREG|REG_mem~454 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~454feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~454 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y46_N15
dffeas \interface|uREG|REG_mem~198 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[6]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~198 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y46_N23
dffeas \interface|uREG|REG_mem~390 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[6]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~390 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~390 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y46_N1
dffeas \interface|uREG|REG_mem~134 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[6]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~134 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1645 (
// Equation(s):
// \interface|uREG|REG_mem~1645_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~390_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~134_q )))))

	.dataa(\interface|uREG|REG_mem~390_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~134_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1645_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1645 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1646 (
// Equation(s):
// \interface|uREG|REG_mem~1646_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1645_combout  & (\interface|uREG|REG_mem~454_q )) # (!\interface|uREG|REG_mem~1645_combout  & ((\interface|uREG|REG_mem~198_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1645_combout ))))

	.dataa(\interface|uREG|REG_mem~454_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~198_q ),
	.datad(\interface|uREG|REG_mem~1645_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1646_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1646 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~102feeder (
// Equation(s):
// \interface|uREG|REG_mem~102feeder_combout  = \interface|Data_Write[6]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[6]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~102feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~102feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~102feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N5
dffeas \interface|uREG|REG_mem~102 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~102 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N23
dffeas \interface|uREG|REG_mem~358 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[6]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~358 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~358 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N9
dffeas \interface|uREG|REG_mem~38 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[6]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~38 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~294feeder (
// Equation(s):
// \interface|uREG|REG_mem~294feeder_combout  = \interface|Data_Write[6]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[6]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~294feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~294feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~294feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y47_N7
dffeas \interface|uREG|REG_mem~294 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~294feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~294 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~294 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1647 (
// Equation(s):
// \interface|uREG|REG_mem~1647_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~294_q )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// (\interface|uREG|REG_mem~38_q )))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~38_q ),
	.datad(\interface|uREG|REG_mem~294_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1647_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1647 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1648 (
// Equation(s):
// \interface|uREG|REG_mem~1648_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1647_combout  & ((\interface|uREG|REG_mem~358_q ))) # (!\interface|uREG|REG_mem~1647_combout  & (\interface|uREG|REG_mem~102_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1647_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~102_q ),
	.datac(\interface|uREG|REG_mem~358_q ),
	.datad(\interface|uREG|REG_mem~1647_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1648_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1648 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~70feeder (
// Equation(s):
// \interface|uREG|REG_mem~70feeder_combout  = \interface|Data_Write[6]~72_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[6]~72_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~70feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~70feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~70feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N11
dffeas \interface|uREG|REG_mem~70 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~70 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y46_N21
dffeas \interface|uREG|REG_mem~326 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[6]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~326 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~326 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N3
dffeas \interface|uREG|REG_mem~262 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[6]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~262 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~262 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1649 (
// Equation(s):
// \interface|uREG|REG_mem~1649_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~262_q )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// ((\interface|uREG|REG_mem~6_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~262_q ),
	.datad(\interface|uREG|REG_mem~6_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1649_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1649 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1650 (
// Equation(s):
// \interface|uREG|REG_mem~1650_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1649_combout  & ((\interface|uREG|REG_mem~326_q ))) # (!\interface|uREG|REG_mem~1649_combout  & (\interface|uREG|REG_mem~70_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1649_combout ))))

	.dataa(\interface|uREG|REG_mem~70_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~326_q ),
	.datad(\interface|uREG|REG_mem~1649_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1650_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1650 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1651 (
// Equation(s):
// \interface|uREG|REG_mem~1651_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~1648_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// ((\interface|uREG|REG_mem~1650_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~1648_combout ),
	.datad(\interface|uREG|REG_mem~1650_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1651_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1651 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1654 (
// Equation(s):
// \interface|uREG|REG_mem~1654_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1651_combout  & (\interface|uREG|REG_mem~1653_combout )) # (!\interface|uREG|REG_mem~1651_combout  & ((\interface|uREG|REG_mem~1646_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1651_combout ))))

	.dataa(\interface|uREG|REG_mem~1653_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~1646_combout ),
	.datad(\interface|uREG|REG_mem~1651_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1654_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1654 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N24
cycloneiv_lcell_comb \interface|ALU_operand_2[6]~36 (
// Equation(s):
// \interface|ALU_operand_2[6]~36_combout  = (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1644_combout )) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1654_combout )))))

	.dataa(\interface|ucontrol|WideOr2~0_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~1644_combout ),
	.datad(\interface|uREG|REG_mem~1654_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[6]~36 .lut_mask = 16'h5140;
defparam \interface|ALU_operand_2[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~197feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~197feeder_combout  = \interface|uREG|REG_mem~1821_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1821_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~197feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~197feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~197feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N13
dffeas \interface|uDMEM|DMEM_mem~197 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~197feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~197 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N19
dffeas \interface|uDMEM|DMEM_mem~229 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1821_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~229 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y49_N27
dffeas \interface|uDMEM|DMEM_mem~165 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1821_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~165 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N25
dffeas \interface|uDMEM|DMEM_mem~133 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1821_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~133 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~404 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~404_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~165_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~133_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~165_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~133_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~404_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~404 .lut_mask = 16'hCCB8;
defparam \interface|uDMEM|DMEM_mem~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~405 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~405_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~404_combout  & ((\interface|uDMEM|DMEM_mem~229_q ))) # (!\interface|uDMEM|DMEM_mem~404_combout  & (\interface|uDMEM|DMEM_mem~197_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~404_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~197_q ),
	.datac(\interface|uDMEM|DMEM_mem~229_q ),
	.datad(\interface|uDMEM|DMEM_mem~404_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~405_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~405 .lut_mask = 16'hF588;
defparam \interface|uDMEM|DMEM_mem~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y45_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~37feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~37feeder_combout  = \interface|uREG|REG_mem~1821_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1821_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~37feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~37feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~37feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y45_N13
dffeas \interface|uDMEM|DMEM_mem~37 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~37 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y45_N15
dffeas \interface|uDMEM|DMEM_mem~101 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1821_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~101 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y45_N21
dffeas \interface|uDMEM|DMEM_mem~69 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1821_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~69 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y45_N17
dffeas \interface|uDMEM|DMEM_mem~5 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1821_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~5 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~401 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~401_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & (\interface|uDMEM|DMEM_mem~69_q )) # 
// (!\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~5_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~69_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~5_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~401_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~401 .lut_mask = 16'hEE30;
defparam \interface|uDMEM|DMEM_mem~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~402 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~402_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~401_combout  & ((\interface|uDMEM|DMEM_mem~101_q ))) # (!\interface|uDMEM|DMEM_mem~401_combout  & (\interface|uDMEM|DMEM_mem~37_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~401_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~37_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~101_q ),
	.datad(\interface|uDMEM|DMEM_mem~401_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~402_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~402 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y49_N21
dffeas \interface|uDMEM|DMEM_mem~325 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1821_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~325 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~325 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~293feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~293feeder_combout  = \interface|uREG|REG_mem~1821_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1821_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~293feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~293feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~293feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N21
dffeas \interface|uDMEM|DMEM_mem~293 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~293 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N23
dffeas \interface|uDMEM|DMEM_mem~261 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1821_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~261 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~261 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~399 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~399_combout  = (\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~293_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~261_q )))

	.dataa(gnd),
	.datab(\interface|uDMEM|DMEM_mem~293_q ),
	.datac(\interface|uDMEM|DMEM_mem~261_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~399_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~399 .lut_mask = 16'hCCF0;
defparam \interface|uDMEM|DMEM_mem~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~400 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~400_combout  = (\interface|uALU|Add0~2_combout  & (!\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~325_q ))) # (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~399_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~325_q ),
	.datad(\interface|uDMEM|DMEM_mem~399_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~400_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~400 .lut_mask = 16'h7340;
defparam \interface|uDMEM|DMEM_mem~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~403 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~403_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~400_combout ))) # (!\interface|uALU|Add0~6_combout  & (\interface|uDMEM|DMEM_mem~402_combout ))))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~402_combout ),
	.datad(\interface|uDMEM|DMEM_mem~400_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~403_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~403 .lut_mask = 16'h5410;
defparam \interface|uDMEM|DMEM_mem~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~629 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~629_combout  = (\interface|uDMEM|DMEM_mem~403_combout ) # ((\interface|uALU|Add0~4_combout  & (!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~405_combout )))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~405_combout ),
	.datad(\interface|uDMEM|DMEM_mem~403_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~629_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~629 .lut_mask = 16'hFF20;
defparam \interface|uDMEM|DMEM_mem~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~293feeder (
// Equation(s):
// \interface|uREG|REG_mem~293feeder_combout  = \interface|Data_Write[5]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[5]~73_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~293feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~293feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~293feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y47_N27
dffeas \interface|uREG|REG_mem~293 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~293 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y47_N5
dffeas \interface|uREG|REG_mem~5 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[5]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~5 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1655 (
// Equation(s):
// \interface|uREG|REG_mem~1655_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~293_q )) # (!\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~5_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~5_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uREG|REG_mem~293_q ),
	.datac(\interface|uREG|REG_mem~5_q ),
	.datad(\interface|uPC|PC_current [2]),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1655_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1655 .lut_mask = 16'hD8F0;
defparam \interface|uREG|REG_mem~1655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N27
dffeas \interface|uREG|REG_mem~292 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[4]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~292 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~292 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~4feeder (
// Equation(s):
// \interface|uREG|REG_mem~4feeder_combout  = \interface|Data_Write[4]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[4]~74_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~4feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y48_N19
dffeas \interface|uREG|REG_mem~4 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~4 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1671 (
// Equation(s):
// \interface|uREG|REG_mem~1671_combout  = (\interface|uPC|PC_current [2] & ((\interface|uIMEM|IMEM_mem~6_combout  & (\interface|uREG|REG_mem~292_q )) # (!\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uREG|REG_mem~4_q ))))) # 
// (!\interface|uPC|PC_current [2] & (((\interface|uREG|REG_mem~4_q ))))

	.dataa(\interface|uPC|PC_current [2]),
	.datab(\interface|uIMEM|IMEM_mem~6_combout ),
	.datac(\interface|uREG|REG_mem~292_q ),
	.datad(\interface|uREG|REG_mem~4_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1671_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1671 .lut_mask = 16'hF780;
defparam \interface|uREG|REG_mem~1671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N8
cycloneiv_lcell_comb \interface|uALU|Add0~8 (
// Equation(s):
// \interface|uALU|Add0~8_combout  = ((\interface|ALU_operand_2[4]~38_combout  $ (\interface|uREG|REG_mem~1671_combout  $ (!\interface|uALU|Add0~7 )))) # (GND)
// \interface|uALU|Add0~9  = CARRY((\interface|ALU_operand_2[4]~38_combout  & ((\interface|uREG|REG_mem~1671_combout ) # (!\interface|uALU|Add0~7 ))) # (!\interface|ALU_operand_2[4]~38_combout  & (\interface|uREG|REG_mem~1671_combout  & 
// !\interface|uALU|Add0~7 )))

	.dataa(\interface|ALU_operand_2[4]~38_combout ),
	.datab(\interface|uREG|REG_mem~1671_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~7 ),
	.combout(\interface|uALU|Add0~8_combout ),
	.cout(\interface|uALU|Add0~9 ));
// synopsys translate_off
defparam \interface|uALU|Add0~8 .lut_mask = 16'h698E;
defparam \interface|uALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y46_N21
dffeas \interface|uREG|REG_mem~196 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[4]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~196 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y46_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~452feeder (
// Equation(s):
// \interface|uREG|REG_mem~452feeder_combout  = \interface|Data_Write[4]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[4]~74_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~452feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~452feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~452feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y46_N9
dffeas \interface|uREG|REG_mem~452 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~452feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~452 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~452 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1689 (
// Equation(s):
// \interface|uREG|REG_mem~1689_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~8_combout ) # ((\interface|uREG|REG_mem~452_q )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~8_combout  & 
// (\interface|uREG|REG_mem~196_q )))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~196_q ),
	.datad(\interface|uREG|REG_mem~452_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1689_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1689 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N13
dffeas \interface|uREG|REG_mem~484 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[4]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~484 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~484 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~228feeder (
// Equation(s):
// \interface|uREG|REG_mem~228feeder_combout  = \interface|Data_Write[4]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[4]~74_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~228feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~228feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~228feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N3
dffeas \interface|uREG|REG_mem~228 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~228feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~228 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~228 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1690 (
// Equation(s):
// \interface|uREG|REG_mem~1690_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1689_combout  & (\interface|uREG|REG_mem~484_q )) # (!\interface|uREG|REG_mem~1689_combout  & ((\interface|uREG|REG_mem~228_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~1689_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1689_combout ),
	.datac(\interface|uREG|REG_mem~484_q ),
	.datad(\interface|uREG|REG_mem~228_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1690_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1690 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y47_N29
dffeas \interface|uREG|REG_mem~420 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[4]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~420 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N17
dffeas \interface|uREG|REG_mem~164 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[4]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~164 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y46_N11
dffeas \interface|uREG|REG_mem~132 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[4]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~132 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~388feeder (
// Equation(s):
// \interface|uREG|REG_mem~388feeder_combout  = \interface|Data_Write[4]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[4]~74_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~388feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~388feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~388feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N15
dffeas \interface|uREG|REG_mem~388 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~388feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~388 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~388 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1682 (
// Equation(s):
// \interface|uREG|REG_mem~1682_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~8_combout ) # ((\interface|uREG|REG_mem~388_q )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~8_combout  & 
// (\interface|uREG|REG_mem~132_q )))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~132_q ),
	.datad(\interface|uREG|REG_mem~388_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1682_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1682 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1683 (
// Equation(s):
// \interface|uREG|REG_mem~1683_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1682_combout  & (\interface|uREG|REG_mem~420_q )) # (!\interface|uREG|REG_mem~1682_combout  & ((\interface|uREG|REG_mem~164_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1682_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~420_q ),
	.datac(\interface|uREG|REG_mem~164_q ),
	.datad(\interface|uREG|REG_mem~1682_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1683_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1683 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N5
dffeas \interface|uREG|REG_mem~260 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[4]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~260 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~260 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y48_N17
dffeas \interface|uREG|REG_mem~36 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[4]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~36 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1686 (
// Equation(s):
// \interface|uREG|REG_mem~1686_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~36_q ) # (\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~4_q  & 
// ((!\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~4_q ),
	.datac(\interface|uREG|REG_mem~36_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1686_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1686 .lut_mask = 16'hAAE4;
defparam \interface|uREG|REG_mem~1686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1687 (
// Equation(s):
// \interface|uREG|REG_mem~1687_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1686_combout  & (\interface|uREG|REG_mem~292_q )) # (!\interface|uREG|REG_mem~1686_combout  & ((\interface|uREG|REG_mem~260_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1686_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~292_q ),
	.datac(\interface|uREG|REG_mem~260_q ),
	.datad(\interface|uREG|REG_mem~1686_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1687_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1687 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~324feeder (
// Equation(s):
// \interface|uREG|REG_mem~324feeder_combout  = \interface|Data_Write[4]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[4]~74_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~324feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~324feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~324feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N15
dffeas \interface|uREG|REG_mem~324 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~324feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~324 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~324 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N19
dffeas \interface|uREG|REG_mem~356 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[4]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~356 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y51_N5
dffeas \interface|uREG|REG_mem~68 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[4]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~68 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~100feeder (
// Equation(s):
// \interface|uREG|REG_mem~100feeder_combout  = \interface|Data_Write[4]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[4]~74_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~100feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~100feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~100feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N9
dffeas \interface|uREG|REG_mem~100 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~100 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1684 (
// Equation(s):
// \interface|uREG|REG_mem~1684_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uIMEM|IMEM_mem~8_combout )) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~100_q ))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~68_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~68_q ),
	.datad(\interface|uREG|REG_mem~100_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1684_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1684 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1685 (
// Equation(s):
// \interface|uREG|REG_mem~1685_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1684_combout  & ((\interface|uREG|REG_mem~356_q ))) # (!\interface|uREG|REG_mem~1684_combout  & (\interface|uREG|REG_mem~324_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1684_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~324_q ),
	.datac(\interface|uREG|REG_mem~356_q ),
	.datad(\interface|uREG|REG_mem~1684_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1685_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1685 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1688 (
// Equation(s):
// \interface|uREG|REG_mem~1688_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uIMEM|IMEM_mem~9_combout )) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1685_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~1687_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1687_combout ),
	.datad(\interface|uREG|REG_mem~1685_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1688_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1688 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1691 (
// Equation(s):
// \interface|uREG|REG_mem~1691_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1688_combout  & (\interface|uREG|REG_mem~1690_combout )) # (!\interface|uREG|REG_mem~1688_combout  & ((\interface|uREG|REG_mem~1683_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1688_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~1690_combout ),
	.datac(\interface|uREG|REG_mem~1683_combout ),
	.datad(\interface|uREG|REG_mem~1688_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1691_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1691 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1827 (
// Equation(s):
// \interface|uREG|REG_mem~1827_combout  = (\interface|uPC|PC_current [4] & (((\interface|uREG|REG_mem~1691_combout )))) # (!\interface|uPC|PC_current [4] & ((\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~1681_combout )) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uREG|REG_mem~1691_combout )))))

	.dataa(\interface|uPC|PC_current [4]),
	.datab(\interface|uIMEM|IMEM_mem~0_combout ),
	.datac(\interface|uREG|REG_mem~1681_combout ),
	.datad(\interface|uREG|REG_mem~1691_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1827_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1827 .lut_mask = 16'hFB40;
defparam \interface|uREG|REG_mem~1827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y47_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~196feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~196feeder_combout  = \interface|uREG|REG_mem~1827_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1827_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~196feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~196feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~196feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y47_N5
dffeas \interface|uDMEM|DMEM_mem~196 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~196feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~196 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N27
dffeas \interface|uDMEM|DMEM_mem~228 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1827_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~228 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y49_N17
dffeas \interface|uDMEM|DMEM_mem~164 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1827_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~164 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N1
dffeas \interface|uDMEM|DMEM_mem~132 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1827_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~132 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~396 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~396_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~164_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~132_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~164_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~132_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~396_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~396 .lut_mask = 16'hCCB8;
defparam \interface|uDMEM|DMEM_mem~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~397 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~397_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~396_combout  & ((\interface|uDMEM|DMEM_mem~228_q ))) # (!\interface|uDMEM|DMEM_mem~396_combout  & (\interface|uDMEM|DMEM_mem~196_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~396_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~196_q ),
	.datac(\interface|uDMEM|DMEM_mem~228_q ),
	.datad(\interface|uDMEM|DMEM_mem~396_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~397_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~397 .lut_mask = 16'hF588;
defparam \interface|uDMEM|DMEM_mem~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~100feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~100feeder_combout  = \interface|uREG|REG_mem~1827_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1827_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~100feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~100feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~100feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N31
dffeas \interface|uDMEM|DMEM_mem~100 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~100 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y45_N5
dffeas \interface|uDMEM|DMEM_mem~36 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1827_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~36 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~647 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~647_combout  = !\interface|uREG|REG_mem~1827_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1827_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~647_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~647 .lut_mask = 16'h0F0F;
defparam \interface|uDMEM|DMEM_mem~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N19
dffeas \interface|uDMEM|DMEM_mem~4 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~647_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~4 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~4 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y45_N1
dffeas \interface|uDMEM|DMEM_mem~68 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1827_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~68 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~393 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~393_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~68_q ))) # 
// (!\interface|uALU|Add0~2_combout  & (!\interface|uDMEM|DMEM_mem~4_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~4_q ),
	.datab(\interface|uDMEM|DMEM_mem~68_q ),
	.datac(\interface|uALU|Add0~0_combout ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~393_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~393 .lut_mask = 16'hFC05;
defparam \interface|uDMEM|DMEM_mem~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~394 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~394_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~393_combout  & (\interface|uDMEM|DMEM_mem~100_q )) # (!\interface|uDMEM|DMEM_mem~393_combout  & ((\interface|uDMEM|DMEM_mem~36_q ))))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~393_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~100_q ),
	.datab(\interface|uDMEM|DMEM_mem~36_q ),
	.datac(\interface|uALU|Add0~0_combout ),
	.datad(\interface|uDMEM|DMEM_mem~393_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~394_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~394 .lut_mask = 16'hAFC0;
defparam \interface|uDMEM|DMEM_mem~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y48_N15
dffeas \interface|uDMEM|DMEM_mem~324 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1827_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~324 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~324 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~292feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~292feeder_combout  = \interface|uREG|REG_mem~1827_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1827_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~292feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~292feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~292feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N13
dffeas \interface|uDMEM|DMEM_mem~292 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~292feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~292 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y45_N27
dffeas \interface|uDMEM|DMEM_mem~260 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1827_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~260 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~260 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~390 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~390_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~292_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~260_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~292_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~260_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~390_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~390 .lut_mask = 16'h00B8;
defparam \interface|uDMEM|DMEM_mem~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~392 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~392_combout  = (\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~390_combout ) # ((\interface|uDMEM|DMEM_mem~391_combout  & \interface|uDMEM|DMEM_mem~324_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~391_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~324_q ),
	.datad(\interface|uDMEM|DMEM_mem~390_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~392_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~392 .lut_mask = 16'hCC80;
defparam \interface|uDMEM|DMEM_mem~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~395 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~395_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|uDMEM|DMEM_mem~392_combout ) # ((\interface|uDMEM|DMEM_mem~394_combout  & !\interface|uALU|Add0~6_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~394_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uALU|Add0~4_combout ),
	.datad(\interface|uDMEM|DMEM_mem~392_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~395_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~395 .lut_mask = 16'h0F02;
defparam \interface|uDMEM|DMEM_mem~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~628 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~628_combout  = (\interface|uDMEM|DMEM_mem~395_combout ) # ((\interface|uALU|Add0~4_combout  & (!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~397_combout )))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~397_combout ),
	.datad(\interface|uDMEM|DMEM_mem~395_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~628_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~628 .lut_mask = 16'hFF20;
defparam \interface|uDMEM|DMEM_mem~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N22
cycloneiv_lcell_comb \interface|Data_Write[4]~74 (
// Equation(s):
// \interface|Data_Write[4]~74_combout  = (\interface|ucontrol|Decoder0~3_combout  & ((\interface|uPC|PC_current [1] & ((\interface|uDMEM|DMEM_mem~628_combout ))) # (!\interface|uPC|PC_current [1] & (\interface|uALU|Add0~8_combout )))) # 
// (!\interface|ucontrol|Decoder0~3_combout  & (\interface|uALU|Add0~8_combout ))

	.dataa(\interface|uALU|Add0~8_combout ),
	.datab(\interface|ucontrol|Decoder0~3_combout ),
	.datac(\interface|uPC|PC_current [1]),
	.datad(\interface|uDMEM|DMEM_mem~628_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[4]~74_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[4]~74 .lut_mask = 16'hEA2A;
defparam \interface|Data_Write[4]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~740feeder (
// Equation(s):
// \interface|uREG|REG_mem~740feeder_combout  = \interface|Data_Write[4]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[4]~74_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~740feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~740feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~740feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N15
dffeas \interface|uREG|REG_mem~740 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~740feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~740 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~740 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N25
dffeas \interface|uREG|REG_mem~708 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[4]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~708 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~708 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N3
dffeas \interface|uREG|REG_mem~580 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[4]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~580 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~580 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~612feeder (
// Equation(s):
// \interface|uREG|REG_mem~612feeder_combout  = \interface|Data_Write[4]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[4]~74_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~612feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~612feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~612feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N21
dffeas \interface|uREG|REG_mem~612 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~612feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~612 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~612 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1672 (
// Equation(s):
// \interface|uREG|REG_mem~1672_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~612_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~580_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~580_q ),
	.datad(\interface|uREG|REG_mem~612_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1672_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1672 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1673 (
// Equation(s):
// \interface|uREG|REG_mem~1673_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1672_combout  & (\interface|uREG|REG_mem~740_q )) # (!\interface|uREG|REG_mem~1672_combout  & ((\interface|uREG|REG_mem~708_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1672_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~740_q ),
	.datac(\interface|uREG|REG_mem~708_q ),
	.datad(\interface|uREG|REG_mem~1672_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1673_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1673 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~644feeder (
// Equation(s):
// \interface|uREG|REG_mem~644feeder_combout  = \interface|Data_Write[4]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[4]~74_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~644feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~644feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~644feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N13
dffeas \interface|uREG|REG_mem~644 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~644feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~644 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~644 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N15
dffeas \interface|uREG|REG_mem~676 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[4]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~676 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~676 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~548feeder (
// Equation(s):
// \interface|uREG|REG_mem~548feeder_combout  = \interface|Data_Write[4]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[4]~74_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~548feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~548feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~548feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N29
dffeas \interface|uREG|REG_mem~548 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~548feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~548 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~548 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N19
dffeas \interface|uREG|REG_mem~516 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[4]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~516 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~516 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1676 (
// Equation(s):
// \interface|uREG|REG_mem~1676_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~548_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~516_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~548_q ),
	.datac(\interface|uREG|REG_mem~516_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1676_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1676 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1677 (
// Equation(s):
// \interface|uREG|REG_mem~1677_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1676_combout  & ((\interface|uREG|REG_mem~676_q ))) # (!\interface|uREG|REG_mem~1676_combout  & (\interface|uREG|REG_mem~644_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1676_combout ))))

	.dataa(\interface|uREG|REG_mem~644_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~676_q ),
	.datad(\interface|uREG|REG_mem~1676_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1677_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1677 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~900feeder (
// Equation(s):
// \interface|uREG|REG_mem~900feeder_combout  = \interface|Data_Write[4]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[4]~74_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~900feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~900feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~900feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N9
dffeas \interface|uREG|REG_mem~900 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~900feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~900 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~900 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y47_N23
dffeas \interface|uREG|REG_mem~932 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[4]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~932 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~932 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N3
dffeas \interface|uREG|REG_mem~772 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[4]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~772 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~772 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~804feeder (
// Equation(s):
// \interface|uREG|REG_mem~804feeder_combout  = \interface|Data_Write[4]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[4]~74_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~804feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~804feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~804feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N25
dffeas \interface|uREG|REG_mem~804 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~804feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~804 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~804 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1674 (
// Equation(s):
// \interface|uREG|REG_mem~1674_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uIMEM|IMEM_mem~8_combout )) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~804_q ))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~772_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~772_q ),
	.datad(\interface|uREG|REG_mem~804_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1674_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1674 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1675 (
// Equation(s):
// \interface|uREG|REG_mem~1675_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1674_combout  & ((\interface|uREG|REG_mem~932_q ))) # (!\interface|uREG|REG_mem~1674_combout  & (\interface|uREG|REG_mem~900_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1674_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~900_q ),
	.datac(\interface|uREG|REG_mem~932_q ),
	.datad(\interface|uREG|REG_mem~1674_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1675_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1675 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1678 (
// Equation(s):
// \interface|uREG|REG_mem~1678_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~1675_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// (\interface|uREG|REG_mem~1677_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1677_combout ),
	.datad(\interface|uREG|REG_mem~1675_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1678_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1678 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~964feeder (
// Equation(s):
// \interface|uREG|REG_mem~964feeder_combout  = \interface|Data_Write[4]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[4]~74_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~964feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~964feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~964feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y52_N29
dffeas \interface|uREG|REG_mem~964 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~964feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~964 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~964 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y52_N7
dffeas \interface|uREG|REG_mem~996 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[4]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~996 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~996 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~868feeder (
// Equation(s):
// \interface|uREG|REG_mem~868feeder_combout  = \interface|Data_Write[4]~74_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[4]~74_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~868feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~868feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~868feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N13
dffeas \interface|uREG|REG_mem~868 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~868feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~868 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~868 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y51_N27
dffeas \interface|uREG|REG_mem~836 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[4]~74_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~836 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~836 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1679 (
// Equation(s):
// \interface|uREG|REG_mem~1679_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~868_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~836_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~868_q ),
	.datac(\interface|uREG|REG_mem~836_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1679_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1679 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1680 (
// Equation(s):
// \interface|uREG|REG_mem~1680_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1679_combout  & ((\interface|uREG|REG_mem~996_q ))) # (!\interface|uREG|REG_mem~1679_combout  & (\interface|uREG|REG_mem~964_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1679_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~964_q ),
	.datac(\interface|uREG|REG_mem~996_q ),
	.datad(\interface|uREG|REG_mem~1679_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1680_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1680 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1681 (
// Equation(s):
// \interface|uREG|REG_mem~1681_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1678_combout  & ((\interface|uREG|REG_mem~1680_combout ))) # (!\interface|uREG|REG_mem~1678_combout  & (\interface|uREG|REG_mem~1673_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1678_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~1673_combout ),
	.datac(\interface|uREG|REG_mem~1678_combout ),
	.datad(\interface|uREG|REG_mem~1680_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1681_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1681 .lut_mask = 16'hF858;
defparam \interface|uREG|REG_mem~1681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N2
cycloneiv_lcell_comb \interface|ALU_operand_2[4]~38 (
// Equation(s):
// \interface|ALU_operand_2[4]~38_combout  = (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1681_combout )) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1691_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(\interface|uREG|REG_mem~1681_combout ),
	.datad(\interface|uREG|REG_mem~1691_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[4]~38 .lut_mask = 16'h3120;
defparam \interface|ALU_operand_2[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N10
cycloneiv_lcell_comb \interface|uALU|Add0~10 (
// Equation(s):
// \interface|uALU|Add0~10_combout  = (\interface|ALU_operand_2[5]~37_combout  & ((\interface|uREG|REG_mem~1655_combout  & (\interface|uALU|Add0~9  & VCC)) # (!\interface|uREG|REG_mem~1655_combout  & (!\interface|uALU|Add0~9 )))) # 
// (!\interface|ALU_operand_2[5]~37_combout  & ((\interface|uREG|REG_mem~1655_combout  & (!\interface|uALU|Add0~9 )) # (!\interface|uREG|REG_mem~1655_combout  & ((\interface|uALU|Add0~9 ) # (GND)))))
// \interface|uALU|Add0~11  = CARRY((\interface|ALU_operand_2[5]~37_combout  & (!\interface|uREG|REG_mem~1655_combout  & !\interface|uALU|Add0~9 )) # (!\interface|ALU_operand_2[5]~37_combout  & ((!\interface|uALU|Add0~9 ) # 
// (!\interface|uREG|REG_mem~1655_combout ))))

	.dataa(\interface|ALU_operand_2[5]~37_combout ),
	.datab(\interface|uREG|REG_mem~1655_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~9 ),
	.combout(\interface|uALU|Add0~10_combout ),
	.cout(\interface|uALU|Add0~11 ));
// synopsys translate_off
defparam \interface|uALU|Add0~10 .lut_mask = 16'h9617;
defparam \interface|uALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N26
cycloneiv_lcell_comb \interface|Data_Write[5]~73 (
// Equation(s):
// \interface|Data_Write[5]~73_combout  = (\interface|ucontrol|Decoder0~3_combout  & ((\interface|uPC|PC_current [1] & (\interface|uDMEM|DMEM_mem~629_combout )) # (!\interface|uPC|PC_current [1] & ((\interface|uALU|Add0~10_combout ))))) # 
// (!\interface|ucontrol|Decoder0~3_combout  & (((\interface|uALU|Add0~10_combout ))))

	.dataa(\interface|ucontrol|Decoder0~3_combout ),
	.datab(\interface|uPC|PC_current [1]),
	.datac(\interface|uDMEM|DMEM_mem~629_combout ),
	.datad(\interface|uALU|Add0~10_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[5]~73_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[5]~73 .lut_mask = 16'hF780;
defparam \interface|Data_Write[5]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~357feeder (
// Equation(s):
// \interface|uREG|REG_mem~357feeder_combout  = \interface|Data_Write[5]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[5]~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~357feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~357feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~357feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y49_N9
dffeas \interface|uREG|REG_mem~357 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~357feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~357 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~357 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y49_N15
dffeas \interface|uREG|REG_mem~101 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[5]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~101 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y45_N15
dffeas \interface|uREG|REG_mem~37 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[5]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~37 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1656 (
// Equation(s):
// \interface|uREG|REG_mem~1656_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uIMEM|IMEM_mem~5_combout )) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~293_q ))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~37_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~37_q ),
	.datad(\interface|uREG|REG_mem~293_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1656_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1656 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1657 (
// Equation(s):
// \interface|uREG|REG_mem~1657_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1656_combout  & (\interface|uREG|REG_mem~357_q )) # (!\interface|uREG|REG_mem~1656_combout  & ((\interface|uREG|REG_mem~101_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1656_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~357_q ),
	.datac(\interface|uREG|REG_mem~101_q ),
	.datad(\interface|uREG|REG_mem~1656_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1657_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1657 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~325feeder (
// Equation(s):
// \interface|uREG|REG_mem~325feeder_combout  = \interface|Data_Write[5]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[5]~73_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~325feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~325feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~325feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y50_N27
dffeas \interface|uREG|REG_mem~325 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~325feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~325 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~325 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N25
dffeas \interface|uREG|REG_mem~69 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[5]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~69 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N1
dffeas \interface|uREG|REG_mem~261 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[5]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~261 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~261 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1658 (
// Equation(s):
// \interface|uREG|REG_mem~1658_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~261_q )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// ((\interface|uREG|REG_mem~5_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~261_q ),
	.datad(\interface|uREG|REG_mem~5_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1658_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1658 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1659 (
// Equation(s):
// \interface|uREG|REG_mem~1659_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1658_combout  & (\interface|uREG|REG_mem~325_q )) # (!\interface|uREG|REG_mem~1658_combout  & ((\interface|uREG|REG_mem~69_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1658_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~325_q ),
	.datac(\interface|uREG|REG_mem~69_q ),
	.datad(\interface|uREG|REG_mem~1658_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1659_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1659 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1660 (
// Equation(s):
// \interface|uREG|REG_mem~1660_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~1657_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// ((\interface|uREG|REG_mem~1659_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~1657_combout ),
	.datad(\interface|uREG|REG_mem~1659_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1660_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1660 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~741feeder (
// Equation(s):
// \interface|uREG|REG_mem~741feeder_combout  = \interface|Data_Write[5]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[5]~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~741feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~741feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~741feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N31
dffeas \interface|uREG|REG_mem~741 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~741feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~741 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~741 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N1
dffeas \interface|uREG|REG_mem~709 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[5]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~709 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~709 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~613feeder (
// Equation(s):
// \interface|uREG|REG_mem~613feeder_combout  = \interface|Data_Write[5]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[5]~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~613feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~613feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~613feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N1
dffeas \interface|uREG|REG_mem~613 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~613feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~613 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~613 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N23
dffeas \interface|uREG|REG_mem~581 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[5]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~581 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~581 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1661 (
// Equation(s):
// \interface|uREG|REG_mem~1661_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~613_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~581_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~613_q ),
	.datac(\interface|uREG|REG_mem~581_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1661_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1661 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1662 (
// Equation(s):
// \interface|uREG|REG_mem~1662_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1661_combout  & (\interface|uREG|REG_mem~741_q )) # (!\interface|uREG|REG_mem~1661_combout  & ((\interface|uREG|REG_mem~709_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1661_combout ))))

	.dataa(\interface|uREG|REG_mem~741_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~709_q ),
	.datad(\interface|uREG|REG_mem~1661_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1662_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1662 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~805feeder (
// Equation(s):
// \interface|uREG|REG_mem~805feeder_combout  = \interface|Data_Write[5]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[5]~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~805feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~805feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~805feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N29
dffeas \interface|uREG|REG_mem~805 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~805feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~805 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~805 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N7
dffeas \interface|uREG|REG_mem~773 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[5]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~773 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~773 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1665 (
// Equation(s):
// \interface|uREG|REG_mem~1665_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~805_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~773_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uREG|REG_mem~805_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~773_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1665_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1665 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N15
dffeas \interface|uREG|REG_mem~933 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[5]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~933 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~933 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~901feeder (
// Equation(s):
// \interface|uREG|REG_mem~901feeder_combout  = \interface|Data_Write[5]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[5]~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~901feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~901feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~901feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y47_N21
dffeas \interface|uREG|REG_mem~901 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~901feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~901 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~901 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1666 (
// Equation(s):
// \interface|uREG|REG_mem~1666_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1665_combout  & (\interface|uREG|REG_mem~933_q )) # (!\interface|uREG|REG_mem~1665_combout  & ((\interface|uREG|REG_mem~901_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1665_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~1665_combout ),
	.datac(\interface|uREG|REG_mem~933_q ),
	.datad(\interface|uREG|REG_mem~901_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1666_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1666 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~645feeder (
// Equation(s):
// \interface|uREG|REG_mem~645feeder_combout  = \interface|Data_Write[5]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[5]~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~645feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~645feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~645feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N25
dffeas \interface|uREG|REG_mem~645 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~645feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~645 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~645 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N23
dffeas \interface|uREG|REG_mem~677 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[5]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~677 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~677 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~549feeder (
// Equation(s):
// \interface|uREG|REG_mem~549feeder_combout  = \interface|Data_Write[5]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[5]~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~549feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~549feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~549feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N13
dffeas \interface|uREG|REG_mem~549 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~549feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~549 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~549 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N31
dffeas \interface|uREG|REG_mem~517 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[5]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~517 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~517 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1667 (
// Equation(s):
// \interface|uREG|REG_mem~1667_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~549_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~517_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~549_q ),
	.datac(\interface|uREG|REG_mem~517_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1667_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1667 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1668 (
// Equation(s):
// \interface|uREG|REG_mem~1668_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1667_combout  & ((\interface|uREG|REG_mem~677_q ))) # (!\interface|uREG|REG_mem~1667_combout  & (\interface|uREG|REG_mem~645_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1667_combout ))))

	.dataa(\interface|uREG|REG_mem~645_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~677_q ),
	.datad(\interface|uREG|REG_mem~1667_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1668_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1668 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1669 (
// Equation(s):
// \interface|uREG|REG_mem~1669_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~1666_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// ((\interface|uREG|REG_mem~1668_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1666_combout ),
	.datad(\interface|uREG|REG_mem~1668_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1669_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1669 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~997feeder (
// Equation(s):
// \interface|uREG|REG_mem~997feeder_combout  = \interface|Data_Write[5]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[5]~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~997feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~997feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~997feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N17
dffeas \interface|uREG|REG_mem~997 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~997feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~997 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~997 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N1
dffeas \interface|uREG|REG_mem~965 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[5]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~965 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~965 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~869feeder (
// Equation(s):
// \interface|uREG|REG_mem~869feeder_combout  = \interface|Data_Write[5]~73_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[5]~73_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~869feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~869feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~869feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N31
dffeas \interface|uREG|REG_mem~869 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~869feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~869 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~869 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y51_N5
dffeas \interface|uREG|REG_mem~837 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[5]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~837 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~837 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1663 (
// Equation(s):
// \interface|uREG|REG_mem~1663_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~869_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~837_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~869_q ),
	.datac(\interface|uREG|REG_mem~837_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1663_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1663 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1664 (
// Equation(s):
// \interface|uREG|REG_mem~1664_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1663_combout  & (\interface|uREG|REG_mem~997_q )) # (!\interface|uREG|REG_mem~1663_combout  & ((\interface|uREG|REG_mem~965_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1663_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~997_q ),
	.datac(\interface|uREG|REG_mem~965_q ),
	.datad(\interface|uREG|REG_mem~1663_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1664_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1664 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1670 (
// Equation(s):
// \interface|uREG|REG_mem~1670_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1669_combout  & ((\interface|uREG|REG_mem~1664_combout ))) # (!\interface|uREG|REG_mem~1669_combout  & (\interface|uREG|REG_mem~1662_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1669_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~1662_combout ),
	.datac(\interface|uREG|REG_mem~1669_combout ),
	.datad(\interface|uREG|REG_mem~1664_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1670_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1670 .lut_mask = 16'hF858;
defparam \interface|uREG|REG_mem~1670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1821 (
// Equation(s):
// \interface|uREG|REG_mem~1821_combout  = (\interface|uPC|PC_current [4] & (((\interface|uREG|REG_mem~1660_combout )))) # (!\interface|uPC|PC_current [4] & ((\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uREG|REG_mem~1670_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~1660_combout ))))

	.dataa(\interface|uPC|PC_current [4]),
	.datab(\interface|uIMEM|IMEM_mem~0_combout ),
	.datac(\interface|uREG|REG_mem~1660_combout ),
	.datad(\interface|uREG|REG_mem~1670_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1821_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1821 .lut_mask = 16'hF4B0;
defparam \interface|uREG|REG_mem~1821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N12
cycloneiv_lcell_comb \interface|ALU_operand_2[5]~37 (
// Equation(s):
// \interface|ALU_operand_2[5]~37_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~10_combout )) # (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1821_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~10_combout ),
	.datab(gnd),
	.datac(\interface|ucontrol|WideOr2~0_combout ),
	.datad(\interface|uREG|REG_mem~1821_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[5]~37 .lut_mask = 16'hAFA0;
defparam \interface|ALU_operand_2[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N12
cycloneiv_lcell_comb \interface|uALU|Add0~12 (
// Equation(s):
// \interface|uALU|Add0~12_combout  = ((\interface|uREG|REG_mem~1634_combout  $ (\interface|ALU_operand_2[6]~36_combout  $ (!\interface|uALU|Add0~11 )))) # (GND)
// \interface|uALU|Add0~13  = CARRY((\interface|uREG|REG_mem~1634_combout  & ((\interface|ALU_operand_2[6]~36_combout ) # (!\interface|uALU|Add0~11 ))) # (!\interface|uREG|REG_mem~1634_combout  & (\interface|ALU_operand_2[6]~36_combout  & 
// !\interface|uALU|Add0~11 )))

	.dataa(\interface|uREG|REG_mem~1634_combout ),
	.datab(\interface|ALU_operand_2[6]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~11 ),
	.combout(\interface|uALU|Add0~12_combout ),
	.cout(\interface|uALU|Add0~13 ));
// synopsys translate_off
defparam \interface|uALU|Add0~12 .lut_mask = 16'h698E;
defparam \interface|uALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y49_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1828 (
// Equation(s):
// \interface|uREG|REG_mem~1828_combout  = (\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uPC|PC_current [4] & ((\interface|uREG|REG_mem~1654_combout ))) # (!\interface|uPC|PC_current [4] & (\interface|uREG|REG_mem~1644_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (((\interface|uREG|REG_mem~1654_combout ))))

	.dataa(\interface|uREG|REG_mem~1644_combout ),
	.datab(\interface|uIMEM|IMEM_mem~0_combout ),
	.datac(\interface|uPC|PC_current [4]),
	.datad(\interface|uREG|REG_mem~1654_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1828_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1828 .lut_mask = 16'hFB08;
defparam \interface|uREG|REG_mem~1828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N13
dffeas \interface|uDMEM|DMEM_mem~198 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1828_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~198 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N23
dffeas \interface|uDMEM|DMEM_mem~230 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1828_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~230 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~230 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~166feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~166feeder_combout  = \interface|uREG|REG_mem~1828_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1828_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~166feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~166feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~166feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y49_N25
dffeas \interface|uDMEM|DMEM_mem~166 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~166 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N13
dffeas \interface|uDMEM|DMEM_mem~134 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1828_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~134 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~411 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~411_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~166_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~134_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~166_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~134_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~411_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~411 .lut_mask = 16'hCCB8;
defparam \interface|uDMEM|DMEM_mem~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~412 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~412_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~411_combout  & ((\interface|uDMEM|DMEM_mem~230_q ))) # (!\interface|uDMEM|DMEM_mem~411_combout  & (\interface|uDMEM|DMEM_mem~198_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~411_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~198_q ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~230_q ),
	.datad(\interface|uDMEM|DMEM_mem~411_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~412_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~412 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~294feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~294feeder_combout  = \interface|uREG|REG_mem~1828_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1828_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~294feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~294feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~294feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N1
dffeas \interface|uDMEM|DMEM_mem~294 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~294feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~294 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y45_N15
dffeas \interface|uDMEM|DMEM_mem~262 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1828_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~262 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~262 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~406 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~406_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~294_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~262_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~294_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~262_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~406_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~406 .lut_mask = 16'h00B8;
defparam \interface|uDMEM|DMEM_mem~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N25
dffeas \interface|uDMEM|DMEM_mem~326 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1828_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~326 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~326 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~407 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~407_combout  = (\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~406_combout ) # ((\interface|uDMEM|DMEM_mem~326_q  & \interface|uDMEM|DMEM_mem~391_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~406_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~326_q ),
	.datad(\interface|uDMEM|DMEM_mem~391_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~407_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~407 .lut_mask = 16'hC888;
defparam \interface|uDMEM|DMEM_mem~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y45_N9
dffeas \interface|uDMEM|DMEM_mem~102 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1828_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~102 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y45_N7
dffeas \interface|uDMEM|DMEM_mem~38 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1828_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~38 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~648 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~648_combout  = !\interface|uREG|REG_mem~1828_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1828_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~648_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~648 .lut_mask = 16'h0F0F;
defparam \interface|uDMEM|DMEM_mem~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N29
dffeas \interface|uDMEM|DMEM_mem~6 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~648_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~6 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y45_N23
dffeas \interface|uDMEM|DMEM_mem~70 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1828_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~70 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~408 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~408_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~70_q ))) # 
// (!\interface|uALU|Add0~2_combout  & (!\interface|uDMEM|DMEM_mem~6_q ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~6_q ),
	.datac(\interface|uDMEM|DMEM_mem~70_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~408_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~408 .lut_mask = 16'hFA11;
defparam \interface|uDMEM|DMEM_mem~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~409 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~409_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~408_combout  & (\interface|uDMEM|DMEM_mem~102_q )) # (!\interface|uDMEM|DMEM_mem~408_combout  & ((\interface|uDMEM|DMEM_mem~38_q ))))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~408_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~102_q ),
	.datac(\interface|uDMEM|DMEM_mem~38_q ),
	.datad(\interface|uDMEM|DMEM_mem~408_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~409_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~409 .lut_mask = 16'hDDA0;
defparam \interface|uDMEM|DMEM_mem~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~410 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~410_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|uDMEM|DMEM_mem~407_combout ) # ((!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~409_combout ))))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uDMEM|DMEM_mem~407_combout ),
	.datac(\interface|uALU|Add0~6_combout ),
	.datad(\interface|uDMEM|DMEM_mem~409_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~410_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~410 .lut_mask = 16'h4544;
defparam \interface|uDMEM|DMEM_mem~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~630 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~630_combout  = (\interface|uDMEM|DMEM_mem~410_combout ) # ((\interface|uALU|Add0~4_combout  & (!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~412_combout )))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~412_combout ),
	.datad(\interface|uDMEM|DMEM_mem~410_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~630_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~630 .lut_mask = 16'hFF20;
defparam \interface|uDMEM|DMEM_mem~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N6
cycloneiv_lcell_comb \interface|Data_Write[6]~72 (
// Equation(s):
// \interface|Data_Write[6]~72_combout  = (\interface|uPC|PC_current [1] & ((\interface|ucontrol|Decoder0~3_combout  & ((\interface|uDMEM|DMEM_mem~630_combout ))) # (!\interface|ucontrol|Decoder0~3_combout  & (\interface|uALU|Add0~12_combout )))) # 
// (!\interface|uPC|PC_current [1] & (((\interface|uALU|Add0~12_combout ))))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(\interface|ucontrol|Decoder0~3_combout ),
	.datac(\interface|uALU|Add0~12_combout ),
	.datad(\interface|uDMEM|DMEM_mem~630_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[6]~72_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[6]~72 .lut_mask = 16'hF870;
defparam \interface|Data_Write[6]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y47_N21
dffeas \interface|uREG|REG_mem~6 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[6]~72_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~6 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1634 (
// Equation(s):
// \interface|uREG|REG_mem~1634_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~294_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~6_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~6_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~6_q ),
	.datad(\interface|uREG|REG_mem~294_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1634_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1634 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N14
cycloneiv_lcell_comb \interface|uALU|Add0~14 (
// Equation(s):
// \interface|uALU|Add0~14_combout  = (\interface|uREG|REG_mem~1613_combout  & ((\interface|ALU_operand_2[7]~35_combout  & (\interface|uALU|Add0~13  & VCC)) # (!\interface|ALU_operand_2[7]~35_combout  & (!\interface|uALU|Add0~13 )))) # 
// (!\interface|uREG|REG_mem~1613_combout  & ((\interface|ALU_operand_2[7]~35_combout  & (!\interface|uALU|Add0~13 )) # (!\interface|ALU_operand_2[7]~35_combout  & ((\interface|uALU|Add0~13 ) # (GND)))))
// \interface|uALU|Add0~15  = CARRY((\interface|uREG|REG_mem~1613_combout  & (!\interface|ALU_operand_2[7]~35_combout  & !\interface|uALU|Add0~13 )) # (!\interface|uREG|REG_mem~1613_combout  & ((!\interface|uALU|Add0~13 ) # 
// (!\interface|ALU_operand_2[7]~35_combout ))))

	.dataa(\interface|uREG|REG_mem~1613_combout ),
	.datab(\interface|ALU_operand_2[7]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~13 ),
	.combout(\interface|uALU|Add0~14_combout ),
	.cout(\interface|uALU|Add0~15 ));
// synopsys translate_off
defparam \interface|uALU|Add0~14 .lut_mask = 16'h9617;
defparam \interface|uALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1829 (
// Equation(s):
// \interface|uREG|REG_mem~1829_combout  = (\interface|uPC|PC_current [4] & (\interface|uREG|REG_mem~1633_combout )) # (!\interface|uPC|PC_current [4] & ((\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uREG|REG_mem~1623_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~1633_combout ))))

	.dataa(\interface|uPC|PC_current [4]),
	.datab(\interface|uREG|REG_mem~1633_combout ),
	.datac(\interface|uIMEM|IMEM_mem~0_combout ),
	.datad(\interface|uREG|REG_mem~1623_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1829_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1829 .lut_mask = 16'hDC8C;
defparam \interface|uREG|REG_mem~1829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N31
dffeas \interface|uDMEM|DMEM_mem~199 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1829_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~199 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~199 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~167feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~167feeder_combout  = \interface|uREG|REG_mem~1829_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1829_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~167feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~167feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~167feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y49_N15
dffeas \interface|uDMEM|DMEM_mem~167 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~167 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N9
dffeas \interface|uDMEM|DMEM_mem~135 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1829_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~135 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N8
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~418 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~418_combout  = (\interface|uALU|Add0~2_combout  & (((\interface|uALU|Add0~0_combout )))) # (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~167_q )) # 
// (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~135_q )))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~167_q ),
	.datac(\interface|uDMEM|DMEM_mem~135_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~418_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~418 .lut_mask = 16'hEE50;
defparam \interface|uDMEM|DMEM_mem~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y47_N7
dffeas \interface|uDMEM|DMEM_mem~231 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1829_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~231 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~419 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~419_combout  = (\interface|uDMEM|DMEM_mem~418_combout  & (((\interface|uDMEM|DMEM_mem~231_q ) # (!\interface|uALU|Add0~2_combout )))) # (!\interface|uDMEM|DMEM_mem~418_combout  & (\interface|uDMEM|DMEM_mem~199_q  & 
// ((\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~199_q ),
	.datab(\interface|uDMEM|DMEM_mem~418_combout ),
	.datac(\interface|uDMEM|DMEM_mem~231_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~419_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~419 .lut_mask = 16'hE2CC;
defparam \interface|uDMEM|DMEM_mem~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~295feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~295feeder_combout  = \interface|uREG|REG_mem~1829_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1829_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~295feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~295feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~295feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N21
dffeas \interface|uDMEM|DMEM_mem~295 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~295feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~295 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y45_N31
dffeas \interface|uDMEM|DMEM_mem~263 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1829_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~263 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~263 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~413 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~413_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~295_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~263_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~295_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~263_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~413_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~413 .lut_mask = 16'h00B8;
defparam \interface|uDMEM|DMEM_mem~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N21
dffeas \interface|uDMEM|DMEM_mem~327 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1829_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~327 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~327 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~414 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~414_combout  = (\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~413_combout ) # ((\interface|uDMEM|DMEM_mem~327_q  & \interface|uDMEM|DMEM_mem~391_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~413_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~327_q ),
	.datad(\interface|uDMEM|DMEM_mem~391_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~414_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~414 .lut_mask = 16'hC888;
defparam \interface|uDMEM|DMEM_mem~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~39feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~39feeder_combout  = \interface|uREG|REG_mem~1829_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1829_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~39feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~39feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~39feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N13
dffeas \interface|uDMEM|DMEM_mem~39 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~39 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y45_N27
dffeas \interface|uDMEM|DMEM_mem~103 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1829_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~103 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~649 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~649_combout  = !\interface|uREG|REG_mem~1829_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1829_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~649_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~649 .lut_mask = 16'h0F0F;
defparam \interface|uDMEM|DMEM_mem~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N17
dffeas \interface|uDMEM|DMEM_mem~7 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~649_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~7 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y45_N15
dffeas \interface|uDMEM|DMEM_mem~71 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1829_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~71 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~415 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~415_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~71_q ))) # 
// (!\interface|uALU|Add0~2_combout  & (!\interface|uDMEM|DMEM_mem~7_q ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~7_q ),
	.datac(\interface|uDMEM|DMEM_mem~71_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~415_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~415 .lut_mask = 16'hFA11;
defparam \interface|uDMEM|DMEM_mem~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~416 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~416_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~415_combout  & ((\interface|uDMEM|DMEM_mem~103_q ))) # (!\interface|uDMEM|DMEM_mem~415_combout  & (\interface|uDMEM|DMEM_mem~39_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~415_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~39_q ),
	.datac(\interface|uDMEM|DMEM_mem~103_q ),
	.datad(\interface|uDMEM|DMEM_mem~415_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~416_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~416 .lut_mask = 16'hF588;
defparam \interface|uDMEM|DMEM_mem~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~417 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~417_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|uDMEM|DMEM_mem~414_combout ) # ((!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~416_combout ))))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~414_combout ),
	.datad(\interface|uDMEM|DMEM_mem~416_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~417_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~417 .lut_mask = 16'h5150;
defparam \interface|uDMEM|DMEM_mem~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~420 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~420_combout  = (\interface|uDMEM|DMEM_mem~417_combout ) # ((\interface|uALU|Add0~4_combout  & (!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~419_combout )))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~419_combout ),
	.datad(\interface|uDMEM|DMEM_mem~417_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~420_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~420 .lut_mask = 16'hFF20;
defparam \interface|uDMEM|DMEM_mem~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N14
cycloneiv_lcell_comb \interface|Data_Write[7]~71 (
// Equation(s):
// \interface|Data_Write[7]~71_combout  = (\interface|uPC|PC_current [1] & ((\interface|ucontrol|Decoder0~3_combout  & ((\interface|uDMEM|DMEM_mem~420_combout ))) # (!\interface|ucontrol|Decoder0~3_combout  & (\interface|uALU|Add0~14_combout )))) # 
// (!\interface|uPC|PC_current [1] & (((\interface|uALU|Add0~14_combout ))))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(\interface|ucontrol|Decoder0~3_combout ),
	.datac(\interface|uALU|Add0~14_combout ),
	.datad(\interface|uDMEM|DMEM_mem~420_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[7]~71_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[7]~71 .lut_mask = 16'hF870;
defparam \interface|Data_Write[7]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y47_N13
dffeas \interface|uREG|REG_mem~7 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[7]~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~7 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1613 (
// Equation(s):
// \interface|uREG|REG_mem~1613_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~295_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~7_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~7_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~7_q ),
	.datad(\interface|uREG|REG_mem~295_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1613_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1613 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N16
cycloneiv_lcell_comb \interface|uALU|Add0~16 (
// Equation(s):
// \interface|uALU|Add0~16_combout  = ((\interface|uREG|REG_mem~1592_combout  $ (\interface|ALU_operand_2[8]~34_combout  $ (!\interface|uALU|Add0~15 )))) # (GND)
// \interface|uALU|Add0~17  = CARRY((\interface|uREG|REG_mem~1592_combout  & ((\interface|ALU_operand_2[8]~34_combout ) # (!\interface|uALU|Add0~15 ))) # (!\interface|uREG|REG_mem~1592_combout  & (\interface|ALU_operand_2[8]~34_combout  & 
// !\interface|uALU|Add0~15 )))

	.dataa(\interface|uREG|REG_mem~1592_combout ),
	.datab(\interface|ALU_operand_2[8]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~15 ),
	.combout(\interface|uALU|Add0~16_combout ),
	.cout(\interface|uALU|Add0~17 ));
// synopsys translate_off
defparam \interface|uALU|Add0~16 .lut_mask = 16'h698E;
defparam \interface|uALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1840 (
// Equation(s):
// \interface|uREG|REG_mem~1840_combout  = (\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uPC|PC_current [4] & ((\interface|uREG|REG_mem~1612_combout ))) # (!\interface|uPC|PC_current [4] & (\interface|uREG|REG_mem~1602_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (((\interface|uREG|REG_mem~1612_combout ))))

	.dataa(\interface|uREG|REG_mem~1602_combout ),
	.datab(\interface|uIMEM|IMEM_mem~0_combout ),
	.datac(\interface|uREG|REG_mem~1612_combout ),
	.datad(\interface|uPC|PC_current [4]),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1840_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1840 .lut_mask = 16'hF0B8;
defparam \interface|uREG|REG_mem~1840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N15
dffeas \interface|uDMEM|DMEM_mem~104 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1840_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~104 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y45_N29
dffeas \interface|uDMEM|DMEM_mem~40 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1840_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~40 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~653 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~653_combout  = !\interface|uREG|REG_mem~1840_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1840_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~653_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~653 .lut_mask = 16'h00FF;
defparam \interface|uDMEM|DMEM_mem~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N1
dffeas \interface|uDMEM|DMEM_mem~8 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~653_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~8 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~8 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y45_N19
dffeas \interface|uDMEM|DMEM_mem~72 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1840_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~72 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~536 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~536_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~72_q ))) # 
// (!\interface|uALU|Add0~2_combout  & (!\interface|uDMEM|DMEM_mem~8_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~8_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~72_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~536_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~536 .lut_mask = 16'hFC11;
defparam \interface|uDMEM|DMEM_mem~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~537 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~537_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~536_combout  & (\interface|uDMEM|DMEM_mem~104_q )) # (!\interface|uDMEM|DMEM_mem~536_combout  & ((\interface|uDMEM|DMEM_mem~40_q ))))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~536_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~104_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~40_q ),
	.datad(\interface|uDMEM|DMEM_mem~536_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~537_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~537 .lut_mask = 16'hBBC0;
defparam \interface|uDMEM|DMEM_mem~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~296feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~296feeder_combout  = \interface|uREG|REG_mem~1840_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1840_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~296feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~296feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~296feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N5
dffeas \interface|uDMEM|DMEM_mem~296 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~296feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~296 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~296 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~264feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~264feeder_combout  = \interface|uREG|REG_mem~1840_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1840_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~264feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~264feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~264feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N7
dffeas \interface|uDMEM|DMEM_mem~264 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~264feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~264 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~264 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~534 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~534_combout  = (\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~296_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~264_q )))

	.dataa(\interface|uDMEM|DMEM_mem~296_q ),
	.datab(gnd),
	.datac(\interface|uALU|Add0~0_combout ),
	.datad(\interface|uDMEM|DMEM_mem~264_q ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~534_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~534 .lut_mask = 16'hAFA0;
defparam \interface|uDMEM|DMEM_mem~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N25
dffeas \interface|uDMEM|DMEM_mem~328 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1840_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~328 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~328 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~535 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~535_combout  = (\interface|uALU|Add0~2_combout  & (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~328_q )))) # (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~534_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~534_combout ),
	.datac(\interface|uDMEM|DMEM_mem~328_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~535_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~535 .lut_mask = 16'h50CC;
defparam \interface|uDMEM|DMEM_mem~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~538 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~538_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~535_combout ))) # (!\interface|uALU|Add0~6_combout  & (\interface|uDMEM|DMEM_mem~537_combout ))))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uALU|Add0~4_combout ),
	.datac(\interface|uDMEM|DMEM_mem~537_combout ),
	.datad(\interface|uDMEM|DMEM_mem~535_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~538_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~538 .lut_mask = 16'h3210;
defparam \interface|uDMEM|DMEM_mem~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N31
dffeas \interface|uDMEM|DMEM_mem~200 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1840_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~200 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N29
dffeas \interface|uDMEM|DMEM_mem~232 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1840_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~232 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~232 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~168feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~168feeder_combout  = \interface|uREG|REG_mem~1840_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1840_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~168feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~168feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~168feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N25
dffeas \interface|uDMEM|DMEM_mem~168 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~168feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~168 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N19
dffeas \interface|uDMEM|DMEM_mem~136 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1840_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~136 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~539 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~539_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~168_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~136_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~168_q ),
	.datac(\interface|uDMEM|DMEM_mem~136_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~539_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~539 .lut_mask = 16'hAAD8;
defparam \interface|uDMEM|DMEM_mem~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~540 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~540_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~539_combout  & ((\interface|uDMEM|DMEM_mem~232_q ))) # (!\interface|uDMEM|DMEM_mem~539_combout  & (\interface|uDMEM|DMEM_mem~200_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~539_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~200_q ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~232_q ),
	.datad(\interface|uDMEM|DMEM_mem~539_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~540_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~540 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~646 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~646_combout  = (!\interface|uALU|Add0~6_combout  & (\interface|uALU|Add0~4_combout  & \interface|uDMEM|DMEM_mem~540_combout ))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(gnd),
	.datac(\interface|uALU|Add0~4_combout ),
	.datad(\interface|uDMEM|DMEM_mem~540_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~646_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~646 .lut_mask = 16'h5000;
defparam \interface|uDMEM|DMEM_mem~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N12
cycloneiv_lcell_comb \interface|Data_Write[8]~62 (
// Equation(s):
// \interface|Data_Write[8]~62_combout  = (\interface|ucontrol|Decoder0~4_combout  & (((\interface|uDMEM|DMEM_mem~538_combout ) # (\interface|uDMEM|DMEM_mem~646_combout )))) # (!\interface|ucontrol|Decoder0~4_combout  & (\interface|uALU|Add0~16_combout ))

	.dataa(\interface|ucontrol|Decoder0~4_combout ),
	.datab(\interface|uALU|Add0~16_combout ),
	.datac(\interface|uDMEM|DMEM_mem~538_combout ),
	.datad(\interface|uDMEM|DMEM_mem~646_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[8]~62_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[8]~62 .lut_mask = 16'hEEE4;
defparam \interface|Data_Write[8]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y47_N25
dffeas \interface|uREG|REG_mem~8 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[8]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~8 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1592 (
// Equation(s):
// \interface|uREG|REG_mem~1592_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~296_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~8_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~8_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~8_q ),
	.datad(\interface|uREG|REG_mem~296_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1592_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1592 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N18
cycloneiv_lcell_comb \interface|uALU|Add0~18 (
// Equation(s):
// \interface|uALU|Add0~18_combout  = (\interface|uREG|REG_mem~1571_combout  & ((\interface|ALU_operand_2[9]~33_combout  & (\interface|uALU|Add0~17  & VCC)) # (!\interface|ALU_operand_2[9]~33_combout  & (!\interface|uALU|Add0~17 )))) # 
// (!\interface|uREG|REG_mem~1571_combout  & ((\interface|ALU_operand_2[9]~33_combout  & (!\interface|uALU|Add0~17 )) # (!\interface|ALU_operand_2[9]~33_combout  & ((\interface|uALU|Add0~17 ) # (GND)))))
// \interface|uALU|Add0~19  = CARRY((\interface|uREG|REG_mem~1571_combout  & (!\interface|ALU_operand_2[9]~33_combout  & !\interface|uALU|Add0~17 )) # (!\interface|uREG|REG_mem~1571_combout  & ((!\interface|uALU|Add0~17 ) # 
// (!\interface|ALU_operand_2[9]~33_combout ))))

	.dataa(\interface|uREG|REG_mem~1571_combout ),
	.datab(\interface|ALU_operand_2[9]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~17 ),
	.combout(\interface|uALU|Add0~18_combout ),
	.cout(\interface|uALU|Add0~19 ));
// synopsys translate_off
defparam \interface|uALU|Add0~18 .lut_mask = 16'h9617;
defparam \interface|uALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1841 (
// Equation(s):
// \interface|uREG|REG_mem~1841_combout  = (\interface|uPC|PC_current [4] & (((\interface|uREG|REG_mem~1591_combout )))) # (!\interface|uPC|PC_current [4] & ((\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uREG|REG_mem~1581_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~1591_combout ))))

	.dataa(\interface|uPC|PC_current [4]),
	.datab(\interface|uIMEM|IMEM_mem~0_combout ),
	.datac(\interface|uREG|REG_mem~1591_combout ),
	.datad(\interface|uREG|REG_mem~1581_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1841_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1841 .lut_mask = 16'hF4B0;
defparam \interface|uREG|REG_mem~1841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~201feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~201feeder_combout  = \interface|uREG|REG_mem~1841_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1841_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~201feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~201feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~201feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N13
dffeas \interface|uDMEM|DMEM_mem~201 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~201 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y50_N25
dffeas \interface|uDMEM|DMEM_mem~233 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1841_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~233 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~233 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~137feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~137feeder_combout  = \interface|uREG|REG_mem~1841_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1841_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~137feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~137feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~137feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N31
dffeas \interface|uDMEM|DMEM_mem~137 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~137 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~169feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~169feeder_combout  = \interface|uREG|REG_mem~1841_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1841_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~169feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~169feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~169feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N7
dffeas \interface|uDMEM|DMEM_mem~169 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~169 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~546 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~546_combout  = (\interface|uALU|Add0~2_combout  & (((\interface|uALU|Add0~0_combout )))) # (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~169_q ))) # 
// (!\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~137_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~137_q ),
	.datab(\interface|uDMEM|DMEM_mem~169_q ),
	.datac(\interface|uALU|Add0~2_combout ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~546_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~546 .lut_mask = 16'hFC0A;
defparam \interface|uDMEM|DMEM_mem~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~547 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~547_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~546_combout  & ((\interface|uDMEM|DMEM_mem~233_q ))) # (!\interface|uDMEM|DMEM_mem~546_combout  & (\interface|uDMEM|DMEM_mem~201_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~546_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~201_q ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~233_q ),
	.datad(\interface|uDMEM|DMEM_mem~546_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~547_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~547 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~329feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~329feeder_combout  = \interface|uREG|REG_mem~1841_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1841_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~329feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~329feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~329feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N5
dffeas \interface|uDMEM|DMEM_mem~329 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~329feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~329 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~329 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~297feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~297feeder_combout  = \interface|uREG|REG_mem~1841_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1841_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~297feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~297feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~297feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N29
dffeas \interface|uDMEM|DMEM_mem~297 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~297feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~297 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~297 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~265feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~265feeder_combout  = \interface|uREG|REG_mem~1841_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1841_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~265feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~265feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~265feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N1
dffeas \interface|uDMEM|DMEM_mem~265 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~265feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~265 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N8
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~541 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~541_combout  = (\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~297_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~265_q )))

	.dataa(gnd),
	.datab(\interface|uDMEM|DMEM_mem~297_q ),
	.datac(\interface|uDMEM|DMEM_mem~265_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~541_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~541 .lut_mask = 16'hCCF0;
defparam \interface|uDMEM|DMEM_mem~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~542 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~542_combout  = (\interface|uALU|Add0~2_combout  & (\interface|uDMEM|DMEM_mem~329_q  & (!\interface|uALU|Add0~0_combout ))) # (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~541_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~329_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~541_combout ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~542_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~542 .lut_mask = 16'h22F0;
defparam \interface|uDMEM|DMEM_mem~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~41feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~41feeder_combout  = \interface|uREG|REG_mem~1841_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1841_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~41feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N17
dffeas \interface|uDMEM|DMEM_mem~41 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~41 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y46_N15
dffeas \interface|uDMEM|DMEM_mem~105 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1841_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~105 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~654 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~654_combout  = !\interface|uREG|REG_mem~1841_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1841_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~654_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~654 .lut_mask = 16'h0F0F;
defparam \interface|uDMEM|DMEM_mem~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N11
dffeas \interface|uDMEM|DMEM_mem~9 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~654_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~9 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y46_N13
dffeas \interface|uDMEM|DMEM_mem~73 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1841_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~73 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~543 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~543_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~73_q ))) # 
// (!\interface|uALU|Add0~2_combout  & (!\interface|uDMEM|DMEM_mem~9_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~9_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~73_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~543_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~543 .lut_mask = 16'hFC11;
defparam \interface|uDMEM|DMEM_mem~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~544 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~544_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~543_combout  & ((\interface|uDMEM|DMEM_mem~105_q ))) # (!\interface|uDMEM|DMEM_mem~543_combout  & (\interface|uDMEM|DMEM_mem~41_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~543_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~41_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~105_q ),
	.datad(\interface|uDMEM|DMEM_mem~543_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~544_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~544 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~545 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~545_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|uALU|Add0~6_combout  & (\interface|uDMEM|DMEM_mem~542_combout )) # (!\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~544_combout )))))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uALU|Add0~4_combout ),
	.datac(\interface|uDMEM|DMEM_mem~542_combout ),
	.datad(\interface|uDMEM|DMEM_mem~544_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~545_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~545 .lut_mask = 16'h3120;
defparam \interface|uDMEM|DMEM_mem~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~638 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~638_combout  = (\interface|uDMEM|DMEM_mem~545_combout ) # ((!\interface|uALU|Add0~6_combout  & (\interface|uALU|Add0~4_combout  & \interface|uDMEM|DMEM_mem~547_combout )))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uALU|Add0~4_combout ),
	.datac(\interface|uDMEM|DMEM_mem~547_combout ),
	.datad(\interface|uDMEM|DMEM_mem~545_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~638_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~638 .lut_mask = 16'hFF40;
defparam \interface|uDMEM|DMEM_mem~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N20
cycloneiv_lcell_comb \interface|Data_Write[9]~70 (
// Equation(s):
// \interface|Data_Write[9]~70_combout  = (\interface|ucontrol|Decoder0~3_combout  & ((\interface|uPC|PC_current [1] & ((\interface|uDMEM|DMEM_mem~638_combout ))) # (!\interface|uPC|PC_current [1] & (\interface|uALU|Add0~18_combout )))) # 
// (!\interface|ucontrol|Decoder0~3_combout  & (((\interface|uALU|Add0~18_combout ))))

	.dataa(\interface|ucontrol|Decoder0~3_combout ),
	.datab(\interface|uPC|PC_current [1]),
	.datac(\interface|uALU|Add0~18_combout ),
	.datad(\interface|uDMEM|DMEM_mem~638_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[9]~70_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[9]~70 .lut_mask = 16'hF870;
defparam \interface|Data_Write[9]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y47_N31
dffeas \interface|uREG|REG_mem~9 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[9]~70_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~9 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y47_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1571 (
// Equation(s):
// \interface|uREG|REG_mem~1571_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~297_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~9_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~9_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~9_q ),
	.datad(\interface|uREG|REG_mem~297_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1571_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1571 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N20
cycloneiv_lcell_comb \interface|uALU|Add0~20 (
// Equation(s):
// \interface|uALU|Add0~20_combout  = ((\interface|uREG|REG_mem~1550_combout  $ (\interface|ALU_operand_2[10]~32_combout  $ (!\interface|uALU|Add0~19 )))) # (GND)
// \interface|uALU|Add0~21  = CARRY((\interface|uREG|REG_mem~1550_combout  & ((\interface|ALU_operand_2[10]~32_combout ) # (!\interface|uALU|Add0~19 ))) # (!\interface|uREG|REG_mem~1550_combout  & (\interface|ALU_operand_2[10]~32_combout  & 
// !\interface|uALU|Add0~19 )))

	.dataa(\interface|uREG|REG_mem~1550_combout ),
	.datab(\interface|ALU_operand_2[10]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~19 ),
	.combout(\interface|uALU|Add0~20_combout ),
	.cout(\interface|uALU|Add0~21 ));
// synopsys translate_off
defparam \interface|uALU|Add0~20 .lut_mask = 16'h698E;
defparam \interface|uALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1842 (
// Equation(s):
// \interface|uREG|REG_mem~1842_combout  = (\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uPC|PC_current [4] & ((\interface|uREG|REG_mem~1570_combout ))) # (!\interface|uPC|PC_current [4] & (\interface|uREG|REG_mem~1560_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (((\interface|uREG|REG_mem~1570_combout ))))

	.dataa(\interface|uREG|REG_mem~1560_combout ),
	.datab(\interface|uIMEM|IMEM_mem~0_combout ),
	.datac(\interface|uREG|REG_mem~1570_combout ),
	.datad(\interface|uPC|PC_current [4]),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1842_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1842 .lut_mask = 16'hF0B8;
defparam \interface|uREG|REG_mem~1842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N27
dffeas \interface|uDMEM|DMEM_mem~202 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1842_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~202 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~202 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~234feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~234feeder_combout  = \interface|uREG|REG_mem~1842_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1842_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~234feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~234feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~234feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N21
dffeas \interface|uDMEM|DMEM_mem~234 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~234 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~234 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~170feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~170feeder_combout  = \interface|uREG|REG_mem~1842_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1842_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~170feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~170feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~170feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N1
dffeas \interface|uDMEM|DMEM_mem~170 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~170 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N13
dffeas \interface|uDMEM|DMEM_mem~138 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1842_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~138 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~548 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~548_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~170_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~138_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~170_q ),
	.datac(\interface|uDMEM|DMEM_mem~138_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~548_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~548 .lut_mask = 16'hAAD8;
defparam \interface|uDMEM|DMEM_mem~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~549 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~549_combout  = (\interface|uDMEM|DMEM_mem~548_combout  & (((\interface|uDMEM|DMEM_mem~234_q ) # (!\interface|uALU|Add0~2_combout )))) # (!\interface|uDMEM|DMEM_mem~548_combout  & (\interface|uDMEM|DMEM_mem~202_q  & 
// ((\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~202_q ),
	.datab(\interface|uDMEM|DMEM_mem~234_q ),
	.datac(\interface|uDMEM|DMEM_mem~548_combout ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~549_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~549 .lut_mask = 16'hCAF0;
defparam \interface|uDMEM|DMEM_mem~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~298feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~298feeder_combout  = \interface|uREG|REG_mem~1842_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1842_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~298feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~298feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~298feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N11
dffeas \interface|uDMEM|DMEM_mem~298 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~298feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~298 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~298 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N7
dffeas \interface|uDMEM|DMEM_mem~266 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1842_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~266 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~266 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~553 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~553_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~298_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~266_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~298_q ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~266_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~553_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~553 .lut_mask = 16'h2230;
defparam \interface|uDMEM|DMEM_mem~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y49_N31
dffeas \interface|uDMEM|DMEM_mem~330 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1842_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~330 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~330 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~552 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~552_combout  = (!\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~330_q  & \interface|uALU|Add0~2_combout ))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(gnd),
	.datac(\interface|uDMEM|DMEM_mem~330_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~552_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~552 .lut_mask = 16'h5000;
defparam \interface|uDMEM|DMEM_mem~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~42feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~42feeder_combout  = \interface|uREG|REG_mem~1842_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1842_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~42feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N3
dffeas \interface|uDMEM|DMEM_mem~42 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~42 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y48_N7
dffeas \interface|uDMEM|DMEM_mem~106 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1842_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~106 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~655 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~655_combout  = !\interface|uREG|REG_mem~1842_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1842_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~655_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~655 .lut_mask = 16'h00FF;
defparam \interface|uDMEM|DMEM_mem~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N5
dffeas \interface|uDMEM|DMEM_mem~10 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~655_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~10 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~10 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y48_N1
dffeas \interface|uDMEM|DMEM_mem~74 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1842_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~74 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~550 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~550_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~74_q ))) # 
// (!\interface|uALU|Add0~2_combout  & (!\interface|uDMEM|DMEM_mem~10_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~10_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~74_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~550_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~550 .lut_mask = 16'hFC11;
defparam \interface|uDMEM|DMEM_mem~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~551 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~551_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~550_combout  & ((\interface|uDMEM|DMEM_mem~106_q ))) # (!\interface|uDMEM|DMEM_mem~550_combout  & (\interface|uDMEM|DMEM_mem~42_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~550_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~42_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~106_q ),
	.datad(\interface|uDMEM|DMEM_mem~550_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~551_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~551 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~554 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~554_combout  = (\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~553_combout ) # ((\interface|uDMEM|DMEM_mem~552_combout )))) # (!\interface|uALU|Add0~6_combout  & (((\interface|uDMEM|DMEM_mem~551_combout ))))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uDMEM|DMEM_mem~553_combout ),
	.datac(\interface|uDMEM|DMEM_mem~552_combout ),
	.datad(\interface|uDMEM|DMEM_mem~551_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~554_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~554 .lut_mask = 16'hFDA8;
defparam \interface|uDMEM|DMEM_mem~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~639 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~639_combout  = (\interface|uALU|Add0~4_combout  & (!\interface|uALU|Add0~6_combout  & (\interface|uDMEM|DMEM_mem~549_combout ))) # (!\interface|uALU|Add0~4_combout  & (((\interface|uDMEM|DMEM_mem~554_combout ))))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uALU|Add0~4_combout ),
	.datac(\interface|uDMEM|DMEM_mem~549_combout ),
	.datad(\interface|uDMEM|DMEM_mem~554_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~639_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~639 .lut_mask = 16'h7340;
defparam \interface|uDMEM|DMEM_mem~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N14
cycloneiv_lcell_comb \interface|Data_Write[10]~69 (
// Equation(s):
// \interface|Data_Write[10]~69_combout  = (\interface|ucontrol|Decoder0~3_combout  & ((\interface|uPC|PC_current [1] & ((\interface|uDMEM|DMEM_mem~639_combout ))) # (!\interface|uPC|PC_current [1] & (\interface|uALU|Add0~20_combout )))) # 
// (!\interface|ucontrol|Decoder0~3_combout  & (\interface|uALU|Add0~20_combout ))

	.dataa(\interface|uALU|Add0~20_combout ),
	.datab(\interface|ucontrol|Decoder0~3_combout ),
	.datac(\interface|uPC|PC_current [1]),
	.datad(\interface|uDMEM|DMEM_mem~639_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[10]~69_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[10]~69 .lut_mask = 16'hEA2A;
defparam \interface|Data_Write[10]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N17
dffeas \interface|uREG|REG_mem~10 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[10]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~10 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1550 (
// Equation(s):
// \interface|uREG|REG_mem~1550_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~298_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~10_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~10_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~10_q ),
	.datad(\interface|uREG|REG_mem~298_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1550_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1550 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N22
cycloneiv_lcell_comb \interface|uALU|Add0~22 (
// Equation(s):
// \interface|uALU|Add0~22_combout  = (\interface|ALU_operand_2[11]~31_combout  & ((\interface|uREG|REG_mem~1534_combout  & (\interface|uALU|Add0~21  & VCC)) # (!\interface|uREG|REG_mem~1534_combout  & (!\interface|uALU|Add0~21 )))) # 
// (!\interface|ALU_operand_2[11]~31_combout  & ((\interface|uREG|REG_mem~1534_combout  & (!\interface|uALU|Add0~21 )) # (!\interface|uREG|REG_mem~1534_combout  & ((\interface|uALU|Add0~21 ) # (GND)))))
// \interface|uALU|Add0~23  = CARRY((\interface|ALU_operand_2[11]~31_combout  & (!\interface|uREG|REG_mem~1534_combout  & !\interface|uALU|Add0~21 )) # (!\interface|ALU_operand_2[11]~31_combout  & ((!\interface|uALU|Add0~21 ) # 
// (!\interface|uREG|REG_mem~1534_combout ))))

	.dataa(\interface|ALU_operand_2[11]~31_combout ),
	.datab(\interface|uREG|REG_mem~1534_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~21 ),
	.combout(\interface|uALU|Add0~22_combout ),
	.cout(\interface|uALU|Add0~23 ));
// synopsys translate_off
defparam \interface|uALU|Add0~22 .lut_mask = 16'h9617;
defparam \interface|uALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~203feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~203feeder_combout  = \interface|uREG|REG_mem~1820_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1820_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~203feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~203feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~203feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N3
dffeas \interface|uDMEM|DMEM_mem~203 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~203feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~203 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N13
dffeas \interface|uDMEM|DMEM_mem~235 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1820_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~235 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~235 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~171feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~171feeder_combout  = \interface|uREG|REG_mem~1820_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1820_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~171feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~171feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~171feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N27
dffeas \interface|uDMEM|DMEM_mem~171 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~171 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~171 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~139feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~139feeder_combout  = \interface|uREG|REG_mem~1820_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1820_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~139feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~139feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~139feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y51_N15
dffeas \interface|uDMEM|DMEM_mem~139 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~139feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~139 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~560 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~560_combout  = (\interface|uALU|Add0~2_combout  & (((\interface|uALU|Add0~0_combout )))) # (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~171_q )) # 
// (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~139_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~171_q ),
	.datab(\interface|uDMEM|DMEM_mem~139_q ),
	.datac(\interface|uALU|Add0~2_combout ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~560_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~560 .lut_mask = 16'hFA0C;
defparam \interface|uDMEM|DMEM_mem~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~561 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~561_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~560_combout  & ((\interface|uDMEM|DMEM_mem~235_q ))) # (!\interface|uDMEM|DMEM_mem~560_combout  & (\interface|uDMEM|DMEM_mem~203_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~560_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~203_q ),
	.datac(\interface|uDMEM|DMEM_mem~235_q ),
	.datad(\interface|uDMEM|DMEM_mem~560_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~561_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~561 .lut_mask = 16'hF588;
defparam \interface|uDMEM|DMEM_mem~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~645 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~645_combout  = (\interface|uALU|Add0~4_combout  & (!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~561_combout ))

	.dataa(gnd),
	.datab(\interface|uALU|Add0~4_combout ),
	.datac(\interface|uALU|Add0~6_combout ),
	.datad(\interface|uDMEM|DMEM_mem~561_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~645_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~645 .lut_mask = 16'h0C00;
defparam \interface|uDMEM|DMEM_mem~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~299feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~299feeder_combout  = \interface|uREG|REG_mem~1820_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1820_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~299feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~299feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~299feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N17
dffeas \interface|uDMEM|DMEM_mem~299 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~299 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N25
dffeas \interface|uDMEM|DMEM_mem~267 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1820_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~267 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~555 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~555_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~299_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~267_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~299_q ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~267_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~555_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~555 .lut_mask = 16'h2230;
defparam \interface|uDMEM|DMEM_mem~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N3
dffeas \interface|uDMEM|DMEM_mem~331 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1820_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~331 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~331 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~556 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~556_combout  = (\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~555_combout ) # ((\interface|uDMEM|DMEM_mem~391_combout  & \interface|uDMEM|DMEM_mem~331_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~391_combout ),
	.datab(\interface|uDMEM|DMEM_mem~555_combout ),
	.datac(\interface|uDMEM|DMEM_mem~331_q ),
	.datad(\interface|uALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~556_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~556 .lut_mask = 16'hEC00;
defparam \interface|uDMEM|DMEM_mem~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y48_N17
dffeas \interface|uDMEM|DMEM_mem~43 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1820_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~43 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y48_N9
dffeas \interface|uDMEM|DMEM_mem~107 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1820_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~107 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~75feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~75feeder_combout  = \interface|uREG|REG_mem~1820_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1820_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~75feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~75feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~75feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N27
dffeas \interface|uDMEM|DMEM_mem~75 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~75 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N5
dffeas \interface|uDMEM|DMEM_mem~11 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1820_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~11 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~557 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~557_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & (\interface|uDMEM|DMEM_mem~75_q )) # 
// (!\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~11_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~75_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~11_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~557_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~557 .lut_mask = 16'hEE30;
defparam \interface|uDMEM|DMEM_mem~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N8
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~558 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~558_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~557_combout  & ((\interface|uDMEM|DMEM_mem~107_q ))) # (!\interface|uDMEM|DMEM_mem~557_combout  & (\interface|uDMEM|DMEM_mem~43_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~557_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~43_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~107_q ),
	.datad(\interface|uDMEM|DMEM_mem~557_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~558_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~558 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~559 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~559_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|uDMEM|DMEM_mem~556_combout ) # ((!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~558_combout ))))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~556_combout ),
	.datad(\interface|uDMEM|DMEM_mem~558_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~559_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~559 .lut_mask = 16'h5150;
defparam \interface|uDMEM|DMEM_mem~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N30
cycloneiv_lcell_comb \interface|Data_Write[11]~61 (
// Equation(s):
// \interface|Data_Write[11]~61_combout  = (\interface|ucontrol|Decoder0~4_combout  & (((\interface|uDMEM|DMEM_mem~645_combout ) # (\interface|uDMEM|DMEM_mem~559_combout )))) # (!\interface|ucontrol|Decoder0~4_combout  & (\interface|uALU|Add0~22_combout ))

	.dataa(\interface|ucontrol|Decoder0~4_combout ),
	.datab(\interface|uALU|Add0~22_combout ),
	.datac(\interface|uDMEM|DMEM_mem~645_combout ),
	.datad(\interface|uDMEM|DMEM_mem~559_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[11]~61_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[11]~61 .lut_mask = 16'hEEE4;
defparam \interface|Data_Write[11]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~747feeder (
// Equation(s):
// \interface|uREG|REG_mem~747feeder_combout  = \interface|Data_Write[11]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[11]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~747feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~747feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~747feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N19
dffeas \interface|uREG|REG_mem~747 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~747feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~747 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~747 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y51_N17
dffeas \interface|uREG|REG_mem~715 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[11]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~715 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~715 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~619feeder (
// Equation(s):
// \interface|uREG|REG_mem~619feeder_combout  = \interface|Data_Write[11]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[11]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~619feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~619feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~619feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N17
dffeas \interface|uREG|REG_mem~619 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~619feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~619 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~619 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N27
dffeas \interface|uREG|REG_mem~587 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[11]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~587 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~587 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1540 (
// Equation(s):
// \interface|uREG|REG_mem~1540_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~619_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~587_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~619_q ),
	.datac(\interface|uREG|REG_mem~587_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1540_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1540 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1541 (
// Equation(s):
// \interface|uREG|REG_mem~1541_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1540_combout  & (\interface|uREG|REG_mem~747_q )) # (!\interface|uREG|REG_mem~1540_combout  & ((\interface|uREG|REG_mem~715_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1540_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~747_q ),
	.datac(\interface|uREG|REG_mem~715_q ),
	.datad(\interface|uREG|REG_mem~1540_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1541_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1541 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~875feeder (
// Equation(s):
// \interface|uREG|REG_mem~875feeder_combout  = \interface|Data_Write[11]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[11]~61_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~875feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~875feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~875feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y46_N17
dffeas \interface|uREG|REG_mem~875 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~875feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~875 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~875 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N27
dffeas \interface|uREG|REG_mem~843 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[11]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~843 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~843 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1542 (
// Equation(s):
// \interface|uREG|REG_mem~1542_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~875_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~843_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~875_q ),
	.datac(\interface|uREG|REG_mem~843_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1542_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1542 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N1
dffeas \interface|uREG|REG_mem~971 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[11]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~971 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~971 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1003feeder (
// Equation(s):
// \interface|uREG|REG_mem~1003feeder_combout  = \interface|Data_Write[11]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[11]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1003feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1003feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~1003feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N5
dffeas \interface|uREG|REG_mem~1003 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~1003feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1003 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1003 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1543 (
// Equation(s):
// \interface|uREG|REG_mem~1543_combout  = (\interface|uREG|REG_mem~1542_combout  & (((\interface|uREG|REG_mem~1003_q )) # (!\interface|uIMEM|IMEM_mem~1_combout ))) # (!\interface|uREG|REG_mem~1542_combout  & (\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~971_q )))

	.dataa(\interface|uREG|REG_mem~1542_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~971_q ),
	.datad(\interface|uREG|REG_mem~1003_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1543_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1543 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~907feeder (
// Equation(s):
// \interface|uREG|REG_mem~907feeder_combout  = \interface|Data_Write[11]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[11]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~907feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~907feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~907feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N27
dffeas \interface|uREG|REG_mem~907 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~907feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~907 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~907 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N17
dffeas \interface|uREG|REG_mem~939 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[11]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~939 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~939 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~811feeder (
// Equation(s):
// \interface|uREG|REG_mem~811feeder_combout  = \interface|Data_Write[11]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[11]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~811feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~811feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~811feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N17
dffeas \interface|uREG|REG_mem~811 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~811feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~811 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~811 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N23
dffeas \interface|uREG|REG_mem~779 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[11]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~779 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~779 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1544 (
// Equation(s):
// \interface|uREG|REG_mem~1544_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~811_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~779_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uREG|REG_mem~811_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~779_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1544_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1544 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1545 (
// Equation(s):
// \interface|uREG|REG_mem~1545_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1544_combout  & ((\interface|uREG|REG_mem~939_q ))) # (!\interface|uREG|REG_mem~1544_combout  & (\interface|uREG|REG_mem~907_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1544_combout ))))

	.dataa(\interface|uREG|REG_mem~907_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~939_q ),
	.datad(\interface|uREG|REG_mem~1544_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1545_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1545 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~651feeder (
// Equation(s):
// \interface|uREG|REG_mem~651feeder_combout  = \interface|Data_Write[11]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[11]~61_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~651feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~651feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~651feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N27
dffeas \interface|uREG|REG_mem~651 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~651feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~651 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~651 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N1
dffeas \interface|uREG|REG_mem~683 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[11]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~683 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~683 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~555feeder (
// Equation(s):
// \interface|uREG|REG_mem~555feeder_combout  = \interface|Data_Write[11]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[11]~61_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~555feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~555feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~555feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y44_N1
dffeas \interface|uREG|REG_mem~555 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~555feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~555 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~555 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y44_N15
dffeas \interface|uREG|REG_mem~523 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[11]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~523 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~523 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1546 (
// Equation(s):
// \interface|uREG|REG_mem~1546_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~555_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~523_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~555_q ),
	.datac(\interface|uREG|REG_mem~523_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1546_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1546 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1547 (
// Equation(s):
// \interface|uREG|REG_mem~1547_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1546_combout  & ((\interface|uREG|REG_mem~683_q ))) # (!\interface|uREG|REG_mem~1546_combout  & (\interface|uREG|REG_mem~651_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1546_combout ))))

	.dataa(\interface|uREG|REG_mem~651_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~683_q ),
	.datad(\interface|uREG|REG_mem~1546_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1547_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1547 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1548 (
// Equation(s):
// \interface|uREG|REG_mem~1548_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~1545_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// ((\interface|uREG|REG_mem~1547_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1545_combout ),
	.datad(\interface|uREG|REG_mem~1547_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1548_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1548 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1549 (
// Equation(s):
// \interface|uREG|REG_mem~1549_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1548_combout  & ((\interface|uREG|REG_mem~1543_combout ))) # (!\interface|uREG|REG_mem~1548_combout  & (\interface|uREG|REG_mem~1541_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1548_combout ))))

	.dataa(\interface|uREG|REG_mem~1541_combout ),
	.datab(\interface|uREG|REG_mem~1543_combout ),
	.datac(\interface|uIMEM|IMEM_mem~9_combout ),
	.datad(\interface|uREG|REG_mem~1548_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1549_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1549 .lut_mask = 16'hCFA0;
defparam \interface|uREG|REG_mem~1549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~363feeder (
// Equation(s):
// \interface|uREG|REG_mem~363feeder_combout  = \interface|Data_Write[11]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[11]~61_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~363feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~363feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~363feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y46_N11
dffeas \interface|uREG|REG_mem~363 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~363feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~363 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~363 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y46_N17
dffeas \interface|uREG|REG_mem~107 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[11]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~107 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N29
dffeas \interface|uREG|REG_mem~43 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[11]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~43 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1535 (
// Equation(s):
// \interface|uREG|REG_mem~1535_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~299_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~43_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~299_q ),
	.datac(\interface|uREG|REG_mem~43_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1535_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1535 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1536 (
// Equation(s):
// \interface|uREG|REG_mem~1536_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1535_combout  & (\interface|uREG|REG_mem~363_q )) # (!\interface|uREG|REG_mem~1535_combout  & ((\interface|uREG|REG_mem~107_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1535_combout ))))

	.dataa(\interface|uREG|REG_mem~363_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~107_q ),
	.datad(\interface|uREG|REG_mem~1535_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1536_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1536 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~331feeder (
// Equation(s):
// \interface|uREG|REG_mem~331feeder_combout  = \interface|Data_Write[11]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[11]~61_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~331feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~331feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~331feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N11
dffeas \interface|uREG|REG_mem~331 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~331feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~331 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~331 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N25
dffeas \interface|uREG|REG_mem~75 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[11]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~75 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N11
dffeas \interface|uREG|REG_mem~267 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[11]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~267 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1537 (
// Equation(s):
// \interface|uREG|REG_mem~1537_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~267_q ))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~11_q ))))

	.dataa(\interface|uREG|REG_mem~11_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~267_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1537_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1537 .lut_mask = 16'hFC22;
defparam \interface|uREG|REG_mem~1537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1538 (
// Equation(s):
// \interface|uREG|REG_mem~1538_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1537_combout  & (\interface|uREG|REG_mem~331_q )) # (!\interface|uREG|REG_mem~1537_combout  & ((\interface|uREG|REG_mem~75_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1537_combout ))))

	.dataa(\interface|uREG|REG_mem~331_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~75_q ),
	.datad(\interface|uREG|REG_mem~1537_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1538_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1538 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1539 (
// Equation(s):
// \interface|uREG|REG_mem~1539_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~1536_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// ((\interface|uREG|REG_mem~1538_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~1536_combout ),
	.datad(\interface|uREG|REG_mem~1538_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1539_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1539 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1820 (
// Equation(s):
// \interface|uREG|REG_mem~1820_combout  = (\interface|uPC|PC_current [4] & (((\interface|uREG|REG_mem~1539_combout )))) # (!\interface|uPC|PC_current [4] & ((\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~1549_combout )) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uREG|REG_mem~1539_combout )))))

	.dataa(\interface|uPC|PC_current [4]),
	.datab(\interface|uIMEM|IMEM_mem~0_combout ),
	.datac(\interface|uREG|REG_mem~1549_combout ),
	.datad(\interface|uREG|REG_mem~1539_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1820_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1820 .lut_mask = 16'hFB40;
defparam \interface|uREG|REG_mem~1820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N4
cycloneiv_lcell_comb \interface|ALU_operand_2[11]~31 (
// Equation(s):
// \interface|ALU_operand_2[11]~31_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~10_combout )) # (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1820_combout )))

	.dataa(gnd),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(\interface|uIMEM|IMEM_mem~10_combout ),
	.datad(\interface|uREG|REG_mem~1820_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[11]~31 .lut_mask = 16'hF3C0;
defparam \interface|ALU_operand_2[11]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N24
cycloneiv_lcell_comb \interface|uALU|Add0~24 (
// Equation(s):
// \interface|uALU|Add0~24_combout  = ((\interface|ALU_operand_2[12]~30_combout  $ (\interface|uREG|REG_mem~1518_combout  $ (!\interface|uALU|Add0~23 )))) # (GND)
// \interface|uALU|Add0~25  = CARRY((\interface|ALU_operand_2[12]~30_combout  & ((\interface|uREG|REG_mem~1518_combout ) # (!\interface|uALU|Add0~23 ))) # (!\interface|ALU_operand_2[12]~30_combout  & (\interface|uREG|REG_mem~1518_combout  & 
// !\interface|uALU|Add0~23 )))

	.dataa(\interface|ALU_operand_2[12]~30_combout ),
	.datab(\interface|uREG|REG_mem~1518_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~23 ),
	.combout(\interface|uALU|Add0~24_combout ),
	.cout(\interface|uALU|Add0~25 ));
// synopsys translate_off
defparam \interface|uALU|Add0~24 .lut_mask = 16'h698E;
defparam \interface|uALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~204feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~204feeder_combout  = \interface|uREG|REG_mem~1819_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1819_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~204feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~204feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~204feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y48_N19
dffeas \interface|uDMEM|DMEM_mem~204 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~204 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y48_N5
dffeas \interface|uDMEM|DMEM_mem~236 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1819_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~236 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~236 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~140feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~140feeder_combout  = \interface|uREG|REG_mem~1819_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1819_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~140feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~140feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~140feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N23
dffeas \interface|uDMEM|DMEM_mem~140 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~140feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~140 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y53_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~172feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~172feeder_combout  = \interface|uREG|REG_mem~1819_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1819_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~172feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~172feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~172feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y53_N25
dffeas \interface|uDMEM|DMEM_mem~172 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~172feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~172 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~172 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~567 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~567_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~172_q ) # (\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~140_q  & 
// ((!\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~140_q ),
	.datab(\interface|uDMEM|DMEM_mem~172_q ),
	.datac(\interface|uALU|Add0~0_combout ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~567_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~567 .lut_mask = 16'hF0CA;
defparam \interface|uDMEM|DMEM_mem~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~568 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~568_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~567_combout  & ((\interface|uDMEM|DMEM_mem~236_q ))) # (!\interface|uDMEM|DMEM_mem~567_combout  & (\interface|uDMEM|DMEM_mem~204_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~567_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~204_q ),
	.datac(\interface|uDMEM|DMEM_mem~236_q ),
	.datad(\interface|uDMEM|DMEM_mem~567_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~568_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~568 .lut_mask = 16'hF588;
defparam \interface|uDMEM|DMEM_mem~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~644 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~644_combout  = (\interface|uALU|Add0~4_combout  & (!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~568_combout ))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(gnd),
	.datac(\interface|uALU|Add0~6_combout ),
	.datad(\interface|uDMEM|DMEM_mem~568_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~644_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~644 .lut_mask = 16'h0A00;
defparam \interface|uDMEM|DMEM_mem~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y48_N25
dffeas \interface|uDMEM|DMEM_mem~332 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1819_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~332 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~332 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~300feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~300feeder_combout  = \interface|uREG|REG_mem~1819_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1819_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~300feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~300feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~300feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N31
dffeas \interface|uDMEM|DMEM_mem~300 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~300feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~300 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~300 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y52_N21
dffeas \interface|uDMEM|DMEM_mem~268 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1819_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~268 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~268 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~562 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~562_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~300_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~268_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~300_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~268_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~562_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~562 .lut_mask = 16'h00B8;
defparam \interface|uDMEM|DMEM_mem~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~563 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~563_combout  = (\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~562_combout ) # ((\interface|uDMEM|DMEM_mem~391_combout  & \interface|uDMEM|DMEM_mem~332_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~391_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~332_q ),
	.datad(\interface|uDMEM|DMEM_mem~562_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~563_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~563 .lut_mask = 16'hCC80;
defparam \interface|uDMEM|DMEM_mem~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~44feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~44feeder_combout  = \interface|uREG|REG_mem~1819_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1819_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~44feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N15
dffeas \interface|uDMEM|DMEM_mem~44 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~44 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y48_N17
dffeas \interface|uDMEM|DMEM_mem~108 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1819_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~108 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~76feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~76feeder_combout  = \interface|uREG|REG_mem~1819_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1819_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~76feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~76feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~76feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N7
dffeas \interface|uDMEM|DMEM_mem~76 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~76 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y49_N21
dffeas \interface|uDMEM|DMEM_mem~12 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1819_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~12 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~564 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~564_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & (\interface|uDMEM|DMEM_mem~76_q )) # 
// (!\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~12_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~76_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~12_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~564_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~564 .lut_mask = 16'hEE30;
defparam \interface|uDMEM|DMEM_mem~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~565 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~565_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~564_combout  & ((\interface|uDMEM|DMEM_mem~108_q ))) # (!\interface|uDMEM|DMEM_mem~564_combout  & (\interface|uDMEM|DMEM_mem~44_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~564_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~44_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~108_q ),
	.datad(\interface|uDMEM|DMEM_mem~564_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~565_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~565 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~566 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~566_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|uDMEM|DMEM_mem~563_combout ) # ((!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~565_combout ))))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~563_combout ),
	.datad(\interface|uDMEM|DMEM_mem~565_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~566_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~566 .lut_mask = 16'h5150;
defparam \interface|uDMEM|DMEM_mem~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N2
cycloneiv_lcell_comb \interface|Data_Write[12]~60 (
// Equation(s):
// \interface|Data_Write[12]~60_combout  = (\interface|ucontrol|Decoder0~4_combout  & (((\interface|uDMEM|DMEM_mem~644_combout ) # (\interface|uDMEM|DMEM_mem~566_combout )))) # (!\interface|ucontrol|Decoder0~4_combout  & (\interface|uALU|Add0~24_combout ))

	.dataa(\interface|uALU|Add0~24_combout ),
	.datab(\interface|ucontrol|Decoder0~4_combout ),
	.datac(\interface|uDMEM|DMEM_mem~644_combout ),
	.datad(\interface|uDMEM|DMEM_mem~566_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[12]~60_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[12]~60 .lut_mask = 16'hEEE2;
defparam \interface|Data_Write[12]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~76feeder (
// Equation(s):
// \interface|uREG|REG_mem~76feeder_combout  = \interface|Data_Write[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[12]~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~76feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~76feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~76feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N1
dffeas \interface|uREG|REG_mem~76 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~76 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N15
dffeas \interface|uREG|REG_mem~332 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~332 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~332 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y46_N21
dffeas \interface|uREG|REG_mem~268 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~268 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~268 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1521 (
// Equation(s):
// \interface|uREG|REG_mem~1521_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~268_q ) # (\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~12_q  & 
// ((!\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uREG|REG_mem~12_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~268_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1521_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1521 .lut_mask = 16'hCCE2;
defparam \interface|uREG|REG_mem~1521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1522 (
// Equation(s):
// \interface|uREG|REG_mem~1522_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1521_combout  & ((\interface|uREG|REG_mem~332_q ))) # (!\interface|uREG|REG_mem~1521_combout  & (\interface|uREG|REG_mem~76_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1521_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~76_q ),
	.datac(\interface|uREG|REG_mem~332_q ),
	.datad(\interface|uREG|REG_mem~1521_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1522_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1522 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~108feeder (
// Equation(s):
// \interface|uREG|REG_mem~108feeder_combout  = \interface|Data_Write[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[12]~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~108feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~108feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~108feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y46_N23
dffeas \interface|uREG|REG_mem~108 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~108 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N23
dffeas \interface|uREG|REG_mem~364 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~364 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~364 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N17
dffeas \interface|uREG|REG_mem~44 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~44 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1519 (
// Equation(s):
// \interface|uREG|REG_mem~1519_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~300_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~44_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~300_q ),
	.datac(\interface|uREG|REG_mem~44_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1519_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1519 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1520 (
// Equation(s):
// \interface|uREG|REG_mem~1520_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1519_combout  & ((\interface|uREG|REG_mem~364_q ))) # (!\interface|uREG|REG_mem~1519_combout  & (\interface|uREG|REG_mem~108_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1519_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~108_q ),
	.datac(\interface|uREG|REG_mem~364_q ),
	.datad(\interface|uREG|REG_mem~1519_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1520_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1520 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1523 (
// Equation(s):
// \interface|uREG|REG_mem~1523_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uIMEM|IMEM_mem~8_combout )) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1520_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~1522_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~1522_combout ),
	.datad(\interface|uREG|REG_mem~1520_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1523_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1523 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~620feeder (
// Equation(s):
// \interface|uREG|REG_mem~620feeder_combout  = \interface|Data_Write[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[12]~60_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~620feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~620feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~620feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N9
dffeas \interface|uREG|REG_mem~620 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~620feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~620 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~620 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N15
dffeas \interface|uREG|REG_mem~588 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~588 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~588 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1524 (
// Equation(s):
// \interface|uREG|REG_mem~1524_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~620_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~588_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~620_q ),
	.datac(\interface|uREG|REG_mem~588_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1524_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1524 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N27
dffeas \interface|uREG|REG_mem~748 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~748 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~748 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~716feeder (
// Equation(s):
// \interface|uREG|REG_mem~716feeder_combout  = \interface|Data_Write[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[12]~60_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~716feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~716feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~716feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N13
dffeas \interface|uREG|REG_mem~716 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~716feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~716 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~716 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1525 (
// Equation(s):
// \interface|uREG|REG_mem~1525_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1524_combout  & (\interface|uREG|REG_mem~748_q )) # (!\interface|uREG|REG_mem~1524_combout  & ((\interface|uREG|REG_mem~716_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1524_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~1524_combout ),
	.datac(\interface|uREG|REG_mem~748_q ),
	.datad(\interface|uREG|REG_mem~716_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1525_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1525 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~972feeder (
// Equation(s):
// \interface|uREG|REG_mem~972feeder_combout  = \interface|Data_Write[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[12]~60_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~972feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~972feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~972feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N17
dffeas \interface|uREG|REG_mem~972 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~972feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~972 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~972 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y46_N25
dffeas \interface|uREG|REG_mem~1004 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1004 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1004 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N27
dffeas \interface|uREG|REG_mem~844 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~844 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~844 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~876feeder (
// Equation(s):
// \interface|uREG|REG_mem~876feeder_combout  = \interface|Data_Write[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[12]~60_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~876feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~876feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~876feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y45_N7
dffeas \interface|uREG|REG_mem~876 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~876feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~876 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~876 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1526 (
// Equation(s):
// \interface|uREG|REG_mem~1526_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~876_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~844_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~844_q ),
	.datad(\interface|uREG|REG_mem~876_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1526_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1526 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1527 (
// Equation(s):
// \interface|uREG|REG_mem~1527_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1526_combout  & ((\interface|uREG|REG_mem~1004_q ))) # (!\interface|uREG|REG_mem~1526_combout  & (\interface|uREG|REG_mem~972_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1526_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~972_q ),
	.datac(\interface|uREG|REG_mem~1004_q ),
	.datad(\interface|uREG|REG_mem~1526_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1527_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1527 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~652feeder (
// Equation(s):
// \interface|uREG|REG_mem~652feeder_combout  = \interface|Data_Write[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[12]~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~652feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~652feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~652feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y44_N31
dffeas \interface|uREG|REG_mem~652 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~652feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~652 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~652 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y44_N29
dffeas \interface|uREG|REG_mem~684 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~684 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~684 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~524feeder (
// Equation(s):
// \interface|uREG|REG_mem~524feeder_combout  = \interface|Data_Write[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[12]~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~524feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~524feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~524feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y43_N11
dffeas \interface|uREG|REG_mem~524 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~524feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~524 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~524 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y43_N5
dffeas \interface|uREG|REG_mem~556 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~556 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~556 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1530 (
// Equation(s):
// \interface|uREG|REG_mem~1530_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~556_q ) # (\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~524_q  & 
// ((!\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~524_q ),
	.datac(\interface|uREG|REG_mem~556_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1530_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1530 .lut_mask = 16'hAAE4;
defparam \interface|uREG|REG_mem~1530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1531 (
// Equation(s):
// \interface|uREG|REG_mem~1531_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1530_combout  & ((\interface|uREG|REG_mem~684_q ))) # (!\interface|uREG|REG_mem~1530_combout  & (\interface|uREG|REG_mem~652_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1530_combout ))))

	.dataa(\interface|uREG|REG_mem~652_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~684_q ),
	.datad(\interface|uREG|REG_mem~1530_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1531_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1531 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~908feeder (
// Equation(s):
// \interface|uREG|REG_mem~908feeder_combout  = \interface|Data_Write[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[12]~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~908feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~908feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~908feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y49_N3
dffeas \interface|uREG|REG_mem~908 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~908feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~908 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~908 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y49_N21
dffeas \interface|uREG|REG_mem~940 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~940 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~940 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~812feeder (
// Equation(s):
// \interface|uREG|REG_mem~812feeder_combout  = \interface|Data_Write[12]~60_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[12]~60_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~812feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~812feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~812feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y43_N13
dffeas \interface|uREG|REG_mem~812 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~812feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~812 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~812 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y43_N31
dffeas \interface|uREG|REG_mem~780 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[12]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~780 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~780 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1528 (
// Equation(s):
// \interface|uREG|REG_mem~1528_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~812_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~780_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uREG|REG_mem~812_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~780_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1528_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1528 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1529 (
// Equation(s):
// \interface|uREG|REG_mem~1529_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1528_combout  & ((\interface|uREG|REG_mem~940_q ))) # (!\interface|uREG|REG_mem~1528_combout  & (\interface|uREG|REG_mem~908_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1528_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~908_q ),
	.datac(\interface|uREG|REG_mem~940_q ),
	.datad(\interface|uREG|REG_mem~1528_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1529_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1529 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1532 (
// Equation(s):
// \interface|uREG|REG_mem~1532_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uIMEM|IMEM_mem~5_combout )) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1529_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~1531_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~1531_combout ),
	.datad(\interface|uREG|REG_mem~1529_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1532_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1532 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1533 (
// Equation(s):
// \interface|uREG|REG_mem~1533_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1532_combout  & ((\interface|uREG|REG_mem~1527_combout ))) # (!\interface|uREG|REG_mem~1532_combout  & (\interface|uREG|REG_mem~1525_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1532_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~1525_combout ),
	.datac(\interface|uREG|REG_mem~1527_combout ),
	.datad(\interface|uREG|REG_mem~1532_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1533_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1533 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1819 (
// Equation(s):
// \interface|uREG|REG_mem~1819_combout  = (\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uPC|PC_current [4] & (\interface|uREG|REG_mem~1523_combout )) # (!\interface|uPC|PC_current [4] & ((\interface|uREG|REG_mem~1533_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (((\interface|uREG|REG_mem~1523_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~0_combout ),
	.datab(\interface|uPC|PC_current [4]),
	.datac(\interface|uREG|REG_mem~1523_combout ),
	.datad(\interface|uREG|REG_mem~1533_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1819_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1819 .lut_mask = 16'hF2D0;
defparam \interface|uREG|REG_mem~1819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N22
cycloneiv_lcell_comb \interface|ALU_operand_2[12]~30 (
// Equation(s):
// \interface|ALU_operand_2[12]~30_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~10_combout )) # (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1819_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~10_combout ),
	.datab(gnd),
	.datac(\interface|ucontrol|WideOr2~0_combout ),
	.datad(\interface|uREG|REG_mem~1819_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[12]~30_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[12]~30 .lut_mask = 16'hAFA0;
defparam \interface|ALU_operand_2[12]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N26
cycloneiv_lcell_comb \interface|uALU|Add0~26 (
// Equation(s):
// \interface|uALU|Add0~26_combout  = (\interface|ALU_operand_2[13]~29_combout  & ((\interface|uREG|REG_mem~1497_combout  & (\interface|uALU|Add0~25  & VCC)) # (!\interface|uREG|REG_mem~1497_combout  & (!\interface|uALU|Add0~25 )))) # 
// (!\interface|ALU_operand_2[13]~29_combout  & ((\interface|uREG|REG_mem~1497_combout  & (!\interface|uALU|Add0~25 )) # (!\interface|uREG|REG_mem~1497_combout  & ((\interface|uALU|Add0~25 ) # (GND)))))
// \interface|uALU|Add0~27  = CARRY((\interface|ALU_operand_2[13]~29_combout  & (!\interface|uREG|REG_mem~1497_combout  & !\interface|uALU|Add0~25 )) # (!\interface|ALU_operand_2[13]~29_combout  & ((!\interface|uALU|Add0~25 ) # 
// (!\interface|uREG|REG_mem~1497_combout ))))

	.dataa(\interface|ALU_operand_2[13]~29_combout ),
	.datab(\interface|uREG|REG_mem~1497_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~25 ),
	.combout(\interface|uALU|Add0~26_combout ),
	.cout(\interface|uALU|Add0~27 ));
// synopsys translate_off
defparam \interface|uALU|Add0~26 .lut_mask = 16'h9617;
defparam \interface|uALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~493feeder (
// Equation(s):
// \interface|uREG|REG_mem~493feeder_combout  = \interface|Data_Write[13]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[13]~68_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~493feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~493feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~493feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N15
dffeas \interface|uREG|REG_mem~493 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~493feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~493 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~493 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N11
dffeas \interface|uREG|REG_mem~237 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[13]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~237 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N17
dffeas \interface|uREG|REG_mem~173 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[13]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~173 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~173 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~429feeder (
// Equation(s):
// \interface|uREG|REG_mem~429feeder_combout  = \interface|Data_Write[13]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[13]~68_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~429feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~429feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~429feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N29
dffeas \interface|uREG|REG_mem~429 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~429feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~429 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~429 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1515 (
// Equation(s):
// \interface|uREG|REG_mem~1515_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uIMEM|IMEM_mem~5_combout )) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~429_q ))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~173_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~173_q ),
	.datad(\interface|uREG|REG_mem~429_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1515_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1515 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1516 (
// Equation(s):
// \interface|uREG|REG_mem~1516_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1515_combout  & (\interface|uREG|REG_mem~493_q )) # (!\interface|uREG|REG_mem~1515_combout  & ((\interface|uREG|REG_mem~237_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1515_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~493_q ),
	.datac(\interface|uREG|REG_mem~237_q ),
	.datad(\interface|uREG|REG_mem~1515_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1516_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1516 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~77feeder (
// Equation(s):
// \interface|uREG|REG_mem~77feeder_combout  = \interface|Data_Write[13]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[13]~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~77feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~77feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~77feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N17
dffeas \interface|uREG|REG_mem~77 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~77 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N23
dffeas \interface|uREG|REG_mem~333 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[13]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~333 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~333 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N31
dffeas \interface|uREG|REG_mem~269 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[13]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~269 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~269 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1512 (
// Equation(s):
// \interface|uREG|REG_mem~1512_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~269_q ) # (\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~13_q  & 
// ((!\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~13_q ),
	.datac(\interface|uREG|REG_mem~269_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1512_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1512 .lut_mask = 16'hAAE4;
defparam \interface|uREG|REG_mem~1512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1513 (
// Equation(s):
// \interface|uREG|REG_mem~1513_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1512_combout  & ((\interface|uREG|REG_mem~333_q ))) # (!\interface|uREG|REG_mem~1512_combout  & (\interface|uREG|REG_mem~77_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1512_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~77_q ),
	.datac(\interface|uREG|REG_mem~333_q ),
	.datad(\interface|uREG|REG_mem~1512_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1513_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1513 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~109feeder (
// Equation(s):
// \interface|uREG|REG_mem~109feeder_combout  = \interface|Data_Write[13]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[13]~68_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~109feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~109feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~109feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y46_N9
dffeas \interface|uREG|REG_mem~109 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~109 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N11
dffeas \interface|uREG|REG_mem~365 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[13]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~365 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~365 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N25
dffeas \interface|uREG|REG_mem~45 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[13]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~45 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1510 (
// Equation(s):
// \interface|uREG|REG_mem~1510_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uIMEM|IMEM_mem~5_combout )) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~301_q ))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~45_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~45_q ),
	.datad(\interface|uREG|REG_mem~301_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1510_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1510 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1511 (
// Equation(s):
// \interface|uREG|REG_mem~1511_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1510_combout  & ((\interface|uREG|REG_mem~365_q ))) # (!\interface|uREG|REG_mem~1510_combout  & (\interface|uREG|REG_mem~109_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1510_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~109_q ),
	.datac(\interface|uREG|REG_mem~365_q ),
	.datad(\interface|uREG|REG_mem~1510_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1511_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1511 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1514 (
// Equation(s):
// \interface|uREG|REG_mem~1514_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uIMEM|IMEM_mem~8_combout )) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1511_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~1513_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~1513_combout ),
	.datad(\interface|uREG|REG_mem~1511_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1514_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1514 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~461feeder (
// Equation(s):
// \interface|uREG|REG_mem~461feeder_combout  = \interface|Data_Write[13]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[13]~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~461feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~461feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~461feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N21
dffeas \interface|uREG|REG_mem~461 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~461feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~461 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N17
dffeas \interface|uREG|REG_mem~205 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[13]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~205 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N17
dffeas \interface|uREG|REG_mem~397 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[13]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~397 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~397 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N7
dffeas \interface|uREG|REG_mem~141 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[13]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~141 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1508 (
// Equation(s):
// \interface|uREG|REG_mem~1508_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~397_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~141_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~397_q ),
	.datac(\interface|uREG|REG_mem~141_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1508_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1508 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1509 (
// Equation(s):
// \interface|uREG|REG_mem~1509_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1508_combout  & (\interface|uREG|REG_mem~461_q )) # (!\interface|uREG|REG_mem~1508_combout  & ((\interface|uREG|REG_mem~205_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1508_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~461_q ),
	.datac(\interface|uREG|REG_mem~205_q ),
	.datad(\interface|uREG|REG_mem~1508_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1509_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1509 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1517 (
// Equation(s):
// \interface|uREG|REG_mem~1517_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1514_combout  & (\interface|uREG|REG_mem~1516_combout )) # (!\interface|uREG|REG_mem~1514_combout  & ((\interface|uREG|REG_mem~1509_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1514_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~1516_combout ),
	.datac(\interface|uREG|REG_mem~1514_combout ),
	.datad(\interface|uREG|REG_mem~1509_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1517_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1517 .lut_mask = 16'hDAD0;
defparam \interface|uREG|REG_mem~1517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1843 (
// Equation(s):
// \interface|uREG|REG_mem~1843_combout  = (\interface|uPC|PC_current [4] & (((\interface|uREG|REG_mem~1517_combout )))) # (!\interface|uPC|PC_current [4] & ((\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~1507_combout )) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uREG|REG_mem~1517_combout )))))

	.dataa(\interface|uREG|REG_mem~1507_combout ),
	.datab(\interface|uPC|PC_current [4]),
	.datac(\interface|uIMEM|IMEM_mem~0_combout ),
	.datad(\interface|uREG|REG_mem~1517_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1843_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1843 .lut_mask = 16'hEF20;
defparam \interface|uREG|REG_mem~1843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N29
dffeas \interface|uDMEM|DMEM_mem~205 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1843_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~205 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~205 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y50_N31
dffeas \interface|uDMEM|DMEM_mem~237 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1843_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~237 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~237 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~173feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~173feeder_combout  = \interface|uREG|REG_mem~1843_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1843_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~173feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~173feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~173feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N1
dffeas \interface|uDMEM|DMEM_mem~173 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~173 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y53_N19
dffeas \interface|uDMEM|DMEM_mem~141 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1843_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~141 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~574 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~574_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~173_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~141_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~173_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~141_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~574_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~574 .lut_mask = 16'hCCB8;
defparam \interface|uDMEM|DMEM_mem~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~575 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~575_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~574_combout  & ((\interface|uDMEM|DMEM_mem~237_q ))) # (!\interface|uDMEM|DMEM_mem~574_combout  & (\interface|uDMEM|DMEM_mem~205_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~574_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~205_q ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~237_q ),
	.datad(\interface|uDMEM|DMEM_mem~574_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~575_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~575 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~45feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~45feeder_combout  = \interface|uREG|REG_mem~1843_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1843_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~45feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N5
dffeas \interface|uDMEM|DMEM_mem~45 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~45 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y49_N9
dffeas \interface|uDMEM|DMEM_mem~109 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1843_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~109 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~77feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~77feeder_combout  = \interface|uREG|REG_mem~1843_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1843_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~77feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~77feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~77feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N23
dffeas \interface|uDMEM|DMEM_mem~77 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~77 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~13feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~13feeder_combout  = \interface|uREG|REG_mem~1843_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1843_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~13feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~13feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~13feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N13
dffeas \interface|uDMEM|DMEM_mem~13 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~13feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~13 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~571 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~571_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & (\interface|uDMEM|DMEM_mem~77_q )) # 
// (!\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~13_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~77_q ),
	.datab(\interface|uDMEM|DMEM_mem~13_q ),
	.datac(\interface|uALU|Add0~0_combout ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~571_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~571 .lut_mask = 16'hFA0C;
defparam \interface|uDMEM|DMEM_mem~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N8
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~572 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~572_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~571_combout  & ((\interface|uDMEM|DMEM_mem~109_q ))) # (!\interface|uDMEM|DMEM_mem~571_combout  & (\interface|uDMEM|DMEM_mem~45_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~571_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~45_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~109_q ),
	.datad(\interface|uDMEM|DMEM_mem~571_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~572_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~572 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N21
dffeas \interface|uDMEM|DMEM_mem~333 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1843_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~333 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~333 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~301feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~301feeder_combout  = \interface|uREG|REG_mem~1843_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1843_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~301feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~301feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~301feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N19
dffeas \interface|uDMEM|DMEM_mem~301 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~301feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~301 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~301 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y53_N25
dffeas \interface|uDMEM|DMEM_mem~269 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1843_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~269 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~269 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~569 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~569_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~301_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~269_q )))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~301_q ),
	.datac(\interface|uDMEM|DMEM_mem~269_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~569_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~569 .lut_mask = 16'h00D8;
defparam \interface|uDMEM|DMEM_mem~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~570 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~570_combout  = (\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~569_combout ) # ((\interface|uDMEM|DMEM_mem~391_combout  & \interface|uDMEM|DMEM_mem~333_q ))))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uDMEM|DMEM_mem~391_combout ),
	.datac(\interface|uDMEM|DMEM_mem~333_q ),
	.datad(\interface|uDMEM|DMEM_mem~569_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~570_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~570 .lut_mask = 16'hAA80;
defparam \interface|uDMEM|DMEM_mem~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~573 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~573_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|uDMEM|DMEM_mem~570_combout ) # ((!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~572_combout ))))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~572_combout ),
	.datad(\interface|uDMEM|DMEM_mem~570_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~573_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~573 .lut_mask = 16'h5510;
defparam \interface|uDMEM|DMEM_mem~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~640 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~640_combout  = (\interface|uDMEM|DMEM_mem~573_combout ) # ((\interface|uALU|Add0~4_combout  & (!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~575_combout )))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~575_combout ),
	.datad(\interface|uDMEM|DMEM_mem~573_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~640_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~640 .lut_mask = 16'hFF20;
defparam \interface|uDMEM|DMEM_mem~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N30
cycloneiv_lcell_comb \interface|Data_Write[13]~68 (
// Equation(s):
// \interface|Data_Write[13]~68_combout  = (\interface|uPC|PC_current [1] & ((\interface|ucontrol|Decoder0~3_combout  & ((\interface|uDMEM|DMEM_mem~640_combout ))) # (!\interface|ucontrol|Decoder0~3_combout  & (\interface|uALU|Add0~26_combout )))) # 
// (!\interface|uPC|PC_current [1] & (((\interface|uALU|Add0~26_combout ))))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(\interface|ucontrol|Decoder0~3_combout ),
	.datac(\interface|uALU|Add0~26_combout ),
	.datad(\interface|uDMEM|DMEM_mem~640_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[13]~68_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[13]~68 .lut_mask = 16'hF870;
defparam \interface|Data_Write[13]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1005feeder (
// Equation(s):
// \interface|uREG|REG_mem~1005feeder_combout  = \interface|Data_Write[13]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[13]~68_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1005feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1005feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~1005feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y45_N13
dffeas \interface|uREG|REG_mem~1005 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~1005feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1005 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1005 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N23
dffeas \interface|uREG|REG_mem~973 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[13]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~973 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~973 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y49_N17
dffeas \interface|uREG|REG_mem~845 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[13]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~845 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~845 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~877feeder (
// Equation(s):
// \interface|uREG|REG_mem~877feeder_combout  = \interface|Data_Write[13]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[13]~68_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~877feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~877feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~877feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y49_N15
dffeas \interface|uREG|REG_mem~877 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~877feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~877 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~877 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1505 (
// Equation(s):
// \interface|uREG|REG_mem~1505_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~877_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~845_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~845_q ),
	.datad(\interface|uREG|REG_mem~877_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1505_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1505 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1506 (
// Equation(s):
// \interface|uREG|REG_mem~1506_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1505_combout  & (\interface|uREG|REG_mem~1005_q )) # (!\interface|uREG|REG_mem~1505_combout  & ((\interface|uREG|REG_mem~973_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1505_combout ))))

	.dataa(\interface|uREG|REG_mem~1005_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~973_q ),
	.datad(\interface|uREG|REG_mem~1505_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1506_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1506 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~749feeder (
// Equation(s):
// \interface|uREG|REG_mem~749feeder_combout  = \interface|Data_Write[13]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[13]~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~749feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~749feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~749feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N9
dffeas \interface|uREG|REG_mem~749 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~749feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~749 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~749 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N1
dffeas \interface|uREG|REG_mem~717 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[13]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~717 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~717 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N11
dffeas \interface|uREG|REG_mem~589 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[13]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~589 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~589 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~621feeder (
// Equation(s):
// \interface|uREG|REG_mem~621feeder_combout  = \interface|Data_Write[13]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[13]~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~621feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~621feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~621feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N15
dffeas \interface|uREG|REG_mem~621 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~621feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~621 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~621 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1498 (
// Equation(s):
// \interface|uREG|REG_mem~1498_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~621_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~589_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~589_q ),
	.datad(\interface|uREG|REG_mem~621_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1498_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1498 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1499 (
// Equation(s):
// \interface|uREG|REG_mem~1499_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1498_combout  & (\interface|uREG|REG_mem~749_q )) # (!\interface|uREG|REG_mem~1498_combout  & ((\interface|uREG|REG_mem~717_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1498_combout ))))

	.dataa(\interface|uREG|REG_mem~749_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~717_q ),
	.datad(\interface|uREG|REG_mem~1498_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1499_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1499 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~653feeder (
// Equation(s):
// \interface|uREG|REG_mem~653feeder_combout  = \interface|Data_Write[13]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[13]~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~653feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~653feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~653feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y47_N15
dffeas \interface|uREG|REG_mem~653 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~653feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~653 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~653 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y47_N9
dffeas \interface|uREG|REG_mem~685 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[13]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~685 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~685 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~557feeder (
// Equation(s):
// \interface|uREG|REG_mem~557feeder_combout  = \interface|Data_Write[13]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[13]~68_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~557feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~557feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~557feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y44_N9
dffeas \interface|uREG|REG_mem~557 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~557feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~557 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~557 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y44_N19
dffeas \interface|uREG|REG_mem~525 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[13]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~525 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~525 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1502 (
// Equation(s):
// \interface|uREG|REG_mem~1502_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~557_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~525_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~557_q ),
	.datac(\interface|uREG|REG_mem~525_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1502_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1502 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1503 (
// Equation(s):
// \interface|uREG|REG_mem~1503_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1502_combout  & ((\interface|uREG|REG_mem~685_q ))) # (!\interface|uREG|REG_mem~1502_combout  & (\interface|uREG|REG_mem~653_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1502_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~653_q ),
	.datac(\interface|uREG|REG_mem~685_q ),
	.datad(\interface|uREG|REG_mem~1502_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1503_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1503 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~909feeder (
// Equation(s):
// \interface|uREG|REG_mem~909feeder_combout  = \interface|Data_Write[13]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[13]~68_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~909feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~909feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~909feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N19
dffeas \interface|uREG|REG_mem~909 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~909feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~909 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~909 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y50_N1
dffeas \interface|uREG|REG_mem~941 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[13]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~941 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~941 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~813feeder (
// Equation(s):
// \interface|uREG|REG_mem~813feeder_combout  = \interface|Data_Write[13]~68_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[13]~68_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~813feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~813feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~813feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N7
dffeas \interface|uREG|REG_mem~813 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~813feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~813 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~813 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N29
dffeas \interface|uREG|REG_mem~781 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[13]~68_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~781 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~781 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1500 (
// Equation(s):
// \interface|uREG|REG_mem~1500_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~813_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~781_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uREG|REG_mem~813_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~781_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1500_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1500 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1501 (
// Equation(s):
// \interface|uREG|REG_mem~1501_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1500_combout  & ((\interface|uREG|REG_mem~941_q ))) # (!\interface|uREG|REG_mem~1500_combout  & (\interface|uREG|REG_mem~909_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1500_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~909_q ),
	.datac(\interface|uREG|REG_mem~941_q ),
	.datad(\interface|uREG|REG_mem~1500_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1501_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1501 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1504 (
// Equation(s):
// \interface|uREG|REG_mem~1504_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~1501_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// (\interface|uREG|REG_mem~1503_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1503_combout ),
	.datad(\interface|uREG|REG_mem~1501_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1504_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1504 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1507 (
// Equation(s):
// \interface|uREG|REG_mem~1507_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1504_combout  & (\interface|uREG|REG_mem~1506_combout )) # (!\interface|uREG|REG_mem~1504_combout  & ((\interface|uREG|REG_mem~1499_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1504_combout ))))

	.dataa(\interface|uREG|REG_mem~1506_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1499_combout ),
	.datad(\interface|uREG|REG_mem~1504_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1507_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1507 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N26
cycloneiv_lcell_comb \interface|ALU_operand_2[13]~29 (
// Equation(s):
// \interface|ALU_operand_2[13]~29_combout  = (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1507_combout )) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1517_combout )))))

	.dataa(\interface|uREG|REG_mem~1507_combout ),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(\interface|uIMEM|IMEM_mem~1_combout ),
	.datad(\interface|uREG|REG_mem~1517_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[13]~29 .lut_mask = 16'h2320;
defparam \interface|ALU_operand_2[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N28
cycloneiv_lcell_comb \interface|uALU|Add0~28 (
// Equation(s):
// \interface|uALU|Add0~28_combout  = ((\interface|uREG|REG_mem~1476_combout  $ (\interface|ALU_operand_2[14]~28_combout  $ (!\interface|uALU|Add0~27 )))) # (GND)
// \interface|uALU|Add0~29  = CARRY((\interface|uREG|REG_mem~1476_combout  & ((\interface|ALU_operand_2[14]~28_combout ) # (!\interface|uALU|Add0~27 ))) # (!\interface|uREG|REG_mem~1476_combout  & (\interface|ALU_operand_2[14]~28_combout  & 
// !\interface|uALU|Add0~27 )))

	.dataa(\interface|uREG|REG_mem~1476_combout ),
	.datab(\interface|ALU_operand_2[14]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~27 ),
	.combout(\interface|uALU|Add0~28_combout ),
	.cout(\interface|uALU|Add0~29 ));
// synopsys translate_off
defparam \interface|uALU|Add0~28 .lut_mask = 16'h698E;
defparam \interface|uALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1844 (
// Equation(s):
// \interface|uREG|REG_mem~1844_combout  = (\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uPC|PC_current [4] & ((\interface|uREG|REG_mem~1496_combout ))) # (!\interface|uPC|PC_current [4] & (\interface|uREG|REG_mem~1486_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (((\interface|uREG|REG_mem~1496_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~0_combout ),
	.datab(\interface|uPC|PC_current [4]),
	.datac(\interface|uREG|REG_mem~1486_combout ),
	.datad(\interface|uREG|REG_mem~1496_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1844_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1844 .lut_mask = 16'hFD20;
defparam \interface|uREG|REG_mem~1844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~334feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~334feeder_combout  = \interface|uREG|REG_mem~1844_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1844_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~334feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~334feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~334feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y49_N13
dffeas \interface|uDMEM|DMEM_mem~334 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~334feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~334 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~334 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~580 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~580_combout  = (\interface|uDMEM|DMEM_mem~334_q  & (!\interface|uALU|Add0~0_combout  & \interface|uALU|Add0~2_combout ))

	.dataa(gnd),
	.datab(\interface|uDMEM|DMEM_mem~334_q ),
	.datac(\interface|uALU|Add0~0_combout ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~580_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~580 .lut_mask = 16'h0C00;
defparam \interface|uDMEM|DMEM_mem~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~46feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~46feeder_combout  = \interface|uREG|REG_mem~1844_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1844_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~46feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N7
dffeas \interface|uDMEM|DMEM_mem~46 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~46 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y49_N5
dffeas \interface|uDMEM|DMEM_mem~110 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1844_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~110 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N8
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~78feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~78feeder_combout  = \interface|uREG|REG_mem~1844_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1844_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~78feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~78feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~78feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N9
dffeas \interface|uDMEM|DMEM_mem~78 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~78 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~14feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~14feeder_combout  = \interface|uREG|REG_mem~1844_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1844_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~14feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~14feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~14feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N3
dffeas \interface|uDMEM|DMEM_mem~14 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~14 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~578 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~578_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & (\interface|uDMEM|DMEM_mem~78_q )) # 
// (!\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~14_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~78_q ),
	.datab(\interface|uDMEM|DMEM_mem~14_q ),
	.datac(\interface|uALU|Add0~0_combout ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~578_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~578 .lut_mask = 16'hFA0C;
defparam \interface|uDMEM|DMEM_mem~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~579 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~579_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~578_combout  & ((\interface|uDMEM|DMEM_mem~110_q ))) # (!\interface|uDMEM|DMEM_mem~578_combout  & (\interface|uDMEM|DMEM_mem~46_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~578_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~46_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~110_q ),
	.datad(\interface|uDMEM|DMEM_mem~578_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~579_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~579 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~302feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~302feeder_combout  = \interface|uREG|REG_mem~1844_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1844_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~302feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~302feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~302feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y50_N15
dffeas \interface|uDMEM|DMEM_mem~302 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~302feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~302 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~302 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~270feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~270feeder_combout  = \interface|uREG|REG_mem~1844_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1844_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~270feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~270feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~270feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y49_N27
dffeas \interface|uDMEM|DMEM_mem~270 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~270feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~270 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~270 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~581 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~581_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~302_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~270_q )))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~302_q ),
	.datac(\interface|uALU|Add0~0_combout ),
	.datad(\interface|uDMEM|DMEM_mem~270_q ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~581_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~581 .lut_mask = 16'h4540;
defparam \interface|uDMEM|DMEM_mem~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~582 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~582_combout  = (\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~580_combout ) # ((\interface|uDMEM|DMEM_mem~581_combout )))) # (!\interface|uALU|Add0~6_combout  & (((\interface|uDMEM|DMEM_mem~579_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~580_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~579_combout ),
	.datad(\interface|uDMEM|DMEM_mem~581_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~582_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~582 .lut_mask = 16'hFCB8;
defparam \interface|uDMEM|DMEM_mem~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~238feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~238feeder_combout  = \interface|uREG|REG_mem~1844_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1844_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~238feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~238feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~238feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N3
dffeas \interface|uDMEM|DMEM_mem~238 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~238feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~238 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~238 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~206feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~206feeder_combout  = \interface|uREG|REG_mem~1844_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1844_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~206feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~206feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~206feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N17
dffeas \interface|uDMEM|DMEM_mem~206 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~206 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~206 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~174feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~174feeder_combout  = \interface|uREG|REG_mem~1844_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1844_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~174feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~174feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~174feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N17
dffeas \interface|uDMEM|DMEM_mem~174 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~174feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~174 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y53_N15
dffeas \interface|uDMEM|DMEM_mem~142 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1844_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~142 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~576 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~576_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~174_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~142_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~174_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~142_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~576_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~576 .lut_mask = 16'hCCB8;
defparam \interface|uDMEM|DMEM_mem~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~577 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~577_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~576_combout  & (\interface|uDMEM|DMEM_mem~238_q )) # (!\interface|uDMEM|DMEM_mem~576_combout  & ((\interface|uDMEM|DMEM_mem~206_q ))))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~576_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~238_q ),
	.datac(\interface|uDMEM|DMEM_mem~206_q ),
	.datad(\interface|uDMEM|DMEM_mem~576_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~577_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~577 .lut_mask = 16'hDDA0;
defparam \interface|uDMEM|DMEM_mem~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~641 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~641_combout  = (\interface|uALU|Add0~4_combout  & (!\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~577_combout )))) # (!\interface|uALU|Add0~4_combout  & (((\interface|uDMEM|DMEM_mem~582_combout ))))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~582_combout ),
	.datad(\interface|uDMEM|DMEM_mem~577_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~641_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~641 .lut_mask = 16'h7250;
defparam \interface|uDMEM|DMEM_mem~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N24
cycloneiv_lcell_comb \interface|Data_Write[14]~67 (
// Equation(s):
// \interface|Data_Write[14]~67_combout  = (\interface|uPC|PC_current [1] & ((\interface|ucontrol|Decoder0~3_combout  & ((\interface|uDMEM|DMEM_mem~641_combout ))) # (!\interface|ucontrol|Decoder0~3_combout  & (\interface|uALU|Add0~28_combout )))) # 
// (!\interface|uPC|PC_current [1] & (((\interface|uALU|Add0~28_combout ))))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(\interface|ucontrol|Decoder0~3_combout ),
	.datac(\interface|uALU|Add0~28_combout ),
	.datad(\interface|uDMEM|DMEM_mem~641_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[14]~67_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[14]~67 .lut_mask = 16'hF870;
defparam \interface|Data_Write[14]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N21
dffeas \interface|uREG|REG_mem~14 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[14]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~14 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1476 (
// Equation(s):
// \interface|uREG|REG_mem~1476_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~302_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~14_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~14_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~14_q ),
	.datad(\interface|uREG|REG_mem~302_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1476_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1476 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y49_N30
cycloneiv_lcell_comb \interface|uALU|Add0~30 (
// Equation(s):
// \interface|uALU|Add0~30_combout  = (\interface|ALU_operand_2[15]~27_combout  & ((\interface|uREG|REG_mem~1455_combout  & (\interface|uALU|Add0~29  & VCC)) # (!\interface|uREG|REG_mem~1455_combout  & (!\interface|uALU|Add0~29 )))) # 
// (!\interface|ALU_operand_2[15]~27_combout  & ((\interface|uREG|REG_mem~1455_combout  & (!\interface|uALU|Add0~29 )) # (!\interface|uREG|REG_mem~1455_combout  & ((\interface|uALU|Add0~29 ) # (GND)))))
// \interface|uALU|Add0~31  = CARRY((\interface|ALU_operand_2[15]~27_combout  & (!\interface|uREG|REG_mem~1455_combout  & !\interface|uALU|Add0~29 )) # (!\interface|ALU_operand_2[15]~27_combout  & ((!\interface|uALU|Add0~29 ) # 
// (!\interface|uREG|REG_mem~1455_combout ))))

	.dataa(\interface|ALU_operand_2[15]~27_combout ),
	.datab(\interface|uREG|REG_mem~1455_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~29 ),
	.combout(\interface|uALU|Add0~30_combout ),
	.cout(\interface|uALU|Add0~31 ));
// synopsys translate_off
defparam \interface|uALU|Add0~30 .lut_mask = 16'h9617;
defparam \interface|uALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~111feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~111feeder_combout  = \interface|uREG|REG_mem~1818_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1818_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~111feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~111feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~111feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N5
dffeas \interface|uDMEM|DMEM_mem~111 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~111 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~47feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~47feeder_combout  = \interface|uREG|REG_mem~1818_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1818_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~47feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N3
dffeas \interface|uDMEM|DMEM_mem~47 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~47 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~79feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~79feeder_combout  = \interface|uREG|REG_mem~1818_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1818_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~79feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~79feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~79feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N3
dffeas \interface|uDMEM|DMEM_mem~79 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~79 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~15feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~15feeder_combout  = \interface|uREG|REG_mem~1818_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1818_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~15feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~15feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~15feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N13
dffeas \interface|uDMEM|DMEM_mem~15 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~15 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~585 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~585_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & (\interface|uDMEM|DMEM_mem~79_q )) # 
// (!\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~15_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~79_q ),
	.datab(\interface|uDMEM|DMEM_mem~15_q ),
	.datac(\interface|uALU|Add0~0_combout ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~585_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~585 .lut_mask = 16'hFA0C;
defparam \interface|uDMEM|DMEM_mem~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~586 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~586_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~585_combout  & (\interface|uDMEM|DMEM_mem~111_q )) # (!\interface|uDMEM|DMEM_mem~585_combout  & ((\interface|uDMEM|DMEM_mem~47_q ))))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~585_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~111_q ),
	.datab(\interface|uDMEM|DMEM_mem~47_q ),
	.datac(\interface|uALU|Add0~0_combout ),
	.datad(\interface|uDMEM|DMEM_mem~585_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~586_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~586 .lut_mask = 16'hAFC0;
defparam \interface|uDMEM|DMEM_mem~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y53_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~303feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~303feeder_combout  = \interface|uREG|REG_mem~1818_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1818_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~303feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~303feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~303feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y53_N31
dffeas \interface|uDMEM|DMEM_mem~303 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~303feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~303 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N1
dffeas \interface|uDMEM|DMEM_mem~271 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1818_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~271 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~583 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~583_combout  = (\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~303_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~271_q )))

	.dataa(gnd),
	.datab(\interface|uDMEM|DMEM_mem~303_q ),
	.datac(\interface|uDMEM|DMEM_mem~271_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~583_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~583 .lut_mask = 16'hCCF0;
defparam \interface|uDMEM|DMEM_mem~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y49_N3
dffeas \interface|uDMEM|DMEM_mem~335 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1818_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~335 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~335 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~584 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~584_combout  = (\interface|uALU|Add0~2_combout  & (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~335_q )))) # (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~583_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~583_combout ),
	.datac(\interface|uDMEM|DMEM_mem~335_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~584_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~584 .lut_mask = 16'h50CC;
defparam \interface|uDMEM|DMEM_mem~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~587 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~587_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~584_combout ))) # (!\interface|uALU|Add0~6_combout  & (\interface|uDMEM|DMEM_mem~586_combout ))))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uALU|Add0~4_combout ),
	.datac(\interface|uDMEM|DMEM_mem~586_combout ),
	.datad(\interface|uDMEM|DMEM_mem~584_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~587_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~587 .lut_mask = 16'h3210;
defparam \interface|uDMEM|DMEM_mem~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N8
cycloneiv_lcell_comb \interface|Data_Write[15]~59 (
// Equation(s):
// \interface|Data_Write[15]~59_combout  = (\interface|ucontrol|Decoder0~4_combout  & ((\interface|uDMEM|DMEM_mem~643_combout ) # ((\interface|uDMEM|DMEM_mem~587_combout )))) # (!\interface|ucontrol|Decoder0~4_combout  & (((\interface|uALU|Add0~30_combout 
// ))))

	.dataa(\interface|ucontrol|Decoder0~4_combout ),
	.datab(\interface|uDMEM|DMEM_mem~643_combout ),
	.datac(\interface|uALU|Add0~30_combout ),
	.datad(\interface|uDMEM|DMEM_mem~587_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[15]~59_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[15]~59 .lut_mask = 16'hFAD8;
defparam \interface|Data_Write[15]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~207feeder (
// Equation(s):
// \interface|uREG|REG_mem~207feeder_combout  = \interface|Data_Write[15]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[15]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~207feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~207feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~207feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N13
dffeas \interface|uREG|REG_mem~207 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~207feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~207 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N19
dffeas \interface|uREG|REG_mem~143 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~143 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1468 (
// Equation(s):
// \interface|uREG|REG_mem~1468_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~207_q ) # ((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~143_q  & 
// !\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~207_q ),
	.datac(\interface|uREG|REG_mem~143_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1468_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1468 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N11
dffeas \interface|uREG|REG_mem~463 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~463 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~463 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~399feeder (
// Equation(s):
// \interface|uREG|REG_mem~399feeder_combout  = \interface|Data_Write[15]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[15]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~399feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~399feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~399feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N25
dffeas \interface|uREG|REG_mem~399 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~399feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~399 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~399 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1469 (
// Equation(s):
// \interface|uREG|REG_mem~1469_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1468_combout  & (\interface|uREG|REG_mem~463_q )) # (!\interface|uREG|REG_mem~1468_combout  & ((\interface|uREG|REG_mem~399_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~1468_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~1468_combout ),
	.datac(\interface|uREG|REG_mem~463_q ),
	.datad(\interface|uREG|REG_mem~399_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1469_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1469 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~79feeder (
// Equation(s):
// \interface|uREG|REG_mem~79feeder_combout  = \interface|Data_Write[15]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[15]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~79feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~79feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~79feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N21
dffeas \interface|uREG|REG_mem~79 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~79 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N7
dffeas \interface|uREG|REG_mem~335 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~335 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~335 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N15
dffeas \interface|uREG|REG_mem~271 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~271 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1470 (
// Equation(s):
// \interface|uREG|REG_mem~1470_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~271_q ) # (\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~15_q  & 
// ((!\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~15_q ),
	.datac(\interface|uREG|REG_mem~271_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1470_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1470 .lut_mask = 16'hAAE4;
defparam \interface|uREG|REG_mem~1470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1471 (
// Equation(s):
// \interface|uREG|REG_mem~1471_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1470_combout  & ((\interface|uREG|REG_mem~335_q ))) # (!\interface|uREG|REG_mem~1470_combout  & (\interface|uREG|REG_mem~79_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1470_combout ))))

	.dataa(\interface|uREG|REG_mem~79_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~335_q ),
	.datad(\interface|uREG|REG_mem~1470_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1471_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1471 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1472 (
// Equation(s):
// \interface|uREG|REG_mem~1472_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1469_combout )) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1471_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1469_combout ),
	.datac(\interface|uIMEM|IMEM_mem~1_combout ),
	.datad(\interface|uREG|REG_mem~1471_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1472_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1472 .lut_mask = 16'hE5E0;
defparam \interface|uREG|REG_mem~1472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~367feeder (
// Equation(s):
// \interface|uREG|REG_mem~367feeder_combout  = \interface|Data_Write[15]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[15]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~367feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~367feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~367feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N13
dffeas \interface|uREG|REG_mem~367 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~367feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~367 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~367 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N15
dffeas \interface|uREG|REG_mem~111 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~111 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y47_N5
dffeas \interface|uREG|REG_mem~47 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~47 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1466 (
// Equation(s):
// \interface|uREG|REG_mem~1466_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~303_q )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// (\interface|uREG|REG_mem~47_q )))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~47_q ),
	.datad(\interface|uREG|REG_mem~303_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1466_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1466 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1467 (
// Equation(s):
// \interface|uREG|REG_mem~1467_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1466_combout  & (\interface|uREG|REG_mem~367_q )) # (!\interface|uREG|REG_mem~1466_combout  & ((\interface|uREG|REG_mem~111_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1466_combout ))))

	.dataa(\interface|uREG|REG_mem~367_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~111_q ),
	.datad(\interface|uREG|REG_mem~1466_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1467_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1467 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~495feeder (
// Equation(s):
// \interface|uREG|REG_mem~495feeder_combout  = \interface|Data_Write[15]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[15]~59_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~495feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~495feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~495feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N3
dffeas \interface|uREG|REG_mem~495 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~495feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~495 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y48_N9
dffeas \interface|uREG|REG_mem~431 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~431 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~431 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~239feeder (
// Equation(s):
// \interface|uREG|REG_mem~239feeder_combout  = \interface|Data_Write[15]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[15]~59_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~239feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~239feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~239feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y48_N19
dffeas \interface|uREG|REG_mem~239 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~239 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N29
dffeas \interface|uREG|REG_mem~175 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~175 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~175 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1473 (
// Equation(s):
// \interface|uREG|REG_mem~1473_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~239_q ) # ((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~175_q  & 
// !\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~239_q ),
	.datac(\interface|uREG|REG_mem~175_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1473_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1473 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1474 (
// Equation(s):
// \interface|uREG|REG_mem~1474_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1473_combout  & (\interface|uREG|REG_mem~495_q )) # (!\interface|uREG|REG_mem~1473_combout  & ((\interface|uREG|REG_mem~431_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1473_combout ))))

	.dataa(\interface|uREG|REG_mem~495_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~431_q ),
	.datad(\interface|uREG|REG_mem~1473_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1474_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1474 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1475 (
// Equation(s):
// \interface|uREG|REG_mem~1475_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1472_combout  & ((\interface|uREG|REG_mem~1474_combout ))) # (!\interface|uREG|REG_mem~1472_combout  & (\interface|uREG|REG_mem~1467_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~1472_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1472_combout ),
	.datac(\interface|uREG|REG_mem~1467_combout ),
	.datad(\interface|uREG|REG_mem~1474_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1475_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1475 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~623feeder (
// Equation(s):
// \interface|uREG|REG_mem~623feeder_combout  = \interface|Data_Write[15]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[15]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~623feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~623feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~623feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N13
dffeas \interface|uREG|REG_mem~623 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~623feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~623 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~623 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N31
dffeas \interface|uREG|REG_mem~591 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~591 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~591 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1456 (
// Equation(s):
// \interface|uREG|REG_mem~1456_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~623_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~591_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~623_q ),
	.datac(\interface|uREG|REG_mem~591_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1456_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1456 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y52_N29
dffeas \interface|uREG|REG_mem~719 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~719 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~719 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~751feeder (
// Equation(s):
// \interface|uREG|REG_mem~751feeder_combout  = \interface|Data_Write[15]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[15]~59_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~751feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~751feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~751feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N5
dffeas \interface|uREG|REG_mem~751 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~751feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~751 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~751 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1457 (
// Equation(s):
// \interface|uREG|REG_mem~1457_combout  = (\interface|uREG|REG_mem~1456_combout  & (((\interface|uREG|REG_mem~751_q )) # (!\interface|uIMEM|IMEM_mem~1_combout ))) # (!\interface|uREG|REG_mem~1456_combout  & (\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~719_q )))

	.dataa(\interface|uREG|REG_mem~1456_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~719_q ),
	.datad(\interface|uREG|REG_mem~751_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1457_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1457 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1007feeder (
// Equation(s):
// \interface|uREG|REG_mem~1007feeder_combout  = \interface|Data_Write[15]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[15]~59_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1007feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1007feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~1007feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y45_N29
dffeas \interface|uREG|REG_mem~1007 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~1007feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1007 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1007 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y45_N3
dffeas \interface|uREG|REG_mem~879 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~879 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~879 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N31
dffeas \interface|uREG|REG_mem~847 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~847 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~847 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~975feeder (
// Equation(s):
// \interface|uREG|REG_mem~975feeder_combout  = \interface|Data_Write[15]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[15]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~975feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~975feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~975feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N25
dffeas \interface|uREG|REG_mem~975 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~975feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~975 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~975 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1463 (
// Equation(s):
// \interface|uREG|REG_mem~1463_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uIMEM|IMEM_mem~1_combout )) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~975_q ))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~847_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~847_q ),
	.datad(\interface|uREG|REG_mem~975_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1463_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1463 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1464 (
// Equation(s):
// \interface|uREG|REG_mem~1464_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1463_combout  & (\interface|uREG|REG_mem~1007_q )) # (!\interface|uREG|REG_mem~1463_combout  & ((\interface|uREG|REG_mem~879_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1463_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1007_q ),
	.datac(\interface|uREG|REG_mem~879_q ),
	.datad(\interface|uREG|REG_mem~1463_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1464_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1464 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~655feeder (
// Equation(s):
// \interface|uREG|REG_mem~655feeder_combout  = \interface|Data_Write[15]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[15]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~655feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~655feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~655feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y47_N27
dffeas \interface|uREG|REG_mem~655 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~655feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~655 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~655 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y47_N21
dffeas \interface|uREG|REG_mem~687 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~687 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~687 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~559feeder (
// Equation(s):
// \interface|uREG|REG_mem~559feeder_combout  = \interface|Data_Write[15]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[15]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~559feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~559feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~559feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y44_N5
dffeas \interface|uREG|REG_mem~559 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~559feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~559 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~559 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y44_N27
dffeas \interface|uREG|REG_mem~527 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~527 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~527 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1460 (
// Equation(s):
// \interface|uREG|REG_mem~1460_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~559_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~527_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~559_q ),
	.datac(\interface|uREG|REG_mem~527_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1460_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1460 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1461 (
// Equation(s):
// \interface|uREG|REG_mem~1461_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1460_combout  & ((\interface|uREG|REG_mem~687_q ))) # (!\interface|uREG|REG_mem~1460_combout  & (\interface|uREG|REG_mem~655_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1460_combout ))))

	.dataa(\interface|uREG|REG_mem~655_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~687_q ),
	.datad(\interface|uREG|REG_mem~1460_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1461_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1461 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~815feeder (
// Equation(s):
// \interface|uREG|REG_mem~815feeder_combout  = \interface|Data_Write[15]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[15]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~815feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~815feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~815feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N11
dffeas \interface|uREG|REG_mem~815 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~815feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~815 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~815 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N21
dffeas \interface|uREG|REG_mem~943 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~943 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~943 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~911feeder (
// Equation(s):
// \interface|uREG|REG_mem~911feeder_combout  = \interface|Data_Write[15]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[15]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~911feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~911feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~911feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N31
dffeas \interface|uREG|REG_mem~911 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~911feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~911 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~911 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N17
dffeas \interface|uREG|REG_mem~783 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[15]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~783 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~783 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1458 (
// Equation(s):
// \interface|uREG|REG_mem~1458_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~911_q )) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~783_q )))))

	.dataa(\interface|uREG|REG_mem~911_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~783_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1458_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1458 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1459 (
// Equation(s):
// \interface|uREG|REG_mem~1459_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1458_combout  & ((\interface|uREG|REG_mem~943_q ))) # (!\interface|uREG|REG_mem~1458_combout  & (\interface|uREG|REG_mem~815_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1458_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~815_q ),
	.datac(\interface|uREG|REG_mem~943_q ),
	.datad(\interface|uREG|REG_mem~1458_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1459_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1459 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1462 (
// Equation(s):
// \interface|uREG|REG_mem~1462_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~1459_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// (\interface|uREG|REG_mem~1461_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1461_combout ),
	.datad(\interface|uREG|REG_mem~1459_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1462_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1462 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1465 (
// Equation(s):
// \interface|uREG|REG_mem~1465_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1462_combout  & ((\interface|uREG|REG_mem~1464_combout ))) # (!\interface|uREG|REG_mem~1462_combout  & (\interface|uREG|REG_mem~1457_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1462_combout ))))

	.dataa(\interface|uREG|REG_mem~1457_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1464_combout ),
	.datad(\interface|uREG|REG_mem~1462_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1465_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1465 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1818 (
// Equation(s):
// \interface|uREG|REG_mem~1818_combout  = (\interface|uPC|PC_current [4] & (((\interface|uREG|REG_mem~1475_combout )))) # (!\interface|uPC|PC_current [4] & ((\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uREG|REG_mem~1465_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~1475_combout ))))

	.dataa(\interface|uPC|PC_current [4]),
	.datab(\interface|uIMEM|IMEM_mem~0_combout ),
	.datac(\interface|uREG|REG_mem~1475_combout ),
	.datad(\interface|uREG|REG_mem~1465_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1818_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1818 .lut_mask = 16'hF4B0;
defparam \interface|uREG|REG_mem~1818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N16
cycloneiv_lcell_comb \interface|ALU_operand_2[15]~27 (
// Equation(s):
// \interface|ALU_operand_2[15]~27_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~10_combout )) # (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1818_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~10_combout ),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1818_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[15]~27 .lut_mask = 16'hBB88;
defparam \interface|ALU_operand_2[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N0
cycloneiv_lcell_comb \interface|uALU|Add0~32 (
// Equation(s):
// \interface|uALU|Add0~32_combout  = ((\interface|ALU_operand_2[16]~26_combout  $ (\interface|uREG|REG_mem~1434_combout  $ (!\interface|uALU|Add0~31 )))) # (GND)
// \interface|uALU|Add0~33  = CARRY((\interface|ALU_operand_2[16]~26_combout  & ((\interface|uREG|REG_mem~1434_combout ) # (!\interface|uALU|Add0~31 ))) # (!\interface|ALU_operand_2[16]~26_combout  & (\interface|uREG|REG_mem~1434_combout  & 
// !\interface|uALU|Add0~31 )))

	.dataa(\interface|ALU_operand_2[16]~26_combout ),
	.datab(\interface|uREG|REG_mem~1434_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~31 ),
	.combout(\interface|uALU|Add0~32_combout ),
	.cout(\interface|uALU|Add0~33 ));
// synopsys translate_off
defparam \interface|uALU|Add0~32 .lut_mask = 16'h698E;
defparam \interface|uALU|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N30
cycloneiv_lcell_comb \interface|Data_Write[16]~58 (
// Equation(s):
// \interface|Data_Write[16]~58_combout  = (\interface|ucontrol|Decoder0~4_combout  & ((\interface|uDMEM|DMEM_mem~428_combout ) # ((\interface|uDMEM|DMEM_mem~423_combout )))) # (!\interface|ucontrol|Decoder0~4_combout  & (((\interface|uALU|Add0~32_combout 
// ))))

	.dataa(\interface|ucontrol|Decoder0~4_combout ),
	.datab(\interface|uDMEM|DMEM_mem~428_combout ),
	.datac(\interface|uDMEM|DMEM_mem~423_combout ),
	.datad(\interface|uALU|Add0~32_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[16]~58_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[16]~58 .lut_mask = 16'hFDA8;
defparam \interface|Data_Write[16]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~112feeder (
// Equation(s):
// \interface|uREG|REG_mem~112feeder_combout  = \interface|Data_Write[16]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[16]~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~112feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~112feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~112feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y43_N21
dffeas \interface|uREG|REG_mem~112 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~112 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N15
dffeas \interface|uREG|REG_mem~48 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[16]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~48 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1445 (
// Equation(s):
// \interface|uREG|REG_mem~1445_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~112_q ) # ((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~48_q  & 
// !\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|uREG|REG_mem~112_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~48_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1445_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1445 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N29
dffeas \interface|uREG|REG_mem~368 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[16]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~368 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~368 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1446 (
// Equation(s):
// \interface|uREG|REG_mem~1446_combout  = (\interface|uREG|REG_mem~1445_combout  & (((\interface|uREG|REG_mem~368_q )) # (!\interface|uIMEM|IMEM_mem~5_combout ))) # (!\interface|uREG|REG_mem~1445_combout  & (\interface|uIMEM|IMEM_mem~5_combout  & 
// ((\interface|uREG|REG_mem~304_q ))))

	.dataa(\interface|uREG|REG_mem~1445_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~368_q ),
	.datad(\interface|uREG|REG_mem~304_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1446_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1446 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y48_N9
dffeas \interface|uREG|REG_mem~240 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[16]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~240 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N23
dffeas \interface|uREG|REG_mem~496 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[16]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~496 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~496 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~432feeder (
// Equation(s):
// \interface|uREG|REG_mem~432feeder_combout  = \interface|Data_Write[16]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[16]~58_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~432feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~432feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~432feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N31
dffeas \interface|uREG|REG_mem~432 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~432feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~432 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~432 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N25
dffeas \interface|uREG|REG_mem~176 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[16]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~176 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1452 (
// Equation(s):
// \interface|uREG|REG_mem~1452_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~432_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~176_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~432_q ),
	.datac(\interface|uREG|REG_mem~176_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1452_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1452 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1453 (
// Equation(s):
// \interface|uREG|REG_mem~1453_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1452_combout  & ((\interface|uREG|REG_mem~496_q ))) # (!\interface|uREG|REG_mem~1452_combout  & (\interface|uREG|REG_mem~240_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1452_combout ))))

	.dataa(\interface|uREG|REG_mem~240_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~496_q ),
	.datad(\interface|uREG|REG_mem~1452_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1453_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1453 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~208feeder (
// Equation(s):
// \interface|uREG|REG_mem~208feeder_combout  = \interface|Data_Write[16]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[16]~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~208feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~208feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~208feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N29
dffeas \interface|uREG|REG_mem~208 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~208 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N31
dffeas \interface|uREG|REG_mem~464 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[16]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~464 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~464 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~400feeder (
// Equation(s):
// \interface|uREG|REG_mem~400feeder_combout  = \interface|Data_Write[16]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[16]~58_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~400feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~400feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~400feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N7
dffeas \interface|uREG|REG_mem~400 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~400feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~400 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~400 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N3
dffeas \interface|uREG|REG_mem~144 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[16]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~144 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1447 (
// Equation(s):
// \interface|uREG|REG_mem~1447_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~400_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~144_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~400_q ),
	.datac(\interface|uREG|REG_mem~144_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1447_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1447 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1448 (
// Equation(s):
// \interface|uREG|REG_mem~1448_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1447_combout  & ((\interface|uREG|REG_mem~464_q ))) # (!\interface|uREG|REG_mem~1447_combout  & (\interface|uREG|REG_mem~208_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1447_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~208_q ),
	.datac(\interface|uREG|REG_mem~464_q ),
	.datad(\interface|uREG|REG_mem~1447_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1448_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1448 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~272feeder (
// Equation(s):
// \interface|uREG|REG_mem~272feeder_combout  = \interface|Data_Write[16]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[16]~58_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~272feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~272feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~272feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N7
dffeas \interface|uREG|REG_mem~272 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~272feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~272 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~272 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y51_N17
dffeas \interface|uREG|REG_mem~336 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[16]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~336 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~336 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y51_N11
dffeas \interface|uREG|REG_mem~80 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[16]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~80 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1449 (
// Equation(s):
// \interface|uREG|REG_mem~1449_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uIMEM|IMEM_mem~9_combout )) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~80_q )) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~16_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~80_q ),
	.datad(\interface|uREG|REG_mem~16_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1449_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1449 .lut_mask = 16'hD9C8;
defparam \interface|uREG|REG_mem~1449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1450 (
// Equation(s):
// \interface|uREG|REG_mem~1450_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1449_combout  & ((\interface|uREG|REG_mem~336_q ))) # (!\interface|uREG|REG_mem~1449_combout  & (\interface|uREG|REG_mem~272_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1449_combout ))))

	.dataa(\interface|uREG|REG_mem~272_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~336_q ),
	.datad(\interface|uREG|REG_mem~1449_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1450_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1450 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1451 (
// Equation(s):
// \interface|uREG|REG_mem~1451_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uIMEM|IMEM_mem~1_combout )) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1448_combout )) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1450_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~1448_combout ),
	.datad(\interface|uREG|REG_mem~1450_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1451_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1451 .lut_mask = 16'hD9C8;
defparam \interface|uREG|REG_mem~1451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1454 (
// Equation(s):
// \interface|uREG|REG_mem~1454_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1451_combout  & ((\interface|uREG|REG_mem~1453_combout ))) # (!\interface|uREG|REG_mem~1451_combout  & (\interface|uREG|REG_mem~1446_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1451_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1446_combout ),
	.datac(\interface|uREG|REG_mem~1453_combout ),
	.datad(\interface|uREG|REG_mem~1451_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1454_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1454 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~944feeder (
// Equation(s):
// \interface|uREG|REG_mem~944feeder_combout  = \interface|Data_Write[16]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[16]~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~944feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~944feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~944feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N17
dffeas \interface|uREG|REG_mem~944 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~944feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~944 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~944 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y50_N15
dffeas \interface|uREG|REG_mem~912 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[16]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~912 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~912 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~816feeder (
// Equation(s):
// \interface|uREG|REG_mem~816feeder_combout  = \interface|Data_Write[16]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[16]~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~816feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~816feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~816feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N27
dffeas \interface|uREG|REG_mem~816 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~816feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~816 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~816 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N21
dffeas \interface|uREG|REG_mem~784 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[16]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~784 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~784 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1435 (
// Equation(s):
// \interface|uREG|REG_mem~1435_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~816_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~784_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uREG|REG_mem~816_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~784_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1435_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1435 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1436 (
// Equation(s):
// \interface|uREG|REG_mem~1436_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1435_combout  & (\interface|uREG|REG_mem~944_q )) # (!\interface|uREG|REG_mem~1435_combout  & ((\interface|uREG|REG_mem~912_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1435_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~944_q ),
	.datac(\interface|uREG|REG_mem~912_q ),
	.datad(\interface|uREG|REG_mem~1435_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1436_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1436 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y49_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~976feeder (
// Equation(s):
// \interface|uREG|REG_mem~976feeder_combout  = \interface|Data_Write[16]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[16]~58_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~976feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~976feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~976feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y49_N9
dffeas \interface|uREG|REG_mem~976 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~976feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~976 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~976 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y45_N5
dffeas \interface|uREG|REG_mem~1008 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[16]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1008 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1008 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y45_N19
dffeas \interface|uREG|REG_mem~848 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[16]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~848 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~848 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~880feeder (
// Equation(s):
// \interface|uREG|REG_mem~880feeder_combout  = \interface|Data_Write[16]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[16]~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~880feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~880feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~880feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y45_N19
dffeas \interface|uREG|REG_mem~880 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~880feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~880 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~880 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1442 (
// Equation(s):
// \interface|uREG|REG_mem~1442_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~880_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~848_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~848_q ),
	.datad(\interface|uREG|REG_mem~880_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1442_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1442 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1443 (
// Equation(s):
// \interface|uREG|REG_mem~1443_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1442_combout  & ((\interface|uREG|REG_mem~1008_q ))) # (!\interface|uREG|REG_mem~1442_combout  & (\interface|uREG|REG_mem~976_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1442_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~976_q ),
	.datac(\interface|uREG|REG_mem~1008_q ),
	.datad(\interface|uREG|REG_mem~1442_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1443_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1443 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~656feeder (
// Equation(s):
// \interface|uREG|REG_mem~656feeder_combout  = \interface|Data_Write[16]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[16]~58_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~656feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~656feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~656feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y47_N23
dffeas \interface|uREG|REG_mem~656 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~656feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~656 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~656 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y47_N17
dffeas \interface|uREG|REG_mem~688 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[16]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~688 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~688 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~560feeder (
// Equation(s):
// \interface|uREG|REG_mem~560feeder_combout  = \interface|Data_Write[16]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[16]~58_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~560feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~560feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~560feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y44_N25
dffeas \interface|uREG|REG_mem~560 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~560feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~560 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~560 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y44_N3
dffeas \interface|uREG|REG_mem~528 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[16]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~528 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~528 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y44_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1439 (
// Equation(s):
// \interface|uREG|REG_mem~1439_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~560_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~528_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~560_q ),
	.datac(\interface|uREG|REG_mem~528_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1439_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1439 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1440 (
// Equation(s):
// \interface|uREG|REG_mem~1440_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1439_combout  & ((\interface|uREG|REG_mem~688_q ))) # (!\interface|uREG|REG_mem~1439_combout  & (\interface|uREG|REG_mem~656_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1439_combout ))))

	.dataa(\interface|uREG|REG_mem~656_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~688_q ),
	.datad(\interface|uREG|REG_mem~1439_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1440_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1440 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~624feeder (
// Equation(s):
// \interface|uREG|REG_mem~624feeder_combout  = \interface|Data_Write[16]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[16]~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~624feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~624feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~624feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N3
dffeas \interface|uREG|REG_mem~624 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~624feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~624 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~624 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y52_N1
dffeas \interface|uREG|REG_mem~752 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[16]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~752 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~752 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~720feeder (
// Equation(s):
// \interface|uREG|REG_mem~720feeder_combout  = \interface|Data_Write[16]~58_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[16]~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~720feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~720feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~720feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y52_N5
dffeas \interface|uREG|REG_mem~720 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~720feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~720 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~720 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N19
dffeas \interface|uREG|REG_mem~592 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[16]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~592 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~592 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1437 (
// Equation(s):
// \interface|uREG|REG_mem~1437_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~720_q )) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~592_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~720_q ),
	.datac(\interface|uREG|REG_mem~592_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1437_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1437 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1438 (
// Equation(s):
// \interface|uREG|REG_mem~1438_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1437_combout  & ((\interface|uREG|REG_mem~752_q ))) # (!\interface|uREG|REG_mem~1437_combout  & (\interface|uREG|REG_mem~624_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1437_combout ))))

	.dataa(\interface|uREG|REG_mem~624_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~752_q ),
	.datad(\interface|uREG|REG_mem~1437_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1438_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1438 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1441 (
// Equation(s):
// \interface|uREG|REG_mem~1441_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout ) # (\interface|uREG|REG_mem~1438_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~1440_combout  & 
// (!\interface|uIMEM|IMEM_mem~5_combout )))

	.dataa(\interface|uREG|REG_mem~1440_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uIMEM|IMEM_mem~5_combout ),
	.datad(\interface|uREG|REG_mem~1438_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1441_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1441 .lut_mask = 16'hCEC2;
defparam \interface|uREG|REG_mem~1441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1444 (
// Equation(s):
// \interface|uREG|REG_mem~1444_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1441_combout  & ((\interface|uREG|REG_mem~1443_combout ))) # (!\interface|uREG|REG_mem~1441_combout  & (\interface|uREG|REG_mem~1436_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1441_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~1436_combout ),
	.datac(\interface|uREG|REG_mem~1443_combout ),
	.datad(\interface|uREG|REG_mem~1441_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1444_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1444 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1817 (
// Equation(s):
// \interface|uREG|REG_mem~1817_combout  = (\interface|uPC|PC_current [4] & (((\interface|uREG|REG_mem~1454_combout )))) # (!\interface|uPC|PC_current [4] & ((\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uREG|REG_mem~1444_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~1454_combout ))))

	.dataa(\interface|uPC|PC_current [4]),
	.datab(\interface|uIMEM|IMEM_mem~0_combout ),
	.datac(\interface|uREG|REG_mem~1454_combout ),
	.datad(\interface|uREG|REG_mem~1444_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1817_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1817 .lut_mask = 16'hF4B0;
defparam \interface|uREG|REG_mem~1817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N22
cycloneiv_lcell_comb \interface|ALU_operand_2[16]~26 (
// Equation(s):
// \interface|ALU_operand_2[16]~26_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~10_combout )) # (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1817_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~10_combout ),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1817_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[16]~26_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[16]~26 .lut_mask = 16'hBB88;
defparam \interface|ALU_operand_2[16]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N2
cycloneiv_lcell_comb \interface|uALU|Add0~34 (
// Equation(s):
// \interface|uALU|Add0~34_combout  = (\interface|uREG|REG_mem~1413_combout  & ((\interface|ALU_operand_2[17]~25_combout  & (\interface|uALU|Add0~33  & VCC)) # (!\interface|ALU_operand_2[17]~25_combout  & (!\interface|uALU|Add0~33 )))) # 
// (!\interface|uREG|REG_mem~1413_combout  & ((\interface|ALU_operand_2[17]~25_combout  & (!\interface|uALU|Add0~33 )) # (!\interface|ALU_operand_2[17]~25_combout  & ((\interface|uALU|Add0~33 ) # (GND)))))
// \interface|uALU|Add0~35  = CARRY((\interface|uREG|REG_mem~1413_combout  & (!\interface|ALU_operand_2[17]~25_combout  & !\interface|uALU|Add0~33 )) # (!\interface|uREG|REG_mem~1413_combout  & ((!\interface|uALU|Add0~33 ) # 
// (!\interface|ALU_operand_2[17]~25_combout ))))

	.dataa(\interface|uREG|REG_mem~1413_combout ),
	.datab(\interface|ALU_operand_2[17]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~33 ),
	.combout(\interface|uALU|Add0~34_combout ),
	.cout(\interface|uALU|Add0~35 ));
// synopsys translate_off
defparam \interface|uALU|Add0~34 .lut_mask = 16'h9617;
defparam \interface|uALU|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y49_N13
dffeas \interface|uDMEM|DMEM_mem~337 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1816_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~337 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~337 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~305feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~305feeder_combout  = \interface|uREG|REG_mem~1816_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1816_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~305feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~305feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~305feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y45_N29
dffeas \interface|uDMEM|DMEM_mem~305 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~305feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~305 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y45_N19
dffeas \interface|uDMEM|DMEM_mem~273 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1816_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~273 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y45_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~429 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~429_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~305_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~273_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~305_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~273_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~429_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~429 .lut_mask = 16'h00B8;
defparam \interface|uDMEM|DMEM_mem~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~430 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~430_combout  = (\interface|uDMEM|DMEM_mem~421_combout  & ((\interface|uDMEM|DMEM_mem~429_combout ) # ((\interface|uDMEM|DMEM_mem~391_combout  & \interface|uDMEM|DMEM_mem~337_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~421_combout ),
	.datab(\interface|uDMEM|DMEM_mem~391_combout ),
	.datac(\interface|uDMEM|DMEM_mem~337_q ),
	.datad(\interface|uDMEM|DMEM_mem~429_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~430_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~430 .lut_mask = 16'hAA80;
defparam \interface|uDMEM|DMEM_mem~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~49feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~49feeder_combout  = \interface|uREG|REG_mem~1816_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1816_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~49feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~49feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~49feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N11
dffeas \interface|uDMEM|DMEM_mem~49 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~49 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y45_N1
dffeas \interface|uDMEM|DMEM_mem~113 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1816_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~113 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~81feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~81feeder_combout  = \interface|uREG|REG_mem~1816_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1816_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~81feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~81feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~81feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y45_N31
dffeas \interface|uDMEM|DMEM_mem~81 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~81 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y45_N7
dffeas \interface|uDMEM|DMEM_mem~17 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1816_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~17 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~433 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~433_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & (\interface|uDMEM|DMEM_mem~81_q )) # 
// (!\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~17_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~81_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~17_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~433_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~433 .lut_mask = 16'hEE30;
defparam \interface|uDMEM|DMEM_mem~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~434 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~434_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~433_combout  & ((\interface|uDMEM|DMEM_mem~113_q ))) # (!\interface|uDMEM|DMEM_mem~433_combout  & (\interface|uDMEM|DMEM_mem~49_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~433_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~49_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~113_q ),
	.datad(\interface|uDMEM|DMEM_mem~433_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~434_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~434 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N8
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~209feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~209feeder_combout  = \interface|uREG|REG_mem~1816_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1816_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~209feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~209feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~209feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N9
dffeas \interface|uDMEM|DMEM_mem~209 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~209 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N11
dffeas \interface|uDMEM|DMEM_mem~241 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1816_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~241 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N4
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~177feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~177feeder_combout  = \interface|uREG|REG_mem~1816_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1816_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~177feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~177feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~177feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y49_N5
dffeas \interface|uDMEM|DMEM_mem~177 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~177 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y47_N21
dffeas \interface|uDMEM|DMEM_mem~145 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1816_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~145 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~431 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~431_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~177_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~145_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~177_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~145_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~431_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~431 .lut_mask = 16'hCCB8;
defparam \interface|uDMEM|DMEM_mem~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y47_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~432 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~432_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~431_combout  & ((\interface|uDMEM|DMEM_mem~241_q ))) # (!\interface|uDMEM|DMEM_mem~431_combout  & (\interface|uDMEM|DMEM_mem~209_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~431_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~209_q ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~241_q ),
	.datad(\interface|uDMEM|DMEM_mem~431_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~432_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~432 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~435 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~435_combout  = (!\interface|uALU|Add0~6_combout  & ((\interface|uALU|Add0~4_combout  & ((\interface|uDMEM|DMEM_mem~432_combout ))) # (!\interface|uALU|Add0~4_combout  & (\interface|uDMEM|DMEM_mem~434_combout ))))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~434_combout ),
	.datad(\interface|uDMEM|DMEM_mem~432_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~435_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~435 .lut_mask = 16'h3210;
defparam \interface|uDMEM|DMEM_mem~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N0
cycloneiv_lcell_comb \interface|Data_Write[17]~57 (
// Equation(s):
// \interface|Data_Write[17]~57_combout  = (\interface|ucontrol|Decoder0~4_combout  & (((\interface|uDMEM|DMEM_mem~430_combout ) # (\interface|uDMEM|DMEM_mem~435_combout )))) # (!\interface|ucontrol|Decoder0~4_combout  & (\interface|uALU|Add0~34_combout ))

	.dataa(\interface|uALU|Add0~34_combout ),
	.datab(\interface|ucontrol|Decoder0~4_combout ),
	.datac(\interface|uDMEM|DMEM_mem~430_combout ),
	.datad(\interface|uDMEM|DMEM_mem~435_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[17]~57_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[17]~57 .lut_mask = 16'hEEE2;
defparam \interface|Data_Write[17]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N25
dffeas \interface|uREG|REG_mem~17 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[17]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~17 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1413 (
// Equation(s):
// \interface|uREG|REG_mem~1413_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~305_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~17_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~17_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~17_q ),
	.datad(\interface|uREG|REG_mem~305_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1413_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1413 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N4
cycloneiv_lcell_comb \interface|uALU|Add0~36 (
// Equation(s):
// \interface|uALU|Add0~36_combout  = ((\interface|ALU_operand_2[18]~24_combout  $ (\interface|uREG|REG_mem~1392_combout  $ (!\interface|uALU|Add0~35 )))) # (GND)
// \interface|uALU|Add0~37  = CARRY((\interface|ALU_operand_2[18]~24_combout  & ((\interface|uREG|REG_mem~1392_combout ) # (!\interface|uALU|Add0~35 ))) # (!\interface|ALU_operand_2[18]~24_combout  & (\interface|uREG|REG_mem~1392_combout  & 
// !\interface|uALU|Add0~35 )))

	.dataa(\interface|ALU_operand_2[18]~24_combout ),
	.datab(\interface|uREG|REG_mem~1392_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~35 ),
	.combout(\interface|uALU|Add0~36_combout ),
	.cout(\interface|uALU|Add0~37 ));
// synopsys translate_off
defparam \interface|uALU|Add0~36 .lut_mask = 16'h698E;
defparam \interface|uALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N28
cycloneiv_lcell_comb \interface|Data_Write[18]~56 (
// Equation(s):
// \interface|Data_Write[18]~56_combout  = (\interface|ucontrol|Decoder0~4_combout  & ((\interface|uDMEM|DMEM_mem~442_combout ) # ((\interface|uDMEM|DMEM_mem~437_combout )))) # (!\interface|ucontrol|Decoder0~4_combout  & (((\interface|uALU|Add0~36_combout 
// ))))

	.dataa(\interface|ucontrol|Decoder0~4_combout ),
	.datab(\interface|uDMEM|DMEM_mem~442_combout ),
	.datac(\interface|uDMEM|DMEM_mem~437_combout ),
	.datad(\interface|uALU|Add0~36_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[18]~56_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[18]~56 .lut_mask = 16'hFDA8;
defparam \interface|Data_Write[18]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~978feeder (
// Equation(s):
// \interface|uREG|REG_mem~978feeder_combout  = \interface|Data_Write[18]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[18]~56_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~978feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~978feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~978feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y45_N9
dffeas \interface|uREG|REG_mem~978 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~978feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~978 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~978 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y45_N17
dffeas \interface|uREG|REG_mem~1010 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[18]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1010 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~882feeder (
// Equation(s):
// \interface|uREG|REG_mem~882feeder_combout  = \interface|Data_Write[18]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[18]~56_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~882feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~882feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~882feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y46_N29
dffeas \interface|uREG|REG_mem~882 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~882feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~882 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~882 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y46_N19
dffeas \interface|uREG|REG_mem~850 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[18]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~850 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~850 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y46_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1400 (
// Equation(s):
// \interface|uREG|REG_mem~1400_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~882_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~850_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~882_q ),
	.datac(\interface|uREG|REG_mem~850_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1400_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1400 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y45_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1401 (
// Equation(s):
// \interface|uREG|REG_mem~1401_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1400_combout  & ((\interface|uREG|REG_mem~1010_q ))) # (!\interface|uREG|REG_mem~1400_combout  & (\interface|uREG|REG_mem~978_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1400_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~978_q ),
	.datac(\interface|uREG|REG_mem~1010_q ),
	.datad(\interface|uREG|REG_mem~1400_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1401_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1401 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~946feeder (
// Equation(s):
// \interface|uREG|REG_mem~946feeder_combout  = \interface|Data_Write[18]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[18]~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~946feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~946feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~946feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N25
dffeas \interface|uREG|REG_mem~946 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~946feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~946 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~946 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y50_N31
dffeas \interface|uREG|REG_mem~914 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[18]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~914 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~914 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~818feeder (
// Equation(s):
// \interface|uREG|REG_mem~818feeder_combout  = \interface|Data_Write[18]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[18]~56_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~818feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~818feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~818feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N9
dffeas \interface|uREG|REG_mem~818 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~818feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~818 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~818 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N31
dffeas \interface|uREG|REG_mem~786 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[18]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~786 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~786 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1393 (
// Equation(s):
// \interface|uREG|REG_mem~1393_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~818_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~786_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uREG|REG_mem~818_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~786_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1393_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1393 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1394 (
// Equation(s):
// \interface|uREG|REG_mem~1394_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1393_combout  & (\interface|uREG|REG_mem~946_q )) # (!\interface|uREG|REG_mem~1393_combout  & ((\interface|uREG|REG_mem~914_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1393_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~946_q ),
	.datac(\interface|uREG|REG_mem~914_q ),
	.datad(\interface|uREG|REG_mem~1393_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1394_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1394 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~658feeder (
// Equation(s):
// \interface|uREG|REG_mem~658feeder_combout  = \interface|Data_Write[18]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[18]~56_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~658feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~658feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~658feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y47_N11
dffeas \interface|uREG|REG_mem~658 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~658feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~658 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~658 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y47_N29
dffeas \interface|uREG|REG_mem~690 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[18]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~690 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~690 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~562feeder (
// Equation(s):
// \interface|uREG|REG_mem~562feeder_combout  = \interface|Data_Write[18]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[18]~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~562feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~562feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~562feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N1
dffeas \interface|uREG|REG_mem~562 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~562feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~562 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~562 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N11
dffeas \interface|uREG|REG_mem~530 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[18]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~530 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~530 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1397 (
// Equation(s):
// \interface|uREG|REG_mem~1397_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~562_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~530_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~562_q ),
	.datac(\interface|uREG|REG_mem~530_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1397_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1397 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1398 (
// Equation(s):
// \interface|uREG|REG_mem~1398_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1397_combout  & ((\interface|uREG|REG_mem~690_q ))) # (!\interface|uREG|REG_mem~1397_combout  & (\interface|uREG|REG_mem~658_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1397_combout ))))

	.dataa(\interface|uREG|REG_mem~658_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~690_q ),
	.datad(\interface|uREG|REG_mem~1397_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1398_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1398 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~626feeder (
// Equation(s):
// \interface|uREG|REG_mem~626feeder_combout  = \interface|Data_Write[18]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[18]~56_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~626feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~626feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~626feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N9
dffeas \interface|uREG|REG_mem~626 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~626feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~626 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~626 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y52_N29
dffeas \interface|uREG|REG_mem~754 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[18]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~754 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~754 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~722feeder (
// Equation(s):
// \interface|uREG|REG_mem~722feeder_combout  = \interface|Data_Write[18]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[18]~56_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~722feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~722feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~722feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y52_N9
dffeas \interface|uREG|REG_mem~722 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~722feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~722 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~722 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N3
dffeas \interface|uREG|REG_mem~594 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[18]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~594 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~594 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1395 (
// Equation(s):
// \interface|uREG|REG_mem~1395_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~722_q )) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~594_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~722_q ),
	.datac(\interface|uREG|REG_mem~594_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1395_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1395 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1396 (
// Equation(s):
// \interface|uREG|REG_mem~1396_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1395_combout  & ((\interface|uREG|REG_mem~754_q ))) # (!\interface|uREG|REG_mem~1395_combout  & (\interface|uREG|REG_mem~626_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1395_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~626_q ),
	.datac(\interface|uREG|REG_mem~754_q ),
	.datad(\interface|uREG|REG_mem~1395_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1396_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1396 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1399 (
// Equation(s):
// \interface|uREG|REG_mem~1399_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout ) # ((\interface|uREG|REG_mem~1396_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (!\interface|uIMEM|IMEM_mem~5_combout  & 
// (\interface|uREG|REG_mem~1398_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~1398_combout ),
	.datad(\interface|uREG|REG_mem~1396_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1399_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1399 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1402 (
// Equation(s):
// \interface|uREG|REG_mem~1402_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1399_combout  & (\interface|uREG|REG_mem~1401_combout )) # (!\interface|uREG|REG_mem~1399_combout  & ((\interface|uREG|REG_mem~1394_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1399_combout ))))

	.dataa(\interface|uREG|REG_mem~1401_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~1394_combout ),
	.datad(\interface|uREG|REG_mem~1399_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1402_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1402 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~242feeder (
// Equation(s):
// \interface|uREG|REG_mem~242feeder_combout  = \interface|Data_Write[18]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[18]~56_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~242feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~242feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~242feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N31
dffeas \interface|uREG|REG_mem~242 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~242feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~242 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N13
dffeas \interface|uREG|REG_mem~498 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[18]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~498 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~498 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y48_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~434feeder (
// Equation(s):
// \interface|uREG|REG_mem~434feeder_combout  = \interface|Data_Write[18]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[18]~56_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~434feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~434feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~434feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y48_N21
dffeas \interface|uREG|REG_mem~434 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~434feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~434 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~434 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y48_N13
dffeas \interface|uREG|REG_mem~178 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[18]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~178 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~178 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y48_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1410 (
// Equation(s):
// \interface|uREG|REG_mem~1410_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~434_q ) # ((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~178_q  & 
// !\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uREG|REG_mem~434_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~178_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1410_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1410 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1411 (
// Equation(s):
// \interface|uREG|REG_mem~1411_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1410_combout  & ((\interface|uREG|REG_mem~498_q ))) # (!\interface|uREG|REG_mem~1410_combout  & (\interface|uREG|REG_mem~242_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1410_combout ))))

	.dataa(\interface|uREG|REG_mem~242_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~498_q ),
	.datad(\interface|uREG|REG_mem~1410_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1411_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1411 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N15
dffeas \interface|uREG|REG_mem~370 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[18]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~370 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~370 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~114feeder (
// Equation(s):
// \interface|uREG|REG_mem~114feeder_combout  = \interface|Data_Write[18]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[18]~56_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~114feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~114feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~114feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y48_N13
dffeas \interface|uREG|REG_mem~114 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~114 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N31
dffeas \interface|uREG|REG_mem~50 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[18]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~50 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1403 (
// Equation(s):
// \interface|uREG|REG_mem~1403_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~114_q )) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~50_q )))))

	.dataa(\interface|uREG|REG_mem~114_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~50_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1403_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1403 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1404 (
// Equation(s):
// \interface|uREG|REG_mem~1404_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1403_combout  & ((\interface|uREG|REG_mem~370_q ))) # (!\interface|uREG|REG_mem~1403_combout  & (\interface|uREG|REG_mem~306_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1403_combout ))))

	.dataa(\interface|uREG|REG_mem~306_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~370_q ),
	.datad(\interface|uREG|REG_mem~1403_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1404_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1404 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~274feeder (
// Equation(s):
// \interface|uREG|REG_mem~274feeder_combout  = \interface|Data_Write[18]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[18]~56_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~274feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~274feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~274feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N17
dffeas \interface|uREG|REG_mem~274 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~274feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~274 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N27
dffeas \interface|uREG|REG_mem~338 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[18]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~338 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N17
dffeas \interface|uREG|REG_mem~82 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[18]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~82 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1407 (
// Equation(s):
// \interface|uREG|REG_mem~1407_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~82_q ))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~18_q ))))

	.dataa(\interface|uREG|REG_mem~18_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~82_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1407_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1407 .lut_mask = 16'hFC22;
defparam \interface|uREG|REG_mem~1407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1408 (
// Equation(s):
// \interface|uREG|REG_mem~1408_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1407_combout  & ((\interface|uREG|REG_mem~338_q ))) # (!\interface|uREG|REG_mem~1407_combout  & (\interface|uREG|REG_mem~274_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1407_combout ))))

	.dataa(\interface|uREG|REG_mem~274_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~338_q ),
	.datad(\interface|uREG|REG_mem~1407_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1408_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1408 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~210feeder (
// Equation(s):
// \interface|uREG|REG_mem~210feeder_combout  = \interface|Data_Write[18]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[18]~56_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~210feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~210feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~210feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N27
dffeas \interface|uREG|REG_mem~210 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~210 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y44_N21
dffeas \interface|uREG|REG_mem~466 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[18]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~466 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~466 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~402feeder (
// Equation(s):
// \interface|uREG|REG_mem~402feeder_combout  = \interface|Data_Write[18]~56_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[18]~56_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~402feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~402feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~402feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N21
dffeas \interface|uREG|REG_mem~402 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~402feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~402 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~402 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N3
dffeas \interface|uREG|REG_mem~146 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[18]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~146 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1405 (
// Equation(s):
// \interface|uREG|REG_mem~1405_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~402_q ) # ((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~146_q  & 
// !\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~402_q ),
	.datac(\interface|uREG|REG_mem~146_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1405_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1405 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1406 (
// Equation(s):
// \interface|uREG|REG_mem~1406_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1405_combout  & ((\interface|uREG|REG_mem~466_q ))) # (!\interface|uREG|REG_mem~1405_combout  & (\interface|uREG|REG_mem~210_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1405_combout ))))

	.dataa(\interface|uREG|REG_mem~210_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~466_q ),
	.datad(\interface|uREG|REG_mem~1405_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1406_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1406 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1409 (
// Equation(s):
// \interface|uREG|REG_mem~1409_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1406_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1408_combout ))))

	.dataa(\interface|uREG|REG_mem~1408_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uIMEM|IMEM_mem~1_combout ),
	.datad(\interface|uREG|REG_mem~1406_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1409_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1409 .lut_mask = 16'hF2C2;
defparam \interface|uREG|REG_mem~1409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1412 (
// Equation(s):
// \interface|uREG|REG_mem~1412_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1409_combout  & (\interface|uREG|REG_mem~1411_combout )) # (!\interface|uREG|REG_mem~1409_combout  & ((\interface|uREG|REG_mem~1404_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1409_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1411_combout ),
	.datac(\interface|uREG|REG_mem~1404_combout ),
	.datad(\interface|uREG|REG_mem~1409_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1412_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1412 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1815 (
// Equation(s):
// \interface|uREG|REG_mem~1815_combout  = (\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uPC|PC_current [4] & ((\interface|uREG|REG_mem~1412_combout ))) # (!\interface|uPC|PC_current [4] & (\interface|uREG|REG_mem~1402_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (((\interface|uREG|REG_mem~1412_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~0_combout ),
	.datab(\interface|uPC|PC_current [4]),
	.datac(\interface|uREG|REG_mem~1402_combout ),
	.datad(\interface|uREG|REG_mem~1412_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1815_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1815 .lut_mask = 16'hFD20;
defparam \interface|uREG|REG_mem~1815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N8
cycloneiv_lcell_comb \interface|ALU_operand_2[18]~24 (
// Equation(s):
// \interface|ALU_operand_2[18]~24_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~10_combout )) # (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1815_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~10_combout ),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1815_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[18]~24_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[18]~24 .lut_mask = 16'hBB88;
defparam \interface|ALU_operand_2[18]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N6
cycloneiv_lcell_comb \interface|uALU|Add0~38 (
// Equation(s):
// \interface|uALU|Add0~38_combout  = (\interface|ALU_operand_2[19]~23_combout  & ((\interface|uREG|REG_mem~1371_combout  & (\interface|uALU|Add0~37  & VCC)) # (!\interface|uREG|REG_mem~1371_combout  & (!\interface|uALU|Add0~37 )))) # 
// (!\interface|ALU_operand_2[19]~23_combout  & ((\interface|uREG|REG_mem~1371_combout  & (!\interface|uALU|Add0~37 )) # (!\interface|uREG|REG_mem~1371_combout  & ((\interface|uALU|Add0~37 ) # (GND)))))
// \interface|uALU|Add0~39  = CARRY((\interface|ALU_operand_2[19]~23_combout  & (!\interface|uREG|REG_mem~1371_combout  & !\interface|uALU|Add0~37 )) # (!\interface|ALU_operand_2[19]~23_combout  & ((!\interface|uALU|Add0~37 ) # 
// (!\interface|uREG|REG_mem~1371_combout ))))

	.dataa(\interface|ALU_operand_2[19]~23_combout ),
	.datab(\interface|uREG|REG_mem~1371_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~37 ),
	.combout(\interface|uALU|Add0~38_combout ),
	.cout(\interface|uALU|Add0~39 ));
// synopsys translate_off
defparam \interface|uALU|Add0~38 .lut_mask = 16'h9617;
defparam \interface|uALU|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N14
cycloneiv_lcell_comb \interface|Data_Write[19]~55 (
// Equation(s):
// \interface|Data_Write[19]~55_combout  = (\interface|ucontrol|Decoder0~4_combout  & ((\interface|uDMEM|DMEM_mem~449_combout ) # ((\interface|uDMEM|DMEM_mem~444_combout )))) # (!\interface|ucontrol|Decoder0~4_combout  & (((\interface|uALU|Add0~38_combout 
// ))))

	.dataa(\interface|ucontrol|Decoder0~4_combout ),
	.datab(\interface|uDMEM|DMEM_mem~449_combout ),
	.datac(\interface|uDMEM|DMEM_mem~444_combout ),
	.datad(\interface|uALU|Add0~38_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[19]~55 .lut_mask = 16'hFDA8;
defparam \interface|Data_Write[19]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~371feeder (
// Equation(s):
// \interface|uREG|REG_mem~371feeder_combout  = \interface|Data_Write[19]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[19]~55_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~371feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~371feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~371feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N13
dffeas \interface|uREG|REG_mem~371 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~371feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~371 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N25
dffeas \interface|uREG|REG_mem~115 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~115 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y48_N3
dffeas \interface|uREG|REG_mem~51 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~51 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1382 (
// Equation(s):
// \interface|uREG|REG_mem~1382_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~307_q ) # ((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~51_q  & 
// !\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~307_q ),
	.datac(\interface|uREG|REG_mem~51_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1382_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1382 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y48_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1383 (
// Equation(s):
// \interface|uREG|REG_mem~1383_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1382_combout  & (\interface|uREG|REG_mem~371_q )) # (!\interface|uREG|REG_mem~1382_combout  & ((\interface|uREG|REG_mem~115_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1382_combout ))))

	.dataa(\interface|uREG|REG_mem~371_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~115_q ),
	.datad(\interface|uREG|REG_mem~1382_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1383_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1383 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y48_N23
dffeas \interface|uREG|REG_mem~499 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~499 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N23
dffeas \interface|uREG|REG_mem~435 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~435 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~435 .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y48_N13
dffeas \interface|uREG|REG_mem~243 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~243 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N21
dffeas \interface|uREG|REG_mem~179 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~179 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~179 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1389 (
// Equation(s):
// \interface|uREG|REG_mem~1389_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~243_q ) # ((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~179_q  & 
// !\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~243_q ),
	.datac(\interface|uREG|REG_mem~179_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1389_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1389 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1390 (
// Equation(s):
// \interface|uREG|REG_mem~1390_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1389_combout  & (\interface|uREG|REG_mem~499_q )) # (!\interface|uREG|REG_mem~1389_combout  & ((\interface|uREG|REG_mem~435_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1389_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~499_q ),
	.datac(\interface|uREG|REG_mem~435_q ),
	.datad(\interface|uREG|REG_mem~1389_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1390_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1390 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~83feeder (
// Equation(s):
// \interface|uREG|REG_mem~83feeder_combout  = \interface|Data_Write[19]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[19]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~83feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~83feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~83feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N23
dffeas \interface|uREG|REG_mem~83 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~83 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y51_N29
dffeas \interface|uREG|REG_mem~339 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~339 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~339 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N3
dffeas \interface|uREG|REG_mem~275 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~275 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~275 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1386 (
// Equation(s):
// \interface|uREG|REG_mem~1386_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~275_q ) # (\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~19_q  & 
// ((!\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~19_q ),
	.datac(\interface|uREG|REG_mem~275_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1386_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1386 .lut_mask = 16'hAAE4;
defparam \interface|uREG|REG_mem~1386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1387 (
// Equation(s):
// \interface|uREG|REG_mem~1387_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1386_combout  & ((\interface|uREG|REG_mem~339_q ))) # (!\interface|uREG|REG_mem~1386_combout  & (\interface|uREG|REG_mem~83_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1386_combout ))))

	.dataa(\interface|uREG|REG_mem~83_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~339_q ),
	.datad(\interface|uREG|REG_mem~1386_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1387_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1387 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~403feeder (
// Equation(s):
// \interface|uREG|REG_mem~403feeder_combout  = \interface|Data_Write[19]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[19]~55_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~403feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~403feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~403feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N13
dffeas \interface|uREG|REG_mem~403 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~403feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~403 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~403 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y44_N25
dffeas \interface|uREG|REG_mem~467 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~467 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~467 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~211feeder (
// Equation(s):
// \interface|uREG|REG_mem~211feeder_combout  = \interface|Data_Write[19]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[19]~55_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~211feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~211feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~211feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N7
dffeas \interface|uREG|REG_mem~211 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~211 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N19
dffeas \interface|uREG|REG_mem~147 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~147 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1384 (
// Equation(s):
// \interface|uREG|REG_mem~1384_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~211_q )) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~147_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~211_q ),
	.datac(\interface|uREG|REG_mem~147_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1384_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1384 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1385 (
// Equation(s):
// \interface|uREG|REG_mem~1385_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1384_combout  & ((\interface|uREG|REG_mem~467_q ))) # (!\interface|uREG|REG_mem~1384_combout  & (\interface|uREG|REG_mem~403_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1384_combout ))))

	.dataa(\interface|uREG|REG_mem~403_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~467_q ),
	.datad(\interface|uREG|REG_mem~1384_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1385_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1385 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1388 (
// Equation(s):
// \interface|uREG|REG_mem~1388_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1385_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1387_combout ))))

	.dataa(\interface|uREG|REG_mem~1387_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~1385_combout ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1388_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1388 .lut_mask = 16'hFC22;
defparam \interface|uREG|REG_mem~1388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1391 (
// Equation(s):
// \interface|uREG|REG_mem~1391_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1388_combout  & ((\interface|uREG|REG_mem~1390_combout ))) # (!\interface|uREG|REG_mem~1388_combout  & (\interface|uREG|REG_mem~1383_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1388_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1383_combout ),
	.datac(\interface|uREG|REG_mem~1390_combout ),
	.datad(\interface|uREG|REG_mem~1388_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1391_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1391 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1011feeder (
// Equation(s):
// \interface|uREG|REG_mem~1011feeder_combout  = \interface|Data_Write[19]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[19]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1011feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1011feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~1011feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N25
dffeas \interface|uREG|REG_mem~1011 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~1011feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1011 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1011 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y51_N13
dffeas \interface|uREG|REG_mem~883 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~883 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~883 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~979feeder (
// Equation(s):
// \interface|uREG|REG_mem~979feeder_combout  = \interface|Data_Write[19]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[19]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~979feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~979feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~979feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N7
dffeas \interface|uREG|REG_mem~979 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~979feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~979 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~979 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y51_N11
dffeas \interface|uREG|REG_mem~851 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~851 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~851 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1379 (
// Equation(s):
// \interface|uREG|REG_mem~1379_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~979_q ) # ((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~851_q  & 
// !\interface|uIMEM|IMEM_mem~8_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~979_q ),
	.datac(\interface|uREG|REG_mem~851_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1379_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1379 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1380 (
// Equation(s):
// \interface|uREG|REG_mem~1380_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1379_combout  & (\interface|uREG|REG_mem~1011_q )) # (!\interface|uREG|REG_mem~1379_combout  & ((\interface|uREG|REG_mem~883_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1379_combout ))))

	.dataa(\interface|uREG|REG_mem~1011_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~883_q ),
	.datad(\interface|uREG|REG_mem~1379_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1380_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1380 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~627feeder (
// Equation(s):
// \interface|uREG|REG_mem~627feeder_combout  = \interface|Data_Write[19]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[19]~55_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~627feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~627feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~627feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N21
dffeas \interface|uREG|REG_mem~627 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~627feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~627 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~627 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y52_N7
dffeas \interface|uREG|REG_mem~595 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~595 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~595 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1372 (
// Equation(s):
// \interface|uREG|REG_mem~1372_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~627_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~595_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~627_q ),
	.datac(\interface|uREG|REG_mem~595_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1372_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1372 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y52_N13
dffeas \interface|uREG|REG_mem~723 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~723 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~723 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~755feeder (
// Equation(s):
// \interface|uREG|REG_mem~755feeder_combout  = \interface|Data_Write[19]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[19]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~755feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~755feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~755feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N11
dffeas \interface|uREG|REG_mem~755 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~755feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~755 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~755 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y52_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1373 (
// Equation(s):
// \interface|uREG|REG_mem~1373_combout  = (\interface|uREG|REG_mem~1372_combout  & (((\interface|uREG|REG_mem~755_q )) # (!\interface|uIMEM|IMEM_mem~1_combout ))) # (!\interface|uREG|REG_mem~1372_combout  & (\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~723_q )))

	.dataa(\interface|uREG|REG_mem~1372_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~723_q ),
	.datad(\interface|uREG|REG_mem~755_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1373_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1373 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y48_N5
dffeas \interface|uREG|REG_mem~819 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~819 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~819 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N17
dffeas \interface|uREG|REG_mem~947 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~947 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~947 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y51_N9
dffeas \interface|uREG|REG_mem~787 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~787 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~787 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~915feeder (
// Equation(s):
// \interface|uREG|REG_mem~915feeder_combout  = \interface|Data_Write[19]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[19]~55_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~915feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~915feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~915feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N7
dffeas \interface|uREG|REG_mem~915 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~915feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~915 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~915 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1374 (
// Equation(s):
// \interface|uREG|REG_mem~1374_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uIMEM|IMEM_mem~1_combout )) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~915_q ))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~787_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~787_q ),
	.datad(\interface|uREG|REG_mem~915_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1374_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1374 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1375 (
// Equation(s):
// \interface|uREG|REG_mem~1375_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1374_combout  & ((\interface|uREG|REG_mem~947_q ))) # (!\interface|uREG|REG_mem~1374_combout  & (\interface|uREG|REG_mem~819_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1374_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~819_q ),
	.datac(\interface|uREG|REG_mem~947_q ),
	.datad(\interface|uREG|REG_mem~1374_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1375_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1375 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~659feeder (
// Equation(s):
// \interface|uREG|REG_mem~659feeder_combout  = \interface|Data_Write[19]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[19]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~659feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~659feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~659feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y47_N3
dffeas \interface|uREG|REG_mem~659 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~659feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~659 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~659 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y47_N5
dffeas \interface|uREG|REG_mem~691 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~691 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~691 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N31
dffeas \interface|uREG|REG_mem~531 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[19]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~531 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~531 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~563feeder (
// Equation(s):
// \interface|uREG|REG_mem~563feeder_combout  = \interface|Data_Write[19]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[19]~55_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~563feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~563feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~563feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N17
dffeas \interface|uREG|REG_mem~563 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~563feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~563 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~563 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1376 (
// Equation(s):
// \interface|uREG|REG_mem~1376_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~563_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~531_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~531_q ),
	.datad(\interface|uREG|REG_mem~563_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1376_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1376 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y47_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1377 (
// Equation(s):
// \interface|uREG|REG_mem~1377_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1376_combout  & ((\interface|uREG|REG_mem~691_q ))) # (!\interface|uREG|REG_mem~1376_combout  & (\interface|uREG|REG_mem~659_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1376_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~659_q ),
	.datac(\interface|uREG|REG_mem~691_q ),
	.datad(\interface|uREG|REG_mem~1376_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1377_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1377 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1378 (
// Equation(s):
// \interface|uREG|REG_mem~1378_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout ) # ((\interface|uREG|REG_mem~1375_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (!\interface|uIMEM|IMEM_mem~9_combout  & 
// ((\interface|uREG|REG_mem~1377_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1375_combout ),
	.datad(\interface|uREG|REG_mem~1377_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1378_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1378 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1381 (
// Equation(s):
// \interface|uREG|REG_mem~1381_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1378_combout  & (\interface|uREG|REG_mem~1380_combout )) # (!\interface|uREG|REG_mem~1378_combout  & ((\interface|uREG|REG_mem~1373_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1378_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~1380_combout ),
	.datac(\interface|uREG|REG_mem~1373_combout ),
	.datad(\interface|uREG|REG_mem~1378_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1381_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1381 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1814 (
// Equation(s):
// \interface|uREG|REG_mem~1814_combout  = (\interface|uPC|PC_current [4] & (((\interface|uREG|REG_mem~1391_combout )))) # (!\interface|uPC|PC_current [4] & ((\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uREG|REG_mem~1381_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~1391_combout ))))

	.dataa(\interface|uPC|PC_current [4]),
	.datab(\interface|uIMEM|IMEM_mem~0_combout ),
	.datac(\interface|uREG|REG_mem~1391_combout ),
	.datad(\interface|uREG|REG_mem~1381_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1814_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1814 .lut_mask = 16'hF4B0;
defparam \interface|uREG|REG_mem~1814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N28
cycloneiv_lcell_comb \interface|ALU_operand_2[19]~23 (
// Equation(s):
// \interface|ALU_operand_2[19]~23_combout  = (\interface|ucontrol|WideOr2~0_combout  & ((\interface|uIMEM|IMEM_mem~10_combout ))) # (!\interface|ucontrol|WideOr2~0_combout  & (\interface|uREG|REG_mem~1814_combout ))

	.dataa(\interface|ucontrol|WideOr2~0_combout ),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1814_combout ),
	.datad(\interface|uIMEM|IMEM_mem~10_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[19]~23 .lut_mask = 16'hFA50;
defparam \interface|ALU_operand_2[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N8
cycloneiv_lcell_comb \interface|uALU|Add0~40 (
// Equation(s):
// \interface|uALU|Add0~40_combout  = ((\interface|uREG|REG_mem~1350_combout  $ (\interface|ALU_operand_2[20]~22_combout  $ (!\interface|uALU|Add0~39 )))) # (GND)
// \interface|uALU|Add0~41  = CARRY((\interface|uREG|REG_mem~1350_combout  & ((\interface|ALU_operand_2[20]~22_combout ) # (!\interface|uALU|Add0~39 ))) # (!\interface|uREG|REG_mem~1350_combout  & (\interface|ALU_operand_2[20]~22_combout  & 
// !\interface|uALU|Add0~39 )))

	.dataa(\interface|uREG|REG_mem~1350_combout ),
	.datab(\interface|ALU_operand_2[20]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~39 ),
	.combout(\interface|uALU|Add0~40_combout ),
	.cout(\interface|uALU|Add0~41 ));
// synopsys translate_off
defparam \interface|uALU|Add0~40 .lut_mask = 16'h698E;
defparam \interface|uALU|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y49_N9
dffeas \interface|uDMEM|DMEM_mem~308 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1813_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~308 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N29
dffeas \interface|uDMEM|DMEM_mem~276 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1813_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~276 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~276 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N28
cycloneiv_lcell_comb \interface|Data_Write[20]~51 (
// Equation(s):
// \interface|Data_Write[20]~51_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~308_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~276_q )))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~308_q ),
	.datac(\interface|uDMEM|DMEM_mem~276_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[20]~51_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[20]~51 .lut_mask = 16'h00D8;
defparam \interface|Data_Write[20]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y49_N19
dffeas \interface|uDMEM|DMEM_mem~340 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1813_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~340 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~340 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N18
cycloneiv_lcell_comb \interface|Data_Write[20]~52 (
// Equation(s):
// \interface|Data_Write[20]~52_combout  = (\interface|uALU|Add0~6_combout  & ((\interface|Data_Write[20]~51_combout ) # ((\interface|uDMEM|DMEM_mem~340_q  & \interface|uDMEM|DMEM_mem~391_combout ))))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|Data_Write[20]~51_combout ),
	.datac(\interface|uDMEM|DMEM_mem~340_q ),
	.datad(\interface|uDMEM|DMEM_mem~391_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[20]~52_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[20]~52 .lut_mask = 16'hA888;
defparam \interface|Data_Write[20]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~116feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~116feeder_combout  = \interface|uREG|REG_mem~1813_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1813_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~116feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~116feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~116feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N15
dffeas \interface|uDMEM|DMEM_mem~116 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~116 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~52feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~52feeder_combout  = \interface|uREG|REG_mem~1813_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1813_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~52feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~52feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~52feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N31
dffeas \interface|uDMEM|DMEM_mem~52 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~52 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~84feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~84feeder_combout  = \interface|uREG|REG_mem~1813_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1813_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~84feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~84feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~84feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N13
dffeas \interface|uDMEM|DMEM_mem~84 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~84 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N15
dffeas \interface|uDMEM|DMEM_mem~20 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1813_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~20 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~604 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~604_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & (\interface|uDMEM|DMEM_mem~84_q )) # 
// (!\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~20_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~84_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~20_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~604_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~604 .lut_mask = 16'hEE30;
defparam \interface|uDMEM|DMEM_mem~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N20
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~605 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~605_combout  = (\interface|uDMEM|DMEM_mem~604_combout  & ((\interface|uDMEM|DMEM_mem~116_q ) # ((!\interface|uALU|Add0~0_combout )))) # (!\interface|uDMEM|DMEM_mem~604_combout  & (((\interface|uDMEM|DMEM_mem~52_q  & 
// \interface|uALU|Add0~0_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~116_q ),
	.datab(\interface|uDMEM|DMEM_mem~52_q ),
	.datac(\interface|uDMEM|DMEM_mem~604_combout ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~605_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~605 .lut_mask = 16'hACF0;
defparam \interface|uDMEM|DMEM_mem~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N16
cycloneiv_lcell_comb \interface|Data_Write[20]~53 (
// Equation(s):
// \interface|Data_Write[20]~53_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|Data_Write[20]~52_combout ) # ((!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~605_combout ))))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|Data_Write[20]~52_combout ),
	.datad(\interface|uDMEM|DMEM_mem~605_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[20]~53_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[20]~53 .lut_mask = 16'h5150;
defparam \interface|Data_Write[20]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N30
cycloneiv_lcell_comb \interface|Data_Write[20]~54 (
// Equation(s):
// \interface|Data_Write[20]~54_combout  = (\interface|ucontrol|Decoder0~4_combout  & ((\interface|Data_Write[20]~66_combout ) # ((\interface|Data_Write[20]~53_combout )))) # (!\interface|ucontrol|Decoder0~4_combout  & (((\interface|uALU|Add0~40_combout ))))

	.dataa(\interface|Data_Write[20]~66_combout ),
	.datab(\interface|ucontrol|Decoder0~4_combout ),
	.datac(\interface|uALU|Add0~40_combout ),
	.datad(\interface|Data_Write[20]~53_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[20]~54_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[20]~54 .lut_mask = 16'hFCB8;
defparam \interface|Data_Write[20]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N15
dffeas \interface|uREG|REG_mem~20 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[20]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~20 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1350 (
// Equation(s):
// \interface|uREG|REG_mem~1350_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~308_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~20_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~20_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~20_q ),
	.datad(\interface|uREG|REG_mem~308_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1350_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1350 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N10
cycloneiv_lcell_comb \interface|uALU|Add0~42 (
// Equation(s):
// \interface|uALU|Add0~42_combout  = (\interface|uREG|REG_mem~1329_combout  & ((\interface|ALU_operand_2[21]~21_combout  & (\interface|uALU|Add0~41  & VCC)) # (!\interface|ALU_operand_2[21]~21_combout  & (!\interface|uALU|Add0~41 )))) # 
// (!\interface|uREG|REG_mem~1329_combout  & ((\interface|ALU_operand_2[21]~21_combout  & (!\interface|uALU|Add0~41 )) # (!\interface|ALU_operand_2[21]~21_combout  & ((\interface|uALU|Add0~41 ) # (GND)))))
// \interface|uALU|Add0~43  = CARRY((\interface|uREG|REG_mem~1329_combout  & (!\interface|ALU_operand_2[21]~21_combout  & !\interface|uALU|Add0~41 )) # (!\interface|uREG|REG_mem~1329_combout  & ((!\interface|uALU|Add0~41 ) # 
// (!\interface|ALU_operand_2[21]~21_combout ))))

	.dataa(\interface|uREG|REG_mem~1329_combout ),
	.datab(\interface|ALU_operand_2[21]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~41 ),
	.combout(\interface|uALU|Add0~42_combout ),
	.cout(\interface|uALU|Add0~43 ));
// synopsys translate_off
defparam \interface|uALU|Add0~42 .lut_mask = 16'h9617;
defparam \interface|uALU|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X60_Y49_N3
dffeas \interface|uDMEM|DMEM_mem~341 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1812_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~341 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~341 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~309feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~309feeder_combout  = \interface|uREG|REG_mem~1812_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1812_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~309feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~309feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~309feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N29
dffeas \interface|uDMEM|DMEM_mem~309 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~309feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~309 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~309 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~277feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~277feeder_combout  = \interface|uREG|REG_mem~1812_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1812_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~277feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~277feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~277feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y49_N15
dffeas \interface|uDMEM|DMEM_mem~277 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~277feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~277 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~277 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N16
cycloneiv_lcell_comb \interface|Data_Write[21]~47 (
// Equation(s):
// \interface|Data_Write[21]~47_combout  = (\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~309_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~277_q )))

	.dataa(\interface|uDMEM|DMEM_mem~309_q ),
	.datab(\interface|uDMEM|DMEM_mem~277_q ),
	.datac(gnd),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[21]~47 .lut_mask = 16'hAACC;
defparam \interface|Data_Write[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N30
cycloneiv_lcell_comb \interface|Data_Write[21]~48 (
// Equation(s):
// \interface|Data_Write[21]~48_combout  = (\interface|uALU|Add0~2_combout  & (!\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~341_q ))) # (!\interface|uALU|Add0~2_combout  & (((\interface|Data_Write[21]~47_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~341_q ),
	.datac(\interface|uALU|Add0~2_combout ),
	.datad(\interface|Data_Write[21]~47_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[21]~48_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[21]~48 .lut_mask = 16'h4F40;
defparam \interface|Data_Write[21]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y45_N8
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~53feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~53feeder_combout  = \interface|uREG|REG_mem~1812_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1812_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~53feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y45_N9
dffeas \interface|uDMEM|DMEM_mem~53 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~53 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y44_N29
dffeas \interface|uDMEM|DMEM_mem~117 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1812_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~117 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~21feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~21feeder_combout  = \interface|uREG|REG_mem~1812_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1812_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~21feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y44_N13
dffeas \interface|uDMEM|DMEM_mem~21 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~21 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~85feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~85feeder_combout  = \interface|uREG|REG_mem~1812_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1812_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~85feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~85feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~85feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N19
dffeas \interface|uDMEM|DMEM_mem~85 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~85 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~600 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~600_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~85_q ))) # 
// (!\interface|uALU|Add0~2_combout  & (\interface|uDMEM|DMEM_mem~21_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~21_q ),
	.datab(\interface|uDMEM|DMEM_mem~85_q ),
	.datac(\interface|uALU|Add0~0_combout ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~600_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~600 .lut_mask = 16'hFC0A;
defparam \interface|uDMEM|DMEM_mem~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~601 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~601_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~600_combout  & ((\interface|uDMEM|DMEM_mem~117_q ))) # (!\interface|uDMEM|DMEM_mem~600_combout  & (\interface|uDMEM|DMEM_mem~53_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~600_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~53_q ),
	.datac(\interface|uDMEM|DMEM_mem~117_q ),
	.datad(\interface|uDMEM|DMEM_mem~600_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~601_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~601 .lut_mask = 16'hF588;
defparam \interface|uDMEM|DMEM_mem~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N6
cycloneiv_lcell_comb \interface|Data_Write[21]~49 (
// Equation(s):
// \interface|Data_Write[21]~49_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|uALU|Add0~6_combout  & (\interface|Data_Write[21]~48_combout )) # (!\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~601_combout )))))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uALU|Add0~4_combout ),
	.datac(\interface|Data_Write[21]~48_combout ),
	.datad(\interface|uDMEM|DMEM_mem~601_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[21]~49_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[21]~49 .lut_mask = 16'h3120;
defparam \interface|Data_Write[21]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N0
cycloneiv_lcell_comb \interface|Data_Write[21]~50 (
// Equation(s):
// \interface|Data_Write[21]~50_combout  = (\interface|ucontrol|Decoder0~4_combout  & ((\interface|Data_Write[21]~46_combout ) # ((\interface|Data_Write[21]~49_combout )))) # (!\interface|ucontrol|Decoder0~4_combout  & (((\interface|uALU|Add0~42_combout ))))

	.dataa(\interface|Data_Write[21]~46_combout ),
	.datab(\interface|ucontrol|Decoder0~4_combout ),
	.datac(\interface|uALU|Add0~42_combout ),
	.datad(\interface|Data_Write[21]~49_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[21]~50_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[21]~50 .lut_mask = 16'hFCB8;
defparam \interface|Data_Write[21]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~309feeder (
// Equation(s):
// \interface|uREG|REG_mem~309feeder_combout  = \interface|Data_Write[21]~50_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[21]~50_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~309feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~309feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~309feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y48_N15
dffeas \interface|uREG|REG_mem~309 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~309feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~309 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~309 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1329 (
// Equation(s):
// \interface|uREG|REG_mem~1329_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~309_q )) # (!\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~21_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~21_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uREG|REG_mem~309_q ),
	.datac(\interface|uREG|REG_mem~21_q ),
	.datad(\interface|uPC|PC_current [2]),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1329_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1329 .lut_mask = 16'hD8F0;
defparam \interface|uREG|REG_mem~1329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N12
cycloneiv_lcell_comb \interface|uALU|Add0~44 (
// Equation(s):
// \interface|uALU|Add0~44_combout  = ((\interface|uREG|REG_mem~1308_combout  $ (\interface|ALU_operand_2[22]~20_combout  $ (!\interface|uALU|Add0~43 )))) # (GND)
// \interface|uALU|Add0~45  = CARRY((\interface|uREG|REG_mem~1308_combout  & ((\interface|ALU_operand_2[22]~20_combout ) # (!\interface|uALU|Add0~43 ))) # (!\interface|uREG|REG_mem~1308_combout  & (\interface|ALU_operand_2[22]~20_combout  & 
// !\interface|uALU|Add0~43 )))

	.dataa(\interface|uREG|REG_mem~1308_combout ),
	.datab(\interface|ALU_operand_2[22]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~43 ),
	.combout(\interface|uALU|Add0~44_combout ),
	.cout(\interface|uALU|Add0~45 ));
// synopsys translate_off
defparam \interface|uALU|Add0~44 .lut_mask = 16'h698E;
defparam \interface|uALU|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~246feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~246feeder_combout  = \interface|uREG|REG_mem~1811_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1811_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~246feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~246feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~246feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N11
dffeas \interface|uDMEM|DMEM_mem~246 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~246feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~246 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y53_N19
dffeas \interface|uDMEM|DMEM_mem~214 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1811_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~214 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~214 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N8
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~182feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~182feeder_combout  = \interface|uREG|REG_mem~1811_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1811_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~182feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~182feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~182feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N9
dffeas \interface|uDMEM|DMEM_mem~182 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~182feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~182 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~182 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~150feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~150feeder_combout  = \interface|uREG|REG_mem~1811_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1811_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~150feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~150feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~150feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N23
dffeas \interface|uDMEM|DMEM_mem~150 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~150 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~150 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~594 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~594_combout  = (\interface|uALU|Add0~2_combout  & (((\interface|uALU|Add0~0_combout )))) # (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~182_q )) # 
// (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~150_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~182_q ),
	.datab(\interface|uDMEM|DMEM_mem~150_q ),
	.datac(\interface|uALU|Add0~2_combout ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~594_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~594 .lut_mask = 16'hFA0C;
defparam \interface|uDMEM|DMEM_mem~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~595 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~595_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~594_combout  & (\interface|uDMEM|DMEM_mem~246_q )) # (!\interface|uDMEM|DMEM_mem~594_combout  & ((\interface|uDMEM|DMEM_mem~214_q ))))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~594_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~246_q ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~214_q ),
	.datad(\interface|uDMEM|DMEM_mem~594_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~595_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~595 .lut_mask = 16'hBBC0;
defparam \interface|uDMEM|DMEM_mem~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N8
cycloneiv_lcell_comb \interface|Data_Write[22]~41 (
// Equation(s):
// \interface|Data_Write[22]~41_combout  = (\interface|uALU|Add0~4_combout  & (!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~595_combout ))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(gnd),
	.datac(\interface|uALU|Add0~6_combout ),
	.datad(\interface|uDMEM|DMEM_mem~595_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[22]~41_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[22]~41 .lut_mask = 16'h0A00;
defparam \interface|Data_Write[22]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y49_N31
dffeas \interface|uDMEM|DMEM_mem~310 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1811_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~310 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~310 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N25
dffeas \interface|uDMEM|DMEM_mem~278 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1811_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~278 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~278 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N24
cycloneiv_lcell_comb \interface|Data_Write[22]~42 (
// Equation(s):
// \interface|Data_Write[22]~42_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~310_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~278_q )))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~310_q ),
	.datac(\interface|uDMEM|DMEM_mem~278_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[22]~42_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[22]~42 .lut_mask = 16'h00D8;
defparam \interface|Data_Write[22]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y45_N15
dffeas \interface|uDMEM|DMEM_mem~342 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1811_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~342 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~342 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N14
cycloneiv_lcell_comb \interface|Data_Write[22]~43 (
// Equation(s):
// \interface|Data_Write[22]~43_combout  = (\interface|uALU|Add0~6_combout  & ((\interface|Data_Write[22]~42_combout ) # ((\interface|uDMEM|DMEM_mem~342_q  & \interface|uDMEM|DMEM_mem~391_combout ))))

	.dataa(\interface|Data_Write[22]~42_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~342_q ),
	.datad(\interface|uDMEM|DMEM_mem~391_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[22]~43_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[22]~43 .lut_mask = 16'hC888;
defparam \interface|Data_Write[22]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N27
dffeas \interface|uDMEM|DMEM_mem~54 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1811_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~54 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y45_N1
dffeas \interface|uDMEM|DMEM_mem~118 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1811_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~118 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~86feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~86feeder_combout  = \interface|uREG|REG_mem~1811_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1811_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~86feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~86feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~86feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N11
dffeas \interface|uDMEM|DMEM_mem~86 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~86 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y49_N29
dffeas \interface|uDMEM|DMEM_mem~22 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1811_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~22 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~596 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~596_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & (\interface|uDMEM|DMEM_mem~86_q )) # 
// (!\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~22_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~86_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~22_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~596_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~596 .lut_mask = 16'hEE30;
defparam \interface|uDMEM|DMEM_mem~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~597 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~597_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~596_combout  & ((\interface|uDMEM|DMEM_mem~118_q ))) # (!\interface|uDMEM|DMEM_mem~596_combout  & (\interface|uDMEM|DMEM_mem~54_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~596_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~54_q ),
	.datac(\interface|uDMEM|DMEM_mem~118_q ),
	.datad(\interface|uDMEM|DMEM_mem~596_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~597_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~597 .lut_mask = 16'hF588;
defparam \interface|uDMEM|DMEM_mem~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N18
cycloneiv_lcell_comb \interface|Data_Write[22]~44 (
// Equation(s):
// \interface|Data_Write[22]~44_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|Data_Write[22]~43_combout ) # ((!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~597_combout ))))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|Data_Write[22]~43_combout ),
	.datad(\interface|uDMEM|DMEM_mem~597_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[22]~44 .lut_mask = 16'h5150;
defparam \interface|Data_Write[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N12
cycloneiv_lcell_comb \interface|Data_Write[22]~45 (
// Equation(s):
// \interface|Data_Write[22]~45_combout  = (\interface|ucontrol|Decoder0~4_combout  & (((\interface|Data_Write[22]~41_combout ) # (\interface|Data_Write[22]~44_combout )))) # (!\interface|ucontrol|Decoder0~4_combout  & (\interface|uALU|Add0~44_combout ))

	.dataa(\interface|ucontrol|Decoder0~4_combout ),
	.datab(\interface|uALU|Add0~44_combout ),
	.datac(\interface|Data_Write[22]~41_combout ),
	.datad(\interface|Data_Write[22]~44_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[22]~45 .lut_mask = 16'hEEE4;
defparam \interface|Data_Write[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N25
dffeas \interface|uREG|REG_mem~22 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[22]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~22 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1308 (
// Equation(s):
// \interface|uREG|REG_mem~1308_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~310_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~22_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~22_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~22_q ),
	.datad(\interface|uREG|REG_mem~310_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1308_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1308 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N14
cycloneiv_lcell_comb \interface|uALU|Add0~46 (
// Equation(s):
// \interface|uALU|Add0~46_combout  = (\interface|uREG|REG_mem~1287_combout  & ((\interface|ALU_operand_2[23]~19_combout  & (\interface|uALU|Add0~45  & VCC)) # (!\interface|ALU_operand_2[23]~19_combout  & (!\interface|uALU|Add0~45 )))) # 
// (!\interface|uREG|REG_mem~1287_combout  & ((\interface|ALU_operand_2[23]~19_combout  & (!\interface|uALU|Add0~45 )) # (!\interface|ALU_operand_2[23]~19_combout  & ((\interface|uALU|Add0~45 ) # (GND)))))
// \interface|uALU|Add0~47  = CARRY((\interface|uREG|REG_mem~1287_combout  & (!\interface|ALU_operand_2[23]~19_combout  & !\interface|uALU|Add0~45 )) # (!\interface|uREG|REG_mem~1287_combout  & ((!\interface|uALU|Add0~45 ) # 
// (!\interface|ALU_operand_2[23]~19_combout ))))

	.dataa(\interface|uREG|REG_mem~1287_combout ),
	.datab(\interface|ALU_operand_2[23]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~45 ),
	.combout(\interface|uALU|Add0~46_combout ),
	.cout(\interface|uALU|Add0~47 ));
// synopsys translate_off
defparam \interface|uALU|Add0~46 .lut_mask = 16'h9617;
defparam \interface|uALU|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y53_N8
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~215feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~215feeder_combout  = \interface|uREG|REG_mem~1810_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1810_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~215feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~215feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~215feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y53_N9
dffeas \interface|uDMEM|DMEM_mem~215 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~215 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y53_N31
dffeas \interface|uDMEM|DMEM_mem~247 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1810_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~247 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~183feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~183feeder_combout  = \interface|uREG|REG_mem~1810_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1810_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~183feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~183feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~183feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N25
dffeas \interface|uDMEM|DMEM_mem~183 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~183 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~183 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y53_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~151feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~151feeder_combout  = \interface|uREG|REG_mem~1810_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1810_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~151feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~151feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~151feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y53_N27
dffeas \interface|uDMEM|DMEM_mem~151 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~151feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~151 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~590 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~590_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~183_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~151_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~183_q ),
	.datab(\interface|uDMEM|DMEM_mem~151_q ),
	.datac(\interface|uALU|Add0~0_combout ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~590_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~590 .lut_mask = 16'hF0AC;
defparam \interface|uDMEM|DMEM_mem~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y53_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~591 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~591_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~590_combout  & ((\interface|uDMEM|DMEM_mem~247_q ))) # (!\interface|uDMEM|DMEM_mem~590_combout  & (\interface|uDMEM|DMEM_mem~215_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~590_combout ))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~215_q ),
	.datac(\interface|uDMEM|DMEM_mem~247_q ),
	.datad(\interface|uDMEM|DMEM_mem~590_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~591_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~591 .lut_mask = 16'hF588;
defparam \interface|uDMEM|DMEM_mem~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N8
cycloneiv_lcell_comb \interface|Data_Write[23]~65 (
// Equation(s):
// \interface|Data_Write[23]~65_combout  = (\interface|uALU|Add0~4_combout  & (\interface|uDMEM|DMEM_mem~591_combout  & !\interface|uALU|Add0~6_combout ))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(gnd),
	.datac(\interface|uDMEM|DMEM_mem~591_combout ),
	.datad(\interface|uALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[23]~65_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[23]~65 .lut_mask = 16'h00A0;
defparam \interface|Data_Write[23]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y49_N1
dffeas \interface|uDMEM|DMEM_mem~311 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1810_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~311 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~311 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y49_N9
dffeas \interface|uDMEM|DMEM_mem~279 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1810_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~279 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~279 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N8
cycloneiv_lcell_comb \interface|Data_Write[23]~37 (
// Equation(s):
// \interface|Data_Write[23]~37_combout  = (\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~311_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~279_q )))

	.dataa(gnd),
	.datab(\interface|uDMEM|DMEM_mem~311_q ),
	.datac(\interface|uDMEM|DMEM_mem~279_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[23]~37_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[23]~37 .lut_mask = 16'hCCF0;
defparam \interface|Data_Write[23]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y49_N11
dffeas \interface|uDMEM|DMEM_mem~343 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1810_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~343 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~343 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y49_N10
cycloneiv_lcell_comb \interface|Data_Write[23]~38 (
// Equation(s):
// \interface|Data_Write[23]~38_combout  = (\interface|uALU|Add0~2_combout  & (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~343_q )))) # (!\interface|uALU|Add0~2_combout  & (((\interface|Data_Write[23]~37_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|Data_Write[23]~37_combout ),
	.datac(\interface|uDMEM|DMEM_mem~343_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[23]~38_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[23]~38 .lut_mask = 16'h50CC;
defparam \interface|Data_Write[23]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~119feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~119feeder_combout  = \interface|uREG|REG_mem~1810_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1810_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~119feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~119feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~119feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N25
dffeas \interface|uDMEM|DMEM_mem~119 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~119 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~55feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~55feeder_combout  = \interface|uREG|REG_mem~1810_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1810_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~55feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N7
dffeas \interface|uDMEM|DMEM_mem~55 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~55 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~87feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~87feeder_combout  = \interface|uREG|REG_mem~1810_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1810_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~87feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~87feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~87feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N19
dffeas \interface|uDMEM|DMEM_mem~87 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~87 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y48_N17
dffeas \interface|uDMEM|DMEM_mem~23 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1810_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~23 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~592 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~592_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & (\interface|uDMEM|DMEM_mem~87_q )) # 
// (!\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~23_q )))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~87_q ),
	.datac(\interface|uDMEM|DMEM_mem~23_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~592_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~592 .lut_mask = 16'hEE50;
defparam \interface|uDMEM|DMEM_mem~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~593 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~593_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~592_combout  & (\interface|uDMEM|DMEM_mem~119_q )) # (!\interface|uDMEM|DMEM_mem~592_combout  & ((\interface|uDMEM|DMEM_mem~55_q ))))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~592_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~119_q ),
	.datac(\interface|uDMEM|DMEM_mem~55_q ),
	.datad(\interface|uDMEM|DMEM_mem~592_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~593_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~593 .lut_mask = 16'hDDA0;
defparam \interface|uDMEM|DMEM_mem~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N0
cycloneiv_lcell_comb \interface|Data_Write[23]~39 (
// Equation(s):
// \interface|Data_Write[23]~39_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|uALU|Add0~6_combout  & (\interface|Data_Write[23]~38_combout )) # (!\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~593_combout )))))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|Data_Write[23]~38_combout ),
	.datad(\interface|uDMEM|DMEM_mem~593_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[23]~39_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[23]~39 .lut_mask = 16'h5140;
defparam \interface|Data_Write[23]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N10
cycloneiv_lcell_comb \interface|Data_Write[23]~40 (
// Equation(s):
// \interface|Data_Write[23]~40_combout  = (\interface|ucontrol|Decoder0~4_combout  & (((\interface|Data_Write[23]~65_combout ) # (\interface|Data_Write[23]~39_combout )))) # (!\interface|ucontrol|Decoder0~4_combout  & (\interface|uALU|Add0~46_combout ))

	.dataa(\interface|uALU|Add0~46_combout ),
	.datab(\interface|ucontrol|Decoder0~4_combout ),
	.datac(\interface|Data_Write[23]~65_combout ),
	.datad(\interface|Data_Write[23]~39_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[23]~40_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[23]~40 .lut_mask = 16'hEEE2;
defparam \interface|Data_Write[23]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y48_N29
dffeas \interface|uREG|REG_mem~23 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[23]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~23 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y48_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1287 (
// Equation(s):
// \interface|uREG|REG_mem~1287_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~311_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~23_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~23_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~23_q ),
	.datad(\interface|uREG|REG_mem~311_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1287_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1287 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N16
cycloneiv_lcell_comb \interface|uALU|Add0~48 (
// Equation(s):
// \interface|uALU|Add0~48_combout  = ((\interface|ALU_operand_2[24]~18_combout  $ (\interface|uREG|REG_mem~1266_combout  $ (!\interface|uALU|Add0~47 )))) # (GND)
// \interface|uALU|Add0~49  = CARRY((\interface|ALU_operand_2[24]~18_combout  & ((\interface|uREG|REG_mem~1266_combout ) # (!\interface|uALU|Add0~47 ))) # (!\interface|ALU_operand_2[24]~18_combout  & (\interface|uREG|REG_mem~1266_combout  & 
// !\interface|uALU|Add0~47 )))

	.dataa(\interface|ALU_operand_2[24]~18_combout ),
	.datab(\interface|uREG|REG_mem~1266_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~47 ),
	.combout(\interface|uALU|Add0~48_combout ),
	.cout(\interface|uALU|Add0~49 ));
// synopsys translate_off
defparam \interface|uALU|Add0~48 .lut_mask = 16'h698E;
defparam \interface|uALU|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N4
cycloneiv_lcell_comb \interface|Data_Write[24]~36 (
// Equation(s):
// \interface|Data_Write[24]~36_combout  = (\interface|ucontrol|Decoder0~4_combout  & ((\interface|uDMEM|DMEM_mem~456_combout ) # ((\interface|uDMEM|DMEM_mem~451_combout )))) # (!\interface|ucontrol|Decoder0~4_combout  & (((\interface|uALU|Add0~48_combout 
// ))))

	.dataa(\interface|ucontrol|Decoder0~4_combout ),
	.datab(\interface|uDMEM|DMEM_mem~456_combout ),
	.datac(\interface|uDMEM|DMEM_mem~451_combout ),
	.datad(\interface|uALU|Add0~48_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[24]~36_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[24]~36 .lut_mask = 16'hFDA8;
defparam \interface|Data_Write[24]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~984feeder (
// Equation(s):
// \interface|uREG|REG_mem~984feeder_combout  = \interface|Data_Write[24]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[24]~36_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~984feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~984feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~984feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N1
dffeas \interface|uREG|REG_mem~984 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~984feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~984 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~984 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y51_N27
dffeas \interface|uREG|REG_mem~1016 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[24]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1016 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1016 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~888feeder (
// Equation(s):
// \interface|uREG|REG_mem~888feeder_combout  = \interface|Data_Write[24]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[24]~36_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~888feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~888feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~888feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N29
dffeas \interface|uREG|REG_mem~888 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~888feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~888 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~888 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y51_N15
dffeas \interface|uREG|REG_mem~856 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[24]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~856 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~856 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1274 (
// Equation(s):
// \interface|uREG|REG_mem~1274_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~888_q )) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~856_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~888_q ),
	.datac(\interface|uREG|REG_mem~856_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1274_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1274 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1275 (
// Equation(s):
// \interface|uREG|REG_mem~1275_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1274_combout  & ((\interface|uREG|REG_mem~1016_q ))) # (!\interface|uREG|REG_mem~1274_combout  & (\interface|uREG|REG_mem~984_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1274_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~984_q ),
	.datac(\interface|uREG|REG_mem~1016_q ),
	.datad(\interface|uREG|REG_mem~1274_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1275_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1275 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~632feeder (
// Equation(s):
// \interface|uREG|REG_mem~632feeder_combout  = \interface|Data_Write[24]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[24]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~632feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~632feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~632feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N11
dffeas \interface|uREG|REG_mem~632 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~632feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~632 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~632 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y52_N9
dffeas \interface|uREG|REG_mem~760 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[24]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~760 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~760 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~728feeder (
// Equation(s):
// \interface|uREG|REG_mem~728feeder_combout  = \interface|Data_Write[24]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[24]~36_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~728feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~728feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~728feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N1
dffeas \interface|uREG|REG_mem~728 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~728feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~728 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~728 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N23
dffeas \interface|uREG|REG_mem~600 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[24]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~600 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~600 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1269 (
// Equation(s):
// \interface|uREG|REG_mem~1269_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~728_q )) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~600_q )))))

	.dataa(\interface|uREG|REG_mem~728_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~600_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1269_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1269 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1270 (
// Equation(s):
// \interface|uREG|REG_mem~1270_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1269_combout  & ((\interface|uREG|REG_mem~760_q ))) # (!\interface|uREG|REG_mem~1269_combout  & (\interface|uREG|REG_mem~632_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1269_combout ))))

	.dataa(\interface|uREG|REG_mem~632_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~760_q ),
	.datad(\interface|uREG|REG_mem~1269_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1270_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1270 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~568feeder (
// Equation(s):
// \interface|uREG|REG_mem~568feeder_combout  = \interface|Data_Write[24]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[24]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~568feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~568feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~568feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N21
dffeas \interface|uREG|REG_mem~568 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~568feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~568 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~568 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N27
dffeas \interface|uREG|REG_mem~536 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[24]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~536 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~536 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1271 (
// Equation(s):
// \interface|uREG|REG_mem~1271_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~568_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~536_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~568_q ),
	.datac(\interface|uREG|REG_mem~536_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1271_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1271 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N31
dffeas \interface|uREG|REG_mem~696 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[24]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~696 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~696 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~664feeder (
// Equation(s):
// \interface|uREG|REG_mem~664feeder_combout  = \interface|Data_Write[24]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[24]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~664feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~664feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~664feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N1
dffeas \interface|uREG|REG_mem~664 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~664feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~664 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~664 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1272 (
// Equation(s):
// \interface|uREG|REG_mem~1272_combout  = (\interface|uREG|REG_mem~1271_combout  & (((\interface|uREG|REG_mem~696_q )) # (!\interface|uIMEM|IMEM_mem~1_combout ))) # (!\interface|uREG|REG_mem~1271_combout  & (\interface|uIMEM|IMEM_mem~1_combout  & 
// ((\interface|uREG|REG_mem~664_q ))))

	.dataa(\interface|uREG|REG_mem~1271_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~696_q ),
	.datad(\interface|uREG|REG_mem~664_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1272_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1272 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1273 (
// Equation(s):
// \interface|uREG|REG_mem~1273_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uIMEM|IMEM_mem~9_combout )) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~1270_combout )) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1272_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1270_combout ),
	.datad(\interface|uREG|REG_mem~1272_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1273_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1273 .lut_mask = 16'hD9C8;
defparam \interface|uREG|REG_mem~1273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~952feeder (
// Equation(s):
// \interface|uREG|REG_mem~952feeder_combout  = \interface|Data_Write[24]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[24]~36_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~952feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~952feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~952feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N11
dffeas \interface|uREG|REG_mem~952 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~952feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~952 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~952 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y52_N25
dffeas \interface|uREG|REG_mem~920 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[24]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~920 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~920 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y51_N15
dffeas \interface|uREG|REG_mem~792 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[24]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~792 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~792 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~824feeder (
// Equation(s):
// \interface|uREG|REG_mem~824feeder_combout  = \interface|Data_Write[24]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[24]~36_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~824feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~824feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~824feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y52_N21
dffeas \interface|uREG|REG_mem~824 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~824feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~824 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~824 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1267 (
// Equation(s):
// \interface|uREG|REG_mem~1267_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~824_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~792_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~792_q ),
	.datad(\interface|uREG|REG_mem~824_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1267_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1267 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1268 (
// Equation(s):
// \interface|uREG|REG_mem~1268_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1267_combout  & (\interface|uREG|REG_mem~952_q )) # (!\interface|uREG|REG_mem~1267_combout  & ((\interface|uREG|REG_mem~920_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1267_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~952_q ),
	.datac(\interface|uREG|REG_mem~920_q ),
	.datad(\interface|uREG|REG_mem~1267_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1268_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1268 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1276 (
// Equation(s):
// \interface|uREG|REG_mem~1276_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1273_combout  & (\interface|uREG|REG_mem~1275_combout )) # (!\interface|uREG|REG_mem~1273_combout  & ((\interface|uREG|REG_mem~1268_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1273_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~1275_combout ),
	.datac(\interface|uREG|REG_mem~1273_combout ),
	.datad(\interface|uREG|REG_mem~1268_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1276_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1276 .lut_mask = 16'hDAD0;
defparam \interface|uREG|REG_mem~1276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~120feeder (
// Equation(s):
// \interface|uREG|REG_mem~120feeder_combout  = \interface|Data_Write[24]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[24]~36_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~120feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~120feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~120feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y46_N31
dffeas \interface|uREG|REG_mem~120 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~120 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y46_N13
dffeas \interface|uREG|REG_mem~56 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[24]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~56 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1277 (
// Equation(s):
// \interface|uREG|REG_mem~1277_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~120_q )) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~56_q )))))

	.dataa(\interface|uREG|REG_mem~120_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~56_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1277_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1277 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N19
dffeas \interface|uREG|REG_mem~376 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[24]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~376 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~376 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1278 (
// Equation(s):
// \interface|uREG|REG_mem~1278_combout  = (\interface|uREG|REG_mem~1277_combout  & (((\interface|uREG|REG_mem~376_q )) # (!\interface|uIMEM|IMEM_mem~5_combout ))) # (!\interface|uREG|REG_mem~1277_combout  & (\interface|uIMEM|IMEM_mem~5_combout  & 
// ((\interface|uREG|REG_mem~312_q ))))

	.dataa(\interface|uREG|REG_mem~1277_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~376_q ),
	.datad(\interface|uREG|REG_mem~312_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1278_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1278 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~248feeder (
// Equation(s):
// \interface|uREG|REG_mem~248feeder_combout  = \interface|Data_Write[24]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[24]~36_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~248feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~248feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~248feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N5
dffeas \interface|uREG|REG_mem~248 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~248 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N11
dffeas \interface|uREG|REG_mem~504 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[24]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~504 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~504 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y52_N15
dffeas \interface|uREG|REG_mem~184 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[24]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~184 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~184 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~440feeder (
// Equation(s):
// \interface|uREG|REG_mem~440feeder_combout  = \interface|Data_Write[24]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[24]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~440feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~440feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~440feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N1
dffeas \interface|uREG|REG_mem~440 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~440feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~440 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~440 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1284 (
// Equation(s):
// \interface|uREG|REG_mem~1284_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uIMEM|IMEM_mem~5_combout )) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~440_q ))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~184_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~184_q ),
	.datad(\interface|uREG|REG_mem~440_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1284_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1284 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1285 (
// Equation(s):
// \interface|uREG|REG_mem~1285_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1284_combout  & ((\interface|uREG|REG_mem~504_q ))) # (!\interface|uREG|REG_mem~1284_combout  & (\interface|uREG|REG_mem~248_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1284_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~248_q ),
	.datac(\interface|uREG|REG_mem~504_q ),
	.datad(\interface|uREG|REG_mem~1284_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1285_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1285 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N25
dffeas \interface|uREG|REG_mem~280 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[24]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~280 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~280 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y51_N9
dffeas \interface|uREG|REG_mem~344 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[24]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~344 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~344 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y51_N3
dffeas \interface|uREG|REG_mem~88 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[24]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~88 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1281 (
// Equation(s):
// \interface|uREG|REG_mem~1281_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uIMEM|IMEM_mem~9_combout )) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~88_q )) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~24_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~88_q ),
	.datad(\interface|uREG|REG_mem~24_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1281_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1281 .lut_mask = 16'hD9C8;
defparam \interface|uREG|REG_mem~1281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1282 (
// Equation(s):
// \interface|uREG|REG_mem~1282_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1281_combout  & ((\interface|uREG|REG_mem~344_q ))) # (!\interface|uREG|REG_mem~1281_combout  & (\interface|uREG|REG_mem~280_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1281_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~280_q ),
	.datac(\interface|uREG|REG_mem~344_q ),
	.datad(\interface|uREG|REG_mem~1281_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1282_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1282 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~216feeder (
// Equation(s):
// \interface|uREG|REG_mem~216feeder_combout  = \interface|Data_Write[24]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[24]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~216feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~216feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~216feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N11
dffeas \interface|uREG|REG_mem~216 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~216feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~216 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y44_N5
dffeas \interface|uREG|REG_mem~472 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[24]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~472 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~472 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~408feeder (
// Equation(s):
// \interface|uREG|REG_mem~408feeder_combout  = \interface|Data_Write[24]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[24]~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~408feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~408feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~408feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N15
dffeas \interface|uREG|REG_mem~408 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~408feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~408 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~408 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N25
dffeas \interface|uREG|REG_mem~152 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[24]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~152 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~152 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1279 (
// Equation(s):
// \interface|uREG|REG_mem~1279_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~408_q ) # ((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~152_q  & 
// !\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uREG|REG_mem~408_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~152_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1279_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1279 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1280 (
// Equation(s):
// \interface|uREG|REG_mem~1280_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1279_combout  & ((\interface|uREG|REG_mem~472_q ))) # (!\interface|uREG|REG_mem~1279_combout  & (\interface|uREG|REG_mem~216_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1279_combout ))))

	.dataa(\interface|uREG|REG_mem~216_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~472_q ),
	.datad(\interface|uREG|REG_mem~1279_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1280_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1280 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1283 (
// Equation(s):
// \interface|uREG|REG_mem~1283_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uIMEM|IMEM_mem~1_combout )) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1280_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1282_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~1282_combout ),
	.datad(\interface|uREG|REG_mem~1280_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1283_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1283 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1286 (
// Equation(s):
// \interface|uREG|REG_mem~1286_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1283_combout  & ((\interface|uREG|REG_mem~1285_combout ))) # (!\interface|uREG|REG_mem~1283_combout  & (\interface|uREG|REG_mem~1278_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1283_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1278_combout ),
	.datac(\interface|uREG|REG_mem~1285_combout ),
	.datad(\interface|uREG|REG_mem~1283_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1286_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1286 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1809 (
// Equation(s):
// \interface|uREG|REG_mem~1809_combout  = (\interface|uPC|PC_current [4] & (((\interface|uREG|REG_mem~1286_combout )))) # (!\interface|uPC|PC_current [4] & ((\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~1276_combout )) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uREG|REG_mem~1286_combout )))))

	.dataa(\interface|uPC|PC_current [4]),
	.datab(\interface|uIMEM|IMEM_mem~0_combout ),
	.datac(\interface|uREG|REG_mem~1276_combout ),
	.datad(\interface|uREG|REG_mem~1286_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1809_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1809 .lut_mask = 16'hFB40;
defparam \interface|uREG|REG_mem~1809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N4
cycloneiv_lcell_comb \interface|ALU_operand_2[24]~18 (
// Equation(s):
// \interface|ALU_operand_2[24]~18_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~10_combout )) # (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1809_combout )))

	.dataa(gnd),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(\interface|uIMEM|IMEM_mem~10_combout ),
	.datad(\interface|uREG|REG_mem~1809_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[24]~18_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[24]~18 .lut_mask = 16'hF3C0;
defparam \interface|ALU_operand_2[24]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N18
cycloneiv_lcell_comb \interface|uALU|Add0~50 (
// Equation(s):
// \interface|uALU|Add0~50_combout  = (\interface|ALU_operand_2[25]~17_combout  & ((\interface|uREG|REG_mem~1245_combout  & (\interface|uALU|Add0~49  & VCC)) # (!\interface|uREG|REG_mem~1245_combout  & (!\interface|uALU|Add0~49 )))) # 
// (!\interface|ALU_operand_2[25]~17_combout  & ((\interface|uREG|REG_mem~1245_combout  & (!\interface|uALU|Add0~49 )) # (!\interface|uREG|REG_mem~1245_combout  & ((\interface|uALU|Add0~49 ) # (GND)))))
// \interface|uALU|Add0~51  = CARRY((\interface|ALU_operand_2[25]~17_combout  & (!\interface|uREG|REG_mem~1245_combout  & !\interface|uALU|Add0~49 )) # (!\interface|ALU_operand_2[25]~17_combout  & ((!\interface|uALU|Add0~49 ) # 
// (!\interface|uREG|REG_mem~1245_combout ))))

	.dataa(\interface|ALU_operand_2[25]~17_combout ),
	.datab(\interface|uREG|REG_mem~1245_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~49 ),
	.combout(\interface|uALU|Add0~50_combout ),
	.cout(\interface|uALU|Add0~51 ));
// synopsys translate_off
defparam \interface|uALU|Add0~50 .lut_mask = 16'h9617;
defparam \interface|uALU|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N0
cycloneiv_lcell_comb \interface|Data_Write[25]~64 (
// Equation(s):
// \interface|Data_Write[25]~64_combout  = (\interface|uPC|PC_current [1] & ((\interface|ucontrol|Decoder0~3_combout  & (\interface|uDMEM|DMEM_mem~631_combout )) # (!\interface|ucontrol|Decoder0~3_combout  & ((\interface|uALU|Add0~50_combout ))))) # 
// (!\interface|uPC|PC_current [1] & (((\interface|uALU|Add0~50_combout ))))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(\interface|ucontrol|Decoder0~3_combout ),
	.datac(\interface|uDMEM|DMEM_mem~631_combout ),
	.datad(\interface|uALU|Add0~50_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[25]~64_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[25]~64 .lut_mask = 16'hF780;
defparam \interface|Data_Write[25]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~761feeder (
// Equation(s):
// \interface|uREG|REG_mem~761feeder_combout  = \interface|Data_Write[25]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[25]~64_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~761feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~761feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~761feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N19
dffeas \interface|uREG|REG_mem~761 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~761feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~761 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~761 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N13
dffeas \interface|uREG|REG_mem~729 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[25]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~729 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~729 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~633feeder (
// Equation(s):
// \interface|uREG|REG_mem~633feeder_combout  = \interface|Data_Write[25]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[25]~64_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~633feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~633feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~633feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N23
dffeas \interface|uREG|REG_mem~633 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~633feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~633 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~633 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N3
dffeas \interface|uREG|REG_mem~601 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[25]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~601 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~601 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1246 (
// Equation(s):
// \interface|uREG|REG_mem~1246_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~633_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~601_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~633_q ),
	.datac(\interface|uREG|REG_mem~601_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1246_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1246 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1247 (
// Equation(s):
// \interface|uREG|REG_mem~1247_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1246_combout  & (\interface|uREG|REG_mem~761_q )) # (!\interface|uREG|REG_mem~1246_combout  & ((\interface|uREG|REG_mem~729_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1246_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~761_q ),
	.datac(\interface|uREG|REG_mem~729_q ),
	.datad(\interface|uREG|REG_mem~1246_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1247_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1247 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~825feeder (
// Equation(s):
// \interface|uREG|REG_mem~825feeder_combout  = \interface|Data_Write[25]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[25]~64_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~825feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~825feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~825feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N3
dffeas \interface|uREG|REG_mem~825 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~825feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~825 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~825 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N13
dffeas \interface|uREG|REG_mem~953 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[25]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~953 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~953 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~921feeder (
// Equation(s):
// \interface|uREG|REG_mem~921feeder_combout  = \interface|Data_Write[25]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[25]~64_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~921feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~921feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~921feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N21
dffeas \interface|uREG|REG_mem~921 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~921feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~921 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~921 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y50_N1
dffeas \interface|uREG|REG_mem~793 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[25]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~793 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~793 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1248 (
// Equation(s):
// \interface|uREG|REG_mem~1248_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~921_q )) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~793_q )))))

	.dataa(\interface|uREG|REG_mem~921_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~793_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1248_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1248 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1249 (
// Equation(s):
// \interface|uREG|REG_mem~1249_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1248_combout  & ((\interface|uREG|REG_mem~953_q ))) # (!\interface|uREG|REG_mem~1248_combout  & (\interface|uREG|REG_mem~825_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1248_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~825_q ),
	.datac(\interface|uREG|REG_mem~953_q ),
	.datad(\interface|uREG|REG_mem~1248_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1249_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1249 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~665feeder (
// Equation(s):
// \interface|uREG|REG_mem~665feeder_combout  = \interface|Data_Write[25]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[25]~64_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~665feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~665feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~665feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N13
dffeas \interface|uREG|REG_mem~665 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~665feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~665 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~665 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N7
dffeas \interface|uREG|REG_mem~697 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[25]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~697 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~697 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~569feeder (
// Equation(s):
// \interface|uREG|REG_mem~569feeder_combout  = \interface|Data_Write[25]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[25]~64_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~569feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~569feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~569feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N25
dffeas \interface|uREG|REG_mem~569 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~569feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~569 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~569 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N31
dffeas \interface|uREG|REG_mem~537 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[25]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~537 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~537 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1250 (
// Equation(s):
// \interface|uREG|REG_mem~1250_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~569_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~537_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~569_q ),
	.datac(\interface|uREG|REG_mem~537_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1250_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1250 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1251 (
// Equation(s):
// \interface|uREG|REG_mem~1251_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1250_combout  & ((\interface|uREG|REG_mem~697_q ))) # (!\interface|uREG|REG_mem~1250_combout  & (\interface|uREG|REG_mem~665_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1250_combout ))))

	.dataa(\interface|uREG|REG_mem~665_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~697_q ),
	.datad(\interface|uREG|REG_mem~1250_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1251_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1251 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1252 (
// Equation(s):
// \interface|uREG|REG_mem~1252_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~1249_combout )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1251_combout )))))

	.dataa(\interface|uREG|REG_mem~1249_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uIMEM|IMEM_mem~5_combout ),
	.datad(\interface|uREG|REG_mem~1251_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1252_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1252 .lut_mask = 16'hE3E0;
defparam \interface|uREG|REG_mem~1252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1017feeder (
// Equation(s):
// \interface|uREG|REG_mem~1017feeder_combout  = \interface|Data_Write[25]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[25]~64_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1017feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1017feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~1017feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N7
dffeas \interface|uREG|REG_mem~1017 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~1017feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1017 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1017 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y51_N1
dffeas \interface|uREG|REG_mem~889 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[25]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~889 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~889 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~985feeder (
// Equation(s):
// \interface|uREG|REG_mem~985feeder_combout  = \interface|Data_Write[25]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[25]~64_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~985feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~985feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~985feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N15
dffeas \interface|uREG|REG_mem~985 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~985feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~985 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~985 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y51_N3
dffeas \interface|uREG|REG_mem~857 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[25]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~857 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~857 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1253 (
// Equation(s):
// \interface|uREG|REG_mem~1253_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~985_q ) # ((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~857_q  & 
// !\interface|uIMEM|IMEM_mem~8_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~985_q ),
	.datac(\interface|uREG|REG_mem~857_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1253_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1253 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1254 (
// Equation(s):
// \interface|uREG|REG_mem~1254_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1253_combout  & (\interface|uREG|REG_mem~1017_q )) # (!\interface|uREG|REG_mem~1253_combout  & ((\interface|uREG|REG_mem~889_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1253_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1017_q ),
	.datac(\interface|uREG|REG_mem~889_q ),
	.datad(\interface|uREG|REG_mem~1253_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1254_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1254 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1255 (
// Equation(s):
// \interface|uREG|REG_mem~1255_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1252_combout  & ((\interface|uREG|REG_mem~1254_combout ))) # (!\interface|uREG|REG_mem~1252_combout  & (\interface|uREG|REG_mem~1247_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1252_combout ))))

	.dataa(\interface|uREG|REG_mem~1247_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1252_combout ),
	.datad(\interface|uREG|REG_mem~1254_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1255_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1255 .lut_mask = 16'hF838;
defparam \interface|uREG|REG_mem~1255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~505feeder (
// Equation(s):
// \interface|uREG|REG_mem~505feeder_combout  = \interface|Data_Write[25]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[25]~64_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~505feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~505feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~505feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N21
dffeas \interface|uREG|REG_mem~505 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~505feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~505 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y52_N5
dffeas \interface|uREG|REG_mem~441 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[25]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~441 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~441 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~249feeder (
// Equation(s):
// \interface|uREG|REG_mem~249feeder_combout  = \interface|Data_Write[25]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[25]~64_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~249feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~249feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~249feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y48_N3
dffeas \interface|uREG|REG_mem~249 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~249 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y52_N3
dffeas \interface|uREG|REG_mem~185 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[25]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~185 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~185 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1263 (
// Equation(s):
// \interface|uREG|REG_mem~1263_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~249_q ) # ((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~185_q  & 
// !\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~249_q ),
	.datac(\interface|uREG|REG_mem~185_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1263_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1263 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1264 (
// Equation(s):
// \interface|uREG|REG_mem~1264_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1263_combout  & (\interface|uREG|REG_mem~505_q )) # (!\interface|uREG|REG_mem~1263_combout  & ((\interface|uREG|REG_mem~441_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1263_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~505_q ),
	.datac(\interface|uREG|REG_mem~441_q ),
	.datad(\interface|uREG|REG_mem~1263_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1264_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1264 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y46_N31
dffeas \interface|uREG|REG_mem~281 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[25]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~281 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1260 (
// Equation(s):
// \interface|uREG|REG_mem~1260_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~281_q ))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~25_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~25_q ),
	.datac(\interface|uREG|REG_mem~281_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1260_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1260 .lut_mask = 16'hFA44;
defparam \interface|uREG|REG_mem~1260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N3
dffeas \interface|uREG|REG_mem~345 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[25]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~345 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~345 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~89feeder (
// Equation(s):
// \interface|uREG|REG_mem~89feeder_combout  = \interface|Data_Write[25]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[25]~64_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~89feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~89feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~89feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y46_N1
dffeas \interface|uREG|REG_mem~89 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~89 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1261 (
// Equation(s):
// \interface|uREG|REG_mem~1261_combout  = (\interface|uREG|REG_mem~1260_combout  & (((\interface|uREG|REG_mem~345_q )) # (!\interface|uIMEM|IMEM_mem~9_combout ))) # (!\interface|uREG|REG_mem~1260_combout  & (\interface|uIMEM|IMEM_mem~9_combout  & 
// ((\interface|uREG|REG_mem~89_q ))))

	.dataa(\interface|uREG|REG_mem~1260_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~345_q ),
	.datad(\interface|uREG|REG_mem~89_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1261_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1261 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~409feeder (
// Equation(s):
// \interface|uREG|REG_mem~409feeder_combout  = \interface|Data_Write[25]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[25]~64_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~409feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~409feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~409feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y44_N27
dffeas \interface|uREG|REG_mem~409 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~409feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~409 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~409 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y44_N29
dffeas \interface|uREG|REG_mem~473 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[25]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~473 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~473 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y46_N27
dffeas \interface|uREG|REG_mem~153 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[25]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~153 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~217feeder (
// Equation(s):
// \interface|uREG|REG_mem~217feeder_combout  = \interface|Data_Write[25]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[25]~64_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~217feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~217feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~217feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y46_N13
dffeas \interface|uREG|REG_mem~217 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~217feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~217 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1258 (
// Equation(s):
// \interface|uREG|REG_mem~1258_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uIMEM|IMEM_mem~9_combout )) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~217_q ))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~153_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~153_q ),
	.datad(\interface|uREG|REG_mem~217_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1258_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1258 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1259 (
// Equation(s):
// \interface|uREG|REG_mem~1259_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1258_combout  & ((\interface|uREG|REG_mem~473_q ))) # (!\interface|uREG|REG_mem~1258_combout  & (\interface|uREG|REG_mem~409_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1258_combout ))))

	.dataa(\interface|uREG|REG_mem~409_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~473_q ),
	.datad(\interface|uREG|REG_mem~1258_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1259_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1259 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1262 (
// Equation(s):
// \interface|uREG|REG_mem~1262_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uIMEM|IMEM_mem~1_combout )) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1259_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1261_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~1261_combout ),
	.datad(\interface|uREG|REG_mem~1259_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1262_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1262 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y45_N19
dffeas \interface|uREG|REG_mem~57 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[25]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~57 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1256 (
// Equation(s):
// \interface|uREG|REG_mem~1256_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~313_q ) # ((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~57_q  & 
// !\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uREG|REG_mem~313_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~57_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1256_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1256 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y46_N3
dffeas \interface|uREG|REG_mem~121 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[25]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~121 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~377feeder (
// Equation(s):
// \interface|uREG|REG_mem~377feeder_combout  = \interface|Data_Write[25]~64_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[25]~64_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~377feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~377feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~377feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y46_N13
dffeas \interface|uREG|REG_mem~377 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~377feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~377 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~377 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1257 (
// Equation(s):
// \interface|uREG|REG_mem~1257_combout  = (\interface|uREG|REG_mem~1256_combout  & (((\interface|uREG|REG_mem~377_q )) # (!\interface|uIMEM|IMEM_mem~9_combout ))) # (!\interface|uREG|REG_mem~1256_combout  & (\interface|uIMEM|IMEM_mem~9_combout  & 
// (\interface|uREG|REG_mem~121_q )))

	.dataa(\interface|uREG|REG_mem~1256_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~121_q ),
	.datad(\interface|uREG|REG_mem~377_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1257_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1257 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1265 (
// Equation(s):
// \interface|uREG|REG_mem~1265_combout  = (\interface|uREG|REG_mem~1262_combout  & ((\interface|uREG|REG_mem~1264_combout ) # ((!\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uREG|REG_mem~1262_combout  & (((\interface|uIMEM|IMEM_mem~8_combout  & 
// \interface|uREG|REG_mem~1257_combout ))))

	.dataa(\interface|uREG|REG_mem~1264_combout ),
	.datab(\interface|uREG|REG_mem~1262_combout ),
	.datac(\interface|uIMEM|IMEM_mem~8_combout ),
	.datad(\interface|uREG|REG_mem~1257_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1265_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1265 .lut_mask = 16'hBC8C;
defparam \interface|uREG|REG_mem~1265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1808 (
// Equation(s):
// \interface|uREG|REG_mem~1808_combout  = (\interface|uPC|PC_current [4] & (((\interface|uREG|REG_mem~1265_combout )))) # (!\interface|uPC|PC_current [4] & ((\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~1255_combout )) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uREG|REG_mem~1265_combout )))))

	.dataa(\interface|uREG|REG_mem~1255_combout ),
	.datab(\interface|uPC|PC_current [4]),
	.datac(\interface|uIMEM|IMEM_mem~0_combout ),
	.datad(\interface|uREG|REG_mem~1265_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1808_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1808 .lut_mask = 16'hEF20;
defparam \interface|uREG|REG_mem~1808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N24
cycloneiv_lcell_comb \interface|ALU_operand_2[25]~17 (
// Equation(s):
// \interface|ALU_operand_2[25]~17_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~10_combout )) # (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1808_combout )))

	.dataa(\interface|ucontrol|WideOr2~0_combout ),
	.datab(\interface|uIMEM|IMEM_mem~10_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1808_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[25]~17_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[25]~17 .lut_mask = 16'hDD88;
defparam \interface|ALU_operand_2[25]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N20
cycloneiv_lcell_comb \interface|uALU|Add0~52 (
// Equation(s):
// \interface|uALU|Add0~52_combout  = ((\interface|ALU_operand_2[26]~16_combout  $ (\interface|uREG|REG_mem~1224_combout  $ (!\interface|uALU|Add0~51 )))) # (GND)
// \interface|uALU|Add0~53  = CARRY((\interface|ALU_operand_2[26]~16_combout  & ((\interface|uREG|REG_mem~1224_combout ) # (!\interface|uALU|Add0~51 ))) # (!\interface|ALU_operand_2[26]~16_combout  & (\interface|uREG|REG_mem~1224_combout  & 
// !\interface|uALU|Add0~51 )))

	.dataa(\interface|ALU_operand_2[26]~16_combout ),
	.datab(\interface|uREG|REG_mem~1224_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~51 ),
	.combout(\interface|uALU|Add0~52_combout ),
	.cout(\interface|uALU|Add0~53 ));
// synopsys translate_off
defparam \interface|uALU|Add0~52 .lut_mask = 16'h698E;
defparam \interface|uALU|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~218feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~218feeder_combout  = \interface|uREG|REG_mem~1807_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1807_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~218feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~218feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~218feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N3
dffeas \interface|uDMEM|DMEM_mem~218 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~218feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~218 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N31
dffeas \interface|uDMEM|DMEM_mem~250 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1807_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~250 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~250 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~186feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~186feeder_combout  = \interface|uREG|REG_mem~1807_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1807_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~186feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~186feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~186feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N25
dffeas \interface|uDMEM|DMEM_mem~186 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~186 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y51_N1
dffeas \interface|uDMEM|DMEM_mem~154 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1807_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~154 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~466 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~466_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~186_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~154_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~186_q ),
	.datac(\interface|uDMEM|DMEM_mem~154_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~466_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~466 .lut_mask = 16'hAAD8;
defparam \interface|uDMEM|DMEM_mem~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y51_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~467 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~467_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~466_combout  & ((\interface|uDMEM|DMEM_mem~250_q ))) # (!\interface|uDMEM|DMEM_mem~466_combout  & (\interface|uDMEM|DMEM_mem~218_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~466_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~218_q ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~250_q ),
	.datad(\interface|uDMEM|DMEM_mem~466_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~467_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~467 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~58feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~58feeder_combout  = \interface|uREG|REG_mem~1807_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1807_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~58feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~58feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~58feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y52_N25
dffeas \interface|uDMEM|DMEM_mem~58 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~58 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N3
dffeas \interface|uDMEM|DMEM_mem~122 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1807_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~122 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N14
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~90feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~90feeder_combout  = \interface|uREG|REG_mem~1807_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1807_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~90feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~90feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~90feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y49_N15
dffeas \interface|uDMEM|DMEM_mem~90 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~90 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y52_N13
dffeas \interface|uDMEM|DMEM_mem~26 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1807_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~26 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~468 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~468_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & (\interface|uDMEM|DMEM_mem~90_q )) # 
// (!\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~26_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~90_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~26_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~468_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~468 .lut_mask = 16'hEE30;
defparam \interface|uDMEM|DMEM_mem~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~469 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~469_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~468_combout  & ((\interface|uDMEM|DMEM_mem~122_q ))) # (!\interface|uDMEM|DMEM_mem~468_combout  & (\interface|uDMEM|DMEM_mem~58_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~468_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~58_q ),
	.datac(\interface|uDMEM|DMEM_mem~122_q ),
	.datad(\interface|uDMEM|DMEM_mem~468_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~469_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~469 .lut_mask = 16'hF588;
defparam \interface|uDMEM|DMEM_mem~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~470 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~470_combout  = (!\interface|uALU|Add0~6_combout  & ((\interface|uALU|Add0~4_combout  & (\interface|uDMEM|DMEM_mem~467_combout )) # (!\interface|uALU|Add0~4_combout  & ((\interface|uDMEM|DMEM_mem~469_combout )))))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uALU|Add0~4_combout ),
	.datac(\interface|uDMEM|DMEM_mem~467_combout ),
	.datad(\interface|uDMEM|DMEM_mem~469_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~470_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~470 .lut_mask = 16'h5140;
defparam \interface|uDMEM|DMEM_mem~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N30
cycloneiv_lcell_comb \interface|Data_Write[26]~35 (
// Equation(s):
// \interface|Data_Write[26]~35_combout  = (\interface|ucontrol|Decoder0~4_combout  & ((\interface|uDMEM|DMEM_mem~465_combout ) # ((\interface|uDMEM|DMEM_mem~470_combout )))) # (!\interface|ucontrol|Decoder0~4_combout  & (((\interface|uALU|Add0~52_combout 
// ))))

	.dataa(\interface|uDMEM|DMEM_mem~465_combout ),
	.datab(\interface|ucontrol|Decoder0~4_combout ),
	.datac(\interface|uALU|Add0~52_combout ),
	.datad(\interface|uDMEM|DMEM_mem~470_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[26]~35_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[26]~35 .lut_mask = 16'hFCB8;
defparam \interface|Data_Write[26]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y49_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~314feeder (
// Equation(s):
// \interface|uREG|REG_mem~314feeder_combout  = \interface|Data_Write[26]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[26]~35_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~314feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~314feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~314feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y49_N29
dffeas \interface|uREG|REG_mem~314 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~314feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~314 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y49_N25
dffeas \interface|uREG|REG_mem~378 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[26]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~378 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~378 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~122feeder (
// Equation(s):
// \interface|uREG|REG_mem~122feeder_combout  = \interface|Data_Write[26]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[26]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~122feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~122feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~122feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y49_N3
dffeas \interface|uREG|REG_mem~122 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~122 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y45_N7
dffeas \interface|uREG|REG_mem~58 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[26]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~58 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1235 (
// Equation(s):
// \interface|uREG|REG_mem~1235_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~122_q ) # ((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~58_q  & 
// !\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|uREG|REG_mem~122_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~58_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1235_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1235 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y49_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1236 (
// Equation(s):
// \interface|uREG|REG_mem~1236_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1235_combout  & ((\interface|uREG|REG_mem~378_q ))) # (!\interface|uREG|REG_mem~1235_combout  & (\interface|uREG|REG_mem~314_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1235_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~314_q ),
	.datac(\interface|uREG|REG_mem~378_q ),
	.datad(\interface|uREG|REG_mem~1235_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1236_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1236 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~442feeder (
// Equation(s):
// \interface|uREG|REG_mem~442feeder_combout  = \interface|Data_Write[26]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[26]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~442feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~442feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~442feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N21
dffeas \interface|uREG|REG_mem~442 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~442feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~442 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y52_N23
dffeas \interface|uREG|REG_mem~186 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[26]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~186 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~186 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1242 (
// Equation(s):
// \interface|uREG|REG_mem~1242_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~442_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~186_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~442_q ),
	.datac(\interface|uREG|REG_mem~186_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1242_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1242 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N21
dffeas \interface|uREG|REG_mem~506 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[26]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~506 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~506 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~250feeder (
// Equation(s):
// \interface|uREG|REG_mem~250feeder_combout  = \interface|Data_Write[26]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[26]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~250feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~250feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~250feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N3
dffeas \interface|uREG|REG_mem~250 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~250feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~250 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~250 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1243 (
// Equation(s):
// \interface|uREG|REG_mem~1243_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1242_combout  & (\interface|uREG|REG_mem~506_q )) # (!\interface|uREG|REG_mem~1242_combout  & ((\interface|uREG|REG_mem~250_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~1242_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~1242_combout ),
	.datac(\interface|uREG|REG_mem~506_q ),
	.datad(\interface|uREG|REG_mem~250_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1243_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1243 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~282feeder (
// Equation(s):
// \interface|uREG|REG_mem~282feeder_combout  = \interface|Data_Write[26]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[26]~35_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~282feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~282feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~282feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y46_N9
dffeas \interface|uREG|REG_mem~282 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~282feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~282 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~282 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N31
dffeas \interface|uREG|REG_mem~346 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[26]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~346 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~346 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y50_N17
dffeas \interface|uREG|REG_mem~90 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[26]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~90 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1239 (
// Equation(s):
// \interface|uREG|REG_mem~1239_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~90_q ) # (\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~26_q  & 
// ((!\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~26_q ),
	.datac(\interface|uREG|REG_mem~90_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1239_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1239 .lut_mask = 16'hAAE4;
defparam \interface|uREG|REG_mem~1239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y50_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1240 (
// Equation(s):
// \interface|uREG|REG_mem~1240_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1239_combout  & ((\interface|uREG|REG_mem~346_q ))) # (!\interface|uREG|REG_mem~1239_combout  & (\interface|uREG|REG_mem~282_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1239_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~282_q ),
	.datac(\interface|uREG|REG_mem~346_q ),
	.datad(\interface|uREG|REG_mem~1239_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1240_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1240 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~218feeder (
// Equation(s):
// \interface|uREG|REG_mem~218feeder_combout  = \interface|Data_Write[26]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[26]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~218feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~218feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~218feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y44_N9
dffeas \interface|uREG|REG_mem~218 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~218feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~218 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y47_N29
dffeas \interface|uREG|REG_mem~474 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[26]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~474 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~474 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~410feeder (
// Equation(s):
// \interface|uREG|REG_mem~410feeder_combout  = \interface|Data_Write[26]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[26]~35_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~410feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~410feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~410feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N31
dffeas \interface|uREG|REG_mem~410 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~410feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~410 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~410 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y44_N31
dffeas \interface|uREG|REG_mem~154 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[26]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~154 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1237 (
// Equation(s):
// \interface|uREG|REG_mem~1237_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~410_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~154_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~410_q ),
	.datac(\interface|uREG|REG_mem~154_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1237_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1237 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1238 (
// Equation(s):
// \interface|uREG|REG_mem~1238_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1237_combout  & ((\interface|uREG|REG_mem~474_q ))) # (!\interface|uREG|REG_mem~1237_combout  & (\interface|uREG|REG_mem~218_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1237_combout ))))

	.dataa(\interface|uREG|REG_mem~218_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~474_q ),
	.datad(\interface|uREG|REG_mem~1237_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1238_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1238 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1241 (
// Equation(s):
// \interface|uREG|REG_mem~1241_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uIMEM|IMEM_mem~1_combout )) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1238_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1240_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~1240_combout ),
	.datad(\interface|uREG|REG_mem~1238_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1241_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1241 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1244 (
// Equation(s):
// \interface|uREG|REG_mem~1244_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1241_combout  & ((\interface|uREG|REG_mem~1243_combout ))) # (!\interface|uREG|REG_mem~1241_combout  & (\interface|uREG|REG_mem~1236_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1241_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1236_combout ),
	.datac(\interface|uREG|REG_mem~1243_combout ),
	.datad(\interface|uREG|REG_mem~1241_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1244_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1244 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~986feeder (
// Equation(s):
// \interface|uREG|REG_mem~986feeder_combout  = \interface|Data_Write[26]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[26]~35_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~986feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~986feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~986feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y53_N29
dffeas \interface|uREG|REG_mem~986 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~986feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~986 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~986 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y53_N15
dffeas \interface|uREG|REG_mem~1018 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[26]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1018 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1018 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~890feeder (
// Equation(s):
// \interface|uREG|REG_mem~890feeder_combout  = \interface|Data_Write[26]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[26]~35_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~890feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~890feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~890feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N5
dffeas \interface|uREG|REG_mem~890 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~890feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~890 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~890 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y51_N27
dffeas \interface|uREG|REG_mem~858 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[26]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~858 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~858 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1232 (
// Equation(s):
// \interface|uREG|REG_mem~1232_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~890_q )) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~858_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~890_q ),
	.datac(\interface|uREG|REG_mem~858_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1232_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1232 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y53_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1233 (
// Equation(s):
// \interface|uREG|REG_mem~1233_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1232_combout  & ((\interface|uREG|REG_mem~1018_q ))) # (!\interface|uREG|REG_mem~1232_combout  & (\interface|uREG|REG_mem~986_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1232_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~986_q ),
	.datac(\interface|uREG|REG_mem~1018_q ),
	.datad(\interface|uREG|REG_mem~1232_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1233_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1233 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~666feeder (
// Equation(s):
// \interface|uREG|REG_mem~666feeder_combout  = \interface|Data_Write[26]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[26]~35_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~666feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~666feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~666feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N17
dffeas \interface|uREG|REG_mem~666 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~666feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~666 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~666 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N27
dffeas \interface|uREG|REG_mem~698 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[26]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~698 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~698 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~570feeder (
// Equation(s):
// \interface|uREG|REG_mem~570feeder_combout  = \interface|Data_Write[26]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[26]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~570feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~570feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~570feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N29
dffeas \interface|uREG|REG_mem~570 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~570feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~570 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~570 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N11
dffeas \interface|uREG|REG_mem~538 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[26]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~538 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~538 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1229 (
// Equation(s):
// \interface|uREG|REG_mem~1229_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~570_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~538_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~570_q ),
	.datac(\interface|uREG|REG_mem~538_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1229_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1229 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1230 (
// Equation(s):
// \interface|uREG|REG_mem~1230_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1229_combout  & ((\interface|uREG|REG_mem~698_q ))) # (!\interface|uREG|REG_mem~1229_combout  & (\interface|uREG|REG_mem~666_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1229_combout ))))

	.dataa(\interface|uREG|REG_mem~666_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~698_q ),
	.datad(\interface|uREG|REG_mem~1229_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1230_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1230 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~634feeder (
// Equation(s):
// \interface|uREG|REG_mem~634feeder_combout  = \interface|Data_Write[26]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[26]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~634feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~634feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~634feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N7
dffeas \interface|uREG|REG_mem~634 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~634feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~634 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~634 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~730feeder (
// Equation(s):
// \interface|uREG|REG_mem~730feeder_combout  = \interface|Data_Write[26]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[26]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~730feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~730feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~730feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N25
dffeas \interface|uREG|REG_mem~730 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~730feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~730 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~730 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N31
dffeas \interface|uREG|REG_mem~602 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[26]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~602 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~602 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1227 (
// Equation(s):
// \interface|uREG|REG_mem~1227_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~730_q )) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~602_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~730_q ),
	.datac(\interface|uREG|REG_mem~602_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1227_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1227 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N29
dffeas \interface|uREG|REG_mem~762 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[26]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~762 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~762 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1228 (
// Equation(s):
// \interface|uREG|REG_mem~1228_combout  = (\interface|uREG|REG_mem~1227_combout  & (((\interface|uREG|REG_mem~762_q ) # (!\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uREG|REG_mem~1227_combout  & (\interface|uREG|REG_mem~634_q  & 
// ((\interface|uIMEM|IMEM_mem~8_combout ))))

	.dataa(\interface|uREG|REG_mem~634_q ),
	.datab(\interface|uREG|REG_mem~1227_combout ),
	.datac(\interface|uREG|REG_mem~762_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1228_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1228 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1231 (
// Equation(s):
// \interface|uREG|REG_mem~1231_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout ) # ((\interface|uREG|REG_mem~1228_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (!\interface|uIMEM|IMEM_mem~5_combout  & 
// (\interface|uREG|REG_mem~1230_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~1230_combout ),
	.datad(\interface|uREG|REG_mem~1228_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1231_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1231 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~922feeder (
// Equation(s):
// \interface|uREG|REG_mem~922feeder_combout  = \interface|Data_Write[26]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[26]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~922feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~922feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~922feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N29
dffeas \interface|uREG|REG_mem~922 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~922feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~922 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~922 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y50_N23
dffeas \interface|uREG|REG_mem~954 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[26]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~954 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~954 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~826feeder (
// Equation(s):
// \interface|uREG|REG_mem~826feeder_combout  = \interface|Data_Write[26]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[26]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~826feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~826feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~826feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N27
dffeas \interface|uREG|REG_mem~826 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~826feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~826 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~826 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N17
dffeas \interface|uREG|REG_mem~794 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[26]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~794 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~794 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1225 (
// Equation(s):
// \interface|uREG|REG_mem~1225_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~826_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~794_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uREG|REG_mem~826_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~794_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1225_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1225 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1226 (
// Equation(s):
// \interface|uREG|REG_mem~1226_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1225_combout  & ((\interface|uREG|REG_mem~954_q ))) # (!\interface|uREG|REG_mem~1225_combout  & (\interface|uREG|REG_mem~922_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1225_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~922_q ),
	.datac(\interface|uREG|REG_mem~954_q ),
	.datad(\interface|uREG|REG_mem~1225_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1226_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1226 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1234 (
// Equation(s):
// \interface|uREG|REG_mem~1234_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1231_combout  & (\interface|uREG|REG_mem~1233_combout )) # (!\interface|uREG|REG_mem~1231_combout  & ((\interface|uREG|REG_mem~1226_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1231_combout ))))

	.dataa(\interface|uREG|REG_mem~1233_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~1231_combout ),
	.datad(\interface|uREG|REG_mem~1226_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1234_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1234 .lut_mask = 16'hBCB0;
defparam \interface|uREG|REG_mem~1234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1807 (
// Equation(s):
// \interface|uREG|REG_mem~1807_combout  = (\interface|uPC|PC_current [4] & (((\interface|uREG|REG_mem~1244_combout )))) # (!\interface|uPC|PC_current [4] & ((\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uREG|REG_mem~1234_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~1244_combout ))))

	.dataa(\interface|uPC|PC_current [4]),
	.datab(\interface|uIMEM|IMEM_mem~0_combout ),
	.datac(\interface|uREG|REG_mem~1244_combout ),
	.datad(\interface|uREG|REG_mem~1234_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1807_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1807 .lut_mask = 16'hF4B0;
defparam \interface|uREG|REG_mem~1807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N20
cycloneiv_lcell_comb \interface|ALU_operand_2[26]~16 (
// Equation(s):
// \interface|ALU_operand_2[26]~16_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~10_combout )) # (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1807_combout )))

	.dataa(\interface|ucontrol|WideOr2~0_combout ),
	.datab(\interface|uIMEM|IMEM_mem~10_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1807_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[26]~16_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[26]~16 .lut_mask = 16'hDD88;
defparam \interface|ALU_operand_2[26]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N22
cycloneiv_lcell_comb \interface|uALU|Add0~54 (
// Equation(s):
// \interface|uALU|Add0~54_combout  = (\interface|ALU_operand_2[27]~15_combout  & ((\interface|uREG|REG_mem~1203_combout  & (\interface|uALU|Add0~53  & VCC)) # (!\interface|uREG|REG_mem~1203_combout  & (!\interface|uALU|Add0~53 )))) # 
// (!\interface|ALU_operand_2[27]~15_combout  & ((\interface|uREG|REG_mem~1203_combout  & (!\interface|uALU|Add0~53 )) # (!\interface|uREG|REG_mem~1203_combout  & ((\interface|uALU|Add0~53 ) # (GND)))))
// \interface|uALU|Add0~55  = CARRY((\interface|ALU_operand_2[27]~15_combout  & (!\interface|uREG|REG_mem~1203_combout  & !\interface|uALU|Add0~53 )) # (!\interface|ALU_operand_2[27]~15_combout  & ((!\interface|uALU|Add0~53 ) # 
// (!\interface|uREG|REG_mem~1203_combout ))))

	.dataa(\interface|ALU_operand_2[27]~15_combout ),
	.datab(\interface|uREG|REG_mem~1203_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~53 ),
	.combout(\interface|uALU|Add0~54_combout ),
	.cout(\interface|uALU|Add0~55 ));
// synopsys translate_off
defparam \interface|uALU|Add0~54 .lut_mask = 16'h9617;
defparam \interface|uALU|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N14
cycloneiv_lcell_comb \interface|Data_Write[27]~34 (
// Equation(s):
// \interface|Data_Write[27]~34_combout  = (\interface|ucontrol|Decoder0~4_combout  & ((\interface|uDMEM|DMEM_mem~477_combout ) # ((\interface|uDMEM|DMEM_mem~472_combout )))) # (!\interface|ucontrol|Decoder0~4_combout  & (((\interface|uALU|Add0~54_combout 
// ))))

	.dataa(\interface|ucontrol|Decoder0~4_combout ),
	.datab(\interface|uDMEM|DMEM_mem~477_combout ),
	.datac(\interface|uDMEM|DMEM_mem~472_combout ),
	.datad(\interface|uALU|Add0~54_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[27]~34_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[27]~34 .lut_mask = 16'hFDA8;
defparam \interface|Data_Write[27]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N23
dffeas \interface|uREG|REG_mem~859 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~859 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~859 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~987feeder (
// Equation(s):
// \interface|uREG|REG_mem~987feeder_combout  = \interface|Data_Write[27]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[27]~34_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~987feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~987feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~987feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N21
dffeas \interface|uREG|REG_mem~987 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~987feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~987 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~987 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1211 (
// Equation(s):
// \interface|uREG|REG_mem~1211_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout ) # ((\interface|uREG|REG_mem~987_q )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (!\interface|uIMEM|IMEM_mem~8_combout  & 
// (\interface|uREG|REG_mem~859_q )))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~859_q ),
	.datad(\interface|uREG|REG_mem~987_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1211_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1211 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y52_N1
dffeas \interface|uREG|REG_mem~1019 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1019 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1019 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y51_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~891feeder (
// Equation(s):
// \interface|uREG|REG_mem~891feeder_combout  = \interface|Data_Write[27]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[27]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~891feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~891feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~891feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y51_N9
dffeas \interface|uREG|REG_mem~891 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~891feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~891 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~891 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y52_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1212 (
// Equation(s):
// \interface|uREG|REG_mem~1212_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1211_combout  & (\interface|uREG|REG_mem~1019_q )) # (!\interface|uREG|REG_mem~1211_combout  & ((\interface|uREG|REG_mem~891_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~1211_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1211_combout ),
	.datac(\interface|uREG|REG_mem~1019_q ),
	.datad(\interface|uREG|REG_mem~891_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1212_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1212 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N25
dffeas \interface|uREG|REG_mem~763 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~763 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~763 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N9
dffeas \interface|uREG|REG_mem~731 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~731 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~731 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~635feeder (
// Equation(s):
// \interface|uREG|REG_mem~635feeder_combout  = \interface|Data_Write[27]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[27]~34_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~635feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~635feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~635feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y52_N29
dffeas \interface|uREG|REG_mem~635 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~635feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~635 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~635 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N7
dffeas \interface|uREG|REG_mem~603 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~603 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~603 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1204 (
// Equation(s):
// \interface|uREG|REG_mem~1204_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~635_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~603_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~635_q ),
	.datac(\interface|uREG|REG_mem~603_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1204_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1204 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1205 (
// Equation(s):
// \interface|uREG|REG_mem~1205_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1204_combout  & (\interface|uREG|REG_mem~763_q )) # (!\interface|uREG|REG_mem~1204_combout  & ((\interface|uREG|REG_mem~731_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1204_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~763_q ),
	.datac(\interface|uREG|REG_mem~731_q ),
	.datad(\interface|uREG|REG_mem~1204_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1205_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1205 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~827feeder (
// Equation(s):
// \interface|uREG|REG_mem~827feeder_combout  = \interface|Data_Write[27]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[27]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~827feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~827feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~827feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N25
dffeas \interface|uREG|REG_mem~827 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~827feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~827 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~827 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y50_N23
dffeas \interface|uREG|REG_mem~955 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~955 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~955 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y51_N17
dffeas \interface|uREG|REG_mem~795 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~795 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~795 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~923feeder (
// Equation(s):
// \interface|uREG|REG_mem~923feeder_combout  = \interface|Data_Write[27]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[27]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~923feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~923feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~923feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y50_N1
dffeas \interface|uREG|REG_mem~923 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~923feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~923 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~923 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1206 (
// Equation(s):
// \interface|uREG|REG_mem~1206_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uIMEM|IMEM_mem~1_combout )) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~923_q ))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~795_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~795_q ),
	.datad(\interface|uREG|REG_mem~923_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1206_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1206 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y50_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1207 (
// Equation(s):
// \interface|uREG|REG_mem~1207_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1206_combout  & ((\interface|uREG|REG_mem~955_q ))) # (!\interface|uREG|REG_mem~1206_combout  & (\interface|uREG|REG_mem~827_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1206_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~827_q ),
	.datac(\interface|uREG|REG_mem~955_q ),
	.datad(\interface|uREG|REG_mem~1206_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1207_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1207 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~571feeder (
// Equation(s):
// \interface|uREG|REG_mem~571feeder_combout  = \interface|Data_Write[27]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[27]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~571feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~571feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~571feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N13
dffeas \interface|uREG|REG_mem~571 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~571feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~571 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~571 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N15
dffeas \interface|uREG|REG_mem~539 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~539 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~539 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1208 (
// Equation(s):
// \interface|uREG|REG_mem~1208_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~571_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~539_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~571_q ),
	.datac(\interface|uREG|REG_mem~539_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1208_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1208 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N3
dffeas \interface|uREG|REG_mem~699 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~699 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~699 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~667feeder (
// Equation(s):
// \interface|uREG|REG_mem~667feeder_combout  = \interface|Data_Write[27]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[27]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~667feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~667feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~667feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N25
dffeas \interface|uREG|REG_mem~667 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~667feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~667 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~667 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1209 (
// Equation(s):
// \interface|uREG|REG_mem~1209_combout  = (\interface|uREG|REG_mem~1208_combout  & (((\interface|uREG|REG_mem~699_q )) # (!\interface|uIMEM|IMEM_mem~1_combout ))) # (!\interface|uREG|REG_mem~1208_combout  & (\interface|uIMEM|IMEM_mem~1_combout  & 
// ((\interface|uREG|REG_mem~667_q ))))

	.dataa(\interface|uREG|REG_mem~1208_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~699_q ),
	.datad(\interface|uREG|REG_mem~667_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1209_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1209 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1210 (
// Equation(s):
// \interface|uREG|REG_mem~1210_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~1207_combout )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1209_combout )))))

	.dataa(\interface|uREG|REG_mem~1207_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uIMEM|IMEM_mem~5_combout ),
	.datad(\interface|uREG|REG_mem~1209_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1210_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1210 .lut_mask = 16'hE3E0;
defparam \interface|uREG|REG_mem~1210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1213 (
// Equation(s):
// \interface|uREG|REG_mem~1213_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1210_combout  & (\interface|uREG|REG_mem~1212_combout )) # (!\interface|uREG|REG_mem~1210_combout  & ((\interface|uREG|REG_mem~1205_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1210_combout ))))

	.dataa(\interface|uREG|REG_mem~1212_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~1205_combout ),
	.datad(\interface|uREG|REG_mem~1210_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1213_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1213 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y47_N31
dffeas \interface|uREG|REG_mem~59 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~59 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1214 (
// Equation(s):
// \interface|uREG|REG_mem~1214_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~315_q ) # ((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~59_q  & 
// !\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~315_q ),
	.datac(\interface|uREG|REG_mem~59_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1214_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1214 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y46_N15
dffeas \interface|uREG|REG_mem~123 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~123 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~379feeder (
// Equation(s):
// \interface|uREG|REG_mem~379feeder_combout  = \interface|Data_Write[27]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[27]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~379feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~379feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~379feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y46_N21
dffeas \interface|uREG|REG_mem~379 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~379feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~379 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~379 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1215 (
// Equation(s):
// \interface|uREG|REG_mem~1215_combout  = (\interface|uREG|REG_mem~1214_combout  & (((\interface|uREG|REG_mem~379_q )) # (!\interface|uIMEM|IMEM_mem~9_combout ))) # (!\interface|uREG|REG_mem~1214_combout  & (\interface|uIMEM|IMEM_mem~9_combout  & 
// (\interface|uREG|REG_mem~123_q )))

	.dataa(\interface|uREG|REG_mem~1214_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~123_q ),
	.datad(\interface|uREG|REG_mem~379_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1215_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1215 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N11
dffeas \interface|uREG|REG_mem~187 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~187 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~187 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~251feeder (
// Equation(s):
// \interface|uREG|REG_mem~251feeder_combout  = \interface|Data_Write[27]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[27]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~251feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~251feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~251feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N17
dffeas \interface|uREG|REG_mem~251 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~251feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~251 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~251 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1221 (
// Equation(s):
// \interface|uREG|REG_mem~1221_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout ) # ((\interface|uREG|REG_mem~251_q )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (!\interface|uIMEM|IMEM_mem~5_combout  & 
// (\interface|uREG|REG_mem~187_q )))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~187_q ),
	.datad(\interface|uREG|REG_mem~251_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1221_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1221 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~443feeder (
// Equation(s):
// \interface|uREG|REG_mem~443feeder_combout  = \interface|Data_Write[27]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[27]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~443feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~443feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~443feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N13
dffeas \interface|uREG|REG_mem~443 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~443feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~443 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~443 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y48_N29
dffeas \interface|uREG|REG_mem~507 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~507 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~507 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y48_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1222 (
// Equation(s):
// \interface|uREG|REG_mem~1222_combout  = (\interface|uREG|REG_mem~1221_combout  & (((\interface|uREG|REG_mem~507_q ) # (!\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uREG|REG_mem~1221_combout  & (\interface|uREG|REG_mem~443_q  & 
// ((\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|uREG|REG_mem~1221_combout ),
	.datab(\interface|uREG|REG_mem~443_q ),
	.datac(\interface|uREG|REG_mem~507_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1222_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1222 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N13
dffeas \interface|uREG|REG_mem~91 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~91 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y44_N13
dffeas \interface|uREG|REG_mem~347 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~347 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~347 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y43_N7
dffeas \interface|uREG|REG_mem~283 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~283 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1218 (
// Equation(s):
// \interface|uREG|REG_mem~1218_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~283_q ) # (\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~27_q  & 
// ((!\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~27_q ),
	.datac(\interface|uREG|REG_mem~283_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1218_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1218 .lut_mask = 16'hAAE4;
defparam \interface|uREG|REG_mem~1218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1219 (
// Equation(s):
// \interface|uREG|REG_mem~1219_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1218_combout  & ((\interface|uREG|REG_mem~347_q ))) # (!\interface|uREG|REG_mem~1218_combout  & (\interface|uREG|REG_mem~91_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1218_combout ))))

	.dataa(\interface|uREG|REG_mem~91_q ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~347_q ),
	.datad(\interface|uREG|REG_mem~1218_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1219_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1219 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y46_N25
dffeas \interface|uREG|REG_mem~411 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~411 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~411 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y44_N29
dffeas \interface|uREG|REG_mem~475 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~475 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~475 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y46_N7
dffeas \interface|uREG|REG_mem~155 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~155 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y46_N25
dffeas \interface|uREG|REG_mem~219 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[27]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~219 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1216 (
// Equation(s):
// \interface|uREG|REG_mem~1216_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uIMEM|IMEM_mem~9_combout )) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~219_q ))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~155_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\interface|uREG|REG_mem~155_q ),
	.datad(\interface|uREG|REG_mem~219_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1216_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1216 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1217 (
// Equation(s):
// \interface|uREG|REG_mem~1217_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1216_combout  & ((\interface|uREG|REG_mem~475_q ))) # (!\interface|uREG|REG_mem~1216_combout  & (\interface|uREG|REG_mem~411_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1216_combout ))))

	.dataa(\interface|uREG|REG_mem~411_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~475_q ),
	.datad(\interface|uREG|REG_mem~1216_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1217_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1217 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1220 (
// Equation(s):
// \interface|uREG|REG_mem~1220_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uIMEM|IMEM_mem~8_combout ) # (\interface|uREG|REG_mem~1217_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1219_combout  & 
// (!\interface|uIMEM|IMEM_mem~8_combout )))

	.dataa(\interface|uREG|REG_mem~1219_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uIMEM|IMEM_mem~8_combout ),
	.datad(\interface|uREG|REG_mem~1217_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1220_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1220 .lut_mask = 16'hCEC2;
defparam \interface|uREG|REG_mem~1220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1223 (
// Equation(s):
// \interface|uREG|REG_mem~1223_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1220_combout  & ((\interface|uREG|REG_mem~1222_combout ))) # (!\interface|uREG|REG_mem~1220_combout  & (\interface|uREG|REG_mem~1215_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1220_combout ))))

	.dataa(\interface|uREG|REG_mem~1215_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~1222_combout ),
	.datad(\interface|uREG|REG_mem~1220_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1223_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1223 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1806 (
// Equation(s):
// \interface|uREG|REG_mem~1806_combout  = (\interface|uPC|PC_current [4] & (((\interface|uREG|REG_mem~1223_combout )))) # (!\interface|uPC|PC_current [4] & ((\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~1213_combout )) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uREG|REG_mem~1223_combout )))))

	.dataa(\interface|uREG|REG_mem~1213_combout ),
	.datab(\interface|uPC|PC_current [4]),
	.datac(\interface|uIMEM|IMEM_mem~0_combout ),
	.datad(\interface|uREG|REG_mem~1223_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1806_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1806 .lut_mask = 16'hEF20;
defparam \interface|uREG|REG_mem~1806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
cycloneiv_lcell_comb \interface|ALU_operand_2[27]~15 (
// Equation(s):
// \interface|ALU_operand_2[27]~15_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~10_combout )) # (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1806_combout )))

	.dataa(\interface|ucontrol|WideOr2~0_combout ),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem~10_combout ),
	.datad(\interface|uREG|REG_mem~1806_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[27]~15_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[27]~15 .lut_mask = 16'hF5A0;
defparam \interface|ALU_operand_2[27]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N24
cycloneiv_lcell_comb \interface|uALU|Add0~56 (
// Equation(s):
// \interface|uALU|Add0~56_combout  = ((\interface|ALU_operand_2[28]~14_combout  $ (\interface|uREG|REG_mem~1182_combout  $ (!\interface|uALU|Add0~55 )))) # (GND)
// \interface|uALU|Add0~57  = CARRY((\interface|ALU_operand_2[28]~14_combout  & ((\interface|uREG|REG_mem~1182_combout ) # (!\interface|uALU|Add0~55 ))) # (!\interface|ALU_operand_2[28]~14_combout  & (\interface|uREG|REG_mem~1182_combout  & 
// !\interface|uALU|Add0~55 )))

	.dataa(\interface|ALU_operand_2[28]~14_combout ),
	.datab(\interface|uREG|REG_mem~1182_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~55 ),
	.combout(\interface|uALU|Add0~56_combout ),
	.cout(\interface|uALU|Add0~57 ));
// synopsys translate_off
defparam \interface|uALU|Add0~56 .lut_mask = 16'h698E;
defparam \interface|uALU|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N22
cycloneiv_lcell_comb \interface|Data_Write[28]~33 (
// Equation(s):
// \interface|Data_Write[28]~33_combout  = (\interface|ucontrol|Decoder0~4_combout  & ((\interface|uDMEM|DMEM_mem~636_combout ) # ((\interface|uDMEM|DMEM_mem~512_combout )))) # (!\interface|ucontrol|Decoder0~4_combout  & (((\interface|uALU|Add0~56_combout 
// ))))

	.dataa(\interface|ucontrol|Decoder0~4_combout ),
	.datab(\interface|uDMEM|DMEM_mem~636_combout ),
	.datac(\interface|uDMEM|DMEM_mem~512_combout ),
	.datad(\interface|uALU|Add0~56_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[28]~33_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[28]~33 .lut_mask = 16'hFDA8;
defparam \interface|Data_Write[28]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~252feeder (
// Equation(s):
// \interface|uREG|REG_mem~252feeder_combout  = \interface|Data_Write[28]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[28]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~252feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~252feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~252feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N5
dffeas \interface|uREG|REG_mem~252 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~252feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~252 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N27
dffeas \interface|uREG|REG_mem~508 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[28]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~508 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~508 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y52_N27
dffeas \interface|uREG|REG_mem~188 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[28]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~188 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~188 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~444feeder (
// Equation(s):
// \interface|uREG|REG_mem~444feeder_combout  = \interface|Data_Write[28]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[28]~33_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~444feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~444feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~444feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y52_N13
dffeas \interface|uREG|REG_mem~444 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~444feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~444 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~444 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y52_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1200 (
// Equation(s):
// \interface|uREG|REG_mem~1200_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uIMEM|IMEM_mem~5_combout )) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~444_q ))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~188_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~188_q ),
	.datad(\interface|uREG|REG_mem~444_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1200_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1200 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1201 (
// Equation(s):
// \interface|uREG|REG_mem~1201_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1200_combout  & ((\interface|uREG|REG_mem~508_q ))) # (!\interface|uREG|REG_mem~1200_combout  & (\interface|uREG|REG_mem~252_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1200_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~252_q ),
	.datac(\interface|uREG|REG_mem~508_q ),
	.datad(\interface|uREG|REG_mem~1200_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1201_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1201 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y45_N5
dffeas \interface|uREG|REG_mem~220 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[28]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~220 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y45_N27
dffeas \interface|uREG|REG_mem~476 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[28]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~476 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~476 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~412feeder (
// Equation(s):
// \interface|uREG|REG_mem~412feeder_combout  = \interface|Data_Write[28]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[28]~33_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~412feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~412feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~412feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N1
dffeas \interface|uREG|REG_mem~412 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~412feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~412 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~412 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N23
dffeas \interface|uREG|REG_mem~156 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[28]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~156 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1195 (
// Equation(s):
// \interface|uREG|REG_mem~1195_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~412_q ) # ((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~156_q  & 
// !\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~412_q ),
	.datac(\interface|uREG|REG_mem~156_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1195_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1195 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1196 (
// Equation(s):
// \interface|uREG|REG_mem~1196_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1195_combout  & ((\interface|uREG|REG_mem~476_q ))) # (!\interface|uREG|REG_mem~1195_combout  & (\interface|uREG|REG_mem~220_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1195_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~220_q ),
	.datac(\interface|uREG|REG_mem~476_q ),
	.datad(\interface|uREG|REG_mem~1195_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1196_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1196 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N27
dffeas \interface|uREG|REG_mem~92 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[28]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~92 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~92 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1197 (
// Equation(s):
// \interface|uREG|REG_mem~1197_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~92_q ))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~28_q ))))

	.dataa(\interface|uREG|REG_mem~28_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~92_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1197_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1197 .lut_mask = 16'hFC22;
defparam \interface|uREG|REG_mem~1197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N21
dffeas \interface|uREG|REG_mem~348 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[28]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~348 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~348 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y49_N25
dffeas \interface|uREG|REG_mem~284 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[28]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~284 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~284 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1198 (
// Equation(s):
// \interface|uREG|REG_mem~1198_combout  = (\interface|uREG|REG_mem~1197_combout  & (((\interface|uREG|REG_mem~348_q )) # (!\interface|uIMEM|IMEM_mem~5_combout ))) # (!\interface|uREG|REG_mem~1197_combout  & (\interface|uIMEM|IMEM_mem~5_combout  & 
// ((\interface|uREG|REG_mem~284_q ))))

	.dataa(\interface|uREG|REG_mem~1197_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~348_q ),
	.datad(\interface|uREG|REG_mem~284_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1198_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1198 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1199 (
// Equation(s):
// \interface|uREG|REG_mem~1199_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uIMEM|IMEM_mem~1_combout )) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1196_combout )) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1198_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~1196_combout ),
	.datad(\interface|uREG|REG_mem~1198_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1199_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1199 .lut_mask = 16'hD9C8;
defparam \interface|uREG|REG_mem~1199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y48_N21
dffeas \interface|uREG|REG_mem~60 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[28]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~60 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~124feeder (
// Equation(s):
// \interface|uREG|REG_mem~124feeder_combout  = \interface|Data_Write[28]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[28]~33_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~124feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~124feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~124feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N21
dffeas \interface|uREG|REG_mem~124 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~124 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y48_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1193 (
// Equation(s):
// \interface|uREG|REG_mem~1193_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout ) # ((\interface|uREG|REG_mem~124_q )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (!\interface|uIMEM|IMEM_mem~5_combout  & 
// (\interface|uREG|REG_mem~60_q )))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~60_q ),
	.datad(\interface|uREG|REG_mem~124_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1193_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1193 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y48_N1
dffeas \interface|uREG|REG_mem~380 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[28]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~380 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~380 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y48_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1194 (
// Equation(s):
// \interface|uREG|REG_mem~1194_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1193_combout  & (\interface|uREG|REG_mem~380_q )) # (!\interface|uREG|REG_mem~1193_combout  & ((\interface|uREG|REG_mem~316_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~1193_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~1193_combout ),
	.datac(\interface|uREG|REG_mem~380_q ),
	.datad(\interface|uREG|REG_mem~316_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1194_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1194 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1202 (
// Equation(s):
// \interface|uREG|REG_mem~1202_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1199_combout  & (\interface|uREG|REG_mem~1201_combout )) # (!\interface|uREG|REG_mem~1199_combout  & ((\interface|uREG|REG_mem~1194_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1199_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1201_combout ),
	.datac(\interface|uREG|REG_mem~1199_combout ),
	.datad(\interface|uREG|REG_mem~1194_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1202_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1202 .lut_mask = 16'hDAD0;
defparam \interface|uREG|REG_mem~1202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~988feeder (
// Equation(s):
// \interface|uREG|REG_mem~988feeder_combout  = \interface|Data_Write[28]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[28]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~988feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~988feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~988feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y52_N21
dffeas \interface|uREG|REG_mem~988 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~988feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~988 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~988 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y52_N11
dffeas \interface|uREG|REG_mem~1020 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[28]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1020 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1020 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~892feeder (
// Equation(s):
// \interface|uREG|REG_mem~892feeder_combout  = \interface|Data_Write[28]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[28]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~892feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~892feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~892feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N25
dffeas \interface|uREG|REG_mem~892 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~892feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~892 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~892 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y50_N15
dffeas \interface|uREG|REG_mem~860 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[28]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~860 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~860 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1190 (
// Equation(s):
// \interface|uREG|REG_mem~1190_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~892_q )) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~860_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~892_q ),
	.datac(\interface|uREG|REG_mem~860_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1190_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1190 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1191 (
// Equation(s):
// \interface|uREG|REG_mem~1191_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1190_combout  & ((\interface|uREG|REG_mem~1020_q ))) # (!\interface|uREG|REG_mem~1190_combout  & (\interface|uREG|REG_mem~988_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1190_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~988_q ),
	.datac(\interface|uREG|REG_mem~1020_q ),
	.datad(\interface|uREG|REG_mem~1190_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1191_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1191 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~924feeder (
// Equation(s):
// \interface|uREG|REG_mem~924feeder_combout  = \interface|Data_Write[28]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[28]~33_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~924feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~924feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~924feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N9
dffeas \interface|uREG|REG_mem~924 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~924feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~924 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~924 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y50_N11
dffeas \interface|uREG|REG_mem~956 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[28]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~956 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~956 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~828feeder (
// Equation(s):
// \interface|uREG|REG_mem~828feeder_combout  = \interface|Data_Write[28]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[28]~33_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~828feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~828feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~828feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N31
dffeas \interface|uREG|REG_mem~828 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~828feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~828 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~828 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N25
dffeas \interface|uREG|REG_mem~796 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[28]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~796 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~796 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1183 (
// Equation(s):
// \interface|uREG|REG_mem~1183_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~828_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~796_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uREG|REG_mem~828_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~796_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1183_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1183 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1184 (
// Equation(s):
// \interface|uREG|REG_mem~1184_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1183_combout  & ((\interface|uREG|REG_mem~956_q ))) # (!\interface|uREG|REG_mem~1183_combout  & (\interface|uREG|REG_mem~924_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1183_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~924_q ),
	.datac(\interface|uREG|REG_mem~956_q ),
	.datad(\interface|uREG|REG_mem~1183_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1184_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1184 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~668feeder (
// Equation(s):
// \interface|uREG|REG_mem~668feeder_combout  = \interface|Data_Write[28]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[28]~33_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~668feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~668feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~668feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N29
dffeas \interface|uREG|REG_mem~668 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~668feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~668 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~668 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N23
dffeas \interface|uREG|REG_mem~700 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[28]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~700 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~700 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~572feeder (
// Equation(s):
// \interface|uREG|REG_mem~572feeder_combout  = \interface|Data_Write[28]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[28]~33_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~572feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~572feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~572feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y43_N1
dffeas \interface|uREG|REG_mem~572 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~572feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~572 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~572 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y43_N3
dffeas \interface|uREG|REG_mem~540 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[28]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~540 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~540 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1187 (
// Equation(s):
// \interface|uREG|REG_mem~1187_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~572_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~540_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~572_q ),
	.datac(\interface|uREG|REG_mem~540_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1187_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1187 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1188 (
// Equation(s):
// \interface|uREG|REG_mem~1188_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1187_combout  & ((\interface|uREG|REG_mem~700_q ))) # (!\interface|uREG|REG_mem~1187_combout  & (\interface|uREG|REG_mem~668_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1187_combout ))))

	.dataa(\interface|uREG|REG_mem~668_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~700_q ),
	.datad(\interface|uREG|REG_mem~1187_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1188_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1188 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~636feeder (
// Equation(s):
// \interface|uREG|REG_mem~636feeder_combout  = \interface|Data_Write[28]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[28]~33_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~636feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~636feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~636feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N17
dffeas \interface|uREG|REG_mem~636 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~636feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~636 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~636 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y52_N31
dffeas \interface|uREG|REG_mem~764 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[28]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~764 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~764 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~732feeder (
// Equation(s):
// \interface|uREG|REG_mem~732feeder_combout  = \interface|Data_Write[28]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[28]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~732feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~732feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~732feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y52_N21
dffeas \interface|uREG|REG_mem~732 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~732feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~732 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~732 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N15
dffeas \interface|uREG|REG_mem~604 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[28]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~604 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~604 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1185 (
// Equation(s):
// \interface|uREG|REG_mem~1185_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~732_q )) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~604_q )))))

	.dataa(\interface|uREG|REG_mem~732_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~604_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1185_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1185 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1186 (
// Equation(s):
// \interface|uREG|REG_mem~1186_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1185_combout  & ((\interface|uREG|REG_mem~764_q ))) # (!\interface|uREG|REG_mem~1185_combout  & (\interface|uREG|REG_mem~636_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1185_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~636_q ),
	.datac(\interface|uREG|REG_mem~764_q ),
	.datad(\interface|uREG|REG_mem~1185_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1186_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1186 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1189 (
// Equation(s):
// \interface|uREG|REG_mem~1189_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout ) # ((\interface|uREG|REG_mem~1186_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (!\interface|uIMEM|IMEM_mem~5_combout  & 
// (\interface|uREG|REG_mem~1188_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~1188_combout ),
	.datad(\interface|uREG|REG_mem~1186_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1189_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1189 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1192 (
// Equation(s):
// \interface|uREG|REG_mem~1192_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1189_combout  & (\interface|uREG|REG_mem~1191_combout )) # (!\interface|uREG|REG_mem~1189_combout  & ((\interface|uREG|REG_mem~1184_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1189_combout ))))

	.dataa(\interface|uREG|REG_mem~1191_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~1184_combout ),
	.datad(\interface|uREG|REG_mem~1189_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1192_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1192 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1805 (
// Equation(s):
// \interface|uREG|REG_mem~1805_combout  = (\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uPC|PC_current [4] & (\interface|uREG|REG_mem~1202_combout )) # (!\interface|uPC|PC_current [4] & ((\interface|uREG|REG_mem~1192_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~1202_combout ))

	.dataa(\interface|uREG|REG_mem~1202_combout ),
	.datab(\interface|uIMEM|IMEM_mem~0_combout ),
	.datac(\interface|uPC|PC_current [4]),
	.datad(\interface|uREG|REG_mem~1192_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1805_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1805 .lut_mask = 16'hAEA2;
defparam \interface|uREG|REG_mem~1805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N4
cycloneiv_lcell_comb \interface|ALU_operand_2[28]~14 (
// Equation(s):
// \interface|ALU_operand_2[28]~14_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~10_combout )) # (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1805_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~10_combout ),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1805_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[28]~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[28]~14 .lut_mask = 16'hBB88;
defparam \interface|ALU_operand_2[28]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N26
cycloneiv_lcell_comb \interface|uALU|Add0~58 (
// Equation(s):
// \interface|uALU|Add0~58_combout  = (\interface|ALU_operand_2[29]~13_combout  & ((\interface|uREG|REG_mem~1161_combout  & (\interface|uALU|Add0~57  & VCC)) # (!\interface|uREG|REG_mem~1161_combout  & (!\interface|uALU|Add0~57 )))) # 
// (!\interface|ALU_operand_2[29]~13_combout  & ((\interface|uREG|REG_mem~1161_combout  & (!\interface|uALU|Add0~57 )) # (!\interface|uREG|REG_mem~1161_combout  & ((\interface|uALU|Add0~57 ) # (GND)))))
// \interface|uALU|Add0~59  = CARRY((\interface|ALU_operand_2[29]~13_combout  & (!\interface|uREG|REG_mem~1161_combout  & !\interface|uALU|Add0~57 )) # (!\interface|ALU_operand_2[29]~13_combout  & ((!\interface|uALU|Add0~57 ) # 
// (!\interface|uREG|REG_mem~1161_combout ))))

	.dataa(\interface|ALU_operand_2[29]~13_combout ),
	.datab(\interface|uREG|REG_mem~1161_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~57 ),
	.combout(\interface|uALU|Add0~58_combout ),
	.cout(\interface|uALU|Add0~59 ));
// synopsys translate_off
defparam \interface|uALU|Add0~58 .lut_mask = 16'h9617;
defparam \interface|uALU|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N22
cycloneiv_lcell_comb \interface|Data_Write[29]~32 (
// Equation(s):
// \interface|Data_Write[29]~32_combout  = (\interface|ucontrol|Decoder0~4_combout  & ((\interface|uDMEM|DMEM_mem~514_combout ) # ((\interface|uDMEM|DMEM_mem~519_combout )))) # (!\interface|ucontrol|Decoder0~4_combout  & (((\interface|uALU|Add0~58_combout 
// ))))

	.dataa(\interface|uDMEM|DMEM_mem~514_combout ),
	.datab(\interface|ucontrol|Decoder0~4_combout ),
	.datac(\interface|uDMEM|DMEM_mem~519_combout ),
	.datad(\interface|uALU|Add0~58_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[29]~32_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[29]~32 .lut_mask = 16'hFBC8;
defparam \interface|Data_Write[29]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1021feeder (
// Equation(s):
// \interface|uREG|REG_mem~1021feeder_combout  = \interface|Data_Write[29]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[29]~32_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1021feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1021feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~1021feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N3
dffeas \interface|uREG|REG_mem~1021 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~1021feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1021 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1021 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y51_N29
dffeas \interface|uREG|REG_mem~893 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[29]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~893 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~893 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~989feeder (
// Equation(s):
// \interface|uREG|REG_mem~989feeder_combout  = \interface|Data_Write[29]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[29]~32_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~989feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~989feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~989feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N9
dffeas \interface|uREG|REG_mem~989 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~989feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~989 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~989 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y51_N19
dffeas \interface|uREG|REG_mem~861 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[29]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~861 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~861 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1169 (
// Equation(s):
// \interface|uREG|REG_mem~1169_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~989_q )) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~861_q )))))

	.dataa(\interface|uREG|REG_mem~989_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~861_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1169_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1169 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1170 (
// Equation(s):
// \interface|uREG|REG_mem~1170_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1169_combout  & (\interface|uREG|REG_mem~1021_q )) # (!\interface|uREG|REG_mem~1169_combout  & ((\interface|uREG|REG_mem~893_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1169_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~1021_q ),
	.datac(\interface|uREG|REG_mem~893_q ),
	.datad(\interface|uREG|REG_mem~1169_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1170_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1170 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~765feeder (
// Equation(s):
// \interface|uREG|REG_mem~765feeder_combout  = \interface|Data_Write[29]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[29]~32_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~765feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~765feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~765feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N11
dffeas \interface|uREG|REG_mem~765 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~765feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~765 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~765 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N29
dffeas \interface|uREG|REG_mem~733 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[29]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~733 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~733 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~637feeder (
// Equation(s):
// \interface|uREG|REG_mem~637feeder_combout  = \interface|Data_Write[29]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[29]~32_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~637feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~637feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~637feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N5
dffeas \interface|uREG|REG_mem~637 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~637feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~637 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~637 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y52_N19
dffeas \interface|uREG|REG_mem~605 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[29]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~605 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~605 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1162 (
// Equation(s):
// \interface|uREG|REG_mem~1162_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~637_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~605_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~637_q ),
	.datac(\interface|uREG|REG_mem~605_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1162_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1162 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y52_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1163 (
// Equation(s):
// \interface|uREG|REG_mem~1163_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1162_combout  & (\interface|uREG|REG_mem~765_q )) # (!\interface|uREG|REG_mem~1162_combout  & ((\interface|uREG|REG_mem~733_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1162_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~765_q ),
	.datac(\interface|uREG|REG_mem~733_q ),
	.datad(\interface|uREG|REG_mem~1162_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1163_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1163 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~669feeder (
// Equation(s):
// \interface|uREG|REG_mem~669feeder_combout  = \interface|Data_Write[29]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[29]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~669feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~669feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~669feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N5
dffeas \interface|uREG|REG_mem~669 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~669feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~669 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~669 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N15
dffeas \interface|uREG|REG_mem~701 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[29]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~701 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~701 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~573feeder (
// Equation(s):
// \interface|uREG|REG_mem~573feeder_combout  = \interface|Data_Write[29]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[29]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~573feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~573feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~573feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y47_N5
dffeas \interface|uREG|REG_mem~573 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~573feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~573 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~573 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y47_N27
dffeas \interface|uREG|REG_mem~541 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[29]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~541 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~541 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1166 (
// Equation(s):
// \interface|uREG|REG_mem~1166_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~573_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~541_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~573_q ),
	.datac(\interface|uREG|REG_mem~541_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1166_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1166 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1167 (
// Equation(s):
// \interface|uREG|REG_mem~1167_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1166_combout  & ((\interface|uREG|REG_mem~701_q ))) # (!\interface|uREG|REG_mem~1166_combout  & (\interface|uREG|REG_mem~669_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1166_combout ))))

	.dataa(\interface|uREG|REG_mem~669_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~701_q ),
	.datad(\interface|uREG|REG_mem~1166_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1167_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1167 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~829feeder (
// Equation(s):
// \interface|uREG|REG_mem~829feeder_combout  = \interface|Data_Write[29]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[29]~32_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~829feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~829feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~829feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N29
dffeas \interface|uREG|REG_mem~829 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~829feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~829 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~829 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N21
dffeas \interface|uREG|REG_mem~957 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[29]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~957 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~957 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N3
dffeas \interface|uREG|REG_mem~925 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[29]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~925 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~925 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y47_N13
dffeas \interface|uREG|REG_mem~797 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[29]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~797 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~797 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1164 (
// Equation(s):
// \interface|uREG|REG_mem~1164_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~925_q ) # ((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~797_q  & 
// !\interface|uIMEM|IMEM_mem~8_combout ))))

	.dataa(\interface|uREG|REG_mem~925_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~797_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1164_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1164 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1165 (
// Equation(s):
// \interface|uREG|REG_mem~1165_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1164_combout  & ((\interface|uREG|REG_mem~957_q ))) # (!\interface|uREG|REG_mem~1164_combout  & (\interface|uREG|REG_mem~829_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1164_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~829_q ),
	.datac(\interface|uREG|REG_mem~957_q ),
	.datad(\interface|uREG|REG_mem~1164_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1165_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1165 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1168 (
// Equation(s):
// \interface|uREG|REG_mem~1168_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uIMEM|IMEM_mem~5_combout )) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1165_combout ))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~1167_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~1167_combout ),
	.datad(\interface|uREG|REG_mem~1165_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1168_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1168 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1171 (
// Equation(s):
// \interface|uREG|REG_mem~1171_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1168_combout  & (\interface|uREG|REG_mem~1170_combout )) # (!\interface|uREG|REG_mem~1168_combout  & ((\interface|uREG|REG_mem~1163_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1168_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~1170_combout ),
	.datac(\interface|uREG|REG_mem~1163_combout ),
	.datad(\interface|uREG|REG_mem~1168_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1171_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1171 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N17
dffeas \interface|uREG|REG_mem~445 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[29]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~445 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~445 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y49_N19
dffeas \interface|uREG|REG_mem~509 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[29]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~509 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~509 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~253feeder (
// Equation(s):
// \interface|uREG|REG_mem~253feeder_combout  = \interface|Data_Write[29]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[29]~32_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~253feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~253feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~253feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y49_N29
dffeas \interface|uREG|REG_mem~253 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~253feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~253 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N19
dffeas \interface|uREG|REG_mem~189 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[29]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~189 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~189 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1179 (
// Equation(s):
// \interface|uREG|REG_mem~1179_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~253_q )) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~189_q )))))

	.dataa(\interface|uREG|REG_mem~253_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~189_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1179_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1179 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y49_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1180 (
// Equation(s):
// \interface|uREG|REG_mem~1180_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1179_combout  & ((\interface|uREG|REG_mem~509_q ))) # (!\interface|uREG|REG_mem~1179_combout  & (\interface|uREG|REG_mem~445_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1179_combout ))))

	.dataa(\interface|uREG|REG_mem~445_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~509_q ),
	.datad(\interface|uREG|REG_mem~1179_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1180_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1180 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~413feeder (
// Equation(s):
// \interface|uREG|REG_mem~413feeder_combout  = \interface|Data_Write[29]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[29]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~413feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~413feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~413feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N17
dffeas \interface|uREG|REG_mem~413 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~413feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~413 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~413 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y44_N3
dffeas \interface|uREG|REG_mem~477 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[29]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~477 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~477 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~221feeder (
// Equation(s):
// \interface|uREG|REG_mem~221feeder_combout  = \interface|Data_Write[29]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[29]~32_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~221feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~221feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~221feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N1
dffeas \interface|uREG|REG_mem~221 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~221feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~221 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~221 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N11
dffeas \interface|uREG|REG_mem~157 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[29]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~157 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1174 (
// Equation(s):
// \interface|uREG|REG_mem~1174_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~221_q )) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~157_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~221_q ),
	.datac(\interface|uREG|REG_mem~157_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1174_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1174 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1175 (
// Equation(s):
// \interface|uREG|REG_mem~1175_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1174_combout  & ((\interface|uREG|REG_mem~477_q ))) # (!\interface|uREG|REG_mem~1174_combout  & (\interface|uREG|REG_mem~413_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1174_combout ))))

	.dataa(\interface|uREG|REG_mem~413_q ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~477_q ),
	.datad(\interface|uREG|REG_mem~1174_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1175_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1175 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~93feeder (
// Equation(s):
// \interface|uREG|REG_mem~93feeder_combout  = \interface|Data_Write[29]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[29]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~93feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~93feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~93feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y43_N5
dffeas \interface|uREG|REG_mem~93 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~93 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N31
dffeas \interface|uREG|REG_mem~349 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[29]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~349 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~349 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y46_N27
dffeas \interface|uREG|REG_mem~285 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[29]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~285 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~285 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1176 (
// Equation(s):
// \interface|uREG|REG_mem~1176_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~285_q ))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~29_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~29_q ),
	.datac(\interface|uREG|REG_mem~285_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1176_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1176 .lut_mask = 16'hFA44;
defparam \interface|uREG|REG_mem~1176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1177 (
// Equation(s):
// \interface|uREG|REG_mem~1177_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1176_combout  & ((\interface|uREG|REG_mem~349_q ))) # (!\interface|uREG|REG_mem~1176_combout  & (\interface|uREG|REG_mem~93_q )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1176_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~93_q ),
	.datac(\interface|uREG|REG_mem~349_q ),
	.datad(\interface|uREG|REG_mem~1176_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1177_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1177 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1178 (
// Equation(s):
// \interface|uREG|REG_mem~1178_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout ) # ((\interface|uREG|REG_mem~1175_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (!\interface|uIMEM|IMEM_mem~8_combout  & 
// ((\interface|uREG|REG_mem~1177_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~1175_combout ),
	.datad(\interface|uREG|REG_mem~1177_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1178_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1178 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~381feeder (
// Equation(s):
// \interface|uREG|REG_mem~381feeder_combout  = \interface|Data_Write[29]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[29]~32_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~381feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~381feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~381feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y45_N19
dffeas \interface|uREG|REG_mem~381 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~381feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~381 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~381 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y45_N5
dffeas \interface|uREG|REG_mem~125 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[29]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~125 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y47_N19
dffeas \interface|uREG|REG_mem~61 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[29]~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~61 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y47_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1172 (
// Equation(s):
// \interface|uREG|REG_mem~1172_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uIMEM|IMEM_mem~5_combout )) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~317_q ))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~61_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~61_q ),
	.datad(\interface|uREG|REG_mem~317_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1172_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1172 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y45_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1173 (
// Equation(s):
// \interface|uREG|REG_mem~1173_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1172_combout  & (\interface|uREG|REG_mem~381_q )) # (!\interface|uREG|REG_mem~1172_combout  & ((\interface|uREG|REG_mem~125_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1172_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~381_q ),
	.datac(\interface|uREG|REG_mem~125_q ),
	.datad(\interface|uREG|REG_mem~1172_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1173_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1173 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1181 (
// Equation(s):
// \interface|uREG|REG_mem~1181_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1178_combout  & (\interface|uREG|REG_mem~1180_combout )) # (!\interface|uREG|REG_mem~1178_combout  & ((\interface|uREG|REG_mem~1173_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1178_combout ))))

	.dataa(\interface|uREG|REG_mem~1180_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~1178_combout ),
	.datad(\interface|uREG|REG_mem~1173_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1181_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1181 .lut_mask = 16'hBCB0;
defparam \interface|uREG|REG_mem~1181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1804 (
// Equation(s):
// \interface|uREG|REG_mem~1804_combout  = (\interface|uPC|PC_current [4] & (((\interface|uREG|REG_mem~1181_combout )))) # (!\interface|uPC|PC_current [4] & ((\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~1171_combout )) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uREG|REG_mem~1181_combout )))))

	.dataa(\interface|uPC|PC_current [4]),
	.datab(\interface|uIMEM|IMEM_mem~0_combout ),
	.datac(\interface|uREG|REG_mem~1171_combout ),
	.datad(\interface|uREG|REG_mem~1181_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1804_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1804 .lut_mask = 16'hFB40;
defparam \interface|uREG|REG_mem~1804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector30~6 (
// Equation(s):
// \interface|uLCD_selector|Selector30~6_combout  = (\SW[0]~input_o  & (!\interface|uPC|PC_current [4] & \interface|uIMEM|IMEM_mem~7_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\interface|uPC|PC_current [4]),
	.datac(gnd),
	.datad(\interface|uIMEM|IMEM_mem~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector30~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector30~6 .lut_mask = 16'h2200;
defparam \interface|uLCD_selector|Selector30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N10
cycloneiv_lcell_comb \interface|uLCD_selector|Selector30~3 (
// Equation(s):
// \interface|uLCD_selector|Selector30~3_combout  = (!\SW[2]~input_o  & (!\SW[4]~input_o  & ((!\SW[1]~input_o ) # (!\SW[0]~input_o ))))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector30~3 .lut_mask = 16'h0015;
defparam \interface|uLCD_selector|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector28~3 (
// Equation(s):
// \interface|uLCD_selector|Selector28~3_combout  = (!\SW[4]~input_o  & !\SW[2]~input_o )

	.dataa(gnd),
	.datab(\SW[4]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector28~3 .lut_mask = 16'h0303;
defparam \interface|uLCD_selector|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector30~5 (
// Equation(s):
// \interface|uLCD_selector|Selector30~5_combout  = (\SW[4]~input_o ) # ((\SW[1]~input_o  & !\SW[2]~input_o ))

	.dataa(gnd),
	.datab(\SW[1]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector30~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector30~5 .lut_mask = 16'hFF0C;
defparam \interface|uLCD_selector|Selector30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N10
cycloneiv_lcell_comb \interface|uLCD_selector|Selector30~2 (
// Equation(s):
// \interface|uLCD_selector|Selector30~2_combout  = (!\SW[0]~input_o  & !\SW[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector30~2 .lut_mask = 16'h000F;
defparam \interface|uLCD_selector|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector30~4 (
// Equation(s):
// \interface|uLCD_selector|Selector30~4_combout  = (!\SW[2]~input_o  & (\interface|uLCD_selector|Selector30~2_combout  & (\interface|uPC|PC_current [1] & \interface|ucontrol|Decoder0~3_combout )))

	.dataa(\SW[2]~input_o ),
	.datab(\interface|uLCD_selector|Selector30~2_combout ),
	.datac(\interface|uPC|PC_current [1]),
	.datad(\interface|ucontrol|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector30~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector30~4 .lut_mask = 16'h4000;
defparam \interface|uLCD_selector|Selector30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N10
cycloneiv_lcell_comb \interface|uLCD_selector|Selector30~7 (
// Equation(s):
// \interface|uLCD_selector|Selector30~7_combout  = (\interface|uLCD_selector|Selector30~4_combout  & ((\interface|uDMEM|DMEM_mem~514_combout ) # (\interface|uDMEM|DMEM_mem~519_combout )))

	.dataa(\interface|uLCD_selector|Selector30~4_combout ),
	.datab(\interface|uDMEM|DMEM_mem~514_combout ),
	.datac(gnd),
	.datad(\interface|uDMEM|DMEM_mem~519_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector30~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector30~7 .lut_mask = 16'hAA88;
defparam \interface|uLCD_selector|Selector30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector30~11 (
// Equation(s):
// \interface|uLCD_selector|Selector30~11_combout  = (\interface|uLCD_selector|Selector30~5_combout  & (((\interface|uLCD_selector|Selector30~7_combout )))) # (!\interface|uLCD_selector|Selector30~5_combout  & (!\SW[0]~input_o  & (!\SW[1]~input_o )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\interface|uLCD_selector|Selector30~5_combout ),
	.datad(\interface|uLCD_selector|Selector30~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector30~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector30~11 .lut_mask = 16'hF101;
defparam \interface|uLCD_selector|Selector30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector30~8 (
// Equation(s):
// \interface|uLCD_selector|Selector30~8_combout  = (\interface|uLCD_selector|Selector28~3_combout  & (!\interface|uLCD_selector|Selector30~5_combout )) # (!\interface|uLCD_selector|Selector28~3_combout  & (\interface|uLCD_selector|Selector30~11_combout  & 
// ((\interface|uLCD_selector|Selector30~5_combout ) # (\interface|uALU|Add0~58_combout ))))

	.dataa(\interface|uLCD_selector|Selector28~3_combout ),
	.datab(\interface|uLCD_selector|Selector30~5_combout ),
	.datac(\interface|uLCD_selector|Selector30~11_combout ),
	.datad(\interface|uALU|Add0~58_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector30~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector30~8 .lut_mask = 16'h7262;
defparam \interface|uLCD_selector|Selector30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector30~9 (
// Equation(s):
// \interface|uLCD_selector|Selector30~9_combout  = (\interface|uLCD_selector|Selector30~3_combout  & ((\interface|uLCD_selector|Selector30~8_combout  & ((\interface|uLCD_selector|Selector30~6_combout ))) # (!\interface|uLCD_selector|Selector30~8_combout  & 
// (\interface|uREG|REG_mem~1804_combout )))) # (!\interface|uLCD_selector|Selector30~3_combout  & (((\interface|uLCD_selector|Selector30~8_combout ))))

	.dataa(\interface|uREG|REG_mem~1804_combout ),
	.datab(\interface|uLCD_selector|Selector30~6_combout ),
	.datac(\interface|uLCD_selector|Selector30~3_combout ),
	.datad(\interface|uLCD_selector|Selector30~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector30~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector30~9 .lut_mask = 16'hCFA0;
defparam \interface|uLCD_selector|Selector30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector30~10 (
// Equation(s):
// \interface|uLCD_selector|Selector30~10_combout  = (!\SW[3]~input_o  & (!\SW[7]~input_o  & (\interface|uLCD_selector|Selector3~5_combout  & \interface|uLCD_selector|Selector30~9_combout )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\interface|uLCD_selector|Selector3~5_combout ),
	.datad(\interface|uLCD_selector|Selector30~9_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector30~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector30~10 .lut_mask = 16'h1000;
defparam \interface|uLCD_selector|Selector30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector28~4 (
// Equation(s):
// \interface|uLCD_selector|Selector28~4_combout  = (!\SW[7]~input_o  & (!\SW[3]~input_o  & (!\SW[5]~input_o  & !\SW[6]~input_o )))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector28~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector28~4 .lut_mask = 16'h0001;
defparam \interface|uLCD_selector|Selector28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector14~0 (
// Equation(s):
// \interface|uLCD_selector|Selector14~0_combout  = (\SW[0]~input_o ) # (!\interface|uLCD_selector|Selector28~4_combout )

	.dataa(\interface|uLCD_selector|Selector28~4_combout ),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector14~0 .lut_mask = 16'hDDDD;
defparam \interface|uLCD_selector|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~642 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~642_combout  = (\interface|uALU|Add0~4_combout  & (!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~526_combout ))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(gnd),
	.datad(\interface|uDMEM|DMEM_mem~526_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~642_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~642 .lut_mask = 16'h2200;
defparam \interface|uDMEM|DMEM_mem~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N12
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~62feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~62feeder_combout  = \interface|uREG|REG_mem~1803_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1803_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~62feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~62feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~62feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N13
dffeas \interface|uDMEM|DMEM_mem~62 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~62 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y48_N11
dffeas \interface|uDMEM|DMEM_mem~126 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1803_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~126 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~94feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~94feeder_combout  = \interface|uREG|REG_mem~1803_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1803_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~94feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~94feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~94feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y48_N29
dffeas \interface|uDMEM|DMEM_mem~94 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~94 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y48_N23
dffeas \interface|uDMEM|DMEM_mem~30 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1803_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~30 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y48_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~522 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~522_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & (\interface|uDMEM|DMEM_mem~94_q )) # 
// (!\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~30_q )))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~94_q ),
	.datac(\interface|uDMEM|DMEM_mem~30_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~522_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~522 .lut_mask = 16'hEE50;
defparam \interface|uDMEM|DMEM_mem~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~523 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~523_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~522_combout  & ((\interface|uDMEM|DMEM_mem~126_q ))) # (!\interface|uDMEM|DMEM_mem~522_combout  & (\interface|uDMEM|DMEM_mem~62_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~522_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~62_q ),
	.datab(\interface|uALU|Add0~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~126_q ),
	.datad(\interface|uDMEM|DMEM_mem~522_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~523_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~523 .lut_mask = 16'hF388;
defparam \interface|uDMEM|DMEM_mem~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~318feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~318feeder_combout  = \interface|uREG|REG_mem~1803_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1803_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~318feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~318feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~318feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y49_N23
dffeas \interface|uDMEM|DMEM_mem~318 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~318feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~318 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y52_N19
dffeas \interface|uDMEM|DMEM_mem~286 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1803_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~286 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~286 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N18
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~520 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~520_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~318_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~286_q )))))

	.dataa(\interface|uDMEM|DMEM_mem~318_q ),
	.datab(\interface|uALU|Add0~2_combout ),
	.datac(\interface|uDMEM|DMEM_mem~286_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~520_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~520 .lut_mask = 16'h2230;
defparam \interface|uDMEM|DMEM_mem~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y52_N17
dffeas \interface|uDMEM|DMEM_mem~350 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1803_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~350 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~350 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~521 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~521_combout  = (\interface|uALU|Add0~6_combout  & ((\interface|uDMEM|DMEM_mem~520_combout ) # ((\interface|uDMEM|DMEM_mem~391_combout  & \interface|uDMEM|DMEM_mem~350_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~391_combout ),
	.datab(\interface|uDMEM|DMEM_mem~520_combout ),
	.datac(\interface|uDMEM|DMEM_mem~350_q ),
	.datad(\interface|uALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~521_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~521 .lut_mask = 16'hEC00;
defparam \interface|uDMEM|DMEM_mem~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~524 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~524_combout  = (!\interface|uALU|Add0~4_combout  & ((\interface|uDMEM|DMEM_mem~521_combout ) # ((!\interface|uALU|Add0~6_combout  & \interface|uDMEM|DMEM_mem~523_combout ))))

	.dataa(\interface|uALU|Add0~4_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~523_combout ),
	.datad(\interface|uDMEM|DMEM_mem~521_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~524_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~524 .lut_mask = 16'h5510;
defparam \interface|uDMEM|DMEM_mem~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y47_N23
dffeas \interface|uREG|REG_mem~30 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[30]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~30 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y48_N7
dffeas \interface|uREG|REG_mem~318 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[30]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~318 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~318 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1140 (
// Equation(s):
// \interface|uREG|REG_mem~1140_combout  = (\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uPC|PC_current [2] & ((\interface|uREG|REG_mem~318_q ))) # (!\interface|uPC|PC_current [2] & (\interface|uREG|REG_mem~30_q )))) # 
// (!\interface|uIMEM|IMEM_mem~6_combout  & (((\interface|uREG|REG_mem~30_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~6_combout ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uREG|REG_mem~30_q ),
	.datad(\interface|uREG|REG_mem~318_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1140_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1140 .lut_mask = 16'hF870;
defparam \interface|uREG|REG_mem~1140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N4
cycloneiv_lcell_comb \interface|ALU_operand_2[30]~12 (
// Equation(s):
// \interface|ALU_operand_2[30]~12_combout  = (\interface|ucontrol|WideOr2~0_combout  & (\interface|uIMEM|IMEM_mem~10_combout )) # (!\interface|ucontrol|WideOr2~0_combout  & ((\interface|uREG|REG_mem~1803_combout )))

	.dataa(gnd),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(\interface|uIMEM|IMEM_mem~10_combout ),
	.datad(\interface|uREG|REG_mem~1803_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[30]~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[30]~12 .lut_mask = 16'hF3C0;
defparam \interface|ALU_operand_2[30]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N28
cycloneiv_lcell_comb \interface|uALU|Add0~60 (
// Equation(s):
// \interface|uALU|Add0~60_combout  = ((\interface|uREG|REG_mem~1140_combout  $ (\interface|ALU_operand_2[30]~12_combout  $ (!\interface|uALU|Add0~59 )))) # (GND)
// \interface|uALU|Add0~61  = CARRY((\interface|uREG|REG_mem~1140_combout  & ((\interface|ALU_operand_2[30]~12_combout ) # (!\interface|uALU|Add0~59 ))) # (!\interface|uREG|REG_mem~1140_combout  & (\interface|ALU_operand_2[30]~12_combout  & 
// !\interface|uALU|Add0~59 )))

	.dataa(\interface|uREG|REG_mem~1140_combout ),
	.datab(\interface|ALU_operand_2[30]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add0~59 ),
	.combout(\interface|uALU|Add0~60_combout ),
	.cout(\interface|uALU|Add0~61 ));
// synopsys translate_off
defparam \interface|uALU|Add0~60 .lut_mask = 16'h698E;
defparam \interface|uALU|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N4
cycloneiv_lcell_comb \interface|Data_Write[30]~31 (
// Equation(s):
// \interface|Data_Write[30]~31_combout  = (\interface|ucontrol|Decoder0~4_combout  & ((\interface|uDMEM|DMEM_mem~642_combout ) # ((\interface|uDMEM|DMEM_mem~524_combout )))) # (!\interface|ucontrol|Decoder0~4_combout  & (((\interface|uALU|Add0~60_combout 
// ))))

	.dataa(\interface|ucontrol|Decoder0~4_combout ),
	.datab(\interface|uDMEM|DMEM_mem~642_combout ),
	.datac(\interface|uDMEM|DMEM_mem~524_combout ),
	.datad(\interface|uALU|Add0~60_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[30]~31 .lut_mask = 16'hFDA8;
defparam \interface|Data_Write[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N3
dffeas \interface|uREG|REG_mem~62 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[30]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~62 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~126feeder (
// Equation(s):
// \interface|uREG|REG_mem~126feeder_combout  = \interface|Data_Write[30]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[30]~31_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~126feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~126feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~126feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y45_N13
dffeas \interface|uREG|REG_mem~126 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~126 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1151 (
// Equation(s):
// \interface|uREG|REG_mem~1151_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout ) # ((\interface|uREG|REG_mem~126_q )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (!\interface|uIMEM|IMEM_mem~5_combout  & 
// (\interface|uREG|REG_mem~62_q )))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~62_q ),
	.datad(\interface|uREG|REG_mem~126_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1151_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1151 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y45_N13
dffeas \interface|uREG|REG_mem~382 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[30]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~382 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~382 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1152 (
// Equation(s):
// \interface|uREG|REG_mem~1152_combout  = (\interface|uREG|REG_mem~1151_combout  & (((\interface|uREG|REG_mem~382_q ) # (!\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uREG|REG_mem~1151_combout  & (\interface|uREG|REG_mem~318_q  & 
// ((\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|uREG|REG_mem~1151_combout ),
	.datab(\interface|uREG|REG_mem~318_q ),
	.datac(\interface|uREG|REG_mem~382_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1152_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1152 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~446feeder (
// Equation(s):
// \interface|uREG|REG_mem~446feeder_combout  = \interface|Data_Write[30]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[30]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~446feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~446feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~446feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y49_N9
dffeas \interface|uREG|REG_mem~446 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~446feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~446 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~446 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y49_N23
dffeas \interface|uREG|REG_mem~190 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[30]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~190 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~190 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y49_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1158 (
// Equation(s):
// \interface|uREG|REG_mem~1158_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~446_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~190_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~446_q ),
	.datac(\interface|uREG|REG_mem~190_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1158_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1158 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N31
dffeas \interface|uREG|REG_mem~510 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[30]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~510 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~510 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~254feeder (
// Equation(s):
// \interface|uREG|REG_mem~254feeder_combout  = \interface|Data_Write[30]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[30]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~254feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~254feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~254feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N29
dffeas \interface|uREG|REG_mem~254 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~254feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~254 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~254 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1159 (
// Equation(s):
// \interface|uREG|REG_mem~1159_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1158_combout  & (\interface|uREG|REG_mem~510_q )) # (!\interface|uREG|REG_mem~1158_combout  & ((\interface|uREG|REG_mem~254_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~1158_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~1158_combout ),
	.datac(\interface|uREG|REG_mem~510_q ),
	.datad(\interface|uREG|REG_mem~254_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1159_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1159 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~222feeder (
// Equation(s):
// \interface|uREG|REG_mem~222feeder_combout  = \interface|Data_Write[30]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[30]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~222feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~222feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~222feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N13
dffeas \interface|uREG|REG_mem~222 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~222feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1801_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~222 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~222 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~414feeder (
// Equation(s):
// \interface|uREG|REG_mem~414feeder_combout  = \interface|Data_Write[30]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[30]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~414feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~414feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~414feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y44_N5
dffeas \interface|uREG|REG_mem~414 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~414feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~414 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~414 .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y44_N7
dffeas \interface|uREG|REG_mem~158 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[30]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1791_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~158 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1153 (
// Equation(s):
// \interface|uREG|REG_mem~1153_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~414_q ) # ((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~158_q  & 
// !\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~414_q ),
	.datac(\interface|uREG|REG_mem~158_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1153_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1153 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y44_N31
dffeas \interface|uREG|REG_mem~478 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[30]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~478 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~478 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1154 (
// Equation(s):
// \interface|uREG|REG_mem~1154_combout  = (\interface|uREG|REG_mem~1153_combout  & (((\interface|uREG|REG_mem~478_q ) # (!\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uREG|REG_mem~1153_combout  & (\interface|uREG|REG_mem~222_q  & 
// ((\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uREG|REG_mem~222_q ),
	.datab(\interface|uREG|REG_mem~1153_combout ),
	.datac(\interface|uREG|REG_mem~478_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1154_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1154 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N19
dffeas \interface|uREG|REG_mem~94 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[30]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~94 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1155 (
// Equation(s):
// \interface|uREG|REG_mem~1155_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uIMEM|IMEM_mem~9_combout )))) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~94_q ))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uREG|REG_mem~30_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~30_q ),
	.datac(\interface|uREG|REG_mem~94_q ),
	.datad(\interface|uIMEM|IMEM_mem~9_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1155_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1155 .lut_mask = 16'hFA44;
defparam \interface|uREG|REG_mem~1155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N13
dffeas \interface|uREG|REG_mem~350 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[30]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~350 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~350 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~286feeder (
// Equation(s):
// \interface|uREG|REG_mem~286feeder_combout  = \interface|Data_Write[30]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[30]~31_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~286feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~286feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~286feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N23
dffeas \interface|uREG|REG_mem~286 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~286feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~286 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~286 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1156 (
// Equation(s):
// \interface|uREG|REG_mem~1156_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1155_combout  & (\interface|uREG|REG_mem~350_q )) # (!\interface|uREG|REG_mem~1155_combout  & ((\interface|uREG|REG_mem~286_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~1155_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~1155_combout ),
	.datac(\interface|uREG|REG_mem~350_q ),
	.datad(\interface|uREG|REG_mem~286_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1156_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1156 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1157 (
// Equation(s):
// \interface|uREG|REG_mem~1157_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout ) # ((\interface|uREG|REG_mem~1154_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (!\interface|uIMEM|IMEM_mem~8_combout  & 
// ((\interface|uREG|REG_mem~1156_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~1154_combout ),
	.datad(\interface|uREG|REG_mem~1156_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1157_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1157 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1160 (
// Equation(s):
// \interface|uREG|REG_mem~1160_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1157_combout  & ((\interface|uREG|REG_mem~1159_combout ))) # (!\interface|uREG|REG_mem~1157_combout  & (\interface|uREG|REG_mem~1152_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1157_combout ))))

	.dataa(\interface|uREG|REG_mem~1152_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~1159_combout ),
	.datad(\interface|uREG|REG_mem~1157_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1160_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1160 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~990feeder (
// Equation(s):
// \interface|uREG|REG_mem~990feeder_combout  = \interface|Data_Write[30]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[30]~31_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~990feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~990feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~990feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y52_N1
dffeas \interface|uREG|REG_mem~990 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~990feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~990 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~990 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y52_N3
dffeas \interface|uREG|REG_mem~1022 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[30]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1022 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1022 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~894feeder (
// Equation(s):
// \interface|uREG|REG_mem~894feeder_combout  = \interface|Data_Write[30]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[30]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~894feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~894feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~894feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N21
dffeas \interface|uREG|REG_mem~894 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~894feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1766_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~894 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~894 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y50_N19
dffeas \interface|uREG|REG_mem~862 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[30]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~862 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~862 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1148 (
// Equation(s):
// \interface|uREG|REG_mem~1148_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uIMEM|IMEM_mem~8_combout )))) # (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~894_q )) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~862_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~894_q ),
	.datac(\interface|uREG|REG_mem~862_q ),
	.datad(\interface|uIMEM|IMEM_mem~8_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1148_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1148 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y52_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1149 (
// Equation(s):
// \interface|uREG|REG_mem~1149_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1148_combout  & ((\interface|uREG|REG_mem~1022_q ))) # (!\interface|uREG|REG_mem~1148_combout  & (\interface|uREG|REG_mem~990_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1148_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~990_q ),
	.datac(\interface|uREG|REG_mem~1022_q ),
	.datad(\interface|uREG|REG_mem~1148_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1149_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1149 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~926feeder (
// Equation(s):
// \interface|uREG|REG_mem~926feeder_combout  = \interface|Data_Write[30]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[30]~31_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~926feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~926feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~926feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y50_N5
dffeas \interface|uREG|REG_mem~926 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~926feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~926 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~926 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y50_N27
dffeas \interface|uREG|REG_mem~958 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[30]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~958 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~958 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~830feeder (
// Equation(s):
// \interface|uREG|REG_mem~830feeder_combout  = \interface|Data_Write[30]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[30]~31_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~830feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~830feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~830feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y49_N5
dffeas \interface|uREG|REG_mem~830 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~830feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~830 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~830 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y49_N3
dffeas \interface|uREG|REG_mem~798 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[30]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1776_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~798 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~798 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y49_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1141 (
// Equation(s):
// \interface|uREG|REG_mem~1141_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~830_q ) # ((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~798_q  & 
// !\interface|uIMEM|IMEM_mem~1_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~830_q ),
	.datac(\interface|uREG|REG_mem~798_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1141_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1141 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1142 (
// Equation(s):
// \interface|uREG|REG_mem~1142_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1141_combout  & ((\interface|uREG|REG_mem~958_q ))) # (!\interface|uREG|REG_mem~1141_combout  & (\interface|uREG|REG_mem~926_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1141_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uREG|REG_mem~926_q ),
	.datac(\interface|uREG|REG_mem~958_q ),
	.datad(\interface|uREG|REG_mem~1141_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1142_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1142 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~670feeder (
// Equation(s):
// \interface|uREG|REG_mem~670feeder_combout  = \interface|Data_Write[30]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[30]~31_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~670feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~670feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~670feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y43_N9
dffeas \interface|uREG|REG_mem~670 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~670feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~670 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~670 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N19
dffeas \interface|uREG|REG_mem~702 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[30]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~702 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~702 .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y43_N19
dffeas \interface|uREG|REG_mem~542 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[30]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~542 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~542 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~574feeder (
// Equation(s):
// \interface|uREG|REG_mem~574feeder_combout  = \interface|Data_Write[30]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[30]~31_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~574feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~574feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~574feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y43_N5
dffeas \interface|uREG|REG_mem~574 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~574feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~574 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~574 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1145 (
// Equation(s):
// \interface|uREG|REG_mem~1145_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout ) # ((\interface|uREG|REG_mem~574_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~1_combout  & 
// (\interface|uREG|REG_mem~542_q )))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~542_q ),
	.datad(\interface|uREG|REG_mem~574_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1145_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1145 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1146 (
// Equation(s):
// \interface|uREG|REG_mem~1146_combout  = (\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1145_combout  & ((\interface|uREG|REG_mem~702_q ))) # (!\interface|uREG|REG_mem~1145_combout  & (\interface|uREG|REG_mem~670_q )))) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & (((\interface|uREG|REG_mem~1145_combout ))))

	.dataa(\interface|uREG|REG_mem~670_q ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~702_q ),
	.datad(\interface|uREG|REG_mem~1145_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1146_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1146 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~638feeder (
// Equation(s):
// \interface|uREG|REG_mem~638feeder_combout  = \interface|Data_Write[30]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[30]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~638feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~638feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~638feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y52_N13
dffeas \interface|uREG|REG_mem~638 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~638feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~638 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~638 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y52_N23
dffeas \interface|uREG|REG_mem~766 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[30]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~766 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~766 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y48_N17
dffeas \interface|uREG|REG_mem~734 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[30]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~734 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~734 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y48_N15
dffeas \interface|uREG|REG_mem~606 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[30]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~606 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~606 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1143 (
// Equation(s):
// \interface|uREG|REG_mem~1143_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~1_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~734_q )) # 
// (!\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~606_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~734_q ),
	.datac(\interface|uREG|REG_mem~606_q ),
	.datad(\interface|uIMEM|IMEM_mem~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1143_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1143 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y52_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1144 (
// Equation(s):
// \interface|uREG|REG_mem~1144_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1143_combout  & ((\interface|uREG|REG_mem~766_q ))) # (!\interface|uREG|REG_mem~1143_combout  & (\interface|uREG|REG_mem~638_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1143_combout ))))

	.dataa(\interface|uREG|REG_mem~638_q ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~766_q ),
	.datad(\interface|uREG|REG_mem~1143_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1144_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1144 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1147 (
// Equation(s):
// \interface|uREG|REG_mem~1147_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~5_combout ) # ((\interface|uREG|REG_mem~1144_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & (!\interface|uIMEM|IMEM_mem~5_combout  & 
// (\interface|uREG|REG_mem~1146_combout )))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~1146_combout ),
	.datad(\interface|uREG|REG_mem~1144_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1147_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1147 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1150 (
// Equation(s):
// \interface|uREG|REG_mem~1150_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1147_combout  & (\interface|uREG|REG_mem~1149_combout )) # (!\interface|uREG|REG_mem~1147_combout  & ((\interface|uREG|REG_mem~1142_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (((\interface|uREG|REG_mem~1147_combout ))))

	.dataa(\interface|uREG|REG_mem~1149_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~1142_combout ),
	.datad(\interface|uREG|REG_mem~1147_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1150_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1150 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1803 (
// Equation(s):
// \interface|uREG|REG_mem~1803_combout  = (\interface|uIMEM|IMEM_mem~0_combout  & ((\interface|uPC|PC_current [4] & (\interface|uREG|REG_mem~1160_combout )) # (!\interface|uPC|PC_current [4] & ((\interface|uREG|REG_mem~1150_combout ))))) # 
// (!\interface|uIMEM|IMEM_mem~0_combout  & (\interface|uREG|REG_mem~1160_combout ))

	.dataa(\interface|uREG|REG_mem~1160_combout ),
	.datab(\interface|uIMEM|IMEM_mem~0_combout ),
	.datac(\interface|uREG|REG_mem~1150_combout ),
	.datad(\interface|uPC|PC_current [4]),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1803_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1803 .lut_mask = 16'hAAE2;
defparam \interface|uREG|REG_mem~1803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~222feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~222feeder_combout  = \interface|uREG|REG_mem~1803_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1803_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~222feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~222feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~222feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y51_N1
dffeas \interface|uDMEM|DMEM_mem~222 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~222feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~222 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~222 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~254feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~254feeder_combout  = \interface|uREG|REG_mem~1803_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1803_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~254feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~254feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~254feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N29
dffeas \interface|uDMEM|DMEM_mem~254 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~254feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~254 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~254 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y49_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~190feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~190feeder_combout  = \interface|uREG|REG_mem~1803_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1803_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~190feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~190feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~190feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y49_N29
dffeas \interface|uDMEM|DMEM_mem~190 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~190 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N7
dffeas \interface|uDMEM|DMEM_mem~158 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1803_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~158 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~525 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~525_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~190_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~158_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~190_q ),
	.datac(\interface|uDMEM|DMEM_mem~158_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~525_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~525 .lut_mask = 16'hAAD8;
defparam \interface|uDMEM|DMEM_mem~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~526 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~526_combout  = (\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~525_combout  & ((\interface|uDMEM|DMEM_mem~254_q ))) # (!\interface|uDMEM|DMEM_mem~525_combout  & (\interface|uDMEM|DMEM_mem~222_q )))) # 
// (!\interface|uALU|Add0~2_combout  & (((\interface|uDMEM|DMEM_mem~525_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~222_q ),
	.datab(\interface|uDMEM|DMEM_mem~254_q ),
	.datac(\interface|uALU|Add0~2_combout ),
	.datad(\interface|uDMEM|DMEM_mem~525_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~526_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~526 .lut_mask = 16'hCFA0;
defparam \interface|uDMEM|DMEM_mem~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~637 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~637_combout  = (\interface|uDMEM|DMEM_mem~524_combout ) # ((\interface|uDMEM|DMEM_mem~526_combout  & (!\interface|uALU|Add0~6_combout  & \interface|uALU|Add0~4_combout )))

	.dataa(\interface|uDMEM|DMEM_mem~526_combout ),
	.datab(\interface|uALU|Add0~6_combout ),
	.datac(\interface|uDMEM|DMEM_mem~524_combout ),
	.datad(\interface|uALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~637_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~637 .lut_mask = 16'hF2F0;
defparam \interface|uDMEM|DMEM_mem~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector5~1 (
// Equation(s):
// \interface|uLCD_selector|Selector5~1_combout  = (\SW[4]~input_o  & (!\SW[2]~input_o  & (!\SW[1]~input_o  & \interface|ucontrol|Decoder0~4_combout )))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\interface|ucontrol|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector5~1 .lut_mask = 16'h0200;
defparam \interface|uLCD_selector|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N4
cycloneiv_lcell_comb \interface|uLCD_selector|Selector31~0 (
// Equation(s):
// \interface|uLCD_selector|Selector31~0_combout  = (!\SW[4]~input_o  & (\SW[2]~input_o  $ (\SW[1]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector31~0 .lut_mask = 16'h0066;
defparam \interface|uLCD_selector|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector29~0 (
// Equation(s):
// \interface|uLCD_selector|Selector29~0_combout  = (\interface|uLCD_selector|Selector31~0_combout  & ((\SW[2]~input_o  & ((\interface|uALU|Add0~60_combout ))) # (!\SW[2]~input_o  & (\interface|uREG|REG_mem~1803_combout ))))

	.dataa(\interface|uREG|REG_mem~1803_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\interface|uLCD_selector|Selector31~0_combout ),
	.datad(\interface|uALU|Add0~60_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector29~0 .lut_mask = 16'hE020;
defparam \interface|uLCD_selector|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector29~1 (
// Equation(s):
// \interface|uLCD_selector|Selector29~1_combout  = (!\interface|uLCD_selector|Selector14~0_combout  & ((\interface|uLCD_selector|Selector29~0_combout ) # ((\interface|uDMEM|DMEM_mem~637_combout  & \interface|uLCD_selector|Selector5~1_combout ))))

	.dataa(\interface|uLCD_selector|Selector14~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~637_combout ),
	.datac(\interface|uLCD_selector|Selector5~1_combout ),
	.datad(\interface|uLCD_selector|Selector29~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector29~1 .lut_mask = 16'h5540;
defparam \interface|uLCD_selector|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector28~10 (
// Equation(s):
// \interface|uLCD_selector|Selector28~10_combout  = (\SW[2]~input_o  & (!\SW[0]~input_o  & (!\SW[4]~input_o  & !\SW[1]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector28~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector28~10 .lut_mask = 16'h0002;
defparam \interface|uLCD_selector|Selector28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y48_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~63feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~63feeder_combout  = \interface|uREG|REG_mem~1138_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1138_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~63feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~63feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~63feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y48_N29
dffeas \interface|uDMEM|DMEM_mem~63 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~63 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y50_N11
dffeas \interface|uDMEM|DMEM_mem~127 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~127 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~95feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~95feeder_combout  = \interface|uREG|REG_mem~1138_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1138_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~95feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~95feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~95feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y49_N1
dffeas \interface|uDMEM|DMEM_mem~95 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~95 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y50_N29
dffeas \interface|uDMEM|DMEM_mem~31 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~31 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N28
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~531 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~531_combout  = (\interface|uALU|Add0~0_combout  & (((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & ((\interface|uALU|Add0~2_combout  & (\interface|uDMEM|DMEM_mem~95_q )) # 
// (!\interface|uALU|Add0~2_combout  & ((\interface|uDMEM|DMEM_mem~31_q )))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~95_q ),
	.datac(\interface|uDMEM|DMEM_mem~31_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~531_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~531 .lut_mask = 16'hEE50;
defparam \interface|uDMEM|DMEM_mem~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N10
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~532 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~532_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~531_combout  & ((\interface|uDMEM|DMEM_mem~127_q ))) # (!\interface|uDMEM|DMEM_mem~531_combout  & (\interface|uDMEM|DMEM_mem~63_q )))) # 
// (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~531_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~63_q ),
	.datac(\interface|uDMEM|DMEM_mem~127_q ),
	.datad(\interface|uDMEM|DMEM_mem~531_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~532_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~532 .lut_mask = 16'hF588;
defparam \interface|uDMEM|DMEM_mem~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N0
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~223feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~223feeder_combout  = \interface|uREG|REG_mem~1138_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1138_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~223feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~223feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~223feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N1
dffeas \interface|uDMEM|DMEM_mem~223 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~223feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~223 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~255feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~255feeder_combout  = \interface|uREG|REG_mem~1138_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1138_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~255feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~255feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~255feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y50_N23
dffeas \interface|uDMEM|DMEM_mem~255 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~255feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~255 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N30
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~191feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~191feeder_combout  = \interface|uREG|REG_mem~1138_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1138_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~191feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~191feeder .lut_mask = 16'hFF00;
defparam \interface|uDMEM|DMEM_mem~191feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N31
dffeas \interface|uDMEM|DMEM_mem~191 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~191 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y50_N27
dffeas \interface|uDMEM|DMEM_mem~159 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~159 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N26
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~529 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~529_combout  = (\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~191_q ) # ((\interface|uALU|Add0~2_combout )))) # (!\interface|uALU|Add0~0_combout  & (((\interface|uDMEM|DMEM_mem~159_q  & 
// !\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uDMEM|DMEM_mem~191_q ),
	.datac(\interface|uDMEM|DMEM_mem~159_q ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~529_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~529 .lut_mask = 16'hAAD8;
defparam \interface|uDMEM|DMEM_mem~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N8
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~530 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~530_combout  = (\interface|uDMEM|DMEM_mem~529_combout  & (((\interface|uDMEM|DMEM_mem~255_q ) # (!\interface|uALU|Add0~2_combout )))) # (!\interface|uDMEM|DMEM_mem~529_combout  & (\interface|uDMEM|DMEM_mem~223_q  & 
// ((\interface|uALU|Add0~2_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~223_q ),
	.datab(\interface|uDMEM|DMEM_mem~255_q ),
	.datac(\interface|uDMEM|DMEM_mem~529_combout ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~530_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~530 .lut_mask = 16'hCAF0;
defparam \interface|uDMEM|DMEM_mem~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N2
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~533 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~533_combout  = (!\interface|uALU|Add0~6_combout  & ((\interface|uALU|Add0~4_combout  & ((\interface|uDMEM|DMEM_mem~530_combout ))) # (!\interface|uALU|Add0~4_combout  & (\interface|uDMEM|DMEM_mem~532_combout ))))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\interface|uDMEM|DMEM_mem~532_combout ),
	.datac(\interface|uALU|Add0~4_combout ),
	.datad(\interface|uDMEM|DMEM_mem~530_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~533_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~533 .lut_mask = 16'h5404;
defparam \interface|uDMEM|DMEM_mem~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N24
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~319feeder (
// Equation(s):
// \interface|uDMEM|DMEM_mem~319feeder_combout  = \interface|uREG|REG_mem~1138_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1138_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~319feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~319feeder .lut_mask = 16'hF0F0;
defparam \interface|uDMEM|DMEM_mem~319feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y52_N25
dffeas \interface|uDMEM|DMEM_mem~319 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uDMEM|DMEM_mem~319feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uDMEM|DMEM_mem~607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~319 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~319 .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y52_N7
dffeas \interface|uDMEM|DMEM_mem~287 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~287 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~287 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y52_N6
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~527 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~527_combout  = (!\interface|uALU|Add0~2_combout  & ((\interface|uALU|Add0~0_combout  & (\interface|uDMEM|DMEM_mem~319_q )) # (!\interface|uALU|Add0~0_combout  & ((\interface|uDMEM|DMEM_mem~287_q )))))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uDMEM|DMEM_mem~319_q ),
	.datac(\interface|uDMEM|DMEM_mem~287_q ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~527_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~527 .lut_mask = 16'h4450;
defparam \interface|uDMEM|DMEM_mem~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y50_N17
dffeas \interface|uDMEM|DMEM_mem~351 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uDMEM|DMEM_mem~611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uDMEM|DMEM_mem~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~351 .is_wysiwyg = "true";
defparam \interface|uDMEM|DMEM_mem~351 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y50_N16
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~528 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~528_combout  = (\interface|uDMEM|DMEM_mem~421_combout  & ((\interface|uDMEM|DMEM_mem~527_combout ) # ((\interface|uDMEM|DMEM_mem~391_combout  & \interface|uDMEM|DMEM_mem~351_q ))))

	.dataa(\interface|uDMEM|DMEM_mem~527_combout ),
	.datab(\interface|uDMEM|DMEM_mem~391_combout ),
	.datac(\interface|uDMEM|DMEM_mem~351_q ),
	.datad(\interface|uDMEM|DMEM_mem~421_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~528_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~528 .lut_mask = 16'hEA00;
defparam \interface|uDMEM|DMEM_mem~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y48_N21
dffeas \interface|uREG|REG_mem~319 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[31]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~319 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~319 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~31feeder (
// Equation(s):
// \interface|uREG|REG_mem~31feeder_combout  = \interface|Data_Write[31]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[31]~30_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~31feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~31feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~31feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N19
dffeas \interface|uREG|REG_mem~31 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~31 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1139 (
// Equation(s):
// \interface|uREG|REG_mem~1139_combout  = (\interface|uPC|PC_current [2] & ((\interface|uIMEM|IMEM_mem~6_combout  & (\interface|uREG|REG_mem~319_q )) # (!\interface|uIMEM|IMEM_mem~6_combout  & ((\interface|uREG|REG_mem~31_q ))))) # 
// (!\interface|uPC|PC_current [2] & (((\interface|uREG|REG_mem~31_q ))))

	.dataa(\interface|uREG|REG_mem~319_q ),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|uIMEM|IMEM_mem~6_combout ),
	.datad(\interface|uREG|REG_mem~31_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1139_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1139 .lut_mask = 16'hBF80;
defparam \interface|uREG|REG_mem~1139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N12
cycloneiv_lcell_comb \interface|ALU_operand_2[31]~11 (
// Equation(s):
// \interface|ALU_operand_2[31]~11_combout  = (\interface|ucontrol|WideOr2~0_combout  & ((\interface|uIMEM|IMEM_mem~10_combout ))) # (!\interface|ucontrol|WideOr2~0_combout  & (\interface|uREG|REG_mem~1138_combout ))

	.dataa(\interface|uREG|REG_mem~1138_combout ),
	.datab(\interface|ucontrol|WideOr2~0_combout ),
	.datac(gnd),
	.datad(\interface|uIMEM|IMEM_mem~10_combout ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[31]~11 .lut_mask = 16'hEE22;
defparam \interface|ALU_operand_2[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y48_N30
cycloneiv_lcell_comb \interface|uALU|Add0~62 (
// Equation(s):
// \interface|uALU|Add0~62_combout  = \interface|uREG|REG_mem~1139_combout  $ (\interface|uALU|Add0~61  $ (\interface|ALU_operand_2[31]~11_combout ))

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1139_combout ),
	.datac(gnd),
	.datad(\interface|ALU_operand_2[31]~11_combout ),
	.cin(\interface|uALU|Add0~61 ),
	.combout(\interface|uALU|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Add0~62 .lut_mask = 16'hC33C;
defparam \interface|uALU|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N20
cycloneiv_lcell_comb \interface|Data_Write[31]~30 (
// Equation(s):
// \interface|Data_Write[31]~30_combout  = (\interface|ucontrol|Decoder0~4_combout  & ((\interface|uDMEM|DMEM_mem~533_combout ) # ((\interface|uDMEM|DMEM_mem~528_combout )))) # (!\interface|ucontrol|Decoder0~4_combout  & (((\interface|uALU|Add0~62_combout 
// ))))

	.dataa(\interface|ucontrol|Decoder0~4_combout ),
	.datab(\interface|uDMEM|DMEM_mem~533_combout ),
	.datac(\interface|uDMEM|DMEM_mem~528_combout ),
	.datad(\interface|uALU|Add0~62_combout ),
	.cin(gnd),
	.combout(\interface|Data_Write[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Data_Write[31]~30 .lut_mask = 16'hFDA8;
defparam \interface|Data_Write[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~703feeder (
// Equation(s):
// \interface|uREG|REG_mem~703feeder_combout  = \interface|Data_Write[31]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[31]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~703feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~703feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~703feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N29
dffeas \interface|uREG|REG_mem~703 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~703feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~703 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~703 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y46_N23
dffeas \interface|uREG|REG_mem~959 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[31]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~959 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~959 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~927feeder (
// Equation(s):
// \interface|uREG|REG_mem~927feeder_combout  = \interface|Data_Write[31]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[31]~30_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~927feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~927feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~927feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y49_N31
dffeas \interface|uREG|REG_mem~927 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~927feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~927 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~927 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y50_N9
dffeas \interface|uREG|REG_mem~671 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[31]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~671 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~671 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1129 (
// Equation(s):
// \interface|uREG|REG_mem~1129_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~927_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~671_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~927_q ),
	.datac(\interface|uREG|REG_mem~671_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1129_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1129 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1130 (
// Equation(s):
// \interface|uREG|REG_mem~1130_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~1129_combout  & ((\interface|uREG|REG_mem~959_q ))) # (!\interface|uREG|REG_mem~1129_combout  & (\interface|uREG|REG_mem~703_q )))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uREG|REG_mem~1129_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~703_q ),
	.datac(\interface|uREG|REG_mem~959_q ),
	.datad(\interface|uREG|REG_mem~1129_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1130_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1130 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y43_N13
dffeas \interface|uREG|REG_mem~63 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[31]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~63 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1131 (
// Equation(s):
// \interface|uREG|REG_mem~1131_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~5_combout ) # ((\interface|uREG|REG_mem~63_q )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & (!\interface|uIMEM|IMEM_mem~5_combout  & 
// ((\interface|uREG|REG_mem~31_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uREG|REG_mem~63_q ),
	.datad(\interface|uREG|REG_mem~31_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1131_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1131 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N1
dffeas \interface|uREG|REG_mem~287 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[31]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~287 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~287 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1132 (
// Equation(s):
// \interface|uREG|REG_mem~1132_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1131_combout  & ((\interface|uREG|REG_mem~319_q ))) # (!\interface|uREG|REG_mem~1131_combout  & (\interface|uREG|REG_mem~287_q )))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~1131_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~1131_combout ),
	.datac(\interface|uREG|REG_mem~287_q ),
	.datad(\interface|uREG|REG_mem~319_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1132_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1132 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N5
dffeas \interface|uREG|REG_mem~95 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[31]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~95 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y46_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~127feeder (
// Equation(s):
// \interface|uREG|REG_mem~127feeder_combout  = \interface|Data_Write[31]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[31]~30_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~127feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~127feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~127feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y46_N1
dffeas \interface|uREG|REG_mem~127 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~127 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1135 (
// Equation(s):
// \interface|uREG|REG_mem~1135_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uIMEM|IMEM_mem~8_combout )) # (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uREG|REG_mem~127_q ))) # 
// (!\interface|uIMEM|IMEM_mem~8_combout  & (\interface|uREG|REG_mem~95_q ))))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~95_q ),
	.datad(\interface|uREG|REG_mem~127_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1135_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1135 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y47_N7
dffeas \interface|uREG|REG_mem~383 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[31]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1796_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~383 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~383 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~351feeder (
// Equation(s):
// \interface|uREG|REG_mem~351feeder_combout  = \interface|Data_Write[31]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|Data_Write[31]~30_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~351feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~351feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~351feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N25
dffeas \interface|uREG|REG_mem~351 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~351feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~351 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~351 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1136 (
// Equation(s):
// \interface|uREG|REG_mem~1136_combout  = (\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~1135_combout  & (\interface|uREG|REG_mem~383_q )) # (!\interface|uREG|REG_mem~1135_combout  & ((\interface|uREG|REG_mem~351_q ))))) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~1135_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~5_combout ),
	.datab(\interface|uREG|REG_mem~1135_combout ),
	.datac(\interface|uREG|REG_mem~383_q ),
	.datad(\interface|uREG|REG_mem~351_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1136_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1136 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N13
dffeas \interface|uREG|REG_mem~991 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[31]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~991 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~991 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y51_N21
dffeas \interface|uREG|REG_mem~735 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[31]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1786_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~735 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~735 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1133 (
// Equation(s):
// \interface|uREG|REG_mem~1133_combout  = (\interface|uIMEM|IMEM_mem~8_combout  & (((\interface|uIMEM|IMEM_mem~5_combout )))) # (!\interface|uIMEM|IMEM_mem~8_combout  & ((\interface|uIMEM|IMEM_mem~5_combout  & (\interface|uREG|REG_mem~991_q )) # 
// (!\interface|uIMEM|IMEM_mem~5_combout  & ((\interface|uREG|REG_mem~735_q )))))

	.dataa(\interface|uIMEM|IMEM_mem~8_combout ),
	.datab(\interface|uREG|REG_mem~991_q ),
	.datac(\interface|uREG|REG_mem~735_q ),
	.datad(\interface|uIMEM|IMEM_mem~5_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1133_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1133 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N19
dffeas \interface|uREG|REG_mem~1023 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(gnd),
	.asdata(\interface|Data_Write[31]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1023 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1023 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~767feeder (
// Equation(s):
// \interface|uREG|REG_mem~767feeder_combout  = \interface|Data_Write[31]~30_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Data_Write[31]~30_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~767feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~767feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~767feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y50_N13
dffeas \interface|uREG|REG_mem~767 (
	.clk(\interface|uclock_50_to_01|clk_o~clkctrl_outclk ),
	.d(\interface|uREG|REG_mem~767feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~767 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~767 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1134 (
// Equation(s):
// \interface|uREG|REG_mem~1134_combout  = (\interface|uREG|REG_mem~1133_combout  & (((\interface|uREG|REG_mem~1023_q )) # (!\interface|uIMEM|IMEM_mem~8_combout ))) # (!\interface|uREG|REG_mem~1133_combout  & (\interface|uIMEM|IMEM_mem~8_combout  & 
// ((\interface|uREG|REG_mem~767_q ))))

	.dataa(\interface|uREG|REG_mem~1133_combout ),
	.datab(\interface|uIMEM|IMEM_mem~8_combout ),
	.datac(\interface|uREG|REG_mem~1023_q ),
	.datad(\interface|uREG|REG_mem~767_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1134_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1134 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1137 (
// Equation(s):
// \interface|uREG|REG_mem~1137_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uIMEM|IMEM_mem~1_combout  & ((\interface|uREG|REG_mem~1134_combout ))) # (!\interface|uIMEM|IMEM_mem~1_combout  & (\interface|uREG|REG_mem~1136_combout )))) # 
// (!\interface|uIMEM|IMEM_mem~9_combout  & (\interface|uIMEM|IMEM_mem~1_combout ))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uIMEM|IMEM_mem~1_combout ),
	.datac(\interface|uREG|REG_mem~1136_combout ),
	.datad(\interface|uREG|REG_mem~1134_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1137_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1137 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1138 (
// Equation(s):
// \interface|uREG|REG_mem~1138_combout  = (\interface|uIMEM|IMEM_mem~9_combout  & (((\interface|uREG|REG_mem~1137_combout )))) # (!\interface|uIMEM|IMEM_mem~9_combout  & ((\interface|uREG|REG_mem~1137_combout  & (\interface|uREG|REG_mem~1130_combout )) # 
// (!\interface|uREG|REG_mem~1137_combout  & ((\interface|uREG|REG_mem~1132_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem~9_combout ),
	.datab(\interface|uREG|REG_mem~1130_combout ),
	.datac(\interface|uREG|REG_mem~1132_combout ),
	.datad(\interface|uREG|REG_mem~1137_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1138_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1138 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N14
cycloneiv_lcell_comb \interface|uLCD_selector|Selector28~9 (
// Equation(s):
// \interface|uLCD_selector|Selector28~9_combout  = (\SW[0]~input_o  & (!\interface|uIMEM|IMEM_mem~3_combout  & (!\SW[1]~input_o ))) # (!\SW[0]~input_o  & (((\SW[1]~input_o  & \interface|uREG|REG_mem~1138_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~3_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\interface|uREG|REG_mem~1138_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector28~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector28~9 .lut_mask = 16'h3404;
defparam \interface|uLCD_selector|Selector28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector28~7 (
// Equation(s):
// \interface|uLCD_selector|Selector28~7_combout  = (!\SW[2]~input_o  & (\SW[4]~input_o  & (\interface|ucontrol|Decoder0~4_combout  & \interface|uLCD_selector|Selector30~2_combout )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\interface|ucontrol|Decoder0~4_combout ),
	.datad(\interface|uLCD_selector|Selector30~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector28~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector28~7 .lut_mask = 16'h4000;
defparam \interface|uLCD_selector|Selector28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector28~8 (
// Equation(s):
// \interface|uLCD_selector|Selector28~8_combout  = (\interface|uLCD_selector|Selector28~7_combout  & ((\interface|uDMEM|DMEM_mem~528_combout ) # (\interface|uDMEM|DMEM_mem~533_combout )))

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector28~7_combout ),
	.datac(\interface|uDMEM|DMEM_mem~528_combout ),
	.datad(\interface|uDMEM|DMEM_mem~533_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector28~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector28~8 .lut_mask = 16'hCCC0;
defparam \interface|uLCD_selector|Selector28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector28~12 (
// Equation(s):
// \interface|uLCD_selector|Selector28~12_combout  = (\interface|uLCD_selector|Selector28~8_combout ) # ((!\SW[2]~input_o  & (\interface|uLCD_selector|Selector28~9_combout  & !\SW[4]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\interface|uLCD_selector|Selector28~9_combout ),
	.datac(\SW[4]~input_o ),
	.datad(\interface|uLCD_selector|Selector28~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector28~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector28~12 .lut_mask = 16'hFF04;
defparam \interface|uLCD_selector|Selector28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector28~11 (
// Equation(s):
// \interface|uLCD_selector|Selector28~11_combout  = (\interface|uLCD_selector|Selector28~4_combout  & ((\interface|uLCD_selector|Selector28~12_combout ) # ((\interface|uLCD_selector|Selector28~10_combout  & \interface|uALU|Add0~62_combout ))))

	.dataa(\interface|uLCD_selector|Selector28~4_combout ),
	.datab(\interface|uLCD_selector|Selector28~10_combout ),
	.datac(\interface|uLCD_selector|Selector28~12_combout ),
	.datad(\interface|uALU|Add0~62_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector28~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector28~11 .lut_mask = 16'hA8A0;
defparam \interface|uLCD_selector|Selector28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector31~1 (
// Equation(s):
// \interface|uLCD_selector|Selector31~1_combout  = (\interface|uLCD_selector|Selector5~1_combout  & (!\interface|uLCD_selector|Selector14~0_combout  & ((\interface|uDMEM|DMEM_mem~512_combout ) # (\interface|uDMEM|DMEM_mem~636_combout ))))

	.dataa(\interface|uLCD_selector|Selector5~1_combout ),
	.datab(\interface|uLCD_selector|Selector14~0_combout ),
	.datac(\interface|uDMEM|DMEM_mem~512_combout ),
	.datad(\interface|uDMEM|DMEM_mem~636_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector31~1 .lut_mask = 16'h2220;
defparam \interface|uLCD_selector|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector31~2 (
// Equation(s):
// \interface|uLCD_selector|Selector31~2_combout  = (!\SW[0]~input_o  & ((\SW[2]~input_o  & ((\interface|uALU|Add0~56_combout ))) # (!\SW[2]~input_o  & (\interface|uREG|REG_mem~1805_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\interface|uREG|REG_mem~1805_combout ),
	.datad(\interface|uALU|Add0~56_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector31~2 .lut_mask = 16'h5410;
defparam \interface|uLCD_selector|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector31~3 (
// Equation(s):
// \interface|uLCD_selector|Selector31~3_combout  = (\interface|uLCD_selector|Selector31~1_combout ) # ((\interface|uLCD_selector|Selector28~4_combout  & (\interface|uLCD_selector|Selector31~0_combout  & \interface|uLCD_selector|Selector31~2_combout )))

	.dataa(\interface|uLCD_selector|Selector28~4_combout ),
	.datab(\interface|uLCD_selector|Selector31~0_combout ),
	.datac(\interface|uLCD_selector|Selector31~1_combout ),
	.datad(\interface|uLCD_selector|Selector31~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector31~3 .lut_mask = 16'hF8F0;
defparam \interface|uLCD_selector|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~4 (
// Equation(s):
// \interface|uLCD_TEST|decoder~4_combout  = \interface|uLCD_selector|Selector31~3_combout  $ (((\interface|uLCD_selector|Selector28~11_combout  & ((\interface|uLCD_selector|Selector30~10_combout ) # (\interface|uLCD_selector|Selector29~1_combout )))))

	.dataa(\interface|uLCD_selector|Selector30~10_combout ),
	.datab(\interface|uLCD_selector|Selector29~1_combout ),
	.datac(\interface|uLCD_selector|Selector28~11_combout ),
	.datad(\interface|uLCD_selector|Selector31~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~4 .lut_mask = 16'h1FE0;
defparam \interface|uLCD_TEST|decoder~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector26~0 (
// Equation(s):
// \interface|uLCD_selector|Selector26~0_combout  = (\interface|uLCD_selector|Selector31~0_combout  & ((\SW[2]~input_o  & ((\interface|uALU|Add0~50_combout ))) # (!\SW[2]~input_o  & (\interface|uREG|REG_mem~1808_combout ))))

	.dataa(\interface|uREG|REG_mem~1808_combout ),
	.datab(\interface|uLCD_selector|Selector31~0_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\interface|uALU|Add0~50_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector26~0 .lut_mask = 16'hC808;
defparam \interface|uLCD_selector|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector26~1 (
// Equation(s):
// \interface|uLCD_selector|Selector26~1_combout  = (!\interface|uLCD_selector|Selector14~0_combout  & ((\interface|uLCD_selector|Selector26~0_combout ) # ((\interface|uLCD_selector|Selector5~1_combout  & \interface|uDMEM|DMEM_mem~631_combout ))))

	.dataa(\interface|uLCD_selector|Selector14~0_combout ),
	.datab(\interface|uLCD_selector|Selector5~1_combout ),
	.datac(\interface|uDMEM|DMEM_mem~631_combout ),
	.datad(\interface|uLCD_selector|Selector26~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector26~1 .lut_mask = 16'h5540;
defparam \interface|uLCD_selector|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N6
cycloneiv_lcell_comb \interface|Write_Reg[4]~0 (
// Equation(s):
// \interface|Write_Reg[4]~0_combout  = (\SW[0]~input_o  & (\interface|uIMEM|IMEM_mem~6_combout  & \interface|uPC|PC_current [2]))

	.dataa(\SW[0]~input_o ),
	.datab(\interface|uIMEM|IMEM_mem~6_combout ),
	.datac(gnd),
	.datad(\interface|uPC|PC_current [2]),
	.cin(gnd),
	.combout(\interface|Write_Reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Write_Reg[4]~0 .lut_mask = 16'h8800;
defparam \interface|Write_Reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector27~6 (
// Equation(s):
// \interface|uLCD_selector|Selector27~6_combout  = (!\SW[0]~input_o  & (!\SW[1]~input_o  & \interface|uALU|Add0~48_combout ))

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\interface|uALU|Add0~48_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector27~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector27~6 .lut_mask = 16'h0300;
defparam \interface|uLCD_selector|Selector27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y52_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector27~2 (
// Equation(s):
// \interface|uLCD_selector|Selector27~2_combout  = (\interface|uLCD_selector|Selector30~4_combout  & ((\interface|uDMEM|DMEM_mem~451_combout ) # (\interface|uDMEM|DMEM_mem~456_combout )))

	.dataa(\interface|uDMEM|DMEM_mem~451_combout ),
	.datab(\interface|uLCD_selector|Selector30~4_combout ),
	.datac(gnd),
	.datad(\interface|uDMEM|DMEM_mem~456_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector27~2 .lut_mask = 16'hCC88;
defparam \interface|uLCD_selector|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector27~3 (
// Equation(s):
// \interface|uLCD_selector|Selector27~3_combout  = (\interface|uLCD_selector|Selector30~5_combout  & (!\interface|uLCD_selector|Selector28~3_combout  & ((\interface|uLCD_selector|Selector27~2_combout )))) # (!\interface|uLCD_selector|Selector30~5_combout  & 
// ((\interface|uLCD_selector|Selector28~3_combout ) # ((\interface|uLCD_selector|Selector27~6_combout ))))

	.dataa(\interface|uLCD_selector|Selector30~5_combout ),
	.datab(\interface|uLCD_selector|Selector28~3_combout ),
	.datac(\interface|uLCD_selector|Selector27~6_combout ),
	.datad(\interface|uLCD_selector|Selector27~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector27~3 .lut_mask = 16'h7654;
defparam \interface|uLCD_selector|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector27~4 (
// Equation(s):
// \interface|uLCD_selector|Selector27~4_combout  = (\interface|uLCD_selector|Selector30~3_combout  & ((\interface|uLCD_selector|Selector27~3_combout  & (\interface|Write_Reg[4]~0_combout )) # (!\interface|uLCD_selector|Selector27~3_combout  & 
// ((\interface|uREG|REG_mem~1809_combout ))))) # (!\interface|uLCD_selector|Selector30~3_combout  & (((\interface|uLCD_selector|Selector27~3_combout ))))

	.dataa(\interface|Write_Reg[4]~0_combout ),
	.datab(\interface|uREG|REG_mem~1809_combout ),
	.datac(\interface|uLCD_selector|Selector30~3_combout ),
	.datad(\interface|uLCD_selector|Selector27~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector27~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector27~4 .lut_mask = 16'hAFC0;
defparam \interface|uLCD_selector|Selector27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N4
cycloneiv_lcell_comb \interface|uLCD_selector|Selector27~5 (
// Equation(s):
// \interface|uLCD_selector|Selector27~5_combout  = (!\SW[3]~input_o  & (\interface|uLCD_selector|Selector3~5_combout  & (!\SW[7]~input_o  & \interface|uLCD_selector|Selector27~4_combout )))

	.dataa(\SW[3]~input_o ),
	.datab(\interface|uLCD_selector|Selector3~5_combout ),
	.datac(\SW[7]~input_o ),
	.datad(\interface|uLCD_selector|Selector27~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector27~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector27~5 .lut_mask = 16'h0400;
defparam \interface|uLCD_selector|Selector27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y46_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector28~5 (
// Equation(s):
// \interface|uLCD_selector|Selector28~5_combout  = (\interface|uIMEM|IMEM_mem~3_combout ) # (!\SW[0]~input_o )

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\interface|uIMEM|IMEM_mem~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector28~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector28~5 .lut_mask = 16'hFF33;
defparam \interface|uLCD_selector|Selector28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector24~2 (
// Equation(s):
// \interface|uLCD_selector|Selector24~2_combout  = (\interface|uLCD_selector|Selector30~4_combout  & ((\interface|uDMEM|DMEM_mem~472_combout ) # (\interface|uDMEM|DMEM_mem~477_combout )))

	.dataa(\interface|uLCD_selector|Selector30~4_combout ),
	.datab(\interface|uDMEM|DMEM_mem~472_combout ),
	.datac(gnd),
	.datad(\interface|uDMEM|DMEM_mem~477_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector24~2 .lut_mask = 16'hAA88;
defparam \interface|uLCD_selector|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector24~6 (
// Equation(s):
// \interface|uLCD_selector|Selector24~6_combout  = (\interface|uLCD_selector|Selector30~5_combout  & (((\interface|uLCD_selector|Selector24~2_combout )))) # (!\interface|uLCD_selector|Selector30~5_combout  & (!\SW[0]~input_o  & (!\SW[1]~input_o )))

	.dataa(\SW[0]~input_o ),
	.datab(\interface|uLCD_selector|Selector30~5_combout ),
	.datac(\SW[1]~input_o ),
	.datad(\interface|uLCD_selector|Selector24~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector24~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector24~6 .lut_mask = 16'hCD01;
defparam \interface|uLCD_selector|Selector24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector24~3 (
// Equation(s):
// \interface|uLCD_selector|Selector24~3_combout  = (\interface|uLCD_selector|Selector28~3_combout  & (((!\interface|uLCD_selector|Selector30~5_combout )))) # (!\interface|uLCD_selector|Selector28~3_combout  & (\interface|uLCD_selector|Selector24~6_combout  
// & ((\interface|uALU|Add0~54_combout ) # (\interface|uLCD_selector|Selector30~5_combout ))))

	.dataa(\interface|uLCD_selector|Selector28~3_combout ),
	.datab(\interface|uALU|Add0~54_combout ),
	.datac(\interface|uLCD_selector|Selector30~5_combout ),
	.datad(\interface|uLCD_selector|Selector24~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector24~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector24~3 .lut_mask = 16'h5E0A;
defparam \interface|uLCD_selector|Selector24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector24~4 (
// Equation(s):
// \interface|uLCD_selector|Selector24~4_combout  = (\interface|uLCD_selector|Selector30~3_combout  & ((\interface|uLCD_selector|Selector24~3_combout  & ((!\interface|uLCD_selector|Selector28~5_combout ))) # (!\interface|uLCD_selector|Selector24~3_combout  & 
// (\interface|uREG|REG_mem~1806_combout )))) # (!\interface|uLCD_selector|Selector30~3_combout  & (((\interface|uLCD_selector|Selector24~3_combout ))))

	.dataa(\interface|uREG|REG_mem~1806_combout ),
	.datab(\interface|uLCD_selector|Selector28~5_combout ),
	.datac(\interface|uLCD_selector|Selector30~3_combout ),
	.datad(\interface|uLCD_selector|Selector24~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector24~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector24~4 .lut_mask = 16'h3FA0;
defparam \interface|uLCD_selector|Selector24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector24~5 (
// Equation(s):
// \interface|uLCD_selector|Selector24~5_combout  = (!\SW[3]~input_o  & (\interface|uLCD_selector|Selector3~5_combout  & (!\SW[7]~input_o  & \interface|uLCD_selector|Selector24~4_combout )))

	.dataa(\SW[3]~input_o ),
	.datab(\interface|uLCD_selector|Selector3~5_combout ),
	.datac(\SW[7]~input_o ),
	.datad(\interface|uLCD_selector|Selector24~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector24~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector24~5 .lut_mask = 16'h0400;
defparam \interface|uLCD_selector|Selector24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector25~2 (
// Equation(s):
// \interface|uLCD_selector|Selector25~2_combout  = (\interface|uLCD_selector|Selector30~4_combout  & ((\interface|uDMEM|DMEM_mem~465_combout ) # (\interface|uDMEM|DMEM_mem~470_combout )))

	.dataa(\interface|uLCD_selector|Selector30~4_combout ),
	.datab(\interface|uDMEM|DMEM_mem~465_combout ),
	.datac(gnd),
	.datad(\interface|uDMEM|DMEM_mem~470_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector25~2 .lut_mask = 16'hAA88;
defparam \interface|uLCD_selector|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector25~6 (
// Equation(s):
// \interface|uLCD_selector|Selector25~6_combout  = (!\SW[1]~input_o  & (!\SW[0]~input_o  & \interface|uALU|Add0~52_combout ))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\interface|uALU|Add0~52_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector25~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector25~6 .lut_mask = 16'h1100;
defparam \interface|uLCD_selector|Selector25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector25~3 (
// Equation(s):
// \interface|uLCD_selector|Selector25~3_combout  = (\interface|uLCD_selector|Selector28~3_combout  & (((!\interface|uLCD_selector|Selector30~5_combout )))) # (!\interface|uLCD_selector|Selector28~3_combout  & ((\interface|uLCD_selector|Selector30~5_combout  
// & (\interface|uLCD_selector|Selector25~2_combout )) # (!\interface|uLCD_selector|Selector30~5_combout  & ((\interface|uLCD_selector|Selector25~6_combout )))))

	.dataa(\interface|uLCD_selector|Selector28~3_combout ),
	.datab(\interface|uLCD_selector|Selector25~2_combout ),
	.datac(\interface|uLCD_selector|Selector30~5_combout ),
	.datad(\interface|uLCD_selector|Selector25~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector25~3 .lut_mask = 16'h4F4A;
defparam \interface|uLCD_selector|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector25~4 (
// Equation(s):
// \interface|uLCD_selector|Selector25~4_combout  = (\interface|uLCD_selector|Selector30~3_combout  & ((\interface|uLCD_selector|Selector25~3_combout  & ((!\interface|uLCD_selector|Selector28~5_combout ))) # (!\interface|uLCD_selector|Selector25~3_combout  & 
// (\interface|uREG|REG_mem~1807_combout )))) # (!\interface|uLCD_selector|Selector30~3_combout  & (((\interface|uLCD_selector|Selector25~3_combout ))))

	.dataa(\interface|uREG|REG_mem~1807_combout ),
	.datab(\interface|uLCD_selector|Selector28~5_combout ),
	.datac(\interface|uLCD_selector|Selector30~3_combout ),
	.datad(\interface|uLCD_selector|Selector25~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector25~4 .lut_mask = 16'h3FA0;
defparam \interface|uLCD_selector|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector25~5 (
// Equation(s):
// \interface|uLCD_selector|Selector25~5_combout  = (!\SW[3]~input_o  & (\interface|uLCD_selector|Selector3~5_combout  & (!\SW[7]~input_o  & \interface|uLCD_selector|Selector25~4_combout )))

	.dataa(\SW[3]~input_o ),
	.datab(\interface|uLCD_selector|Selector3~5_combout ),
	.datac(\SW[7]~input_o ),
	.datad(\interface|uLCD_selector|Selector25~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector25~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector25~5 .lut_mask = 16'h0400;
defparam \interface|uLCD_selector|Selector25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~2 (
// Equation(s):
// \interface|uLCD_TEST|decoder~2_combout  = \interface|uLCD_selector|Selector27~5_combout  $ (((\interface|uLCD_selector|Selector24~5_combout  & ((\interface|uLCD_selector|Selector26~1_combout ) # (\interface|uLCD_selector|Selector25~5_combout )))))

	.dataa(\interface|uLCD_selector|Selector26~1_combout ),
	.datab(\interface|uLCD_selector|Selector27~5_combout ),
	.datac(\interface|uLCD_selector|Selector24~5_combout ),
	.datad(\interface|uLCD_selector|Selector25~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~2 .lut_mask = 16'h3C6C;
defparam \interface|uLCD_TEST|decoder~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~10 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~10_combout  = (\interface|uLCD_TEST|Mux6~9_combout  & (((\interface|uLCD_TEST|decoder~2_combout )) # (!\interface|uLCD_TEST|LUT_INDEX [4]))) # (!\interface|uLCD_TEST|Mux6~9_combout  & (\interface|uLCD_TEST|LUT_INDEX [4] & 
// (\interface|uLCD_TEST|decoder~4_combout )))

	.dataa(\interface|uLCD_TEST|Mux6~9_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datac(\interface|uLCD_TEST|decoder~4_combout ),
	.datad(\interface|uLCD_TEST|decoder~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~10 .lut_mask = 16'hEA62;
defparam \interface|uLCD_TEST|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~11 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~11_combout  = (\interface|uLCD_TEST|Mux6~8_combout  & (((\interface|uLCD_TEST|Mux6~10_combout )) # (!\interface|uLCD_TEST|LUT_INDEX [3]))) # (!\interface|uLCD_TEST|Mux6~8_combout  & (\interface|uLCD_TEST|LUT_INDEX [3] & 
// (\interface|uLCD_TEST|Mux6~7_combout )))

	.dataa(\interface|uLCD_TEST|Mux6~8_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datac(\interface|uLCD_TEST|Mux6~7_combout ),
	.datad(\interface|uLCD_TEST|Mux6~10_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~11 .lut_mask = 16'hEA62;
defparam \interface|uLCD_TEST|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~17 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~17_combout  = (\interface|uLCD_TEST|LUT_INDEX [5] & (\interface|uLCD_TEST|LUT_INDEX [1])) # (!\interface|uLCD_TEST|LUT_INDEX [5] & ((\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|Mux6~11_combout ))) # 
// (!\interface|uLCD_TEST|LUT_INDEX [1] & (\interface|uLCD_TEST|Mux6~16_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datac(\interface|uLCD_TEST|Mux6~16_combout ),
	.datad(\interface|uLCD_TEST|Mux6~11_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~17 .lut_mask = 16'hDC98;
defparam \interface|uLCD_TEST|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector13~0 (
// Equation(s):
// \interface|uLCD_selector|Selector13~0_combout  = (\interface|uLCD_selector|Selector31~0_combout  & ((\SW[2]~input_o  & ((\interface|uALU|Add0~28_combout ))) # (!\SW[2]~input_o  & (\interface|uREG|REG_mem~1844_combout ))))

	.dataa(\interface|uREG|REG_mem~1844_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\interface|uLCD_selector|Selector31~0_combout ),
	.datad(\interface|uALU|Add0~28_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector13~0 .lut_mask = 16'hE020;
defparam \interface|uLCD_selector|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector13~1 (
// Equation(s):
// \interface|uLCD_selector|Selector13~1_combout  = (!\interface|uLCD_selector|Selector14~0_combout  & ((\interface|uLCD_selector|Selector13~0_combout ) # ((\interface|uLCD_selector|Selector5~1_combout  & \interface|uDMEM|DMEM_mem~641_combout ))))

	.dataa(\interface|uLCD_selector|Selector14~0_combout ),
	.datab(\interface|uLCD_selector|Selector5~1_combout ),
	.datac(\interface|uLCD_selector|Selector13~0_combout ),
	.datad(\interface|uDMEM|DMEM_mem~641_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector13~1 .lut_mask = 16'h5450;
defparam \interface|uLCD_selector|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y49_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector14~1 (
// Equation(s):
// \interface|uLCD_selector|Selector14~1_combout  = (\interface|uLCD_selector|Selector31~0_combout  & ((\SW[2]~input_o  & ((\interface|uALU|Add0~26_combout ))) # (!\SW[2]~input_o  & (\interface|uREG|REG_mem~1843_combout ))))

	.dataa(\interface|uREG|REG_mem~1843_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\interface|uLCD_selector|Selector31~0_combout ),
	.datad(\interface|uALU|Add0~26_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector14~1 .lut_mask = 16'hE020;
defparam \interface|uLCD_selector|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector14~2 (
// Equation(s):
// \interface|uLCD_selector|Selector14~2_combout  = (!\interface|uLCD_selector|Selector14~0_combout  & ((\interface|uLCD_selector|Selector14~1_combout ) # ((\interface|uLCD_selector|Selector5~1_combout  & \interface|uDMEM|DMEM_mem~640_combout ))))

	.dataa(\interface|uLCD_selector|Selector14~0_combout ),
	.datab(\interface|uLCD_selector|Selector5~1_combout ),
	.datac(\interface|uLCD_selector|Selector14~1_combout ),
	.datad(\interface|uDMEM|DMEM_mem~640_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector14~2 .lut_mask = 16'h5450;
defparam \interface|uLCD_selector|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector15~2 (
// Equation(s):
// \interface|uLCD_selector|Selector15~2_combout  = (!\interface|uPC|PC_current [0] & (\SW[0]~input_o  & (!\interface|uPC|PC_current [1] & \interface|uIMEM|IMEM_mem~2_combout )))

	.dataa(\interface|uPC|PC_current [0]),
	.datab(\SW[0]~input_o ),
	.datac(\interface|uPC|PC_current [1]),
	.datad(\interface|uIMEM|IMEM_mem~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector15~2 .lut_mask = 16'h0400;
defparam \interface|uLCD_selector|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N4
cycloneiv_lcell_comb \interface|uLCD_selector|Selector12~6 (
// Equation(s):
// \interface|uLCD_selector|Selector12~6_combout  = (!\SW[0]~input_o  & (!\SW[1]~input_o  & \interface|uALU|Add0~30_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(gnd),
	.datad(\interface|uALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector12~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector12~6 .lut_mask = 16'h1100;
defparam \interface|uLCD_selector|Selector12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N22
cycloneiv_lcell_comb \interface|uDMEM|DMEM_mem~398 (
// Equation(s):
// \interface|uDMEM|DMEM_mem~398_combout  = (!\interface|uALU|Add0~6_combout  & \interface|uALU|Add0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Add0~6_combout ),
	.datad(\interface|uALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\interface|uDMEM|DMEM_mem~398_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uDMEM|DMEM_mem~398 .lut_mask = 16'h0F00;
defparam \interface|uDMEM|DMEM_mem~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector12~2 (
// Equation(s):
// \interface|uLCD_selector|Selector12~2_combout  = (\interface|uLCD_selector|Selector30~4_combout  & ((\interface|uDMEM|DMEM_mem~587_combout ) # ((\interface|uDMEM|DMEM_mem~398_combout  & \interface|uDMEM|DMEM_mem~589_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~398_combout ),
	.datab(\interface|uDMEM|DMEM_mem~589_combout ),
	.datac(\interface|uDMEM|DMEM_mem~587_combout ),
	.datad(\interface|uLCD_selector|Selector30~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector12~2 .lut_mask = 16'hF800;
defparam \interface|uLCD_selector|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N10
cycloneiv_lcell_comb \interface|uLCD_selector|Selector12~3 (
// Equation(s):
// \interface|uLCD_selector|Selector12~3_combout  = (\interface|uLCD_selector|Selector28~3_combout  & (!\interface|uLCD_selector|Selector30~5_combout )) # (!\interface|uLCD_selector|Selector28~3_combout  & ((\interface|uLCD_selector|Selector30~5_combout  & 
// ((\interface|uLCD_selector|Selector12~2_combout ))) # (!\interface|uLCD_selector|Selector30~5_combout  & (\interface|uLCD_selector|Selector12~6_combout ))))

	.dataa(\interface|uLCD_selector|Selector28~3_combout ),
	.datab(\interface|uLCD_selector|Selector30~5_combout ),
	.datac(\interface|uLCD_selector|Selector12~6_combout ),
	.datad(\interface|uLCD_selector|Selector12~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector12~3 .lut_mask = 16'h7632;
defparam \interface|uLCD_selector|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector12~4 (
// Equation(s):
// \interface|uLCD_selector|Selector12~4_combout  = (\interface|uLCD_selector|Selector30~3_combout  & ((\interface|uLCD_selector|Selector12~3_combout  & ((\interface|uLCD_selector|Selector15~2_combout ))) # (!\interface|uLCD_selector|Selector12~3_combout  & 
// (\interface|uREG|REG_mem~1818_combout )))) # (!\interface|uLCD_selector|Selector30~3_combout  & (((\interface|uLCD_selector|Selector12~3_combout ))))

	.dataa(\interface|uREG|REG_mem~1818_combout ),
	.datab(\interface|uLCD_selector|Selector30~3_combout ),
	.datac(\interface|uLCD_selector|Selector15~2_combout ),
	.datad(\interface|uLCD_selector|Selector12~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector12~4 .lut_mask = 16'hF388;
defparam \interface|uLCD_selector|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector12~5 (
// Equation(s):
// \interface|uLCD_selector|Selector12~5_combout  = (!\SW[7]~input_o  & (!\SW[3]~input_o  & (\interface|uLCD_selector|Selector3~5_combout  & \interface|uLCD_selector|Selector12~4_combout )))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\interface|uLCD_selector|Selector3~5_combout ),
	.datad(\interface|uLCD_selector|Selector12~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector12~5 .lut_mask = 16'h1000;
defparam \interface|uLCD_selector|Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector15~7 (
// Equation(s):
// \interface|uLCD_selector|Selector15~7_combout  = (!\SW[0]~input_o  & (\interface|uALU|Add0~24_combout  & !\SW[1]~input_o ))

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\interface|uALU|Add0~24_combout ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector15~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector15~7 .lut_mask = 16'h0050;
defparam \interface|uLCD_selector|Selector15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector15~3 (
// Equation(s):
// \interface|uLCD_selector|Selector15~3_combout  = (\interface|uLCD_selector|Selector30~4_combout  & ((\interface|uDMEM|DMEM_mem~566_combout ) # ((\interface|uDMEM|DMEM_mem~568_combout  & \interface|uDMEM|DMEM_mem~398_combout ))))

	.dataa(\interface|uLCD_selector|Selector30~4_combout ),
	.datab(\interface|uDMEM|DMEM_mem~568_combout ),
	.datac(\interface|uDMEM|DMEM_mem~398_combout ),
	.datad(\interface|uDMEM|DMEM_mem~566_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector15~3 .lut_mask = 16'hAA80;
defparam \interface|uLCD_selector|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y46_N4
cycloneiv_lcell_comb \interface|uLCD_selector|Selector15~4 (
// Equation(s):
// \interface|uLCD_selector|Selector15~4_combout  = (\interface|uLCD_selector|Selector30~5_combout  & (!\interface|uLCD_selector|Selector28~3_combout  & ((\interface|uLCD_selector|Selector15~3_combout )))) # (!\interface|uLCD_selector|Selector30~5_combout  & 
// ((\interface|uLCD_selector|Selector28~3_combout ) # ((\interface|uLCD_selector|Selector15~7_combout ))))

	.dataa(\interface|uLCD_selector|Selector30~5_combout ),
	.datab(\interface|uLCD_selector|Selector28~3_combout ),
	.datac(\interface|uLCD_selector|Selector15~7_combout ),
	.datad(\interface|uLCD_selector|Selector15~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector15~4 .lut_mask = 16'h7654;
defparam \interface|uLCD_selector|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector15~5 (
// Equation(s):
// \interface|uLCD_selector|Selector15~5_combout  = (\interface|uLCD_selector|Selector30~3_combout  & ((\interface|uLCD_selector|Selector15~4_combout  & ((\interface|uLCD_selector|Selector15~2_combout ))) # (!\interface|uLCD_selector|Selector15~4_combout  & 
// (\interface|uREG|REG_mem~1819_combout )))) # (!\interface|uLCD_selector|Selector30~3_combout  & (((\interface|uLCD_selector|Selector15~4_combout ))))

	.dataa(\interface|uREG|REG_mem~1819_combout ),
	.datab(\interface|uLCD_selector|Selector30~3_combout ),
	.datac(\interface|uLCD_selector|Selector15~2_combout ),
	.datad(\interface|uLCD_selector|Selector15~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector15~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector15~5 .lut_mask = 16'hF388;
defparam \interface|uLCD_selector|Selector15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector15~6 (
// Equation(s):
// \interface|uLCD_selector|Selector15~6_combout  = (!\SW[7]~input_o  & (!\SW[3]~input_o  & (\interface|uLCD_selector|Selector3~5_combout  & \interface|uLCD_selector|Selector15~5_combout )))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\interface|uLCD_selector|Selector3~5_combout ),
	.datad(\interface|uLCD_selector|Selector15~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector15~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector15~6 .lut_mask = 16'h1000;
defparam \interface|uLCD_selector|Selector15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~6 (
// Equation(s):
// \interface|uLCD_TEST|decoder~6_combout  = \interface|uLCD_selector|Selector15~6_combout  $ (((\interface|uLCD_selector|Selector12~5_combout  & ((\interface|uLCD_selector|Selector13~1_combout ) # (\interface|uLCD_selector|Selector14~2_combout )))))

	.dataa(\interface|uLCD_selector|Selector13~1_combout ),
	.datab(\interface|uLCD_selector|Selector14~2_combout ),
	.datac(\interface|uLCD_selector|Selector12~5_combout ),
	.datad(\interface|uLCD_selector|Selector15~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~6 .lut_mask = 16'h1FE0;
defparam \interface|uLCD_TEST|decoder~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector9~0 (
// Equation(s):
// \interface|uLCD_selector|Selector9~0_combout  = (\interface|uLCD_selector|Selector31~0_combout  & ((\SW[2]~input_o  & ((\interface|uALU|Add0~20_combout ))) # (!\SW[2]~input_o  & (\interface|uREG|REG_mem~1842_combout ))))

	.dataa(\interface|uREG|REG_mem~1842_combout ),
	.datab(\interface|uLCD_selector|Selector31~0_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\interface|uALU|Add0~20_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector9~0 .lut_mask = 16'hC808;
defparam \interface|uLCD_selector|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector9~1 (
// Equation(s):
// \interface|uLCD_selector|Selector9~1_combout  = (!\interface|uLCD_selector|Selector14~0_combout  & ((\interface|uLCD_selector|Selector9~0_combout ) # ((\interface|uDMEM|DMEM_mem~639_combout  & \interface|uLCD_selector|Selector5~1_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~639_combout ),
	.datab(\interface|uLCD_selector|Selector5~1_combout ),
	.datac(\interface|uLCD_selector|Selector14~0_combout ),
	.datad(\interface|uLCD_selector|Selector9~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector9~1 .lut_mask = 16'h0F08;
defparam \interface|uLCD_selector|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N4
cycloneiv_lcell_comb \interface|uLCD_selector|Selector10~0 (
// Equation(s):
// \interface|uLCD_selector|Selector10~0_combout  = (\interface|uLCD_selector|Selector31~0_combout  & ((\SW[2]~input_o  & ((\interface|uALU|Add0~18_combout ))) # (!\SW[2]~input_o  & (\interface|uREG|REG_mem~1841_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\interface|uLCD_selector|Selector31~0_combout ),
	.datac(\interface|uREG|REG_mem~1841_combout ),
	.datad(\interface|uALU|Add0~18_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector10~0 .lut_mask = 16'hC840;
defparam \interface|uLCD_selector|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N10
cycloneiv_lcell_comb \interface|uLCD_selector|Selector10~1 (
// Equation(s):
// \interface|uLCD_selector|Selector10~1_combout  = (!\interface|uLCD_selector|Selector14~0_combout  & ((\interface|uLCD_selector|Selector10~0_combout ) # ((\interface|uLCD_selector|Selector5~1_combout  & \interface|uDMEM|DMEM_mem~638_combout ))))

	.dataa(\interface|uLCD_selector|Selector14~0_combout ),
	.datab(\interface|uLCD_selector|Selector5~1_combout ),
	.datac(\interface|uLCD_selector|Selector10~0_combout ),
	.datad(\interface|uDMEM|DMEM_mem~638_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector10~1 .lut_mask = 16'h5450;
defparam \interface|uLCD_selector|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N14
cycloneiv_lcell_comb \interface|uLCD_selector|Selector8~6 (
// Equation(s):
// \interface|uLCD_selector|Selector8~6_combout  = (!\SW[0]~input_o  & (!\SW[1]~input_o  & \interface|uALU|Add0~22_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(gnd),
	.datad(\interface|uALU|Add0~22_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector8~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector8~6 .lut_mask = 16'h1100;
defparam \interface|uLCD_selector|Selector8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector8~2 (
// Equation(s):
// \interface|uLCD_selector|Selector8~2_combout  = (\interface|uLCD_selector|Selector30~4_combout  & ((\interface|uDMEM|DMEM_mem~559_combout ) # ((\interface|uDMEM|DMEM_mem~398_combout  & \interface|uDMEM|DMEM_mem~561_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~398_combout ),
	.datab(\interface|uLCD_selector|Selector30~4_combout ),
	.datac(\interface|uDMEM|DMEM_mem~561_combout ),
	.datad(\interface|uDMEM|DMEM_mem~559_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector8~2 .lut_mask = 16'hCC80;
defparam \interface|uLCD_selector|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector8~3 (
// Equation(s):
// \interface|uLCD_selector|Selector8~3_combout  = (\interface|uLCD_selector|Selector28~3_combout  & (!\interface|uLCD_selector|Selector30~5_combout )) # (!\interface|uLCD_selector|Selector28~3_combout  & ((\interface|uLCD_selector|Selector30~5_combout  & 
// ((\interface|uLCD_selector|Selector8~2_combout ))) # (!\interface|uLCD_selector|Selector30~5_combout  & (\interface|uLCD_selector|Selector8~6_combout ))))

	.dataa(\interface|uLCD_selector|Selector28~3_combout ),
	.datab(\interface|uLCD_selector|Selector30~5_combout ),
	.datac(\interface|uLCD_selector|Selector8~6_combout ),
	.datad(\interface|uLCD_selector|Selector8~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector8~3 .lut_mask = 16'h7632;
defparam \interface|uLCD_selector|Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector8~4 (
// Equation(s):
// \interface|uLCD_selector|Selector8~4_combout  = (\interface|uLCD_selector|Selector30~3_combout  & ((\interface|uLCD_selector|Selector8~3_combout  & ((\interface|uLCD_selector|Selector15~2_combout ))) # (!\interface|uLCD_selector|Selector8~3_combout  & 
// (\interface|uREG|REG_mem~1820_combout )))) # (!\interface|uLCD_selector|Selector30~3_combout  & (((\interface|uLCD_selector|Selector8~3_combout ))))

	.dataa(\interface|uREG|REG_mem~1820_combout ),
	.datab(\interface|uLCD_selector|Selector30~3_combout ),
	.datac(\interface|uLCD_selector|Selector15~2_combout ),
	.datad(\interface|uLCD_selector|Selector8~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector8~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector8~4 .lut_mask = 16'hF388;
defparam \interface|uLCD_selector|Selector8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector8~5 (
// Equation(s):
// \interface|uLCD_selector|Selector8~5_combout  = (!\SW[7]~input_o  & (!\SW[3]~input_o  & (\interface|uLCD_selector|Selector3~5_combout  & \interface|uLCD_selector|Selector8~4_combout )))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\interface|uLCD_selector|Selector3~5_combout ),
	.datad(\interface|uLCD_selector|Selector8~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector8~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector8~5 .lut_mask = 16'h1000;
defparam \interface|uLCD_selector|Selector8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N10
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~10 (
// Equation(s):
// \interface|uLCD_selector|Selector7~10_combout  = (!\SW[0]~input_o  & !\SW[5]~input_o )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~10 .lut_mask = 16'h0055;
defparam \interface|uLCD_selector|Selector7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector28~2 (
// Equation(s):
// \interface|uLCD_selector|Selector28~2_combout  = (!\SW[1]~input_o  & (!\SW[4]~input_o  & !\SW[0]~input_o ))

	.dataa(gnd),
	.datab(\SW[1]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector28~2 .lut_mask = 16'h0003;
defparam \interface|uLCD_selector|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector11~0 (
// Equation(s):
// \interface|uLCD_selector|Selector11~0_combout  = (\SW[5]~input_o  & (!\SW[2]~input_o  & (\interface|uLCD_selector|Selector28~2_combout  & \interface|ucontrol|Decoder0~4_combout )))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\interface|uLCD_selector|Selector28~2_combout ),
	.datad(\interface|ucontrol|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector11~0 .lut_mask = 16'h2000;
defparam \interface|uLCD_selector|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector11~2 (
// Equation(s):
// \interface|uLCD_selector|Selector11~2_combout  = (\interface|uLCD_selector|Selector31~0_combout  & ((\SW[2]~input_o  & ((\interface|uALU|Add0~16_combout ))) # (!\SW[2]~input_o  & (\interface|uREG|REG_mem~1840_combout ))))

	.dataa(\interface|uLCD_selector|Selector31~0_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\interface|uREG|REG_mem~1840_combout ),
	.datad(\interface|uALU|Add0~16_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector11~2 .lut_mask = 16'hA820;
defparam \interface|uLCD_selector|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector11~1 (
// Equation(s):
// \interface|uLCD_selector|Selector11~1_combout  = (\interface|uLCD_selector|Selector5~1_combout  & ((\interface|uDMEM|DMEM_mem~538_combout ) # ((\interface|uDMEM|DMEM_mem~540_combout  & \interface|uDMEM|DMEM_mem~398_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~540_combout ),
	.datab(\interface|uLCD_selector|Selector5~1_combout ),
	.datac(\interface|uDMEM|DMEM_mem~398_combout ),
	.datad(\interface|uDMEM|DMEM_mem~538_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector11~1 .lut_mask = 16'hCC80;
defparam \interface|uLCD_selector|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector11~3 (
// Equation(s):
// \interface|uLCD_selector|Selector11~3_combout  = (\interface|uLCD_selector|Selector11~0_combout ) # ((\interface|uLCD_selector|Selector7~10_combout  & ((\interface|uLCD_selector|Selector11~2_combout ) # (\interface|uLCD_selector|Selector11~1_combout ))))

	.dataa(\interface|uLCD_selector|Selector7~10_combout ),
	.datab(\interface|uLCD_selector|Selector11~0_combout ),
	.datac(\interface|uLCD_selector|Selector11~2_combout ),
	.datad(\interface|uLCD_selector|Selector11~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector11~3 .lut_mask = 16'hEEEC;
defparam \interface|uLCD_selector|Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector11~4 (
// Equation(s):
// \interface|uLCD_selector|Selector11~4_combout  = (!\SW[6]~input_o  & (!\SW[7]~input_o  & (!\SW[3]~input_o  & \interface|uLCD_selector|Selector11~3_combout )))

	.dataa(\SW[6]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\interface|uLCD_selector|Selector11~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector11~4 .lut_mask = 16'h0100;
defparam \interface|uLCD_selector|Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~5 (
// Equation(s):
// \interface|uLCD_TEST|decoder~5_combout  = \interface|uLCD_selector|Selector11~4_combout  $ (((\interface|uLCD_selector|Selector8~5_combout  & ((\interface|uLCD_selector|Selector9~1_combout ) # (\interface|uLCD_selector|Selector10~1_combout )))))

	.dataa(\interface|uLCD_selector|Selector9~1_combout ),
	.datab(\interface|uLCD_selector|Selector10~1_combout ),
	.datac(\interface|uLCD_selector|Selector8~5_combout ),
	.datad(\interface|uLCD_selector|Selector11~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~5 .lut_mask = 16'h1FE0;
defparam \interface|uLCD_TEST|decoder~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~18 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~18_combout  = (!\interface|uLCD_TEST|LUT_INDEX [2] & ((\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uLCD_TEST|decoder~5_combout ))) # (!\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_TEST|decoder~6_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datac(\interface|uLCD_TEST|decoder~6_combout ),
	.datad(\interface|uLCD_TEST|decoder~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~18 .lut_mask = 16'h3210;
defparam \interface|uLCD_TEST|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector19~2 (
// Equation(s):
// \interface|uLCD_selector|Selector19~2_combout  = (\interface|uPC|PC_current [0] & (\SW[0]~input_o  & (\interface|uPC|PC_current [1] & \interface|uIMEM|IMEM_mem~2_combout )))

	.dataa(\interface|uPC|PC_current [0]),
	.datab(\SW[0]~input_o ),
	.datac(\interface|uPC|PC_current [1]),
	.datad(\interface|uIMEM|IMEM_mem~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector19~2 .lut_mask = 16'h8000;
defparam \interface|uLCD_selector|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N4
cycloneiv_lcell_comb \interface|uLCD_selector|Selector19~3 (
// Equation(s):
// \interface|uLCD_selector|Selector19~3_combout  = (\interface|uLCD_selector|Selector30~4_combout  & ((\interface|uDMEM|DMEM_mem~423_combout ) # (\interface|uDMEM|DMEM_mem~428_combout )))

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector30~4_combout ),
	.datac(\interface|uDMEM|DMEM_mem~423_combout ),
	.datad(\interface|uDMEM|DMEM_mem~428_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector19~3 .lut_mask = 16'hCCC0;
defparam \interface|uLCD_selector|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector19~7 (
// Equation(s):
// \interface|uLCD_selector|Selector19~7_combout  = (!\SW[0]~input_o  & (!\SW[1]~input_o  & \interface|uALU|Add0~32_combout ))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(gnd),
	.datad(\interface|uALU|Add0~32_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector19~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector19~7 .lut_mask = 16'h1100;
defparam \interface|uLCD_selector|Selector19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N10
cycloneiv_lcell_comb \interface|uLCD_selector|Selector19~4 (
// Equation(s):
// \interface|uLCD_selector|Selector19~4_combout  = (\interface|uLCD_selector|Selector30~5_combout  & (\interface|uLCD_selector|Selector19~3_combout  & ((!\interface|uLCD_selector|Selector28~3_combout )))) # (!\interface|uLCD_selector|Selector30~5_combout  & 
// (((\interface|uLCD_selector|Selector19~7_combout ) # (\interface|uLCD_selector|Selector28~3_combout ))))

	.dataa(\interface|uLCD_selector|Selector30~5_combout ),
	.datab(\interface|uLCD_selector|Selector19~3_combout ),
	.datac(\interface|uLCD_selector|Selector19~7_combout ),
	.datad(\interface|uLCD_selector|Selector28~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector19~4 .lut_mask = 16'h55D8;
defparam \interface|uLCD_selector|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector19~5 (
// Equation(s):
// \interface|uLCD_selector|Selector19~5_combout  = (\interface|uLCD_selector|Selector30~3_combout  & ((\interface|uLCD_selector|Selector19~4_combout  & (\interface|uLCD_selector|Selector19~2_combout )) # (!\interface|uLCD_selector|Selector19~4_combout  & 
// ((\interface|uREG|REG_mem~1817_combout ))))) # (!\interface|uLCD_selector|Selector30~3_combout  & (((\interface|uLCD_selector|Selector19~4_combout ))))

	.dataa(\interface|uLCD_selector|Selector19~2_combout ),
	.datab(\interface|uLCD_selector|Selector30~3_combout ),
	.datac(\interface|uREG|REG_mem~1817_combout ),
	.datad(\interface|uLCD_selector|Selector19~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector19~5 .lut_mask = 16'hBBC0;
defparam \interface|uLCD_selector|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector19~6 (
// Equation(s):
// \interface|uLCD_selector|Selector19~6_combout  = (!\SW[7]~input_o  & (!\SW[3]~input_o  & (\interface|uLCD_selector|Selector3~5_combout  & \interface|uLCD_selector|Selector19~5_combout )))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\interface|uLCD_selector|Selector3~5_combout ),
	.datad(\interface|uLCD_selector|Selector19~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector19~6 .lut_mask = 16'h1000;
defparam \interface|uLCD_selector|Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector16~2 (
// Equation(s):
// \interface|uLCD_selector|Selector16~2_combout  = (\interface|uIMEM|IMEM_mem~4_combout  & (\SW[0]~input_o  & !\interface|uPC|PC_current [4]))

	.dataa(\interface|uIMEM|IMEM_mem~4_combout ),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\interface|uPC|PC_current [4]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector16~2 .lut_mask = 16'h0088;
defparam \interface|uLCD_selector|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector16~3 (
// Equation(s):
// \interface|uLCD_selector|Selector16~3_combout  = (\interface|uLCD_selector|Selector30~4_combout  & ((\interface|uDMEM|DMEM_mem~444_combout ) # (\interface|uDMEM|DMEM_mem~449_combout )))

	.dataa(\interface|uDMEM|DMEM_mem~444_combout ),
	.datab(\interface|uLCD_selector|Selector30~4_combout ),
	.datac(gnd),
	.datad(\interface|uDMEM|DMEM_mem~449_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector16~3 .lut_mask = 16'hCC88;
defparam \interface|uLCD_selector|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector16~7 (
// Equation(s):
// \interface|uLCD_selector|Selector16~7_combout  = (!\SW[1]~input_o  & (!\SW[0]~input_o  & \interface|uALU|Add0~38_combout ))

	.dataa(gnd),
	.datab(\SW[1]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\interface|uALU|Add0~38_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector16~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector16~7 .lut_mask = 16'h0300;
defparam \interface|uLCD_selector|Selector16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector16~4 (
// Equation(s):
// \interface|uLCD_selector|Selector16~4_combout  = (\interface|uLCD_selector|Selector28~3_combout  & (!\interface|uLCD_selector|Selector30~5_combout )) # (!\interface|uLCD_selector|Selector28~3_combout  & ((\interface|uLCD_selector|Selector30~5_combout  & 
// (\interface|uLCD_selector|Selector16~3_combout )) # (!\interface|uLCD_selector|Selector30~5_combout  & ((\interface|uLCD_selector|Selector16~7_combout )))))

	.dataa(\interface|uLCD_selector|Selector28~3_combout ),
	.datab(\interface|uLCD_selector|Selector30~5_combout ),
	.datac(\interface|uLCD_selector|Selector16~3_combout ),
	.datad(\interface|uLCD_selector|Selector16~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector16~4 .lut_mask = 16'h7362;
defparam \interface|uLCD_selector|Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector16~5 (
// Equation(s):
// \interface|uLCD_selector|Selector16~5_combout  = (\interface|uLCD_selector|Selector30~3_combout  & ((\interface|uLCD_selector|Selector16~4_combout  & (\interface|uLCD_selector|Selector16~2_combout )) # (!\interface|uLCD_selector|Selector16~4_combout  & 
// ((\interface|uREG|REG_mem~1814_combout ))))) # (!\interface|uLCD_selector|Selector30~3_combout  & (((\interface|uLCD_selector|Selector16~4_combout ))))

	.dataa(\interface|uLCD_selector|Selector16~2_combout ),
	.datab(\interface|uLCD_selector|Selector30~3_combout ),
	.datac(\interface|uREG|REG_mem~1814_combout ),
	.datad(\interface|uLCD_selector|Selector16~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector16~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector16~5 .lut_mask = 16'hBBC0;
defparam \interface|uLCD_selector|Selector16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector16~6 (
// Equation(s):
// \interface|uLCD_selector|Selector16~6_combout  = (!\SW[7]~input_o  & (!\SW[3]~input_o  & (\interface|uLCD_selector|Selector3~5_combout  & \interface|uLCD_selector|Selector16~5_combout )))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\interface|uLCD_selector|Selector3~5_combout ),
	.datad(\interface|uLCD_selector|Selector16~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector16~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector16~6 .lut_mask = 16'h1000;
defparam \interface|uLCD_selector|Selector16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector17~2 (
// Equation(s):
// \interface|uLCD_selector|Selector17~2_combout  = (\interface|uIMEM|IMEM_mem~0_combout  & (!\interface|uPC|PC_current [4] & \SW[0]~input_o ))

	.dataa(\interface|uIMEM|IMEM_mem~0_combout ),
	.datab(\interface|uPC|PC_current [4]),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector17~2 .lut_mask = 16'h2200;
defparam \interface|uLCD_selector|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector17~3 (
// Equation(s):
// \interface|uLCD_selector|Selector17~3_combout  = (\interface|uLCD_selector|Selector30~4_combout  & ((\interface|uDMEM|DMEM_mem~437_combout ) # (\interface|uDMEM|DMEM_mem~442_combout )))

	.dataa(\interface|uDMEM|DMEM_mem~437_combout ),
	.datab(\interface|uLCD_selector|Selector30~4_combout ),
	.datac(gnd),
	.datad(\interface|uDMEM|DMEM_mem~442_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector17~3 .lut_mask = 16'hCC88;
defparam \interface|uLCD_selector|Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector17~7 (
// Equation(s):
// \interface|uLCD_selector|Selector17~7_combout  = (!\SW[1]~input_o  & (!\SW[0]~input_o  & \interface|uALU|Add0~36_combout ))

	.dataa(gnd),
	.datab(\SW[1]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\interface|uALU|Add0~36_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector17~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector17~7 .lut_mask = 16'h0300;
defparam \interface|uLCD_selector|Selector17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N10
cycloneiv_lcell_comb \interface|uLCD_selector|Selector17~4 (
// Equation(s):
// \interface|uLCD_selector|Selector17~4_combout  = (\interface|uLCD_selector|Selector30~5_combout  & (!\interface|uLCD_selector|Selector28~3_combout  & (\interface|uLCD_selector|Selector17~3_combout ))) # (!\interface|uLCD_selector|Selector30~5_combout  & 
// ((\interface|uLCD_selector|Selector28~3_combout ) # ((\interface|uLCD_selector|Selector17~7_combout ))))

	.dataa(\interface|uLCD_selector|Selector30~5_combout ),
	.datab(\interface|uLCD_selector|Selector28~3_combout ),
	.datac(\interface|uLCD_selector|Selector17~3_combout ),
	.datad(\interface|uLCD_selector|Selector17~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector17~4 .lut_mask = 16'h7564;
defparam \interface|uLCD_selector|Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector17~5 (
// Equation(s):
// \interface|uLCD_selector|Selector17~5_combout  = (\interface|uLCD_selector|Selector30~3_combout  & ((\interface|uLCD_selector|Selector17~4_combout  & ((\interface|uLCD_selector|Selector17~2_combout ))) # (!\interface|uLCD_selector|Selector17~4_combout  & 
// (\interface|uREG|REG_mem~1815_combout )))) # (!\interface|uLCD_selector|Selector30~3_combout  & (((\interface|uLCD_selector|Selector17~4_combout ))))

	.dataa(\interface|uREG|REG_mem~1815_combout ),
	.datab(\interface|uLCD_selector|Selector30~3_combout ),
	.datac(\interface|uLCD_selector|Selector17~2_combout ),
	.datad(\interface|uLCD_selector|Selector17~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector17~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector17~5 .lut_mask = 16'hF388;
defparam \interface|uLCD_selector|Selector17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector17~6 (
// Equation(s):
// \interface|uLCD_selector|Selector17~6_combout  = (!\SW[7]~input_o  & (!\SW[3]~input_o  & (\interface|uLCD_selector|Selector3~5_combout  & \interface|uLCD_selector|Selector17~5_combout )))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\interface|uLCD_selector|Selector3~5_combout ),
	.datad(\interface|uLCD_selector|Selector17~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector17~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector17~6 .lut_mask = 16'h1000;
defparam \interface|uLCD_selector|Selector17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N4
cycloneiv_lcell_comb \interface|uLCD_selector|Selector18~6 (
// Equation(s):
// \interface|uLCD_selector|Selector18~6_combout  = (!\SW[1]~input_o  & (!\SW[0]~input_o  & \interface|uALU|Add0~34_combout ))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\interface|uALU|Add0~34_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector18~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector18~6 .lut_mask = 16'h1100;
defparam \interface|uLCD_selector|Selector18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector18~2 (
// Equation(s):
// \interface|uLCD_selector|Selector18~2_combout  = (\interface|uLCD_selector|Selector30~4_combout  & ((\interface|uDMEM|DMEM_mem~430_combout ) # (\interface|uDMEM|DMEM_mem~435_combout )))

	.dataa(\interface|uLCD_selector|Selector30~4_combout ),
	.datab(\interface|uDMEM|DMEM_mem~430_combout ),
	.datac(gnd),
	.datad(\interface|uDMEM|DMEM_mem~435_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector18~2 .lut_mask = 16'hAA88;
defparam \interface|uLCD_selector|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector18~3 (
// Equation(s):
// \interface|uLCD_selector|Selector18~3_combout  = (\interface|uLCD_selector|Selector28~3_combout  & (((!\interface|uLCD_selector|Selector30~5_combout )))) # (!\interface|uLCD_selector|Selector28~3_combout  & ((\interface|uLCD_selector|Selector30~5_combout  
// & ((\interface|uLCD_selector|Selector18~2_combout ))) # (!\interface|uLCD_selector|Selector30~5_combout  & (\interface|uLCD_selector|Selector18~6_combout ))))

	.dataa(\interface|uLCD_selector|Selector28~3_combout ),
	.datab(\interface|uLCD_selector|Selector18~6_combout ),
	.datac(\interface|uLCD_selector|Selector18~2_combout ),
	.datad(\interface|uLCD_selector|Selector30~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector18~3 .lut_mask = 16'h50EE;
defparam \interface|uLCD_selector|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector18~4 (
// Equation(s):
// \interface|uLCD_selector|Selector18~4_combout  = (\interface|uLCD_selector|Selector30~3_combout  & ((\interface|uLCD_selector|Selector18~3_combout  & (\interface|Write_Reg[4]~0_combout )) # (!\interface|uLCD_selector|Selector18~3_combout  & 
// ((\interface|uREG|REG_mem~1816_combout ))))) # (!\interface|uLCD_selector|Selector30~3_combout  & (((\interface|uLCD_selector|Selector18~3_combout ))))

	.dataa(\interface|Write_Reg[4]~0_combout ),
	.datab(\interface|uLCD_selector|Selector30~3_combout ),
	.datac(\interface|uREG|REG_mem~1816_combout ),
	.datad(\interface|uLCD_selector|Selector18~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector18~4 .lut_mask = 16'hBBC0;
defparam \interface|uLCD_selector|Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector18~5 (
// Equation(s):
// \interface|uLCD_selector|Selector18~5_combout  = (!\SW[7]~input_o  & (!\SW[3]~input_o  & (\interface|uLCD_selector|Selector3~5_combout  & \interface|uLCD_selector|Selector18~4_combout )))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\interface|uLCD_selector|Selector3~5_combout ),
	.datad(\interface|uLCD_selector|Selector18~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector18~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector18~5 .lut_mask = 16'h1000;
defparam \interface|uLCD_selector|Selector18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~1 (
// Equation(s):
// \interface|uLCD_TEST|decoder~1_combout  = \interface|uLCD_selector|Selector19~6_combout  $ (((\interface|uLCD_selector|Selector16~6_combout  & ((\interface|uLCD_selector|Selector17~6_combout ) # (\interface|uLCD_selector|Selector18~5_combout )))))

	.dataa(\interface|uLCD_selector|Selector19~6_combout ),
	.datab(\interface|uLCD_selector|Selector16~6_combout ),
	.datac(\interface|uLCD_selector|Selector17~6_combout ),
	.datad(\interface|uLCD_selector|Selector18~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~1 .lut_mask = 16'h666A;
defparam \interface|uLCD_TEST|decoder~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~4 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~4_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uLCD_TEST|LUT_INDEX [2]) # ((\interface|uLCD_TEST|decoder~1_combout )))) # (!\interface|uLCD_TEST|LUT_INDEX [0] & (!\interface|uLCD_TEST|LUT_INDEX [2] & 
// ((\interface|uLCD_TEST|decoder~2_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datac(\interface|uLCD_TEST|decoder~1_combout ),
	.datad(\interface|uLCD_TEST|decoder~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~4 .lut_mask = 16'hB9A8;
defparam \interface|uLCD_TEST|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~3 (
// Equation(s):
// \interface|uLCD_selector|Selector7~3_combout  = (\SW[4]~input_o  & (\interface|uPC|PC_current [1] & (!\SW[1]~input_o  & \interface|ucontrol|Decoder0~3_combout )))

	.dataa(\SW[4]~input_o ),
	.datab(\interface|uPC|PC_current [1]),
	.datac(\SW[1]~input_o ),
	.datad(\interface|ucontrol|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~3 .lut_mask = 16'h0800;
defparam \interface|uLCD_selector|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y48_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~0 (
// Equation(s):
// \interface|uLCD_selector|Selector2~0_combout  = (\SW[5]~input_o  & (!\SW[0]~input_o  & !\SW[1]~input_o ))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~0 .lut_mask = 16'h0022;
defparam \interface|uLCD_selector|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~0 (
// Equation(s):
// \interface|uLCD_selector|Selector1~0_combout  = (!\SW[5]~input_o  & (\SW[1]~input_o  $ (\SW[0]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\SW[5]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~0 .lut_mask = 16'h0066;
defparam \interface|uLCD_selector|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~1 (
// Equation(s):
// \interface|uLCD_selector|Selector1~1_combout  = (\interface|uLCD_selector|Selector1~0_combout  & ((\SW[1]~input_o  & ((\interface|uREG|REG_mem~1839_combout ))) # (!\SW[1]~input_o  & (\interface|uIMEM|IMEM_mem~9_combout ))))

	.dataa(\interface|uLCD_selector|Selector1~0_combout ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\SW[1]~input_o ),
	.datad(\interface|uREG|REG_mem~1839_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~1 .lut_mask = 16'hA808;
defparam \interface|uLCD_selector|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y52_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~2 (
// Equation(s):
// \interface|uLCD_selector|Selector1~2_combout  = (!\SW[4]~input_o  & ((\interface|uLCD_selector|Selector1~1_combout ) # ((\interface|uLCD_selector|Selector2~0_combout  & \interface|ucontrol|WideOr2~0_combout ))))

	.dataa(\interface|uLCD_selector|Selector2~0_combout ),
	.datab(\SW[4]~input_o ),
	.datac(\interface|uLCD_selector|Selector1~1_combout ),
	.datad(\interface|ucontrol|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~2 .lut_mask = 16'h3230;
defparam \interface|uLCD_selector|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~3 (
// Equation(s):
// \interface|uLCD_selector|Selector1~3_combout  = (\interface|uLCD_selector|Selector1~2_combout ) # ((\interface|uLCD_selector|Selector7~10_combout  & (\interface|uLCD_selector|Selector7~3_combout  & \interface|uDMEM|DMEM_mem~634_combout )))

	.dataa(\interface|uLCD_selector|Selector7~10_combout ),
	.datab(\interface|uLCD_selector|Selector7~3_combout ),
	.datac(\interface|uLCD_selector|Selector1~2_combout ),
	.datad(\interface|uDMEM|DMEM_mem~634_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~3 .lut_mask = 16'hF8F0;
defparam \interface|uLCD_selector|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~4 (
// Equation(s):
// \interface|uLCD_selector|Selector1~4_combout  = (\SW[2]~input_o  & (\interface|uLCD_selector|Selector28~2_combout  & (!\SW[5]~input_o ))) # (!\SW[2]~input_o  & (((\interface|uLCD_selector|Selector1~3_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\interface|uLCD_selector|Selector28~2_combout ),
	.datac(\SW[5]~input_o ),
	.datad(\interface|uLCD_selector|Selector1~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~4 .lut_mask = 16'h5D08;
defparam \interface|uLCD_selector|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N10
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~5 (
// Equation(s):
// \interface|uLCD_selector|Selector1~5_combout  = (!\SW[7]~input_o  & (\interface|uLCD_selector|Selector1~4_combout  & ((\interface|uALU|Add0~4_combout ) # (!\SW[2]~input_o ))))

	.dataa(\SW[7]~input_o ),
	.datab(\interface|uALU|Add0~4_combout ),
	.datac(\SW[2]~input_o ),
	.datad(\interface|uLCD_selector|Selector1~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~5 .lut_mask = 16'h4500;
defparam \interface|uLCD_selector|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~7 (
// Equation(s):
// \interface|uLCD_selector|Selector1~7_combout  = (!\SW[6]~input_o  & !\SW[3]~input_o )

	.dataa(gnd),
	.datab(\SW[6]~input_o ),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~7 .lut_mask = 16'h0033;
defparam \interface|uLCD_selector|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector28~6 (
// Equation(s):
// \interface|uLCD_selector|Selector28~6_combout  = (!\SW[2]~input_o  & (!\SW[0]~input_o  & !\SW[1]~input_o ))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector28~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector28~6 .lut_mask = 16'h0101;
defparam \interface|uLCD_selector|Selector28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~6 (
// Equation(s):
// \interface|uLCD_selector|Selector1~6_combout  = (\interface|uLCD_selector|Selector1~5_combout ) # ((!\SW[5]~input_o  & (\interface|uLCD_selector|Selector28~6_combout  & \interface|uPC|PC_current [2])))

	.dataa(\SW[5]~input_o ),
	.datab(\interface|uLCD_selector|Selector28~6_combout ),
	.datac(\interface|uPC|PC_current [2]),
	.datad(\interface|uLCD_selector|Selector1~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~6 .lut_mask = 16'hFF40;
defparam \interface|uLCD_selector|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N0
cycloneiv_lcell_comb \interface|ucontrol|Decoder0~1 (
// Equation(s):
// \interface|ucontrol|Decoder0~1_combout  = (\interface|uPC|PC_current [1] & (((\interface|uPC|PC_current [2])))) # (!\interface|uPC|PC_current [1] & ((\interface|ucontrol|Decoder0~0_combout ) # ((\interface|uPC|PC_current [0] & \interface|uPC|PC_current 
// [2]))))

	.dataa(\interface|uPC|PC_current [0]),
	.datab(\interface|uPC|PC_current [2]),
	.datac(\interface|ucontrol|Decoder0~0_combout ),
	.datad(\interface|uPC|PC_current [1]),
	.cin(gnd),
	.combout(\interface|ucontrol|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|Decoder0~1 .lut_mask = 16'hCCF8;
defparam \interface|ucontrol|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
cycloneiv_lcell_comb \interface|ucontrol|Decoder0~2 (
// Equation(s):
// \interface|ucontrol|Decoder0~2_combout  = (\interface|uPC|PC_current [3]) # ((\interface|uPC|PC_current [4]) # (\interface|ucontrol|Decoder0~1_combout ))

	.dataa(\interface|uPC|PC_current [3]),
	.datab(\interface|uPC|PC_current [4]),
	.datac(gnd),
	.datad(\interface|ucontrol|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\interface|ucontrol|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|Decoder0~2 .lut_mask = 16'hFFEE;
defparam \interface|ucontrol|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N28
cycloneiv_lcell_comb \interface|write2_0~0 (
// Equation(s):
// \interface|write2_0~0_combout  = ((\interface|uPC|PC_current [1] & (!\interface|uIMEM|IMEM_mem~1_combout  & !\interface|uPC|PC_current [0])) # (!\interface|uPC|PC_current [1] & ((\interface|uPC|PC_current [0])))) # (!\interface|uIMEM|IMEM_mem~2_combout )

	.dataa(\interface|uIMEM|IMEM_mem~1_combout ),
	.datab(\interface|uPC|PC_current [1]),
	.datac(\interface|uPC|PC_current [0]),
	.datad(\interface|uIMEM|IMEM_mem~2_combout ),
	.cin(gnd),
	.combout(\interface|write2_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|write2_0~0 .lut_mask = 16'h34FF;
defparam \interface|write2_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N8
cycloneiv_lcell_comb \interface|write2_0~1 (
// Equation(s):
// \interface|write2_0~1_combout  = (!\interface|ucontrol|Decoder0~2_combout  & (\interface|write2_0~0_combout  & ((\interface|uIMEM|IMEM_mem~3_combout ) # (!\interface|uIMEM|IMEM_mem~5_combout ))))

	.dataa(\interface|ucontrol|Decoder0~2_combout ),
	.datab(\interface|uIMEM|IMEM_mem~5_combout ),
	.datac(\interface|uIMEM|IMEM_mem~3_combout ),
	.datad(\interface|write2_0~0_combout ),
	.cin(gnd),
	.combout(\interface|write2_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|write2_0~1 .lut_mask = 16'h5100;
defparam \interface|write2_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N20
cycloneiv_lcell_comb \interface|uException_Handle|EH_flag~0 (
// Equation(s):
// \interface|uException_Handle|EH_flag~0_combout  = (\interface|uALU|Add0~0_combout ) # ((\interface|uREG|REG_mem~1139_combout  & (\interface|ALU_operand_2[31]~11_combout  & !\interface|uALU|Add0~62_combout )) # (!\interface|uREG|REG_mem~1139_combout  & 
// (!\interface|ALU_operand_2[31]~11_combout  & \interface|uALU|Add0~62_combout )))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uREG|REG_mem~1139_combout ),
	.datac(\interface|ALU_operand_2[31]~11_combout ),
	.datad(\interface|uALU|Add0~62_combout ),
	.cin(gnd),
	.combout(\interface|uException_Handle|EH_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uException_Handle|EH_flag~0 .lut_mask = 16'hABEA;
defparam \interface|uException_Handle|EH_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N14
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~5 (
// Equation(s):
// \interface|uLCD_selector|Selector7~5_combout  = (!\SW[4]~input_o  & (\SW[7]~input_o  & ((\interface|write2_0~1_combout ) # (\interface|uException_Handle|EH_flag~0_combout ))))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\interface|write2_0~1_combout ),
	.datad(\interface|uException_Handle|EH_flag~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~5 .lut_mask = 16'h4440;
defparam \interface|uLCD_selector|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~8 (
// Equation(s):
// \interface|uLCD_selector|Selector1~8_combout  = (\interface|uLCD_selector|Selector1~7_combout  & ((\interface|uLCD_selector|Selector7~5_combout  & ((\interface|uLCD_selector|Selector1~6_combout ))) # (!\interface|uLCD_selector|Selector7~5_combout  & 
// (\interface|uLCD_selector|Selector1~5_combout ))))

	.dataa(\interface|uLCD_selector|Selector1~5_combout ),
	.datab(\interface|uLCD_selector|Selector1~7_combout ),
	.datac(\interface|uLCD_selector|Selector1~6_combout ),
	.datad(\interface|uLCD_selector|Selector7~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~8 .lut_mask = 16'hC088;
defparam \interface|uLCD_selector|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~10 (
// Equation(s):
// \interface|uLCD_selector|Selector6~10_combout  = (!\SW[3]~input_o  & (!\SW[1]~input_o  & (!\SW[2]~input_o  & !\SW[0]~input_o )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~10 .lut_mask = 16'h0001;
defparam \interface|uLCD_selector|Selector6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector0~6 (
// Equation(s):
// \interface|uLCD_selector|Selector0~6_combout  = (\interface|uLCD_selector|Selector6~10_combout  & \interface|uPC|PC_current [3])

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector6~10_combout ),
	.datac(gnd),
	.datad(\interface|uPC|PC_current [3]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector0~6 .lut_mask = 16'hCC00;
defparam \interface|uLCD_selector|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N4
cycloneiv_lcell_comb \interface|uLCD_selector|Selector0~4 (
// Equation(s):
// \interface|uLCD_selector|Selector0~4_combout  = (\SW[2]~input_o  & (\interface|uALU|Add0~6_combout  & (!\SW[3]~input_o ))) # (!\SW[2]~input_o  & (((\SW[3]~input_o  & \interface|uALU|Add0~0_combout ))))

	.dataa(\interface|uALU|Add0~6_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector0~4 .lut_mask = 16'h3808;
defparam \interface|uLCD_selector|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector0~0 (
// Equation(s):
// \interface|uLCD_selector|Selector0~0_combout  = (\SW[1]~input_o  & (((\interface|uREG|REG_mem~1826_combout )))) # (!\SW[1]~input_o  & (!\interface|uPC|PC_current [4] & (\interface|uIMEM|IMEM_mem~11_combout )))

	.dataa(\interface|uPC|PC_current [4]),
	.datab(\interface|uIMEM|IMEM_mem~11_combout ),
	.datac(\SW[1]~input_o ),
	.datad(\interface|uREG|REG_mem~1826_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector0~0 .lut_mask = 16'hF404;
defparam \interface|uLCD_selector|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector0~1 (
// Equation(s):
// \interface|uLCD_selector|Selector0~1_combout  = (!\SW[4]~input_o  & (\interface|uLCD_selector|Selector0~0_combout  & (\SW[0]~input_o  $ (\SW[1]~input_o ))))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\interface|uLCD_selector|Selector0~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector0~1 .lut_mask = 16'h1400;
defparam \interface|uLCD_selector|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector0~2 (
// Equation(s):
// \interface|uLCD_selector|Selector0~2_combout  = (\interface|uLCD_selector|Selector0~1_combout ) # ((\interface|uLCD_selector|Selector7~3_combout  & (!\SW[0]~input_o  & \interface|uDMEM|DMEM_mem~635_combout )))

	.dataa(\interface|uLCD_selector|Selector7~3_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\interface|uLCD_selector|Selector0~1_combout ),
	.datad(\interface|uDMEM|DMEM_mem~635_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector0~2 .lut_mask = 16'hF2F0;
defparam \interface|uLCD_selector|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N10
cycloneiv_lcell_comb \interface|uLCD_selector|Selector0~3 (
// Equation(s):
// \interface|uLCD_selector|Selector0~3_combout  = (!\SW[3]~input_o  & (!\SW[2]~input_o  & (!\SW[7]~input_o  & \interface|uLCD_selector|Selector0~2_combout )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[7]~input_o ),
	.datad(\interface|uLCD_selector|Selector0~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector0~3 .lut_mask = 16'h0100;
defparam \interface|uLCD_selector|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N14
cycloneiv_lcell_comb \interface|uLCD_selector|Selector0~5 (
// Equation(s):
// \interface|uLCD_selector|Selector0~5_combout  = (\interface|uLCD_selector|Selector0~3_combout ) # ((!\SW[7]~input_o  & (\interface|uLCD_selector|Selector28~2_combout  & \interface|uLCD_selector|Selector0~4_combout )))

	.dataa(\SW[7]~input_o ),
	.datab(\interface|uLCD_selector|Selector28~2_combout ),
	.datac(\interface|uLCD_selector|Selector0~4_combout ),
	.datad(\interface|uLCD_selector|Selector0~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector0~5 .lut_mask = 16'hFF40;
defparam \interface|uLCD_selector|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector0~7 (
// Equation(s):
// \interface|uLCD_selector|Selector0~7_combout  = (\interface|uLCD_selector|Selector3~5_combout  & ((\interface|uLCD_selector|Selector0~5_combout ) # ((\interface|uLCD_selector|Selector0~6_combout  & \interface|uLCD_selector|Selector7~5_combout ))))

	.dataa(\interface|uLCD_selector|Selector0~6_combout ),
	.datab(\interface|uLCD_selector|Selector3~5_combout ),
	.datac(\interface|uLCD_selector|Selector0~5_combout ),
	.datad(\interface|uLCD_selector|Selector7~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector0~7 .lut_mask = 16'hC8C0;
defparam \interface|uLCD_selector|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~1 (
// Equation(s):
// \interface|uLCD_selector|Selector2~1_combout  = (\interface|uLCD_selector|Selector2~0_combout  & ((\interface|uIMEM|IMEM_mem~3_combout ) # ((\interface|uPC|PC_current [4]) # (!\interface|uIMEM|IMEM_mem~7_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem~3_combout ),
	.datab(\interface|uIMEM|IMEM_mem~7_combout ),
	.datac(\interface|uLCD_selector|Selector2~0_combout ),
	.datad(\interface|uPC|PC_current [4]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~1 .lut_mask = 16'hF0B0;
defparam \interface|uLCD_selector|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~2 (
// Equation(s):
// \interface|uLCD_selector|Selector2~2_combout  = (\interface|uLCD_selector|Selector1~0_combout  & ((\SW[1]~input_o  & (\interface|uREG|REG_mem~1837_combout )) # (!\SW[1]~input_o  & ((\interface|ALU_operand_2[1]~41_combout )))))

	.dataa(\interface|uREG|REG_mem~1837_combout ),
	.datab(\interface|ALU_operand_2[1]~41_combout ),
	.datac(\interface|uLCD_selector|Selector1~0_combout ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~2 .lut_mask = 16'hA0C0;
defparam \interface|uLCD_selector|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~3 (
// Equation(s):
// \interface|uLCD_selector|Selector2~3_combout  = (!\SW[6]~input_o  & (!\SW[4]~input_o  & ((\interface|uLCD_selector|Selector2~1_combout ) # (\interface|uLCD_selector|Selector2~2_combout ))))

	.dataa(\SW[6]~input_o ),
	.datab(\interface|uLCD_selector|Selector2~1_combout ),
	.datac(\interface|uLCD_selector|Selector2~2_combout ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~3 .lut_mask = 16'h0054;
defparam \interface|uLCD_selector|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~4 (
// Equation(s):
// \interface|uLCD_selector|Selector2~4_combout  = (\SW[4]~input_o  & (\interface|ucontrol|Decoder0~4_combout  & (!\SW[6]~input_o  & \interface|uDMEM|DMEM_mem~633_combout ))) # (!\SW[4]~input_o  & (((\SW[6]~input_o ))))

	.dataa(\SW[4]~input_o ),
	.datab(\interface|ucontrol|Decoder0~4_combout ),
	.datac(\SW[6]~input_o ),
	.datad(\interface|uDMEM|DMEM_mem~633_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~4 .lut_mask = 16'h5850;
defparam \interface|uLCD_selector|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N10
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~5 (
// Equation(s):
// \interface|uLCD_selector|Selector2~5_combout  = (\interface|uLCD_selector|Selector2~3_combout ) # ((\interface|uLCD_selector|Selector7~10_combout  & (!\SW[1]~input_o  & \interface|uLCD_selector|Selector2~4_combout )))

	.dataa(\interface|uLCD_selector|Selector7~10_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\interface|uLCD_selector|Selector2~3_combout ),
	.datad(\interface|uLCD_selector|Selector2~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~5 .lut_mask = 16'hF2F0;
defparam \interface|uLCD_selector|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~6 (
// Equation(s):
// \interface|uLCD_selector|Selector2~6_combout  = (\SW[7]~input_o  & (\interface|uPC|PC_current [1] & (!\SW[2]~input_o ))) # (!\SW[7]~input_o  & (((\SW[2]~input_o  & \interface|uALU|Add0~2_combout ))))

	.dataa(\SW[7]~input_o ),
	.datab(\interface|uPC|PC_current [1]),
	.datac(\SW[2]~input_o ),
	.datad(\interface|uALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~6 .lut_mask = 16'h5808;
defparam \interface|uLCD_selector|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N14
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~7 (
// Equation(s):
// \interface|uLCD_selector|Selector2~7_combout  = (!\SW[5]~input_o  & (\interface|uLCD_selector|Selector28~2_combout  & (!\SW[6]~input_o  & \interface|uLCD_selector|Selector2~6_combout )))

	.dataa(\SW[5]~input_o ),
	.datab(\interface|uLCD_selector|Selector28~2_combout ),
	.datac(\SW[6]~input_o ),
	.datad(\interface|uLCD_selector|Selector2~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~7 .lut_mask = 16'h0400;
defparam \interface|uLCD_selector|Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~8 (
// Equation(s):
// \interface|uLCD_selector|Selector2~8_combout  = (\SW[7]~input_o  & (((\interface|write2_0~1_combout ) # (\interface|uException_Handle|EH_flag~0_combout )))) # (!\SW[7]~input_o  & (\SW[2]~input_o ))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\interface|write2_0~1_combout ),
	.datad(\interface|uException_Handle|EH_flag~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~8 .lut_mask = 16'hEEE2;
defparam \interface|uLCD_selector|Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~9 (
// Equation(s):
// \interface|uLCD_selector|Selector2~9_combout  = (\interface|uLCD_selector|Selector2~8_combout  & (((\interface|uLCD_selector|Selector2~7_combout )))) # (!\interface|uLCD_selector|Selector2~8_combout  & (!\SW[7]~input_o  & 
// ((\interface|uLCD_selector|Selector2~5_combout ) # (\interface|uLCD_selector|Selector2~7_combout ))))

	.dataa(\interface|uLCD_selector|Selector2~5_combout ),
	.datab(\SW[7]~input_o ),
	.datac(\interface|uLCD_selector|Selector2~7_combout ),
	.datad(\interface|uLCD_selector|Selector2~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~9 .lut_mask = 16'hF032;
defparam \interface|uLCD_selector|Selector2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~10 (
// Equation(s):
// \interface|uLCD_selector|Selector2~10_combout  = (!\SW[3]~input_o  & \interface|uLCD_selector|Selector2~9_combout )

	.dataa(gnd),
	.datab(\SW[3]~input_o ),
	.datac(gnd),
	.datad(\interface|uLCD_selector|Selector2~9_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~10 .lut_mask = 16'h3300;
defparam \interface|uLCD_selector|Selector2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~6 (
// Equation(s):
// \interface|uLCD_selector|Selector3~6_combout  = (!\SW[4]~input_o  & (!\SW[7]~input_o  & !\SW[6]~input_o ))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(gnd),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~6 .lut_mask = 16'h0011;
defparam \interface|uLCD_selector|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~8 (
// Equation(s):
// \interface|uLCD_selector|Selector3~8_combout  = (\SW[1]~input_o  & (((!\SW[0]~input_o  & \interface|uREG|REG_mem~1833_combout )))) # (!\SW[1]~input_o  & (\interface|uIMEM|IMEM_mem~9_combout  & (\SW[0]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\interface|uIMEM|IMEM_mem~9_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\interface|uREG|REG_mem~1833_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~8 .lut_mask = 16'h4A40;
defparam \interface|uLCD_selector|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~9 (
// Equation(s):
// \interface|uLCD_selector|Selector3~9_combout  = (\SW[5]~input_o  & (\interface|uLCD_selector|Selector2~0_combout  & (\interface|uIMEM|IMEM_mem~3_combout ))) # (!\SW[5]~input_o  & ((\interface|uLCD_selector|Selector3~8_combout ) # 
// ((\interface|uLCD_selector|Selector2~0_combout  & \interface|uIMEM|IMEM_mem~3_combout ))))

	.dataa(\SW[5]~input_o ),
	.datab(\interface|uLCD_selector|Selector2~0_combout ),
	.datac(\interface|uIMEM|IMEM_mem~3_combout ),
	.datad(\interface|uLCD_selector|Selector3~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~9 .lut_mask = 16'hD5C0;
defparam \interface|uLCD_selector|Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~7 (
// Equation(s):
// \interface|uLCD_selector|Selector3~7_combout  = (\SW[2]~input_o  & (\interface|uLCD_selector|Selector30~2_combout  & (!\SW[5]~input_o  & \interface|uALU|Add0~0_combout )))

	.dataa(\SW[2]~input_o ),
	.datab(\interface|uLCD_selector|Selector30~2_combout ),
	.datac(\SW[5]~input_o ),
	.datad(\interface|uALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~7 .lut_mask = 16'h0800;
defparam \interface|uLCD_selector|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~10 (
// Equation(s):
// \interface|uLCD_selector|Selector3~10_combout  = (\interface|uLCD_selector|Selector3~6_combout  & ((\interface|uLCD_selector|Selector3~7_combout ) # ((!\SW[2]~input_o  & \interface|uLCD_selector|Selector3~9_combout ))))

	.dataa(\SW[2]~input_o ),
	.datab(\interface|uLCD_selector|Selector3~6_combout ),
	.datac(\interface|uLCD_selector|Selector3~9_combout ),
	.datad(\interface|uLCD_selector|Selector3~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~10 .lut_mask = 16'hCC40;
defparam \interface|uLCD_selector|Selector3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y48_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~15 (
// Equation(s):
// \interface|uLCD_selector|Selector3~15_combout  = (!\SW[2]~input_o  & (!\SW[0]~input_o  & (\interface|uLCD_selector|Selector3~5_combout  & !\SW[1]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\interface|uLCD_selector|Selector3~5_combout ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~15_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~15 .lut_mask = 16'h0010;
defparam \interface|uLCD_selector|Selector3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~4 (
// Equation(s):
// \interface|uLCD_selector|Selector3~4_combout  = (\SW[4]~input_o  & (\interface|ucontrol|Decoder0~3_combout  & (!\SW[7]~input_o  & \interface|uPC|PC_current [1])))

	.dataa(\SW[4]~input_o ),
	.datab(\interface|ucontrol|Decoder0~3_combout ),
	.datac(\SW[7]~input_o ),
	.datad(\interface|uPC|PC_current [1]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~4 .lut_mask = 16'h0800;
defparam \interface|uLCD_selector|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~11 (
// Equation(s):
// \interface|uLCD_selector|Selector3~11_combout  = (\interface|uPC|PC_current [0] & (!\SW[4]~input_o  & ((\interface|write2_0~1_combout ) # (\interface|uException_Handle|EH_flag~0_combout ))))

	.dataa(\interface|write2_0~1_combout ),
	.datab(\interface|uPC|PC_current [0]),
	.datac(\SW[4]~input_o ),
	.datad(\interface|uException_Handle|EH_flag~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~11 .lut_mask = 16'h0C08;
defparam \interface|uLCD_selector|Selector3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~12 (
// Equation(s):
// \interface|uLCD_selector|Selector3~12_combout  = (\interface|uLCD_selector|Selector3~4_combout  & ((\interface|uDMEM|DMEM_mem~632_combout ) # ((\SW[7]~input_o  & \interface|uLCD_selector|Selector3~11_combout )))) # 
// (!\interface|uLCD_selector|Selector3~4_combout  & (((\SW[7]~input_o  & \interface|uLCD_selector|Selector3~11_combout ))))

	.dataa(\interface|uLCD_selector|Selector3~4_combout ),
	.datab(\interface|uDMEM|DMEM_mem~632_combout ),
	.datac(\SW[7]~input_o ),
	.datad(\interface|uLCD_selector|Selector3~11_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~12 .lut_mask = 16'hF888;
defparam \interface|uLCD_selector|Selector3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~13 (
// Equation(s):
// \interface|uLCD_selector|Selector3~13_combout  = (!\SW[3]~input_o  & ((\interface|uLCD_selector|Selector3~10_combout ) # ((\interface|uLCD_selector|Selector3~15_combout  & \interface|uLCD_selector|Selector3~12_combout ))))

	.dataa(\interface|uLCD_selector|Selector3~10_combout ),
	.datab(\SW[3]~input_o ),
	.datac(\interface|uLCD_selector|Selector3~15_combout ),
	.datad(\interface|uLCD_selector|Selector3~12_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~13_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~13 .lut_mask = 16'h3222;
defparam \interface|uLCD_selector|Selector3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~3 (
// Equation(s):
// \interface|uLCD_TEST|decoder~3_combout  = \interface|uLCD_selector|Selector3~13_combout  $ (((\interface|uLCD_selector|Selector0~7_combout  & ((\interface|uLCD_selector|Selector1~8_combout ) # (\interface|uLCD_selector|Selector2~10_combout )))))

	.dataa(\interface|uLCD_selector|Selector1~8_combout ),
	.datab(\interface|uLCD_selector|Selector0~7_combout ),
	.datac(\interface|uLCD_selector|Selector2~10_combout ),
	.datad(\interface|uLCD_selector|Selector3~13_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~3 .lut_mask = 16'h37C8;
defparam \interface|uLCD_TEST|decoder~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~11 (
// Equation(s):
// \interface|uLCD_selector|Selector6~11_combout  = (!\SW[5]~input_o  & \interface|uLCD_selector|Selector6~10_combout )

	.dataa(gnd),
	.datab(\SW[5]~input_o ),
	.datac(\interface|uLCD_selector|Selector6~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~11 .lut_mask = 16'h3030;
defparam \interface|uLCD_selector|Selector6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N16
cycloneiv_lcell_comb \interface|uALU|Add1~1 (
// Equation(s):
// \interface|uALU|Add1~1_cout  = CARRY((\interface|uREG|REG_mem~1108_combout  & \interface|ALU_operand_2[0]~10_combout ))

	.dataa(\interface|uREG|REG_mem~1108_combout ),
	.datab(\interface|ALU_operand_2[0]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\interface|uALU|Add1~1_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~1 .lut_mask = 16'h0088;
defparam \interface|uALU|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N18
cycloneiv_lcell_comb \interface|uALU|Add1~3 (
// Equation(s):
// \interface|uALU|Add1~3_cout  = CARRY((\interface|uREG|REG_mem~1721_combout  & (!\interface|ALU_operand_2[1]~42_combout  & !\interface|uALU|Add1~1_cout )) # (!\interface|uREG|REG_mem~1721_combout  & ((!\interface|uALU|Add1~1_cout ) # 
// (!\interface|ALU_operand_2[1]~42_combout ))))

	.dataa(\interface|uREG|REG_mem~1721_combout ),
	.datab(\interface|ALU_operand_2[1]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~1_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~3_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~3 .lut_mask = 16'h0017;
defparam \interface|uALU|Add1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N20
cycloneiv_lcell_comb \interface|uALU|Add1~5 (
// Equation(s):
// \interface|uALU|Add1~5_cout  = CARRY((\interface|uREG|REG_mem~1700_combout  & ((\interface|ALU_operand_2[2]~40_combout ) # (!\interface|uALU|Add1~3_cout ))) # (!\interface|uREG|REG_mem~1700_combout  & (\interface|ALU_operand_2[2]~40_combout  & 
// !\interface|uALU|Add1~3_cout )))

	.dataa(\interface|uREG|REG_mem~1700_combout ),
	.datab(\interface|ALU_operand_2[2]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~3_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~5_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~5 .lut_mask = 16'h008E;
defparam \interface|uALU|Add1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N22
cycloneiv_lcell_comb \interface|uALU|Add1~7 (
// Equation(s):
// \interface|uALU|Add1~7_cout  = CARRY((\interface|ALU_operand_2[3]~39_combout  & (!\interface|uREG|REG_mem~1692_combout  & !\interface|uALU|Add1~5_cout )) # (!\interface|ALU_operand_2[3]~39_combout  & ((!\interface|uALU|Add1~5_cout ) # 
// (!\interface|uREG|REG_mem~1692_combout ))))

	.dataa(\interface|ALU_operand_2[3]~39_combout ),
	.datab(\interface|uREG|REG_mem~1692_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~5_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~7_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~7 .lut_mask = 16'h0017;
defparam \interface|uALU|Add1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N24
cycloneiv_lcell_comb \interface|uALU|Add1~9 (
// Equation(s):
// \interface|uALU|Add1~9_cout  = CARRY((\interface|uREG|REG_mem~1671_combout  & ((\interface|ALU_operand_2[4]~38_combout ) # (!\interface|uALU|Add1~7_cout ))) # (!\interface|uREG|REG_mem~1671_combout  & (\interface|ALU_operand_2[4]~38_combout  & 
// !\interface|uALU|Add1~7_cout )))

	.dataa(\interface|uREG|REG_mem~1671_combout ),
	.datab(\interface|ALU_operand_2[4]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~7_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~9_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~9 .lut_mask = 16'h008E;
defparam \interface|uALU|Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N26
cycloneiv_lcell_comb \interface|uALU|Add1~11 (
// Equation(s):
// \interface|uALU|Add1~11_cout  = CARRY((\interface|uREG|REG_mem~1655_combout  & (!\interface|ALU_operand_2[5]~37_combout  & !\interface|uALU|Add1~9_cout )) # (!\interface|uREG|REG_mem~1655_combout  & ((!\interface|uALU|Add1~9_cout ) # 
// (!\interface|ALU_operand_2[5]~37_combout ))))

	.dataa(\interface|uREG|REG_mem~1655_combout ),
	.datab(\interface|ALU_operand_2[5]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~9_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~11_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~11 .lut_mask = 16'h0017;
defparam \interface|uALU|Add1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N28
cycloneiv_lcell_comb \interface|uALU|Add1~13 (
// Equation(s):
// \interface|uALU|Add1~13_cout  = CARRY((\interface|uREG|REG_mem~1634_combout  & ((\interface|ALU_operand_2[6]~36_combout ) # (!\interface|uALU|Add1~11_cout ))) # (!\interface|uREG|REG_mem~1634_combout  & (\interface|ALU_operand_2[6]~36_combout  & 
// !\interface|uALU|Add1~11_cout )))

	.dataa(\interface|uREG|REG_mem~1634_combout ),
	.datab(\interface|ALU_operand_2[6]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~11_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~13_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~13 .lut_mask = 16'h008E;
defparam \interface|uALU|Add1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y49_N30
cycloneiv_lcell_comb \interface|uALU|Add1~15 (
// Equation(s):
// \interface|uALU|Add1~15_cout  = CARRY((\interface|ALU_operand_2[7]~35_combout  & (!\interface|uREG|REG_mem~1613_combout  & !\interface|uALU|Add1~13_cout )) # (!\interface|ALU_operand_2[7]~35_combout  & ((!\interface|uALU|Add1~13_cout ) # 
// (!\interface|uREG|REG_mem~1613_combout ))))

	.dataa(\interface|ALU_operand_2[7]~35_combout ),
	.datab(\interface|uREG|REG_mem~1613_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~13_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~15_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~15 .lut_mask = 16'h0017;
defparam \interface|uALU|Add1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N0
cycloneiv_lcell_comb \interface|uALU|Add1~17 (
// Equation(s):
// \interface|uALU|Add1~17_cout  = CARRY((\interface|ALU_operand_2[8]~34_combout  & ((\interface|uREG|REG_mem~1592_combout ) # (!\interface|uALU|Add1~15_cout ))) # (!\interface|ALU_operand_2[8]~34_combout  & (\interface|uREG|REG_mem~1592_combout  & 
// !\interface|uALU|Add1~15_cout )))

	.dataa(\interface|ALU_operand_2[8]~34_combout ),
	.datab(\interface|uREG|REG_mem~1592_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~15_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~17_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~17 .lut_mask = 16'h008E;
defparam \interface|uALU|Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N2
cycloneiv_lcell_comb \interface|uALU|Add1~19 (
// Equation(s):
// \interface|uALU|Add1~19_cout  = CARRY((\interface|uREG|REG_mem~1571_combout  & (!\interface|ALU_operand_2[9]~33_combout  & !\interface|uALU|Add1~17_cout )) # (!\interface|uREG|REG_mem~1571_combout  & ((!\interface|uALU|Add1~17_cout ) # 
// (!\interface|ALU_operand_2[9]~33_combout ))))

	.dataa(\interface|uREG|REG_mem~1571_combout ),
	.datab(\interface|ALU_operand_2[9]~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~17_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~19_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~19 .lut_mask = 16'h0017;
defparam \interface|uALU|Add1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N4
cycloneiv_lcell_comb \interface|uALU|Add1~21 (
// Equation(s):
// \interface|uALU|Add1~21_cout  = CARRY((\interface|uREG|REG_mem~1550_combout  & ((\interface|ALU_operand_2[10]~32_combout ) # (!\interface|uALU|Add1~19_cout ))) # (!\interface|uREG|REG_mem~1550_combout  & (\interface|ALU_operand_2[10]~32_combout  & 
// !\interface|uALU|Add1~19_cout )))

	.dataa(\interface|uREG|REG_mem~1550_combout ),
	.datab(\interface|ALU_operand_2[10]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~19_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~21_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~21 .lut_mask = 16'h008E;
defparam \interface|uALU|Add1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N6
cycloneiv_lcell_comb \interface|uALU|Add1~23 (
// Equation(s):
// \interface|uALU|Add1~23_cout  = CARRY((\interface|ALU_operand_2[11]~31_combout  & (!\interface|uREG|REG_mem~1534_combout  & !\interface|uALU|Add1~21_cout )) # (!\interface|ALU_operand_2[11]~31_combout  & ((!\interface|uALU|Add1~21_cout ) # 
// (!\interface|uREG|REG_mem~1534_combout ))))

	.dataa(\interface|ALU_operand_2[11]~31_combout ),
	.datab(\interface|uREG|REG_mem~1534_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~21_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~23_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~23 .lut_mask = 16'h0017;
defparam \interface|uALU|Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N8
cycloneiv_lcell_comb \interface|uALU|Add1~25 (
// Equation(s):
// \interface|uALU|Add1~25_cout  = CARRY((\interface|ALU_operand_2[12]~30_combout  & ((\interface|uREG|REG_mem~1518_combout ) # (!\interface|uALU|Add1~23_cout ))) # (!\interface|ALU_operand_2[12]~30_combout  & (\interface|uREG|REG_mem~1518_combout  & 
// !\interface|uALU|Add1~23_cout )))

	.dataa(\interface|ALU_operand_2[12]~30_combout ),
	.datab(\interface|uREG|REG_mem~1518_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~23_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~25_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~25 .lut_mask = 16'h008E;
defparam \interface|uALU|Add1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N10
cycloneiv_lcell_comb \interface|uALU|Add1~27 (
// Equation(s):
// \interface|uALU|Add1~27_cout  = CARRY((\interface|uREG|REG_mem~1497_combout  & (!\interface|ALU_operand_2[13]~29_combout  & !\interface|uALU|Add1~25_cout )) # (!\interface|uREG|REG_mem~1497_combout  & ((!\interface|uALU|Add1~25_cout ) # 
// (!\interface|ALU_operand_2[13]~29_combout ))))

	.dataa(\interface|uREG|REG_mem~1497_combout ),
	.datab(\interface|ALU_operand_2[13]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~25_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~27_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~27 .lut_mask = 16'h0017;
defparam \interface|uALU|Add1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N12
cycloneiv_lcell_comb \interface|uALU|Add1~29 (
// Equation(s):
// \interface|uALU|Add1~29_cout  = CARRY((\interface|uREG|REG_mem~1476_combout  & ((\interface|ALU_operand_2[14]~28_combout ) # (!\interface|uALU|Add1~27_cout ))) # (!\interface|uREG|REG_mem~1476_combout  & (\interface|ALU_operand_2[14]~28_combout  & 
// !\interface|uALU|Add1~27_cout )))

	.dataa(\interface|uREG|REG_mem~1476_combout ),
	.datab(\interface|ALU_operand_2[14]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~27_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~29_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~29 .lut_mask = 16'h008E;
defparam \interface|uALU|Add1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N14
cycloneiv_lcell_comb \interface|uALU|Add1~31 (
// Equation(s):
// \interface|uALU|Add1~31_cout  = CARRY((\interface|uREG|REG_mem~1455_combout  & (!\interface|ALU_operand_2[15]~27_combout  & !\interface|uALU|Add1~29_cout )) # (!\interface|uREG|REG_mem~1455_combout  & ((!\interface|uALU|Add1~29_cout ) # 
// (!\interface|ALU_operand_2[15]~27_combout ))))

	.dataa(\interface|uREG|REG_mem~1455_combout ),
	.datab(\interface|ALU_operand_2[15]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~29_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~31_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~31 .lut_mask = 16'h0017;
defparam \interface|uALU|Add1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N16
cycloneiv_lcell_comb \interface|uALU|Add1~33 (
// Equation(s):
// \interface|uALU|Add1~33_cout  = CARRY((\interface|uREG|REG_mem~1434_combout  & ((\interface|ALU_operand_2[16]~26_combout ) # (!\interface|uALU|Add1~31_cout ))) # (!\interface|uREG|REG_mem~1434_combout  & (\interface|ALU_operand_2[16]~26_combout  & 
// !\interface|uALU|Add1~31_cout )))

	.dataa(\interface|uREG|REG_mem~1434_combout ),
	.datab(\interface|ALU_operand_2[16]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~31_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~33_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~33 .lut_mask = 16'h008E;
defparam \interface|uALU|Add1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N18
cycloneiv_lcell_comb \interface|uALU|Add1~35 (
// Equation(s):
// \interface|uALU|Add1~35_cout  = CARRY((\interface|uREG|REG_mem~1413_combout  & (!\interface|ALU_operand_2[17]~25_combout  & !\interface|uALU|Add1~33_cout )) # (!\interface|uREG|REG_mem~1413_combout  & ((!\interface|uALU|Add1~33_cout ) # 
// (!\interface|ALU_operand_2[17]~25_combout ))))

	.dataa(\interface|uREG|REG_mem~1413_combout ),
	.datab(\interface|ALU_operand_2[17]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~33_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~35_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~35 .lut_mask = 16'h0017;
defparam \interface|uALU|Add1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N20
cycloneiv_lcell_comb \interface|uALU|Add1~37 (
// Equation(s):
// \interface|uALU|Add1~37_cout  = CARRY((\interface|ALU_operand_2[18]~24_combout  & ((\interface|uREG|REG_mem~1392_combout ) # (!\interface|uALU|Add1~35_cout ))) # (!\interface|ALU_operand_2[18]~24_combout  & (\interface|uREG|REG_mem~1392_combout  & 
// !\interface|uALU|Add1~35_cout )))

	.dataa(\interface|ALU_operand_2[18]~24_combout ),
	.datab(\interface|uREG|REG_mem~1392_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~35_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~37_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~37 .lut_mask = 16'h008E;
defparam \interface|uALU|Add1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N22
cycloneiv_lcell_comb \interface|uALU|Add1~39 (
// Equation(s):
// \interface|uALU|Add1~39_cout  = CARRY((\interface|uREG|REG_mem~1371_combout  & (!\interface|ALU_operand_2[19]~23_combout  & !\interface|uALU|Add1~37_cout )) # (!\interface|uREG|REG_mem~1371_combout  & ((!\interface|uALU|Add1~37_cout ) # 
// (!\interface|ALU_operand_2[19]~23_combout ))))

	.dataa(\interface|uREG|REG_mem~1371_combout ),
	.datab(\interface|ALU_operand_2[19]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~37_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~39_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~39 .lut_mask = 16'h0017;
defparam \interface|uALU|Add1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N24
cycloneiv_lcell_comb \interface|uALU|Add1~41 (
// Equation(s):
// \interface|uALU|Add1~41_cout  = CARRY((\interface|uREG|REG_mem~1350_combout  & ((\interface|ALU_operand_2[20]~22_combout ) # (!\interface|uALU|Add1~39_cout ))) # (!\interface|uREG|REG_mem~1350_combout  & (\interface|ALU_operand_2[20]~22_combout  & 
// !\interface|uALU|Add1~39_cout )))

	.dataa(\interface|uREG|REG_mem~1350_combout ),
	.datab(\interface|ALU_operand_2[20]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~39_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~41_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~41 .lut_mask = 16'h008E;
defparam \interface|uALU|Add1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N26
cycloneiv_lcell_comb \interface|uALU|Add1~43 (
// Equation(s):
// \interface|uALU|Add1~43_cout  = CARRY((\interface|ALU_operand_2[21]~21_combout  & (!\interface|uREG|REG_mem~1329_combout  & !\interface|uALU|Add1~41_cout )) # (!\interface|ALU_operand_2[21]~21_combout  & ((!\interface|uALU|Add1~41_cout ) # 
// (!\interface|uREG|REG_mem~1329_combout ))))

	.dataa(\interface|ALU_operand_2[21]~21_combout ),
	.datab(\interface|uREG|REG_mem~1329_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~41_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~43_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~43 .lut_mask = 16'h0017;
defparam \interface|uALU|Add1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N28
cycloneiv_lcell_comb \interface|uALU|Add1~45 (
// Equation(s):
// \interface|uALU|Add1~45_cout  = CARRY((\interface|ALU_operand_2[22]~20_combout  & ((\interface|uREG|REG_mem~1308_combout ) # (!\interface|uALU|Add1~43_cout ))) # (!\interface|ALU_operand_2[22]~20_combout  & (\interface|uREG|REG_mem~1308_combout  & 
// !\interface|uALU|Add1~43_cout )))

	.dataa(\interface|ALU_operand_2[22]~20_combout ),
	.datab(\interface|uREG|REG_mem~1308_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~43_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~45_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~45 .lut_mask = 16'h008E;
defparam \interface|uALU|Add1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y48_N30
cycloneiv_lcell_comb \interface|uALU|Add1~47 (
// Equation(s):
// \interface|uALU|Add1~47_cout  = CARRY((\interface|uREG|REG_mem~1287_combout  & (!\interface|ALU_operand_2[23]~19_combout  & !\interface|uALU|Add1~45_cout )) # (!\interface|uREG|REG_mem~1287_combout  & ((!\interface|uALU|Add1~45_cout ) # 
// (!\interface|ALU_operand_2[23]~19_combout ))))

	.dataa(\interface|uREG|REG_mem~1287_combout ),
	.datab(\interface|ALU_operand_2[23]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~45_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~47_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~47 .lut_mask = 16'h0017;
defparam \interface|uALU|Add1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N0
cycloneiv_lcell_comb \interface|uALU|Add1~49 (
// Equation(s):
// \interface|uALU|Add1~49_cout  = CARRY((\interface|uREG|REG_mem~1266_combout  & ((\interface|ALU_operand_2[24]~18_combout ) # (!\interface|uALU|Add1~47_cout ))) # (!\interface|uREG|REG_mem~1266_combout  & (\interface|ALU_operand_2[24]~18_combout  & 
// !\interface|uALU|Add1~47_cout )))

	.dataa(\interface|uREG|REG_mem~1266_combout ),
	.datab(\interface|ALU_operand_2[24]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~47_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~49_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~49 .lut_mask = 16'h008E;
defparam \interface|uALU|Add1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N2
cycloneiv_lcell_comb \interface|uALU|Add1~51 (
// Equation(s):
// \interface|uALU|Add1~51_cout  = CARRY((\interface|uREG|REG_mem~1245_combout  & (!\interface|ALU_operand_2[25]~17_combout  & !\interface|uALU|Add1~49_cout )) # (!\interface|uREG|REG_mem~1245_combout  & ((!\interface|uALU|Add1~49_cout ) # 
// (!\interface|ALU_operand_2[25]~17_combout ))))

	.dataa(\interface|uREG|REG_mem~1245_combout ),
	.datab(\interface|ALU_operand_2[25]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~49_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~51_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~51 .lut_mask = 16'h0017;
defparam \interface|uALU|Add1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N4
cycloneiv_lcell_comb \interface|uALU|Add1~53 (
// Equation(s):
// \interface|uALU|Add1~53_cout  = CARRY((\interface|ALU_operand_2[26]~16_combout  & ((\interface|uREG|REG_mem~1224_combout ) # (!\interface|uALU|Add1~51_cout ))) # (!\interface|ALU_operand_2[26]~16_combout  & (\interface|uREG|REG_mem~1224_combout  & 
// !\interface|uALU|Add1~51_cout )))

	.dataa(\interface|ALU_operand_2[26]~16_combout ),
	.datab(\interface|uREG|REG_mem~1224_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~51_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~53_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~53 .lut_mask = 16'h008E;
defparam \interface|uALU|Add1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N6
cycloneiv_lcell_comb \interface|uALU|Add1~55 (
// Equation(s):
// \interface|uALU|Add1~55_cout  = CARRY((\interface|ALU_operand_2[27]~15_combout  & (!\interface|uREG|REG_mem~1203_combout  & !\interface|uALU|Add1~53_cout )) # (!\interface|ALU_operand_2[27]~15_combout  & ((!\interface|uALU|Add1~53_cout ) # 
// (!\interface|uREG|REG_mem~1203_combout ))))

	.dataa(\interface|ALU_operand_2[27]~15_combout ),
	.datab(\interface|uREG|REG_mem~1203_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~53_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~55_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~55 .lut_mask = 16'h0017;
defparam \interface|uALU|Add1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N8
cycloneiv_lcell_comb \interface|uALU|Add1~57 (
// Equation(s):
// \interface|uALU|Add1~57_cout  = CARRY((\interface|ALU_operand_2[28]~14_combout  & ((\interface|uREG|REG_mem~1182_combout ) # (!\interface|uALU|Add1~55_cout ))) # (!\interface|ALU_operand_2[28]~14_combout  & (\interface|uREG|REG_mem~1182_combout  & 
// !\interface|uALU|Add1~55_cout )))

	.dataa(\interface|ALU_operand_2[28]~14_combout ),
	.datab(\interface|uREG|REG_mem~1182_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~55_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~57_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~57 .lut_mask = 16'h008E;
defparam \interface|uALU|Add1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N10
cycloneiv_lcell_comb \interface|uALU|Add1~59 (
// Equation(s):
// \interface|uALU|Add1~59_cout  = CARRY((\interface|uREG|REG_mem~1161_combout  & (!\interface|ALU_operand_2[29]~13_combout  & !\interface|uALU|Add1~57_cout )) # (!\interface|uREG|REG_mem~1161_combout  & ((!\interface|uALU|Add1~57_cout ) # 
// (!\interface|ALU_operand_2[29]~13_combout ))))

	.dataa(\interface|uREG|REG_mem~1161_combout ),
	.datab(\interface|ALU_operand_2[29]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~57_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~59_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~59 .lut_mask = 16'h0017;
defparam \interface|uALU|Add1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N12
cycloneiv_lcell_comb \interface|uALU|Add1~61 (
// Equation(s):
// \interface|uALU|Add1~61_cout  = CARRY((\interface|ALU_operand_2[30]~12_combout  & ((\interface|uREG|REG_mem~1140_combout ) # (!\interface|uALU|Add1~59_cout ))) # (!\interface|ALU_operand_2[30]~12_combout  & (\interface|uREG|REG_mem~1140_combout  & 
// !\interface|uALU|Add1~59_cout )))

	.dataa(\interface|ALU_operand_2[30]~12_combout ),
	.datab(\interface|uREG|REG_mem~1140_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~59_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~61_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~61 .lut_mask = 16'h008E;
defparam \interface|uALU|Add1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N14
cycloneiv_lcell_comb \interface|uALU|Add1~63 (
// Equation(s):
// \interface|uALU|Add1~63_cout  = CARRY((\interface|ALU_operand_2[31]~11_combout  & (!\interface|uREG|REG_mem~1139_combout  & !\interface|uALU|Add1~61_cout )) # (!\interface|ALU_operand_2[31]~11_combout  & ((!\interface|uALU|Add1~61_cout ) # 
// (!\interface|uREG|REG_mem~1139_combout ))))

	.dataa(\interface|ALU_operand_2[31]~11_combout ),
	.datab(\interface|uREG|REG_mem~1139_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~61_cout ),
	.combout(),
	.cout(\interface|uALU|Add1~63_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~63 .lut_mask = 16'h0017;
defparam \interface|uALU|Add1~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N16
cycloneiv_lcell_comb \interface|uALU|Add1~64 (
// Equation(s):
// \interface|uALU|Add1~64_combout  = !\interface|uALU|Add1~63_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\interface|uALU|Add1~63_cout ),
	.combout(\interface|uALU|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Add1~64 .lut_mask = 16'h0F0F;
defparam \interface|uALU|Add1~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N4
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~0 (
// Equation(s):
// \interface|uLCD_selector|Selector6~0_combout  = (\SW[0]~input_o  & (((\interface|uIMEM|IMEM_mem~10_combout  & !\SW[1]~input_o )))) # (!\SW[0]~input_o  & (\interface|uREG|REG_mem~1821_combout  & ((\SW[1]~input_o ))))

	.dataa(\interface|uREG|REG_mem~1821_combout ),
	.datab(\interface|uIMEM|IMEM_mem~10_combout ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~0 .lut_mask = 16'h0AC0;
defparam \interface|uLCD_selector|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~1 (
// Equation(s):
// \interface|uLCD_selector|Selector6~1_combout  = (\interface|uLCD_selector|Selector6~0_combout ) # ((\interface|uLCD_selector|Selector2~0_combout  & \interface|ucontrol|Decoder0~2_combout ))

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector2~0_combout ),
	.datac(\interface|uLCD_selector|Selector6~0_combout ),
	.datad(\interface|ucontrol|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~1 .lut_mask = 16'hFCF0;
defparam \interface|uLCD_selector|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~2 (
// Equation(s):
// \interface|uLCD_selector|Selector6~2_combout  = (\SW[2]~input_o  & (\interface|uLCD_selector|Selector30~2_combout  & ((\interface|uALU|Add0~10_combout )))) # (!\SW[2]~input_o  & (((\interface|uLCD_selector|Selector6~1_combout ))))

	.dataa(\interface|uLCD_selector|Selector30~2_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\interface|uLCD_selector|Selector6~1_combout ),
	.datad(\interface|uALU|Add0~10_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~2 .lut_mask = 16'hB830;
defparam \interface|uLCD_selector|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~5 (
// Equation(s):
// \interface|uLCD_selector|Selector6~5_combout  = (!\SW[2]~input_o  & (!\SW[1]~input_o  & !\SW[0]~input_o ))

	.dataa(\SW[2]~input_o ),
	.datab(gnd),
	.datac(\SW[1]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~5 .lut_mask = 16'h0005;
defparam \interface|uLCD_selector|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~3 (
// Equation(s):
// \interface|uLCD_selector|Selector6~3_combout  = (!\SW[3]~input_o  & (!\SW[2]~input_o  & (\interface|uLCD_selector|Selector2~0_combout  & \interface|ucontrol|Decoder0~2_combout )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\interface|uLCD_selector|Selector2~0_combout ),
	.datad(\interface|ucontrol|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~3 .lut_mask = 16'h1000;
defparam \interface|uLCD_selector|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~4 (
// Equation(s):
// \interface|uLCD_selector|Selector6~4_combout  = (!\SW[7]~input_o  & (!\SW[4]~input_o  & ((\interface|uLCD_selector|Selector6~3_combout ) # (!\SW[5]~input_o ))))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\interface|uLCD_selector|Selector6~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~4 .lut_mask = 16'h1101;
defparam \interface|uLCD_selector|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~6 (
// Equation(s):
// \interface|uLCD_selector|Selector6~6_combout  = (\interface|uLCD_selector|Selector6~4_combout  & ((\interface|uLCD_selector|Selector6~5_combout ) # (!\SW[3]~input_o )))

	.dataa(\SW[3]~input_o ),
	.datab(gnd),
	.datac(\interface|uLCD_selector|Selector6~5_combout ),
	.datad(\interface|uLCD_selector|Selector6~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~6 .lut_mask = 16'hF500;
defparam \interface|uLCD_selector|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~7 (
// Equation(s):
// \interface|uLCD_selector|Selector6~7_combout  = (\interface|uLCD_selector|Selector6~6_combout  & ((\SW[3]~input_o  & (\interface|uALU|Add1~64_combout )) # (!\SW[3]~input_o  & ((\interface|uLCD_selector|Selector6~2_combout )))))

	.dataa(\interface|uALU|Add1~64_combout ),
	.datab(\SW[3]~input_o ),
	.datac(\interface|uLCD_selector|Selector6~2_combout ),
	.datad(\interface|uLCD_selector|Selector6~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~7 .lut_mask = 16'hB800;
defparam \interface|uLCD_selector|Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~8 (
// Equation(s):
// \interface|uLCD_selector|Selector6~8_combout  = (!\SW[4]~input_o  & (\interface|uPC|PC_current [5] & ((\interface|write2_0~1_combout ) # (\interface|uException_Handle|EH_flag~0_combout ))))

	.dataa(\SW[4]~input_o ),
	.datab(\interface|write2_0~1_combout ),
	.datac(\interface|uPC|PC_current [5]),
	.datad(\interface|uException_Handle|EH_flag~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~8 .lut_mask = 16'h5040;
defparam \interface|uLCD_selector|Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N10
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~9 (
// Equation(s):
// \interface|uLCD_selector|Selector6~9_combout  = (\interface|uLCD_selector|Selector3~4_combout  & ((\interface|uDMEM|DMEM_mem~629_combout ) # ((\SW[7]~input_o  & \interface|uLCD_selector|Selector6~8_combout )))) # 
// (!\interface|uLCD_selector|Selector3~4_combout  & (\SW[7]~input_o  & ((\interface|uLCD_selector|Selector6~8_combout ))))

	.dataa(\interface|uLCD_selector|Selector3~4_combout ),
	.datab(\SW[7]~input_o ),
	.datac(\interface|uDMEM|DMEM_mem~629_combout ),
	.datad(\interface|uLCD_selector|Selector6~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~9 .lut_mask = 16'hECA0;
defparam \interface|uLCD_selector|Selector6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~12 (
// Equation(s):
// \interface|uLCD_selector|Selector6~12_combout  = (!\SW[6]~input_o  & ((\interface|uLCD_selector|Selector6~7_combout ) # ((\interface|uLCD_selector|Selector6~11_combout  & \interface|uLCD_selector|Selector6~9_combout ))))

	.dataa(\SW[6]~input_o ),
	.datab(\interface|uLCD_selector|Selector6~11_combout ),
	.datac(\interface|uLCD_selector|Selector6~7_combout ),
	.datad(\interface|uLCD_selector|Selector6~9_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~12 .lut_mask = 16'h5450;
defparam \interface|uLCD_selector|Selector6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~7 (
// Equation(s):
// \interface|uLCD_selector|Selector4~7_combout  = (\SW[7]~input_o  & !\SW[3]~input_o )

	.dataa(gnd),
	.datab(\SW[7]~input_o ),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~7 .lut_mask = 16'h00CC;
defparam \interface|uLCD_selector|Selector4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y47_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~8 (
// Equation(s):
// \interface|uLCD_selector|Selector4~8_combout  = (\interface|uLCD_selector|Selector4~7_combout  & (\interface|uPC|PC_current [7] & ((\interface|write2_0~1_combout ) # (\interface|uException_Handle|EH_flag~0_combout ))))

	.dataa(\interface|uLCD_selector|Selector4~7_combout ),
	.datab(\interface|uPC|PC_current [7]),
	.datac(\interface|write2_0~1_combout ),
	.datad(\interface|uException_Handle|EH_flag~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~8 .lut_mask = 16'h8880;
defparam \interface|uLCD_selector|Selector4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~4 (
// Equation(s):
// \interface|uLCD_selector|Selector4~4_combout  = (\interface|uPC|PC_current [1] & (\SW[5]~input_o  & (\interface|ucontrol|Decoder0~0_combout  & !\SW[1]~input_o )))

	.dataa(\interface|uPC|PC_current [1]),
	.datab(\SW[5]~input_o ),
	.datac(\interface|ucontrol|Decoder0~0_combout ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~4 .lut_mask = 16'h0080;
defparam \interface|uLCD_selector|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y49_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~5 (
// Equation(s):
// \interface|uLCD_selector|Selector4~5_combout  = (\interface|uLCD_selector|Selector4~4_combout ) # ((\SW[1]~input_o  & (!\SW[5]~input_o  & \interface|uREG|REG_mem~1829_combout )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\interface|uREG|REG_mem~1829_combout ),
	.datad(\interface|uLCD_selector|Selector4~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~5 .lut_mask = 16'hFF20;
defparam \interface|uLCD_selector|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~0 (
// Equation(s):
// \interface|uLCD_selector|Selector4~0_combout  = (!\SW[3]~input_o  & (!\SW[0]~input_o  & !\SW[7]~input_o ))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~0 .lut_mask = 16'h0011;
defparam \interface|uLCD_selector|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~1 (
// Equation(s):
// \interface|uLCD_selector|Selector4~1_combout  = (\interface|ucontrol|Decoder0~3_combout  & (\interface|uPC|PC_current [1] & \interface|uDMEM|DMEM_mem~420_combout ))

	.dataa(gnd),
	.datab(\interface|ucontrol|Decoder0~3_combout ),
	.datac(\interface|uPC|PC_current [1]),
	.datad(\interface|uDMEM|DMEM_mem~420_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~1 .lut_mask = 16'hC000;
defparam \interface|uLCD_selector|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~2 (
// Equation(s):
// \interface|uLCD_selector|Selector4~2_combout  = (\SW[2]~input_o  & (\interface|uALU|Add0~14_combout  & (!\SW[4]~input_o ))) # (!\SW[2]~input_o  & (((\SW[4]~input_o  & \interface|uLCD_selector|Selector4~1_combout ))))

	.dataa(\interface|uALU|Add0~14_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\interface|uLCD_selector|Selector4~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~2 .lut_mask = 16'h3808;
defparam \interface|uLCD_selector|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~3 (
// Equation(s):
// \interface|uLCD_selector|Selector4~3_combout  = (!\SW[1]~input_o  & (!\SW[5]~input_o  & \interface|uLCD_selector|Selector4~2_combout ))

	.dataa(gnd),
	.datab(\SW[1]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\interface|uLCD_selector|Selector4~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~3 .lut_mask = 16'h0300;
defparam \interface|uLCD_selector|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~6 (
// Equation(s):
// \interface|uLCD_selector|Selector4~6_combout  = (\interface|uLCD_selector|Selector4~0_combout  & ((\interface|uLCD_selector|Selector4~3_combout ) # ((\interface|uLCD_selector|Selector28~3_combout  & \interface|uLCD_selector|Selector4~5_combout ))))

	.dataa(\interface|uLCD_selector|Selector28~3_combout ),
	.datab(\interface|uLCD_selector|Selector4~5_combout ),
	.datac(\interface|uLCD_selector|Selector4~0_combout ),
	.datad(\interface|uLCD_selector|Selector4~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~6 .lut_mask = 16'hF080;
defparam \interface|uLCD_selector|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~20 (
// Equation(s):
// \interface|uLCD_selector|Selector4~20_combout  = (!\SW[2]~input_o  & (\interface|uLCD_selector|Selector30~2_combout  & (!\SW[5]~input_o  & !\SW[4]~input_o )))

	.dataa(\SW[2]~input_o ),
	.datab(\interface|uLCD_selector|Selector30~2_combout ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~20_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~20 .lut_mask = 16'h0004;
defparam \interface|uLCD_selector|Selector4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~21 (
// Equation(s):
// \interface|uLCD_selector|Selector4~21_combout  = (!\SW[6]~input_o  & ((\interface|uLCD_selector|Selector4~20_combout ) # (\interface|uLCD_selector|Selector4~6_combout )))

	.dataa(\interface|uLCD_selector|Selector4~20_combout ),
	.datab(\SW[6]~input_o ),
	.datac(\interface|uLCD_selector|Selector4~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~21_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~21 .lut_mask = 16'h3232;
defparam \interface|uLCD_selector|Selector4~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~9 (
// Equation(s):
// \interface|uLCD_selector|Selector4~9_combout  = (!\interface|uALU|Add0~50_combout  & (!\interface|uALU|Add0~56_combout  & (!\interface|uALU|Add0~54_combout  & !\interface|uALU|Add0~52_combout )))

	.dataa(\interface|uALU|Add0~50_combout ),
	.datab(\interface|uALU|Add0~56_combout ),
	.datac(\interface|uALU|Add0~54_combout ),
	.datad(\interface|uALU|Add0~52_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~9 .lut_mask = 16'h0001;
defparam \interface|uLCD_selector|Selector4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~10 (
// Equation(s):
// \interface|uLCD_selector|Selector4~10_combout  = (!\interface|uALU|Add0~46_combout  & (!\interface|uALU|Add0~42_combout  & (!\interface|uALU|Add0~44_combout  & !\interface|uALU|Add0~48_combout )))

	.dataa(\interface|uALU|Add0~46_combout ),
	.datab(\interface|uALU|Add0~42_combout ),
	.datac(\interface|uALU|Add0~44_combout ),
	.datad(\interface|uALU|Add0~48_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~10 .lut_mask = 16'h0001;
defparam \interface|uLCD_selector|Selector4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N14
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~12 (
// Equation(s):
// \interface|uLCD_selector|Selector4~12_combout  = (!\interface|uALU|Add0~34_combout  & (!\interface|uALU|Add0~38_combout  & (!\interface|uALU|Add0~40_combout  & !\interface|uALU|Add0~36_combout )))

	.dataa(\interface|uALU|Add0~34_combout ),
	.datab(\interface|uALU|Add0~38_combout ),
	.datac(\interface|uALU|Add0~40_combout ),
	.datad(\interface|uALU|Add0~36_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~12 .lut_mask = 16'h0001;
defparam \interface|uLCD_selector|Selector4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~11 (
// Equation(s):
// \interface|uLCD_selector|Selector4~11_combout  = (!\interface|uALU|Add0~26_combout  & (!\interface|uALU|Add0~28_combout  & (!\interface|uALU|Add0~30_combout  & !\interface|uALU|Add0~32_combout )))

	.dataa(\interface|uALU|Add0~26_combout ),
	.datab(\interface|uALU|Add0~28_combout ),
	.datac(\interface|uALU|Add0~30_combout ),
	.datad(\interface|uALU|Add0~32_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~11 .lut_mask = 16'h0001;
defparam \interface|uLCD_selector|Selector4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~13 (
// Equation(s):
// \interface|uLCD_selector|Selector4~13_combout  = (!\interface|uALU|Add0~2_combout  & (!\interface|uALU|Add0~8_combout  & (\interface|uLCD_selector|Selector4~12_combout  & \interface|uLCD_selector|Selector4~11_combout )))

	.dataa(\interface|uALU|Add0~2_combout ),
	.datab(\interface|uALU|Add0~8_combout ),
	.datac(\interface|uLCD_selector|Selector4~12_combout ),
	.datad(\interface|uLCD_selector|Selector4~11_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~13_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~13 .lut_mask = 16'h1000;
defparam \interface|uLCD_selector|Selector4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~14 (
// Equation(s):
// \interface|uLCD_selector|Selector4~14_combout  = (\SW[3]~input_o  & (!\SW[7]~input_o  & (!\interface|uALU|Add0~4_combout  & !\interface|uALU|Add0~6_combout )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\interface|uALU|Add0~4_combout ),
	.datad(\interface|uALU|Add0~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~14 .lut_mask = 16'h0002;
defparam \interface|uLCD_selector|Selector4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y49_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~15 (
// Equation(s):
// \interface|uLCD_selector|Selector4~15_combout  = (!\interface|uALU|Add0~12_combout  & (!\interface|uALU|Add0~10_combout  & (!\interface|uALU|Add0~16_combout  & !\interface|uALU|Add0~14_combout )))

	.dataa(\interface|uALU|Add0~12_combout ),
	.datab(\interface|uALU|Add0~10_combout ),
	.datac(\interface|uALU|Add0~16_combout ),
	.datad(\interface|uALU|Add0~14_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~15_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~15 .lut_mask = 16'h0001;
defparam \interface|uLCD_selector|Selector4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~16 (
// Equation(s):
// \interface|uLCD_selector|Selector4~16_combout  = (!\interface|uALU|Add0~18_combout  & (!\interface|uALU|Add0~20_combout  & (!\interface|uALU|Add0~24_combout  & !\interface|uALU|Add0~22_combout )))

	.dataa(\interface|uALU|Add0~18_combout ),
	.datab(\interface|uALU|Add0~20_combout ),
	.datac(\interface|uALU|Add0~24_combout ),
	.datad(\interface|uALU|Add0~22_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~16_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~16 .lut_mask = 16'h0001;
defparam \interface|uLCD_selector|Selector4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~17 (
// Equation(s):
// \interface|uLCD_selector|Selector4~17_combout  = (!\interface|uALU|Add0~0_combout  & (\interface|uLCD_selector|Selector4~14_combout  & (\interface|uLCD_selector|Selector4~15_combout  & \interface|uLCD_selector|Selector4~16_combout )))

	.dataa(\interface|uALU|Add0~0_combout ),
	.datab(\interface|uLCD_selector|Selector4~14_combout ),
	.datac(\interface|uLCD_selector|Selector4~15_combout ),
	.datad(\interface|uLCD_selector|Selector4~16_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~17_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~17 .lut_mask = 16'h4000;
defparam \interface|uLCD_selector|Selector4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~18 (
// Equation(s):
// \interface|uLCD_selector|Selector4~18_combout  = (\interface|uLCD_selector|Selector4~10_combout  & (!\interface|uALU|Add0~58_combout  & (\interface|uLCD_selector|Selector4~13_combout  & \interface|uLCD_selector|Selector4~17_combout )))

	.dataa(\interface|uLCD_selector|Selector4~10_combout ),
	.datab(\interface|uALU|Add0~58_combout ),
	.datac(\interface|uLCD_selector|Selector4~13_combout ),
	.datad(\interface|uLCD_selector|Selector4~17_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~18_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~18 .lut_mask = 16'h2000;
defparam \interface|uLCD_selector|Selector4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~19 (
// Equation(s):
// \interface|uLCD_selector|Selector4~19_combout  = (!\interface|uALU|Add0~60_combout  & (\interface|uLCD_selector|Selector4~9_combout  & (!\interface|uALU|Add0~62_combout  & \interface|uLCD_selector|Selector4~18_combout )))

	.dataa(\interface|uALU|Add0~60_combout ),
	.datab(\interface|uLCD_selector|Selector4~9_combout ),
	.datac(\interface|uALU|Add0~62_combout ),
	.datad(\interface|uLCD_selector|Selector4~18_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~19_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~19 .lut_mask = 16'h0400;
defparam \interface|uLCD_selector|Selector4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~22 (
// Equation(s):
// \interface|uLCD_selector|Selector4~22_combout  = (\interface|uLCD_selector|Selector4~21_combout  & ((\interface|uLCD_selector|Selector4~8_combout ) # ((\interface|uLCD_selector|Selector4~6_combout ) # (\interface|uLCD_selector|Selector4~19_combout ))))

	.dataa(\interface|uLCD_selector|Selector4~8_combout ),
	.datab(\interface|uLCD_selector|Selector4~6_combout ),
	.datac(\interface|uLCD_selector|Selector4~21_combout ),
	.datad(\interface|uLCD_selector|Selector4~19_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~22_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~22 .lut_mask = 16'hF0E0;
defparam \interface|uLCD_selector|Selector4~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~7 (
// Equation(s):
// \interface|uLCD_selector|Selector7~7_combout  = (!\SW[5]~input_o  & (!\SW[2]~input_o  & (!\SW[0]~input_o  & !\SW[3]~input_o )))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~7 .lut_mask = 16'h0001;
defparam \interface|uLCD_selector|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~0 (
// Equation(s):
// \interface|uLCD_selector|Selector7~0_combout  = (\SW[3]~input_o  & (!\SW[2]~input_o  & ((\interface|uALU|Add0~62_combout )))) # (!\SW[3]~input_o  & (\SW[2]~input_o  & (\interface|uALU|Add0~8_combout )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\interface|uALU|Add0~8_combout ),
	.datad(\interface|uALU|Add0~62_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~0 .lut_mask = 16'h6240;
defparam \interface|uLCD_selector|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N4
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~1 (
// Equation(s):
// \interface|uLCD_selector|Selector7~1_combout  = (\interface|uLCD_selector|Selector28~2_combout  & (!\SW[7]~input_o  & (!\SW[5]~input_o  & \interface|uLCD_selector|Selector7~0_combout )))

	.dataa(\interface|uLCD_selector|Selector28~2_combout ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\interface|uLCD_selector|Selector7~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~1 .lut_mask = 16'h0200;
defparam \interface|uLCD_selector|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~2 (
// Equation(s):
// \interface|uLCD_selector|Selector7~2_combout  = (\SW[1]~input_o  & (\interface|uREG|REG_mem~1827_combout  & !\SW[4]~input_o ))

	.dataa(\SW[1]~input_o ),
	.datab(\interface|uREG|REG_mem~1827_combout ),
	.datac(gnd),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~2 .lut_mask = 16'h0088;
defparam \interface|uLCD_selector|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~4 (
// Equation(s):
// \interface|uLCD_selector|Selector7~4_combout  = (!\SW[7]~input_o  & ((\interface|uLCD_selector|Selector7~2_combout ) # ((\interface|uLCD_selector|Selector7~3_combout  & \interface|uDMEM|DMEM_mem~628_combout ))))

	.dataa(\interface|uLCD_selector|Selector7~2_combout ),
	.datab(\SW[7]~input_o ),
	.datac(\interface|uLCD_selector|Selector7~3_combout ),
	.datad(\interface|uDMEM|DMEM_mem~628_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~4 .lut_mask = 16'h3222;
defparam \interface|uLCD_selector|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~6 (
// Equation(s):
// \interface|uLCD_selector|Selector7~6_combout  = (\interface|uLCD_selector|Selector7~4_combout ) # ((!\SW[1]~input_o  & (\interface|uPC|PC_current [4] & \interface|uLCD_selector|Selector7~5_combout )))

	.dataa(\SW[1]~input_o ),
	.datab(\interface|uPC|PC_current [4]),
	.datac(\interface|uLCD_selector|Selector7~5_combout ),
	.datad(\interface|uLCD_selector|Selector7~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~6 .lut_mask = 16'hFF40;
defparam \interface|uLCD_selector|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~8 (
// Equation(s):
// \interface|uLCD_selector|Selector7~8_combout  = (!\SW[6]~input_o  & ((\interface|uLCD_selector|Selector7~1_combout ) # ((\interface|uLCD_selector|Selector7~7_combout  & \interface|uLCD_selector|Selector7~6_combout ))))

	.dataa(\SW[6]~input_o ),
	.datab(\interface|uLCD_selector|Selector7~7_combout ),
	.datac(\interface|uLCD_selector|Selector7~1_combout ),
	.datad(\interface|uLCD_selector|Selector7~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~8 .lut_mask = 16'h5450;
defparam \interface|uLCD_selector|Selector7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector5~0 (
// Equation(s):
// \interface|uLCD_selector|Selector5~0_combout  = (\interface|uLCD_selector|Selector31~0_combout  & ((\SW[2]~input_o  & (\interface|uALU|Add0~12_combout )) # (!\SW[2]~input_o  & ((\interface|uREG|REG_mem~1828_combout )))))

	.dataa(\interface|uLCD_selector|Selector31~0_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\interface|uALU|Add0~12_combout ),
	.datad(\interface|uREG|REG_mem~1828_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector5~0 .lut_mask = 16'hA280;
defparam \interface|uLCD_selector|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector5~2 (
// Equation(s):
// \interface|uLCD_selector|Selector5~2_combout  = (!\SW[7]~input_o  & ((\interface|uLCD_selector|Selector5~0_combout ) # ((\interface|uDMEM|DMEM_mem~630_combout  & \interface|uLCD_selector|Selector5~1_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~630_combout ),
	.datab(\interface|uLCD_selector|Selector5~1_combout ),
	.datac(\SW[7]~input_o ),
	.datad(\interface|uLCD_selector|Selector5~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector5~2 .lut_mask = 16'h0F08;
defparam \interface|uLCD_selector|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~9 (
// Equation(s):
// \interface|uLCD_selector|Selector7~9_combout  = (!\SW[5]~input_o  & (!\SW[3]~input_o  & !\SW[0]~input_o ))

	.dataa(\SW[5]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~9 .lut_mask = 16'h0011;
defparam \interface|uLCD_selector|Selector7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector5~5 (
// Equation(s):
// \interface|uLCD_selector|Selector5~5_combout  = (\interface|uREG|REG_mem~1139_combout  & (!\interface|uALU|Add0~62_combout  & \interface|ALU_operand_2[31]~11_combout )) # (!\interface|uREG|REG_mem~1139_combout  & (\interface|uALU|Add0~62_combout  & 
// !\interface|ALU_operand_2[31]~11_combout ))

	.dataa(\interface|uREG|REG_mem~1139_combout ),
	.datab(gnd),
	.datac(\interface|uALU|Add0~62_combout ),
	.datad(\interface|ALU_operand_2[31]~11_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector5~5 .lut_mask = 16'h0A50;
defparam \interface|uLCD_selector|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector5~6 (
// Equation(s):
// \interface|uLCD_selector|Selector5~6_combout  = (\SW[3]~input_o  & (!\SW[5]~input_o  & ((\interface|uLCD_selector|Selector5~5_combout )))) # (!\SW[3]~input_o  & (\SW[5]~input_o  & (\interface|ucontrol|Decoder0~4_combout )))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\interface|ucontrol|Decoder0~4_combout ),
	.datad(\interface|uLCD_selector|Selector5~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector5~6 .lut_mask = 16'h6240;
defparam \interface|uLCD_selector|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector5~7 (
// Equation(s):
// \interface|uLCD_selector|Selector5~7_combout  = (\interface|uLCD_selector|Selector28~2_combout  & (!\SW[2]~input_o  & (!\SW[7]~input_o  & \interface|uLCD_selector|Selector5~6_combout )))

	.dataa(\interface|uLCD_selector|Selector28~2_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[7]~input_o ),
	.datad(\interface|uLCD_selector|Selector5~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector5~7 .lut_mask = 16'h0200;
defparam \interface|uLCD_selector|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector5~3 (
// Equation(s):
// \interface|uLCD_selector|Selector5~3_combout  = (\SW[7]~input_o  & (!\SW[1]~input_o  & (!\SW[2]~input_o  & !\SW[4]~input_o )))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector5~3 .lut_mask = 16'h0002;
defparam \interface|uLCD_selector|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector5~4 (
// Equation(s):
// \interface|uLCD_selector|Selector5~4_combout  = (\interface|uLCD_selector|Selector5~3_combout  & (\interface|uPC|PC_current [6] & ((\interface|write2_0~1_combout ) # (\interface|uException_Handle|EH_flag~0_combout ))))

	.dataa(\interface|uLCD_selector|Selector5~3_combout ),
	.datab(\interface|write2_0~1_combout ),
	.datac(\interface|uPC|PC_current [6]),
	.datad(\interface|uException_Handle|EH_flag~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector5~4 .lut_mask = 16'hA080;
defparam \interface|uLCD_selector|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector5~8 (
// Equation(s):
// \interface|uLCD_selector|Selector5~8_combout  = (\interface|uLCD_selector|Selector5~7_combout ) # ((\interface|uLCD_selector|Selector7~9_combout  & ((\interface|uLCD_selector|Selector5~2_combout ) # (\interface|uLCD_selector|Selector5~4_combout ))))

	.dataa(\interface|uLCD_selector|Selector5~2_combout ),
	.datab(\interface|uLCD_selector|Selector7~9_combout ),
	.datac(\interface|uLCD_selector|Selector5~7_combout ),
	.datad(\interface|uLCD_selector|Selector5~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector5~8 .lut_mask = 16'hFCF8;
defparam \interface|uLCD_selector|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector5~9 (
// Equation(s):
// \interface|uLCD_selector|Selector5~9_combout  = (!\SW[6]~input_o  & \interface|uLCD_selector|Selector5~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[6]~input_o ),
	.datad(\interface|uLCD_selector|Selector5~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector5~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector5~9 .lut_mask = 16'h0F00;
defparam \interface|uLCD_selector|Selector5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~0 (
// Equation(s):
// \interface|uLCD_TEST|decoder~0_combout  = \interface|uLCD_selector|Selector7~8_combout  $ (((\interface|uLCD_selector|Selector4~22_combout  & ((\interface|uLCD_selector|Selector6~12_combout ) # (\interface|uLCD_selector|Selector5~9_combout )))))

	.dataa(\interface|uLCD_selector|Selector6~12_combout ),
	.datab(\interface|uLCD_selector|Selector4~22_combout ),
	.datac(\interface|uLCD_selector|Selector7~8_combout ),
	.datad(\interface|uLCD_selector|Selector5~9_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~0 .lut_mask = 16'h3C78;
defparam \interface|uLCD_TEST|decoder~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~5 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~5_combout  = (\interface|uLCD_TEST|LUT_INDEX [2] & ((\interface|uLCD_TEST|Mux6~4_combout  & (\interface|uLCD_TEST|decoder~3_combout )) # (!\interface|uLCD_TEST|Mux6~4_combout  & ((\interface|uLCD_TEST|decoder~0_combout ))))) # 
// (!\interface|uLCD_TEST|LUT_INDEX [2] & (\interface|uLCD_TEST|Mux6~4_combout ))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|Mux6~4_combout ),
	.datac(\interface|uLCD_TEST|decoder~3_combout ),
	.datad(\interface|uLCD_TEST|decoder~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~5 .lut_mask = 16'hE6C4;
defparam \interface|uLCD_TEST|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~19 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~19_combout  = (!\interface|uLCD_TEST|LUT_INDEX [4] & (!\interface|uLCD_TEST|LUT_INDEX [3] & ((\interface|uLCD_TEST|Mux6~5_combout ) # (\interface|uLCD_TEST|Mux6~17_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datac(\interface|uLCD_TEST|Mux6~5_combout ),
	.datad(\interface|uLCD_TEST|Mux6~17_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~19 .lut_mask = 16'h1110;
defparam \interface|uLCD_TEST|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~20 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~20_combout  = (\interface|uLCD_TEST|LUT_INDEX [5] & (\interface|uLCD_TEST|Mux6~19_combout  & ((\interface|uLCD_TEST|Mux6~18_combout ) # (!\interface|uLCD_TEST|Mux6~17_combout )))) # (!\interface|uLCD_TEST|LUT_INDEX [5] & 
// (\interface|uLCD_TEST|Mux6~17_combout ))

	.dataa(\interface|uLCD_TEST|Mux6~17_combout ),
	.datab(\interface|uLCD_TEST|Mux6~18_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datad(\interface|uLCD_TEST|Mux6~19_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~20 .lut_mask = 16'hDA0A;
defparam \interface|uLCD_TEST|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|mLCD_ST.000000~0 (
// Equation(s):
// \interface|uLCD_TEST|mLCD_ST.000000~0_combout  = (\interface|uLCD_TEST|mLCD_ST~19_combout  & ((\interface|uLCD_TEST|mLCD_ST.000000~q ))) # (!\interface|uLCD_TEST|mLCD_ST~19_combout  & (!\interface|uLCD_TEST|mLCD_ST.000011~q ))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.datac(\interface|uLCD_TEST|mLCD_ST.000000~q ),
	.datad(\interface|uLCD_TEST|mLCD_ST~19_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|mLCD_ST.000000~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_ST.000000~0 .lut_mask = 16'hF033;
defparam \interface|uLCD_TEST|mLCD_ST.000000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N7
dffeas \interface|uLCD_TEST|mLCD_ST.000000 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mLCD_ST.000000~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_ST.000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_ST.000000 .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_ST.000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|mLCD_DATA[0]~0 (
// Equation(s):
// \interface|uLCD_TEST|mLCD_DATA[0]~0_combout  = (!\interface|uLCD_TEST|mLCD_ST.000000~q  & \interface|uLCD_TEST|LessThan0~0_combout )

	.dataa(\interface|uLCD_TEST|mLCD_ST.000000~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_DATA[0]~0 .lut_mask = 16'h5500;
defparam \interface|uLCD_TEST|mLCD_DATA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N21
dffeas \interface|uLCD_TEST|mLCD_DATA[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Mux6~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_DATA[0] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~7 (
// Equation(s):
// \interface|uLCD_TEST|decoder~7_combout  = (\interface|uLCD_selector|Selector15~6_combout  & (((\interface|uLCD_selector|Selector14~2_combout )))) # (!\interface|uLCD_selector|Selector15~6_combout  & ((\interface|uLCD_selector|Selector14~2_combout  & 
// ((!\interface|uLCD_selector|Selector12~5_combout ))) # (!\interface|uLCD_selector|Selector14~2_combout  & (\interface|uLCD_selector|Selector13~1_combout  & \interface|uLCD_selector|Selector12~5_combout ))))

	.dataa(\interface|uLCD_selector|Selector15~6_combout ),
	.datab(\interface|uLCD_selector|Selector13~1_combout ),
	.datac(\interface|uLCD_selector|Selector14~2_combout ),
	.datad(\interface|uLCD_selector|Selector12~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~7 .lut_mask = 16'hA4F0;
defparam \interface|uLCD_TEST|decoder~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~10 (
// Equation(s):
// \interface|uLCD_TEST|decoder~10_combout  = (\interface|uLCD_selector|Selector10~1_combout  & (((\interface|uLCD_selector|Selector11~4_combout ) # (!\interface|uLCD_selector|Selector8~5_combout )))) # (!\interface|uLCD_selector|Selector10~1_combout  & 
// (\interface|uLCD_selector|Selector9~1_combout  & (!\interface|uLCD_selector|Selector11~4_combout  & \interface|uLCD_selector|Selector8~5_combout )))

	.dataa(\interface|uLCD_selector|Selector9~1_combout ),
	.datab(\interface|uLCD_selector|Selector10~1_combout ),
	.datac(\interface|uLCD_selector|Selector11~4_combout ),
	.datad(\interface|uLCD_selector|Selector8~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~10 .lut_mask = 16'hC2CC;
defparam \interface|uLCD_TEST|decoder~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y48_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~8 (
// Equation(s):
// \interface|uLCD_TEST|decoder~8_combout  = (\interface|uLCD_selector|Selector19~6_combout  & (((\interface|uLCD_selector|Selector18~5_combout )))) # (!\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uLCD_selector|Selector16~6_combout  & 
// (\interface|uLCD_selector|Selector17~6_combout  & !\interface|uLCD_selector|Selector18~5_combout )) # (!\interface|uLCD_selector|Selector16~6_combout  & ((\interface|uLCD_selector|Selector18~5_combout )))))

	.dataa(\interface|uLCD_selector|Selector19~6_combout ),
	.datab(\interface|uLCD_selector|Selector16~6_combout ),
	.datac(\interface|uLCD_selector|Selector17~6_combout ),
	.datad(\interface|uLCD_selector|Selector18~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~8 .lut_mask = 16'hBB40;
defparam \interface|uLCD_TEST|decoder~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~9 (
// Equation(s):
// \interface|uLCD_TEST|decoder~9_combout  = (\interface|uLCD_selector|Selector26~1_combout  & ((\interface|uLCD_selector|Selector27~5_combout ) # ((!\interface|uLCD_selector|Selector24~5_combout )))) # (!\interface|uLCD_selector|Selector26~1_combout  & 
// (!\interface|uLCD_selector|Selector27~5_combout  & (\interface|uLCD_selector|Selector24~5_combout  & \interface|uLCD_selector|Selector25~5_combout )))

	.dataa(\interface|uLCD_selector|Selector26~1_combout ),
	.datab(\interface|uLCD_selector|Selector27~5_combout ),
	.datac(\interface|uLCD_selector|Selector24~5_combout ),
	.datad(\interface|uLCD_selector|Selector25~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~9 .lut_mask = 16'h9A8A;
defparam \interface|uLCD_TEST|decoder~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~0 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~0_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uLCD_TEST|LUT_INDEX [1]) # ((\interface|uLCD_TEST|decoder~8_combout )))) # (!\interface|uLCD_TEST|LUT_INDEX [0] & (!\interface|uLCD_TEST|LUT_INDEX [1] & 
// ((\interface|uLCD_TEST|decoder~9_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datac(\interface|uLCD_TEST|decoder~8_combout ),
	.datad(\interface|uLCD_TEST|decoder~9_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~0 .lut_mask = 16'hB9A8;
defparam \interface|uLCD_TEST|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~1 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~1_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|Mux5~0_combout  & ((\interface|uLCD_TEST|decoder~10_combout ))) # (!\interface|uLCD_TEST|Mux5~0_combout  & (\interface|uLCD_TEST|decoder~7_combout )))) # 
// (!\interface|uLCD_TEST|LUT_INDEX [1] & (((\interface|uLCD_TEST|Mux5~0_combout ))))

	.dataa(\interface|uLCD_TEST|decoder~7_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datac(\interface|uLCD_TEST|decoder~10_combout ),
	.datad(\interface|uLCD_TEST|Mux5~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~1 .lut_mask = 16'hF388;
defparam \interface|uLCD_TEST|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~2 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~2_combout  = (!\interface|uLCD_TEST|LUT_INDEX [2] & (\interface|uLCD_TEST|LUT_INDEX [5] & (\interface|uLCD_TEST|Mux6~6_combout  & \interface|uLCD_TEST|Mux5~1_combout )))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datac(\interface|uLCD_TEST|Mux6~6_combout ),
	.datad(\interface|uLCD_TEST|Mux5~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~2 .lut_mask = 16'h4000;
defparam \interface|uLCD_TEST|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~8 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~8_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|LUT_INDEX [2]) # ((\interface|uLCD_TEST|LUT_INDEX [0] & !\interface|uLCD_TEST|LUT_INDEX [4]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~8 .lut_mask = 16'hAE00;
defparam \interface|uLCD_TEST|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N18
cycloneiv_lcell_comb \interface|uLCD_selector|WideOr1~0 (
// Equation(s):
// \interface|uLCD_selector|WideOr1~0_combout  = (\SW[6]~input_o  & (!\SW[2]~input_o  & (!\SW[7]~input_o  & !\SW[3]~input_o ))) # (!\SW[6]~input_o  & ((\SW[2]~input_o  & (!\SW[7]~input_o  & !\SW[3]~input_o )) # (!\SW[2]~input_o  & (\SW[7]~input_o  $ 
// (\SW[3]~input_o )))))

	.dataa(\SW[6]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[7]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|WideOr1~0 .lut_mask = 16'h0116;
defparam \interface|uLCD_selector|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y43_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~4 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~4_combout  = (\interface|uLCD_selector|Selector7~10_combout  & (!\SW[1]~input_o  & (!\SW[4]~input_o  & \interface|uLCD_selector|WideOr1~0_combout )))

	.dataa(\interface|uLCD_selector|Selector7~10_combout ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\interface|uLCD_selector|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~4 .lut_mask = 16'h0200;
defparam \interface|uLCD_TEST|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~5 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~5_combout  = (!\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|Mux5~4_combout ) # ((\interface|uLCD_TEST|LUT_INDEX [2]) # (!\interface|uLCD_TEST|LUT_INDEX [0]))))

	.dataa(\interface|uLCD_TEST|Mux5~4_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~5 .lut_mask = 16'h00EF;
defparam \interface|uLCD_TEST|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~0 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~0_combout  = (\interface|uLCD_TEST|LUT_INDEX [2] & !\interface|uLCD_TEST|LUT_INDEX [0])

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(gnd),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~0 .lut_mask = 16'h0A0A;
defparam \interface|uLCD_TEST|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~13 (
// Equation(s):
// \interface|uLCD_TEST|decoder~13_combout  = (\interface|uLCD_selector|Selector31~3_combout  & (((\interface|uLCD_selector|Selector30~10_combout )))) # (!\interface|uLCD_selector|Selector31~3_combout  & ((\interface|uLCD_selector|Selector28~11_combout  & 
// (!\interface|uLCD_selector|Selector30~10_combout  & \interface|uLCD_selector|Selector29~1_combout )) # (!\interface|uLCD_selector|Selector28~11_combout  & (\interface|uLCD_selector|Selector30~10_combout ))))

	.dataa(\interface|uLCD_selector|Selector31~3_combout ),
	.datab(\interface|uLCD_selector|Selector28~11_combout ),
	.datac(\interface|uLCD_selector|Selector30~10_combout ),
	.datad(\interface|uLCD_selector|Selector29~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~13_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~13 .lut_mask = 16'hB4B0;
defparam \interface|uLCD_TEST|decoder~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~6 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~6_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|decoder~9_combout ) # (!\interface|uLCD_TEST|LUT_INDEX [2]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(\interface|uLCD_TEST|decoder~9_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~6 .lut_mask = 16'hC040;
defparam \interface|uLCD_TEST|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~7 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~7_combout  = (\interface|uLCD_TEST|Mux5~5_combout ) # ((\interface|uLCD_TEST|Mux5~6_combout ) # ((\interface|uLCD_TEST|Mux3~0_combout  & \interface|uLCD_TEST|decoder~13_combout )))

	.dataa(\interface|uLCD_TEST|Mux5~5_combout ),
	.datab(\interface|uLCD_TEST|Mux3~0_combout ),
	.datac(\interface|uLCD_TEST|decoder~13_combout ),
	.datad(\interface|uLCD_TEST|Mux5~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~7 .lut_mask = 16'hFFEA;
defparam \interface|uLCD_TEST|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~9 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~9_combout  = (\interface|uLCD_TEST|LUT_INDEX [3] & (((\interface|uLCD_TEST|LUT_INDEX [4] & \interface|uLCD_TEST|Mux5~7_combout )))) # (!\interface|uLCD_TEST|LUT_INDEX [3] & (\interface|uLCD_TEST|Mux5~8_combout ))

	.dataa(\interface|uLCD_TEST|Mux5~8_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datad(\interface|uLCD_TEST|Mux5~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~9 .lut_mask = 16'hE222;
defparam \interface|uLCD_TEST|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~0 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~0_combout  = (!\interface|uLCD_TEST|LUT_INDEX [1] & (\interface|uLCD_TEST|LUT_INDEX [2] & (\interface|uLCD_TEST|LUT_INDEX [5] & \interface|uLCD_TEST|Mux6~6_combout )))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datad(\interface|uLCD_TEST|Mux6~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~0 .lut_mask = 16'h4000;
defparam \interface|uLCD_TEST|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~11 (
// Equation(s):
// \interface|uLCD_TEST|decoder~11_combout  = (\interface|uLCD_selector|Selector0~7_combout  & ((\interface|uLCD_selector|Selector2~10_combout  & (\interface|uLCD_selector|Selector3~13_combout )) # (!\interface|uLCD_selector|Selector2~10_combout  & 
// (!\interface|uLCD_selector|Selector3~13_combout  & \interface|uLCD_selector|Selector1~8_combout )))) # (!\interface|uLCD_selector|Selector0~7_combout  & (\interface|uLCD_selector|Selector2~10_combout ))

	.dataa(\interface|uLCD_selector|Selector0~7_combout ),
	.datab(\interface|uLCD_selector|Selector2~10_combout ),
	.datac(\interface|uLCD_selector|Selector3~13_combout ),
	.datad(\interface|uLCD_selector|Selector1~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~11 .lut_mask = 16'hC6C4;
defparam \interface|uLCD_TEST|decoder~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~12 (
// Equation(s):
// \interface|uLCD_TEST|decoder~12_combout  = (\interface|uLCD_selector|Selector6~12_combout  & (((\interface|uLCD_selector|Selector7~8_combout )) # (!\interface|uLCD_selector|Selector4~22_combout ))) # (!\interface|uLCD_selector|Selector6~12_combout  & 
// (\interface|uLCD_selector|Selector4~22_combout  & (!\interface|uLCD_selector|Selector7~8_combout  & \interface|uLCD_selector|Selector5~9_combout )))

	.dataa(\interface|uLCD_selector|Selector6~12_combout ),
	.datab(\interface|uLCD_selector|Selector4~22_combout ),
	.datac(\interface|uLCD_selector|Selector7~8_combout ),
	.datad(\interface|uLCD_selector|Selector5~9_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~12 .lut_mask = 16'hA6A2;
defparam \interface|uLCD_TEST|decoder~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~3 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~3_combout  = (\interface|uLCD_TEST|Mux2~0_combout  & ((\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_TEST|decoder~11_combout )) # (!\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uLCD_TEST|decoder~12_combout )))))

	.dataa(\interface|uLCD_TEST|Mux2~0_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|decoder~11_combout ),
	.datad(\interface|uLCD_TEST|decoder~12_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~3 .lut_mask = 16'hA280;
defparam \interface|uLCD_TEST|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~10 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~10_combout  = (\interface|uLCD_TEST|Mux5~2_combout ) # ((\interface|uLCD_TEST|Mux5~3_combout ) # ((!\interface|uLCD_TEST|LUT_INDEX [5] & \interface|uLCD_TEST|Mux5~9_combout )))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datab(\interface|uLCD_TEST|Mux5~2_combout ),
	.datac(\interface|uLCD_TEST|Mux5~9_combout ),
	.datad(\interface|uLCD_TEST|Mux5~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~10 .lut_mask = 16'hFFDC;
defparam \interface|uLCD_TEST|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N21
dffeas \interface|uLCD_TEST|mLCD_DATA[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Mux5~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_DATA[1] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~12 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~12_combout  = (\interface|uLCD_TEST|LUT_INDEX [2] & (\interface|uLCD_TEST|LUT_INDEX [1] & (\interface|uLCD_TEST|LUT_INDEX [4] & !\interface|uLCD_TEST|LUT_INDEX [0]))) # (!\interface|uLCD_TEST|LUT_INDEX [2] & 
// (((!\interface|uLCD_TEST|LUT_INDEX [4] & \interface|uLCD_TEST|LUT_INDEX [0]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~12 .lut_mask = 16'h0580;
defparam \interface|uLCD_TEST|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N14
cycloneiv_lcell_comb \interface|uLCD_selector|WideOr0~0 (
// Equation(s):
// \interface|uLCD_selector|WideOr0~0_combout  = (\SW[7]~input_o  & (!\SW[5]~input_o  & (!\SW[6]~input_o  & !\SW[4]~input_o ))) # (!\SW[7]~input_o  & ((\SW[5]~input_o  & (!\SW[6]~input_o  & !\SW[4]~input_o )) # (!\SW[5]~input_o  & (\SW[6]~input_o  $ 
// (\SW[4]~input_o )))))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|WideOr0~0 .lut_mask = 16'h0116;
defparam \interface|uLCD_selector|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~8 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~8_combout  = (\interface|uLCD_selector|Selector6~10_combout  & (\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_selector|WideOr0~0_combout  & !\interface|uLCD_TEST|LUT_INDEX [2])))

	.dataa(\interface|uLCD_selector|Selector6~10_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_selector|WideOr0~0_combout ),
	.datad(\interface|uLCD_TEST|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~8 .lut_mask = 16'h0080;
defparam \interface|uLCD_TEST|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y50_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~19 (
// Equation(s):
// \interface|uLCD_TEST|decoder~19_combout  = (\interface|uLCD_selector|Selector28~11_combout  & ((\interface|uLCD_selector|Selector31~3_combout ) # ((\interface|uLCD_selector|Selector28~4_combout  & \interface|uLCD_selector|Selector30~9_combout ))))

	.dataa(\interface|uLCD_selector|Selector28~4_combout ),
	.datab(\interface|uLCD_selector|Selector31~3_combout ),
	.datac(\interface|uLCD_selector|Selector28~11_combout ),
	.datad(\interface|uLCD_selector|Selector30~9_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~19_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~19 .lut_mask = 16'hE0C0;
defparam \interface|uLCD_TEST|decoder~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~10 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~10_combout  = ((\interface|uLCD_selector|Selector29~1_combout  & ((\interface|uLCD_TEST|decoder~19_combout ) # (!\interface|uLCD_selector|Selector28~11_combout )))) # (!\interface|uLCD_TEST|LUT_INDEX [1])

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_selector|Selector28~11_combout ),
	.datac(\interface|uLCD_TEST|decoder~19_combout ),
	.datad(\interface|uLCD_selector|Selector29~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~10 .lut_mask = 16'hF755;
defparam \interface|uLCD_TEST|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y46_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~17 (
// Equation(s):
// \interface|uLCD_TEST|decoder~17_combout  = (\interface|uLCD_selector|Selector25~5_combout  & ((\interface|uLCD_selector|Selector26~1_combout ) # ((\interface|uLCD_selector|Selector27~5_combout ) # (!\interface|uLCD_selector|Selector24~5_combout ))))

	.dataa(\interface|uLCD_selector|Selector26~1_combout ),
	.datab(\interface|uLCD_selector|Selector27~5_combout ),
	.datac(\interface|uLCD_selector|Selector24~5_combout ),
	.datad(\interface|uLCD_selector|Selector25~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~17_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~17 .lut_mask = 16'hEF00;
defparam \interface|uLCD_TEST|decoder~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~9 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~9_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|decoder~17_combout ) # (!\interface|uLCD_TEST|LUT_INDEX [2]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(\interface|uLCD_TEST|decoder~17_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~9 .lut_mask = 16'hC040;
defparam \interface|uLCD_TEST|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~11 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~11_combout  = (\interface|uLCD_TEST|Mux4~8_combout ) # ((\interface|uLCD_TEST|Mux4~9_combout ) # ((\interface|uLCD_TEST|Mux3~0_combout  & \interface|uLCD_TEST|Mux4~10_combout )))

	.dataa(\interface|uLCD_TEST|Mux4~8_combout ),
	.datab(\interface|uLCD_TEST|Mux3~0_combout ),
	.datac(\interface|uLCD_TEST|Mux4~10_combout ),
	.datad(\interface|uLCD_TEST|Mux4~9_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~11 .lut_mask = 16'hFFEA;
defparam \interface|uLCD_TEST|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~13 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~13_combout  = (\interface|uLCD_TEST|LUT_INDEX [3] & (((\interface|uLCD_TEST|LUT_INDEX [4] & \interface|uLCD_TEST|Mux4~11_combout )))) # (!\interface|uLCD_TEST|LUT_INDEX [3] & (\interface|uLCD_TEST|Mux4~12_combout ))

	.dataa(\interface|uLCD_TEST|Mux4~12_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datad(\interface|uLCD_TEST|Mux4~11_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~13 .lut_mask = 16'hE222;
defparam \interface|uLCD_TEST|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~0 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~0_combout  = ((\interface|uLCD_selector|Selector2~9_combout  & !\SW[3]~input_o )) # (!\interface|uLCD_selector|Selector0~7_combout )

	.dataa(\interface|uLCD_selector|Selector2~9_combout ),
	.datab(\interface|uLCD_selector|Selector0~7_combout ),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~0 .lut_mask = 16'h33BB;
defparam \interface|uLCD_TEST|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~14 (
// Equation(s):
// \interface|uLCD_selector|Selector3~14_combout  = (\interface|uLCD_selector|Selector3~10_combout ) # ((\interface|uLCD_selector|Selector28~6_combout  & (\interface|uLCD_selector|Selector3~5_combout  & \interface|uLCD_selector|Selector3~12_combout )))

	.dataa(\interface|uLCD_selector|Selector3~10_combout ),
	.datab(\interface|uLCD_selector|Selector28~6_combout ),
	.datac(\interface|uLCD_selector|Selector3~5_combout ),
	.datad(\interface|uLCD_selector|Selector3~12_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~14 .lut_mask = 16'hEAAA;
defparam \interface|uLCD_selector|Selector3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~1 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~1_combout  = (\interface|uLCD_selector|Selector1~8_combout  & ((\interface|uLCD_TEST|Mux4~0_combout ) # ((!\SW[3]~input_o  & \interface|uLCD_selector|Selector3~14_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\interface|uLCD_TEST|Mux4~0_combout ),
	.datac(\interface|uLCD_selector|Selector3~14_combout ),
	.datad(\interface|uLCD_selector|Selector1~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~1 .lut_mask = 16'hDC00;
defparam \interface|uLCD_TEST|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~14 (
// Equation(s):
// \interface|uLCD_TEST|decoder~14_combout  = (\interface|uLCD_selector|Selector4~22_combout  & (\interface|uLCD_selector|Selector5~9_combout  & ((\interface|uLCD_selector|Selector6~12_combout ) # (\interface|uLCD_selector|Selector7~8_combout ))))

	.dataa(\interface|uLCD_selector|Selector6~12_combout ),
	.datab(\interface|uLCD_selector|Selector4~22_combout ),
	.datac(\interface|uLCD_selector|Selector7~8_combout ),
	.datad(\interface|uLCD_selector|Selector5~9_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~14 .lut_mask = 16'hC800;
defparam \interface|uLCD_TEST|decoder~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y47_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~23 (
// Equation(s):
// \interface|uLCD_selector|Selector4~23_combout  = (\interface|uLCD_selector|Selector4~6_combout ) # ((\interface|uLCD_selector|Selector4~20_combout  & ((\interface|uLCD_selector|Selector4~8_combout ) # (\interface|uLCD_selector|Selector4~19_combout ))))

	.dataa(\interface|uLCD_selector|Selector4~20_combout ),
	.datab(\interface|uLCD_selector|Selector4~6_combout ),
	.datac(\interface|uLCD_selector|Selector4~8_combout ),
	.datad(\interface|uLCD_selector|Selector4~19_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~23_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~23 .lut_mask = 16'hEEEC;
defparam \interface|uLCD_selector|Selector4~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~11 (
// Equation(s):
// \interface|uLCD_selector|Selector7~11_combout  = (\interface|uLCD_selector|Selector7~7_combout  & ((\interface|uLCD_selector|Selector7~4_combout ) # ((!\SW[1]~input_o  & \interface|uPC|PC_current [4]))))

	.dataa(\SW[1]~input_o ),
	.datab(\interface|uLCD_selector|Selector7~7_combout ),
	.datac(\interface|uPC|PC_current [4]),
	.datad(\interface|uLCD_selector|Selector7~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~11 .lut_mask = 16'hCC40;
defparam \interface|uLCD_selector|Selector7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y48_N14
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~12 (
// Equation(s):
// \interface|uLCD_selector|Selector7~12_combout  = (\interface|uLCD_selector|Selector7~1_combout ) # ((\interface|uLCD_selector|Selector7~11_combout  & ((\interface|uLCD_selector|Selector7~5_combout ) # (\interface|uLCD_selector|Selector7~4_combout ))))

	.dataa(\interface|uLCD_selector|Selector7~11_combout ),
	.datab(\interface|uLCD_selector|Selector7~1_combout ),
	.datac(\interface|uLCD_selector|Selector7~5_combout ),
	.datad(\interface|uLCD_selector|Selector7~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~12 .lut_mask = 16'hEEEC;
defparam \interface|uLCD_selector|Selector7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~13 (
// Equation(s):
// \interface|uLCD_selector|Selector6~13_combout  = (\interface|uLCD_selector|Selector6~7_combout ) # ((!\SW[5]~input_o  & (\interface|uLCD_selector|Selector6~10_combout  & \interface|uLCD_selector|Selector6~9_combout )))

	.dataa(\SW[5]~input_o ),
	.datab(\interface|uLCD_selector|Selector6~7_combout ),
	.datac(\interface|uLCD_selector|Selector6~10_combout ),
	.datad(\interface|uLCD_selector|Selector6~9_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~13_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~13 .lut_mask = 16'hDCCC;
defparam \interface|uLCD_selector|Selector6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~2 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~2_combout  = (!\SW[6]~input_o  & (\interface|uLCD_selector|Selector4~23_combout  & ((\interface|uLCD_selector|Selector7~12_combout ) # (\interface|uLCD_selector|Selector6~13_combout ))))

	.dataa(\SW[6]~input_o ),
	.datab(\interface|uLCD_selector|Selector4~23_combout ),
	.datac(\interface|uLCD_selector|Selector7~12_combout ),
	.datad(\interface|uLCD_selector|Selector6~13_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~2 .lut_mask = 16'h4440;
defparam \interface|uLCD_TEST|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~3 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~3_combout  = (\interface|uLCD_selector|Selector5~9_combout  & (((\interface|uLCD_TEST|decoder~14_combout  & \interface|uLCD_TEST|Mux4~2_combout )) # (!\interface|uLCD_selector|Selector4~22_combout ))) # 
// (!\interface|uLCD_selector|Selector5~9_combout  & (((\interface|uLCD_TEST|decoder~14_combout  & \interface|uLCD_TEST|Mux4~2_combout ))))

	.dataa(\interface|uLCD_selector|Selector5~9_combout ),
	.datab(\interface|uLCD_selector|Selector4~22_combout ),
	.datac(\interface|uLCD_TEST|decoder~14_combout ),
	.datad(\interface|uLCD_TEST|Mux4~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~3 .lut_mask = 16'hF222;
defparam \interface|uLCD_TEST|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~4 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~4_combout  = (\interface|uLCD_TEST|Mux2~0_combout  & ((\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_TEST|Mux4~1_combout )) # (!\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uLCD_TEST|Mux4~3_combout )))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_TEST|Mux2~0_combout ),
	.datac(\interface|uLCD_TEST|Mux4~1_combout ),
	.datad(\interface|uLCD_TEST|Mux4~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~4 .lut_mask = 16'hC480;
defparam \interface|uLCD_TEST|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~11 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~11_combout  = (\interface|uLCD_TEST|LUT_INDEX [5] & (!\interface|uLCD_TEST|LUT_INDEX [3] & (!\interface|uLCD_TEST|LUT_INDEX [4] & !\interface|uLCD_TEST|LUT_INDEX [2])))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~11 .lut_mask = 16'h0002;
defparam \interface|uLCD_TEST|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~15 (
// Equation(s):
// \interface|uLCD_TEST|decoder~15_combout  = (\interface|uLCD_selector|Selector13~1_combout  & ((\interface|uLCD_selector|Selector14~2_combout ) # ((\interface|uLCD_selector|Selector15~6_combout ) # (!\interface|uLCD_selector|Selector12~5_combout ))))

	.dataa(\interface|uLCD_selector|Selector13~1_combout ),
	.datab(\interface|uLCD_selector|Selector14~2_combout ),
	.datac(\interface|uLCD_selector|Selector12~5_combout ),
	.datad(\interface|uLCD_selector|Selector15~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~15_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~15 .lut_mask = 16'hAA8A;
defparam \interface|uLCD_TEST|decoder~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~16 (
// Equation(s):
// \interface|uLCD_TEST|decoder~16_combout  = (\interface|uLCD_selector|Selector17~6_combout  & ((\interface|uLCD_selector|Selector18~4_combout ) # ((\interface|uLCD_selector|Selector19~5_combout ) # (!\interface|uLCD_selector|Selector16~5_combout ))))

	.dataa(\interface|uLCD_selector|Selector18~4_combout ),
	.datab(\interface|uLCD_selector|Selector19~5_combout ),
	.datac(\interface|uLCD_selector|Selector17~6_combout ),
	.datad(\interface|uLCD_selector|Selector16~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~16_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~16 .lut_mask = 16'hE0F0;
defparam \interface|uLCD_TEST|decoder~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~5 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~5_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & (((\interface|uLCD_TEST|LUT_INDEX [0])))) # (!\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_TEST|decoder~16_combout )) # 
// (!\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uLCD_TEST|decoder~17_combout )))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|decoder~16_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|decoder~17_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~5 .lut_mask = 16'hE5E0;
defparam \interface|uLCD_TEST|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~18 (
// Equation(s):
// \interface|uLCD_TEST|decoder~18_combout  = (\interface|uLCD_selector|Selector9~1_combout  & ((\interface|uLCD_selector|Selector10~1_combout ) # ((\interface|uLCD_selector|Selector11~4_combout ) # (!\interface|uLCD_selector|Selector8~5_combout ))))

	.dataa(\interface|uLCD_selector|Selector9~1_combout ),
	.datab(\interface|uLCD_selector|Selector10~1_combout ),
	.datac(\interface|uLCD_selector|Selector8~5_combout ),
	.datad(\interface|uLCD_selector|Selector11~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~18_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~18 .lut_mask = 16'hAA8A;
defparam \interface|uLCD_TEST|decoder~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~6 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~6_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|Mux4~5_combout  & ((\interface|uLCD_TEST|decoder~18_combout ))) # (!\interface|uLCD_TEST|Mux4~5_combout  & (\interface|uLCD_TEST|decoder~15_combout )))) # 
// (!\interface|uLCD_TEST|LUT_INDEX [1] & (((\interface|uLCD_TEST|Mux4~5_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|decoder~15_combout ),
	.datac(\interface|uLCD_TEST|Mux4~5_combout ),
	.datad(\interface|uLCD_TEST|decoder~18_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~6 .lut_mask = 16'hF858;
defparam \interface|uLCD_TEST|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~7 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~7_combout  = (\interface|uLCD_TEST|Mux5~11_combout  & \interface|uLCD_TEST|Mux4~6_combout )

	.dataa(\interface|uLCD_TEST|Mux5~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|Mux4~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~7 .lut_mask = 16'hAA00;
defparam \interface|uLCD_TEST|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y47_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~14 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~14_combout  = (\interface|uLCD_TEST|Mux4~4_combout ) # ((\interface|uLCD_TEST|Mux4~7_combout ) # ((!\interface|uLCD_TEST|LUT_INDEX [5] & \interface|uLCD_TEST|Mux4~13_combout )))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datab(\interface|uLCD_TEST|Mux4~13_combout ),
	.datac(\interface|uLCD_TEST|Mux4~4_combout ),
	.datad(\interface|uLCD_TEST|Mux4~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~14 .lut_mask = 16'hFFF4;
defparam \interface|uLCD_TEST|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y47_N31
dffeas \interface|uLCD_TEST|mLCD_DATA[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Mux4~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_DATA[2] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~9 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~9_combout  = (!\interface|uLCD_selector|Selector1~8_combout  & (\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_selector|Selector0~7_combout  & !\interface|uLCD_selector|Selector2~10_combout )))

	.dataa(\interface|uLCD_selector|Selector1~8_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_selector|Selector0~7_combout ),
	.datad(\interface|uLCD_selector|Selector2~10_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~9 .lut_mask = 16'h0040;
defparam \interface|uLCD_TEST|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~10 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~10_combout  = (!\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_selector|Selector4~22_combout  & (!\interface|uLCD_selector|Selector5~9_combout  & !\interface|uLCD_selector|Selector6~12_combout )))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_selector|Selector4~22_combout ),
	.datac(\interface|uLCD_selector|Selector5~9_combout ),
	.datad(\interface|uLCD_selector|Selector6~12_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~10 .lut_mask = 16'h0004;
defparam \interface|uLCD_TEST|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~20 (
// Equation(s):
// \interface|uLCD_TEST|decoder~20_combout  = (\interface|uLCD_selector|Selector28~4_combout  & (!\interface|uLCD_selector|Selector13~1_combout  & (!\interface|uLCD_selector|Selector14~2_combout  & \interface|uLCD_selector|Selector12~4_combout )))

	.dataa(\interface|uLCD_selector|Selector28~4_combout ),
	.datab(\interface|uLCD_selector|Selector13~1_combout ),
	.datac(\interface|uLCD_selector|Selector14~2_combout ),
	.datad(\interface|uLCD_selector|Selector12~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~20_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~20 .lut_mask = 16'h0200;
defparam \interface|uLCD_TEST|decoder~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~23 (
// Equation(s):
// \interface|uLCD_TEST|decoder~23_combout  = (\interface|uLCD_selector|Selector28~4_combout  & (!\interface|uLCD_selector|Selector9~1_combout  & (!\interface|uLCD_selector|Selector10~1_combout  & \interface|uLCD_selector|Selector8~4_combout )))

	.dataa(\interface|uLCD_selector|Selector28~4_combout ),
	.datab(\interface|uLCD_selector|Selector9~1_combout ),
	.datac(\interface|uLCD_selector|Selector10~1_combout ),
	.datad(\interface|uLCD_selector|Selector8~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~23_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~23 .lut_mask = 16'h0200;
defparam \interface|uLCD_TEST|decoder~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~21 (
// Equation(s):
// \interface|uLCD_TEST|decoder~21_combout  = (!\interface|uLCD_selector|Selector17~5_combout  & (\interface|uLCD_selector|Selector28~4_combout  & (!\interface|uLCD_selector|Selector18~4_combout  & \interface|uLCD_selector|Selector16~5_combout )))

	.dataa(\interface|uLCD_selector|Selector17~5_combout ),
	.datab(\interface|uLCD_selector|Selector28~4_combout ),
	.datac(\interface|uLCD_selector|Selector18~4_combout ),
	.datad(\interface|uLCD_selector|Selector16~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~21_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~21 .lut_mask = 16'h0400;
defparam \interface|uLCD_TEST|decoder~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~22 (
// Equation(s):
// \interface|uLCD_TEST|decoder~22_combout  = (!\interface|uLCD_selector|Selector26~1_combout  & (\interface|uLCD_selector|Selector28~4_combout  & (\interface|uLCD_selector|Selector24~4_combout  & !\interface|uLCD_selector|Selector25~4_combout )))

	.dataa(\interface|uLCD_selector|Selector26~1_combout ),
	.datab(\interface|uLCD_selector|Selector28~4_combout ),
	.datac(\interface|uLCD_selector|Selector24~4_combout ),
	.datad(\interface|uLCD_selector|Selector25~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~22_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~22 .lut_mask = 16'h0040;
defparam \interface|uLCD_TEST|decoder~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~1 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~1_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & (\interface|uLCD_TEST|LUT_INDEX [0])) # (!\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_TEST|decoder~21_combout )) # 
// (!\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uLCD_TEST|decoder~22_combout )))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|decoder~21_combout ),
	.datad(\interface|uLCD_TEST|decoder~22_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~1 .lut_mask = 16'hD9C8;
defparam \interface|uLCD_TEST|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~2 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~2_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|Mux3~1_combout  & ((\interface|uLCD_TEST|decoder~23_combout ))) # (!\interface|uLCD_TEST|Mux3~1_combout  & (\interface|uLCD_TEST|decoder~20_combout )))) # 
// (!\interface|uLCD_TEST|LUT_INDEX [1] & (((\interface|uLCD_TEST|Mux3~1_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|decoder~20_combout ),
	.datac(\interface|uLCD_TEST|decoder~23_combout ),
	.datad(\interface|uLCD_TEST|Mux3~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~2 .lut_mask = 16'hF588;
defparam \interface|uLCD_TEST|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~6 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~6_combout  = (\interface|uLCD_TEST|LUT_INDEX [2] & ((\interface|uLCD_TEST|LUT_INDEX [4] $ (!\interface|uLCD_TEST|LUT_INDEX [0])) # (!\interface|uLCD_TEST|LUT_INDEX [1]))) # (!\interface|uLCD_TEST|LUT_INDEX [2] & 
// ((\interface|uLCD_TEST|LUT_INDEX [4]) # ((\interface|uLCD_TEST|LUT_INDEX [1]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~6 .lut_mask = 16'hDE7E;
defparam \interface|uLCD_TEST|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y48_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~3 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~3_combout  = (!\interface|uLCD_selector|Selector29~1_combout  & ((!\interface|uLCD_selector|Selector30~9_combout ) # (!\interface|uLCD_selector|Selector28~4_combout )))

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector28~4_combout ),
	.datac(\interface|uLCD_selector|Selector29~1_combout ),
	.datad(\interface|uLCD_selector|Selector30~9_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~3 .lut_mask = 16'h030F;
defparam \interface|uLCD_TEST|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~4 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~4_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & (((\interface|uLCD_TEST|decoder~22_combout )))) # (!\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_selector|Selector28~11_combout  & (\interface|uLCD_TEST|Mux3~3_combout 
// )))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_selector|Selector28~11_combout ),
	.datac(\interface|uLCD_TEST|Mux3~3_combout ),
	.datad(\interface|uLCD_TEST|decoder~22_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~4 .lut_mask = 16'hEA40;
defparam \interface|uLCD_TEST|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~5 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~5_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|LUT_INDEX [2] & ((\interface|uLCD_TEST|Mux3~4_combout ))) # (!\interface|uLCD_TEST|LUT_INDEX [2] & (\interface|uLCD_TEST|LUT_INDEX [0])))) # 
// (!\interface|uLCD_TEST|LUT_INDEX [1] & (\interface|uLCD_TEST|LUT_INDEX [2] $ ((!\interface|uLCD_TEST|LUT_INDEX [0]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|Mux3~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~5 .lut_mask = 16'hE961;
defparam \interface|uLCD_TEST|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~7 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~7_combout  = (\interface|uLCD_TEST|LUT_INDEX [3] & (((\interface|uLCD_TEST|LUT_INDEX [4] & \interface|uLCD_TEST|Mux3~5_combout )))) # (!\interface|uLCD_TEST|LUT_INDEX [3] & (!\interface|uLCD_TEST|Mux3~6_combout ))

	.dataa(\interface|uLCD_TEST|Mux3~6_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datad(\interface|uLCD_TEST|Mux3~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~7 .lut_mask = 16'hD111;
defparam \interface|uLCD_TEST|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~8 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~8_combout  = (\interface|uLCD_TEST|Mux5~11_combout  & ((\interface|uLCD_TEST|Mux3~2_combout ) # ((!\interface|uLCD_TEST|LUT_INDEX [5] & \interface|uLCD_TEST|Mux3~7_combout )))) # (!\interface|uLCD_TEST|Mux5~11_combout  & 
// (!\interface|uLCD_TEST|LUT_INDEX [5] & ((\interface|uLCD_TEST|Mux3~7_combout ))))

	.dataa(\interface|uLCD_TEST|Mux5~11_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datac(\interface|uLCD_TEST|Mux3~2_combout ),
	.datad(\interface|uLCD_TEST|Mux3~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~8 .lut_mask = 16'hB3A0;
defparam \interface|uLCD_TEST|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~11 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~11_combout  = (\interface|uLCD_TEST|Mux3~8_combout ) # ((\interface|uLCD_TEST|Mux2~0_combout  & ((\interface|uLCD_TEST|Mux3~9_combout ) # (\interface|uLCD_TEST|Mux3~10_combout ))))

	.dataa(\interface|uLCD_TEST|Mux2~0_combout ),
	.datab(\interface|uLCD_TEST|Mux3~9_combout ),
	.datac(\interface|uLCD_TEST|Mux3~10_combout ),
	.datad(\interface|uLCD_TEST|Mux3~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~11 .lut_mask = 16'hFFA8;
defparam \interface|uLCD_TEST|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N21
dffeas \interface|uLCD_TEST|mLCD_DATA[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Mux3~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_DATA[3] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~10 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~10_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & (((!\interface|uLCD_selector|Selector1~8_combout  & !\interface|uLCD_selector|Selector2~10_combout )) # (!\interface|uLCD_selector|Selector0~7_combout )))

	.dataa(\interface|uLCD_selector|Selector1~8_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_selector|Selector0~7_combout ),
	.datad(\interface|uLCD_selector|Selector2~10_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~10 .lut_mask = 16'h0C4C;
defparam \interface|uLCD_TEST|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~9 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~9_combout  = (!\interface|uLCD_TEST|LUT_INDEX [0] & (((!\interface|uLCD_selector|Selector5~8_combout  & !\interface|uLCD_selector|Selector6~13_combout )) # (!\interface|uLCD_selector|Selector4~22_combout )))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_selector|Selector4~22_combout ),
	.datac(\interface|uLCD_selector|Selector5~8_combout ),
	.datad(\interface|uLCD_selector|Selector6~13_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~9 .lut_mask = 16'h1115;
defparam \interface|uLCD_TEST|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~3 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~3_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & (((!\interface|uLCD_TEST|LUT_INDEX [0])) # (!\interface|uLCD_TEST|LUT_INDEX [2]))) # (!\interface|uLCD_TEST|LUT_INDEX [1] & (\interface|uLCD_TEST|LUT_INDEX [2] $ 
// (((!\interface|uLCD_TEST|LUT_INDEX [4] & \interface|uLCD_TEST|LUT_INDEX [0])))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~3 .lut_mask = 16'h59FA;
defparam \interface|uLCD_TEST|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~4 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~4_combout  = (\interface|uLCD_TEST|LUT_INDEX [3] & (\interface|uLCD_TEST|LUT_INDEX [4])) # (!\interface|uLCD_TEST|LUT_INDEX [3] & ((!\interface|uLCD_TEST|Mux2~3_combout )))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datad(\interface|uLCD_TEST|Mux2~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~4 .lut_mask = 16'hC0F3;
defparam \interface|uLCD_TEST|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~27 (
// Equation(s):
// \interface|uLCD_TEST|decoder~27_combout  = (((!\interface|uLCD_selector|Selector26~1_combout  & !\interface|uLCD_selector|Selector25~4_combout )) # (!\interface|uLCD_selector|Selector24~4_combout )) # (!\interface|uLCD_selector|Selector28~4_combout )

	.dataa(\interface|uLCD_selector|Selector26~1_combout ),
	.datab(\interface|uLCD_selector|Selector28~4_combout ),
	.datac(\interface|uLCD_selector|Selector24~4_combout ),
	.datad(\interface|uLCD_selector|Selector25~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~27_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~27 .lut_mask = 16'h3F7F;
defparam \interface|uLCD_TEST|decoder~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~5 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~5_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & (((\interface|uLCD_TEST|decoder~27_combout )))) # (!\interface|uLCD_TEST|LUT_INDEX [0] & (((\interface|uLCD_TEST|Mux3~3_combout )) # 
// (!\interface|uLCD_selector|Selector28~11_combout )))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_selector|Selector28~11_combout ),
	.datac(\interface|uLCD_TEST|Mux3~3_combout ),
	.datad(\interface|uLCD_TEST|decoder~27_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~5 .lut_mask = 16'hFB51;
defparam \interface|uLCD_TEST|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~6 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~6_combout  = (\interface|uLCD_TEST|Mux2~4_combout  & (\interface|uLCD_TEST|LUT_INDEX [2] & ((\interface|uLCD_TEST|Mux2~5_combout )))) # (!\interface|uLCD_TEST|Mux2~4_combout  & (\interface|uLCD_TEST|LUT_INDEX [2] $ 
// ((\interface|uLCD_TEST|LUT_INDEX [0]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|Mux2~5_combout ),
	.datad(\interface|uLCD_TEST|Mux2~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~6 .lut_mask = 16'hA066;
defparam \interface|uLCD_TEST|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~7 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~7_combout  = (\interface|uLCD_TEST|LUT_INDEX [3] & ((\interface|uLCD_TEST|Mux2~6_combout ) # (\interface|uLCD_TEST|LUT_INDEX [1] $ (\interface|uLCD_TEST|Mux2~4_combout )))) # (!\interface|uLCD_TEST|LUT_INDEX [3] & 
// (((\interface|uLCD_TEST|Mux2~4_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|Mux2~4_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datad(\interface|uLCD_TEST|Mux2~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~7 .lut_mask = 16'hFC6C;
defparam \interface|uLCD_TEST|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y49_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~24 (
// Equation(s):
// \interface|uLCD_TEST|decoder~24_combout  = (\interface|uLCD_selector|Selector13~0_combout ) # ((\interface|uLCD_selector|Selector5~1_combout  & ((\interface|uDMEM|DMEM_mem~641_combout ) # (\interface|uDMEM|DMEM_mem~640_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~641_combout ),
	.datab(\interface|uLCD_selector|Selector5~1_combout ),
	.datac(\interface|uLCD_selector|Selector13~0_combout ),
	.datad(\interface|uDMEM|DMEM_mem~640_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~24_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~24 .lut_mask = 16'hFCF8;
defparam \interface|uLCD_TEST|decoder~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~25 (
// Equation(s):
// \interface|uLCD_TEST|decoder~25_combout  = (\interface|uLCD_selector|Selector14~0_combout ) # (((!\interface|uLCD_TEST|decoder~24_combout  & !\interface|uLCD_selector|Selector14~1_combout )) # (!\interface|uLCD_selector|Selector12~5_combout ))

	.dataa(\interface|uLCD_selector|Selector14~0_combout ),
	.datab(\interface|uLCD_TEST|decoder~24_combout ),
	.datac(\interface|uLCD_selector|Selector14~1_combout ),
	.datad(\interface|uLCD_selector|Selector12~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~25_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~25 .lut_mask = 16'hABFF;
defparam \interface|uLCD_TEST|decoder~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~26 (
// Equation(s):
// \interface|uLCD_TEST|decoder~26_combout  = (\interface|uLCD_selector|Selector28~4_combout  & (\interface|uLCD_selector|Selector16~5_combout  & ((\interface|uLCD_selector|Selector18~4_combout ) # (\interface|uLCD_selector|Selector17~5_combout ))))

	.dataa(\interface|uLCD_selector|Selector18~4_combout ),
	.datab(\interface|uLCD_selector|Selector28~4_combout ),
	.datac(\interface|uLCD_selector|Selector17~5_combout ),
	.datad(\interface|uLCD_selector|Selector16~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~26_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~26 .lut_mask = 16'hC800;
defparam \interface|uLCD_TEST|decoder~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~1 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~1_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & (\interface|uLCD_TEST|LUT_INDEX [0])) # (!\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|LUT_INDEX [0] & (!\interface|uLCD_TEST|decoder~26_combout )) # 
// (!\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uLCD_TEST|decoder~27_combout )))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|decoder~26_combout ),
	.datad(\interface|uLCD_TEST|decoder~27_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~1 .lut_mask = 16'h9D8C;
defparam \interface|uLCD_TEST|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~28 (
// Equation(s):
// \interface|uLCD_TEST|decoder~28_combout  = (\interface|uLCD_selector|Selector9~0_combout ) # ((\interface|uLCD_selector|Selector5~1_combout  & ((\interface|uDMEM|DMEM_mem~639_combout ) # (\interface|uDMEM|DMEM_mem~638_combout ))))

	.dataa(\interface|uDMEM|DMEM_mem~639_combout ),
	.datab(\interface|uLCD_selector|Selector9~0_combout ),
	.datac(\interface|uLCD_selector|Selector5~1_combout ),
	.datad(\interface|uDMEM|DMEM_mem~638_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~28_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~28 .lut_mask = 16'hFCEC;
defparam \interface|uLCD_TEST|decoder~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~29 (
// Equation(s):
// \interface|uLCD_TEST|decoder~29_combout  = (\interface|uLCD_selector|Selector14~0_combout ) # (((!\interface|uLCD_selector|Selector10~0_combout  & !\interface|uLCD_TEST|decoder~28_combout )) # (!\interface|uLCD_selector|Selector8~5_combout ))

	.dataa(\interface|uLCD_selector|Selector14~0_combout ),
	.datab(\interface|uLCD_selector|Selector10~0_combout ),
	.datac(\interface|uLCD_TEST|decoder~28_combout ),
	.datad(\interface|uLCD_selector|Selector8~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~29_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~29 .lut_mask = 16'hABFF;
defparam \interface|uLCD_TEST|decoder~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~2 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~2_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|Mux2~1_combout  & ((\interface|uLCD_TEST|decoder~29_combout ))) # (!\interface|uLCD_TEST|Mux2~1_combout  & (\interface|uLCD_TEST|decoder~25_combout )))) # 
// (!\interface|uLCD_TEST|LUT_INDEX [1] & (((\interface|uLCD_TEST|Mux2~1_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|decoder~25_combout ),
	.datac(\interface|uLCD_TEST|Mux2~1_combout ),
	.datad(\interface|uLCD_TEST|decoder~29_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~2 .lut_mask = 16'hF858;
defparam \interface|uLCD_TEST|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~8 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~8_combout  = (\interface|uLCD_TEST|Mux5~11_combout  & ((\interface|uLCD_TEST|Mux2~2_combout ) # ((!\interface|uLCD_TEST|LUT_INDEX [5] & \interface|uLCD_TEST|Mux2~7_combout )))) # (!\interface|uLCD_TEST|Mux5~11_combout  & 
// (!\interface|uLCD_TEST|LUT_INDEX [5] & (\interface|uLCD_TEST|Mux2~7_combout )))

	.dataa(\interface|uLCD_TEST|Mux5~11_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datac(\interface|uLCD_TEST|Mux2~7_combout ),
	.datad(\interface|uLCD_TEST|Mux2~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~8 .lut_mask = 16'hBA30;
defparam \interface|uLCD_TEST|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~11 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~11_combout  = (\interface|uLCD_TEST|Mux2~8_combout ) # ((\interface|uLCD_TEST|Mux2~0_combout  & ((\interface|uLCD_TEST|Mux2~10_combout ) # (\interface|uLCD_TEST|Mux2~9_combout ))))

	.dataa(\interface|uLCD_TEST|Mux2~0_combout ),
	.datab(\interface|uLCD_TEST|Mux2~10_combout ),
	.datac(\interface|uLCD_TEST|Mux2~9_combout ),
	.datad(\interface|uLCD_TEST|Mux2~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~11 .lut_mask = 16'hFFA8;
defparam \interface|uLCD_TEST|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N23
dffeas \interface|uLCD_TEST|mLCD_DATA[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Mux2~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_DATA[4] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux1~3 (
// Equation(s):
// \interface|uLCD_TEST|Mux1~3_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & (((\interface|uLCD_TEST|LUT_INDEX [1]) # (!\interface|uLCD_TEST|LUT_INDEX [4])))) # (!\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_TEST|LUT_INDEX [2] $ 
// (((!\interface|uLCD_TEST|LUT_INDEX [4] & \interface|uLCD_TEST|LUT_INDEX [1])))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux1~3 .lut_mask = 16'hF39A;
defparam \interface|uLCD_TEST|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux1~5 (
// Equation(s):
// \interface|uLCD_TEST|Mux1~5_combout  = (\interface|uLCD_TEST|LUT_INDEX [3]) # ((\interface|uLCD_TEST|LUT_INDEX [4] & ((\interface|uLCD_TEST|LUT_INDEX [5]))) # (!\interface|uLCD_TEST|LUT_INDEX [4] & (\interface|uLCD_TEST|Mux1~3_combout  & 
// !\interface|uLCD_TEST|LUT_INDEX [5])))

	.dataa(\interface|uLCD_TEST|Mux1~3_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux1~5 .lut_mask = 16'hFCCE;
defparam \interface|uLCD_TEST|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y46_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux1~4 (
// Equation(s):
// \interface|uLCD_TEST|Mux1~4_combout  = (\interface|uLCD_TEST|LUT_INDEX [5] & (((!\interface|uLCD_TEST|LUT_INDEX [3] & !\interface|uLCD_TEST|LUT_INDEX [4])))) # (!\interface|uLCD_TEST|LUT_INDEX [5] & (\interface|uLCD_TEST|Mux1~3_combout  & 
// (\interface|uLCD_TEST|LUT_INDEX [3] $ (!\interface|uLCD_TEST|LUT_INDEX [4]))))

	.dataa(\interface|uLCD_TEST|Mux1~3_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux1~4 .lut_mask = 16'h0382;
defparam \interface|uLCD_TEST|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux1~1 (
// Equation(s):
// \interface|uLCD_TEST|Mux1~1_combout  = (\interface|uLCD_TEST|LUT_INDEX [2] & ((\interface|uLCD_TEST|LUT_INDEX [1]) # ((\interface|uLCD_TEST|LUT_INDEX [4] & \interface|uLCD_TEST|LUT_INDEX [0]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux1~1 .lut_mask = 16'hA888;
defparam \interface|uLCD_TEST|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y46_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux1~2 (
// Equation(s):
// \interface|uLCD_TEST|Mux1~2_combout  = (\interface|uLCD_TEST|Mux1~1_combout  & ((\interface|uLCD_TEST|Mux2~5_combout ) # (!\interface|uLCD_TEST|LUT_INDEX [3])))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datac(\interface|uLCD_TEST|Mux2~5_combout ),
	.datad(\interface|uLCD_TEST|Mux1~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux1~2 .lut_mask = 16'hF300;
defparam \interface|uLCD_TEST|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux1~0 (
// Equation(s):
// \interface|uLCD_TEST|Mux1~0_combout  = (\interface|uLCD_TEST|LUT_INDEX [2] & ((\interface|uLCD_TEST|Mux2~10_combout ) # ((\interface|uLCD_TEST|Mux2~9_combout )))) # (!\interface|uLCD_TEST|LUT_INDEX [2] & (((\interface|uLCD_TEST|Mux2~2_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|Mux2~10_combout ),
	.datac(\interface|uLCD_TEST|Mux2~9_combout ),
	.datad(\interface|uLCD_TEST|Mux2~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux1~0 .lut_mask = 16'hFDA8;
defparam \interface|uLCD_TEST|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux1~6 (
// Equation(s):
// \interface|uLCD_TEST|Mux1~6_combout  = (\interface|uLCD_TEST|Mux1~4_combout  & ((\interface|uLCD_TEST|Mux1~2_combout ) # ((!\interface|uLCD_TEST|Mux1~5_combout  & \interface|uLCD_TEST|Mux1~0_combout )))) # (!\interface|uLCD_TEST|Mux1~4_combout  & 
// ((\interface|uLCD_TEST|Mux1~5_combout ) # ((!\interface|uLCD_TEST|Mux1~2_combout ))))

	.dataa(\interface|uLCD_TEST|Mux1~5_combout ),
	.datab(\interface|uLCD_TEST|Mux1~4_combout ),
	.datac(\interface|uLCD_TEST|Mux1~2_combout ),
	.datad(\interface|uLCD_TEST|Mux1~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux1~6 .lut_mask = 16'hE7E3;
defparam \interface|uLCD_TEST|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N29
dffeas \interface|uLCD_TEST|mLCD_DATA[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Mux1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_DATA[5] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~5 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~5_combout  = (\interface|uLCD_selector|Selector28~11_combout  & ((\interface|uLCD_selector|Selector30~10_combout ) # (\interface|uLCD_selector|Selector29~1_combout )))

	.dataa(\interface|uLCD_selector|Selector28~11_combout ),
	.datab(gnd),
	.datac(\interface|uLCD_selector|Selector30~10_combout ),
	.datad(\interface|uLCD_selector|Selector29~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~5 .lut_mask = 16'hAAA0;
defparam \interface|uLCD_TEST|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~30 (
// Equation(s):
// \interface|uLCD_TEST|decoder~30_combout  = (\interface|uLCD_selector|Selector24~5_combout  & ((\interface|uLCD_selector|Selector26~1_combout ) # (\interface|uLCD_selector|Selector25~5_combout )))

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector26~1_combout ),
	.datac(\interface|uLCD_selector|Selector25~5_combout ),
	.datad(\interface|uLCD_selector|Selector24~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~30_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~30 .lut_mask = 16'hFC00;
defparam \interface|uLCD_TEST|decoder~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~4 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~4_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & (\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uLCD_TEST|decoder~30_combout ) # (!\interface|uLCD_TEST|LUT_INDEX [2]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|decoder~30_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~4 .lut_mask = 16'hA020;
defparam \interface|uLCD_TEST|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~6 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~6_combout  = (\interface|uLCD_TEST|Mux0~4_combout ) # ((\interface|uLCD_TEST|Mux3~0_combout  & ((\interface|uLCD_TEST|Mux0~5_combout ) # (!\interface|uLCD_TEST|LUT_INDEX [1]))))

	.dataa(\interface|uLCD_TEST|Mux3~0_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datac(\interface|uLCD_TEST|Mux0~5_combout ),
	.datad(\interface|uLCD_TEST|Mux0~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~6 .lut_mask = 16'hFFA2;
defparam \interface|uLCD_TEST|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~7 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~7_combout  = (!\interface|uLCD_TEST|LUT_INDEX [5] & (\interface|uLCD_TEST|LUT_INDEX [4] & (\interface|uLCD_TEST|LUT_INDEX [3] & \interface|uLCD_TEST|Mux0~6_combout )))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datad(\interface|uLCD_TEST|Mux0~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~7 .lut_mask = 16'h4000;
defparam \interface|uLCD_TEST|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y50_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~14 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~14_combout  = (\interface|uLCD_selector|Selector0~7_combout  & ((\interface|uLCD_selector|Selector1~8_combout ) # ((!\SW[3]~input_o  & \interface|uLCD_selector|Selector2~9_combout ))))

	.dataa(\SW[3]~input_o ),
	.datab(\interface|uLCD_selector|Selector0~7_combout ),
	.datac(\interface|uLCD_selector|Selector2~9_combout ),
	.datad(\interface|uLCD_selector|Selector1~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~14 .lut_mask = 16'hCC40;
defparam \interface|uLCD_TEST|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~15 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~15_combout  = (\interface|uLCD_selector|Selector7~8_combout  & (((\interface|uLCD_selector|Selector4~22_combout )))) # (!\interface|uLCD_selector|Selector7~8_combout  & ((\interface|uLCD_selector|Selector6~12_combout  & 
// ((\interface|uLCD_selector|Selector4~22_combout ))) # (!\interface|uLCD_selector|Selector6~12_combout  & (\interface|uLCD_selector|Selector4~23_combout ))))

	.dataa(\interface|uLCD_selector|Selector4~23_combout ),
	.datab(\interface|uLCD_selector|Selector7~8_combout ),
	.datac(\interface|uLCD_selector|Selector4~22_combout ),
	.datad(\interface|uLCD_selector|Selector6~12_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~15 .lut_mask = 16'hF0E2;
defparam \interface|uLCD_TEST|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~16 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~16_combout  = (\interface|uLCD_TEST|Mux0~15_combout  & ((\interface|uLCD_selector|Selector6~12_combout ) # ((\interface|uLCD_selector|Selector5~8_combout  & !\SW[6]~input_o ))))

	.dataa(\interface|uLCD_selector|Selector5~8_combout ),
	.datab(\SW[6]~input_o ),
	.datac(\interface|uLCD_selector|Selector6~12_combout ),
	.datad(\interface|uLCD_TEST|Mux0~15_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~16 .lut_mask = 16'hF200;
defparam \interface|uLCD_TEST|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~12 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~12_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_TEST|Mux0~14_combout )) # (!\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uLCD_TEST|Mux0~16_combout )))

	.dataa(\interface|uLCD_TEST|Mux0~14_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|Mux0~16_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~12 .lut_mask = 16'hBB88;
defparam \interface|uLCD_TEST|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|LUT_DATA~2 (
// Equation(s):
// \interface|uLCD_TEST|LUT_DATA~2_combout  = (!\interface|uLCD_TEST|LUT_INDEX [3] & !\interface|uLCD_TEST|LUT_INDEX [5])

	.dataa(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LUT_DATA~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_DATA~2 .lut_mask = 16'h0055;
defparam \interface|uLCD_TEST|LUT_DATA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~8 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~8_combout  = (\interface|uLCD_TEST|LUT_INDEX [2] & ((\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|LUT_INDEX [4]) # (!\interface|uLCD_TEST|LUT_INDEX [0]))) # (!\interface|uLCD_TEST|LUT_INDEX [1] & 
// ((\interface|uLCD_TEST|LUT_INDEX [0])))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~8 .lut_mask = 16'hC488;
defparam \interface|uLCD_TEST|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~31 (
// Equation(s):
// \interface|uLCD_TEST|decoder~31_combout  = (\interface|uLCD_selector|Selector12~5_combout  & ((\interface|uLCD_selector|Selector14~2_combout ) # (\interface|uLCD_selector|Selector13~1_combout )))

	.dataa(\interface|uLCD_selector|Selector14~2_combout ),
	.datab(\interface|uLCD_selector|Selector13~1_combout ),
	.datac(gnd),
	.datad(\interface|uLCD_selector|Selector12~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~31_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~31 .lut_mask = 16'hEE00;
defparam \interface|uLCD_TEST|decoder~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y47_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~9 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~9_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & (((\interface|uLCD_TEST|LUT_INDEX [0])))) # (!\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_TEST|decoder~26_combout )) # 
// (!\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uLCD_TEST|decoder~30_combout )))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|decoder~26_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|decoder~30_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~9 .lut_mask = 16'hE5E0;
defparam \interface|uLCD_TEST|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y48_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~32 (
// Equation(s):
// \interface|uLCD_TEST|decoder~32_combout  = (\interface|uLCD_selector|Selector8~5_combout  & ((\interface|uLCD_selector|Selector10~1_combout ) # (\interface|uLCD_selector|Selector9~1_combout )))

	.dataa(\interface|uLCD_selector|Selector10~1_combout ),
	.datab(\interface|uLCD_selector|Selector9~1_combout ),
	.datac(gnd),
	.datad(\interface|uLCD_selector|Selector8~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~32_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~32 .lut_mask = 16'hEE00;
defparam \interface|uLCD_TEST|decoder~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~10 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~10_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|Mux0~9_combout  & ((\interface|uLCD_TEST|decoder~32_combout ))) # (!\interface|uLCD_TEST|Mux0~9_combout  & (\interface|uLCD_TEST|decoder~31_combout )))) # 
// (!\interface|uLCD_TEST|LUT_INDEX [1] & (((\interface|uLCD_TEST|Mux0~9_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|decoder~31_combout ),
	.datac(\interface|uLCD_TEST|Mux0~9_combout ),
	.datad(\interface|uLCD_TEST|decoder~32_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~10 .lut_mask = 16'hF858;
defparam \interface|uLCD_TEST|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~11 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~11_combout  = (\interface|uLCD_TEST|LUT_DATA~2_combout  & ((\interface|uLCD_TEST|Mux0~8_combout ) # ((\interface|uLCD_TEST|Mux5~11_combout  & \interface|uLCD_TEST|Mux0~10_combout )))) # (!\interface|uLCD_TEST|LUT_DATA~2_combout  
// & (((\interface|uLCD_TEST|Mux5~11_combout  & \interface|uLCD_TEST|Mux0~10_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_DATA~2_combout ),
	.datab(\interface|uLCD_TEST|Mux0~8_combout ),
	.datac(\interface|uLCD_TEST|Mux5~11_combout ),
	.datad(\interface|uLCD_TEST|Mux0~10_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~11 .lut_mask = 16'hF888;
defparam \interface|uLCD_TEST|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y47_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~13 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~13_combout  = (\interface|uLCD_TEST|Mux0~7_combout ) # ((\interface|uLCD_TEST|Mux0~11_combout ) # ((\interface|uLCD_TEST|Mux2~0_combout  & \interface|uLCD_TEST|Mux0~12_combout )))

	.dataa(\interface|uLCD_TEST|Mux0~7_combout ),
	.datab(\interface|uLCD_TEST|Mux2~0_combout ),
	.datac(\interface|uLCD_TEST|Mux0~12_combout ),
	.datad(\interface|uLCD_TEST|Mux0~11_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~13 .lut_mask = 16'hFFEA;
defparam \interface|uLCD_TEST|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y47_N5
dffeas \interface|uLCD_TEST|mLCD_DATA[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Mux0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_DATA[6] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|LUT_DATA~3 (
// Equation(s):
// \interface|uLCD_TEST|LUT_DATA~3_combout  = (!\interface|uLCD_TEST|LUT_INDEX [1] & (\interface|uLCD_TEST|LUT_INDEX [2] & (\interface|uLCD_TEST|LUT_INDEX [0] $ (!\interface|uLCD_TEST|LUT_INDEX [4]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LUT_DATA~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_DATA~3 .lut_mask = 16'h4004;
defparam \interface|uLCD_TEST|LUT_DATA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|LUT_DATA~4 (
// Equation(s):
// \interface|uLCD_TEST|LUT_DATA~4_combout  = (!\interface|uLCD_TEST|LUT_INDEX [5] & (!\interface|uLCD_TEST|LUT_INDEX [3] & \interface|uLCD_TEST|LUT_DATA~3_combout ))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datad(\interface|uLCD_TEST|LUT_DATA~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LUT_DATA~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_DATA~4 .lut_mask = 16'h0300;
defparam \interface|uLCD_TEST|LUT_DATA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N31
dffeas \interface|uLCD_TEST|mLCD_DATA[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|LUT_DATA~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_DATA[7] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y37_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector3~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector3~0_combout  = (\interface|uLCD_TEST|u0|ST.01~q ) # ((\interface|uLCD_TEST|u0|LCD_EN~q  & ((\interface|uLCD_TEST|u0|ST.10~q ) # (!\interface|uLCD_TEST|u0|ST.00~q ))))

	.dataa(\interface|uLCD_TEST|u0|ST.01~q ),
	.datab(\interface|uLCD_TEST|u0|ST.10~q ),
	.datac(\interface|uLCD_TEST|u0|LCD_EN~q ),
	.datad(\interface|uLCD_TEST|u0|ST.00~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector3~0 .lut_mask = 16'hEAFA;
defparam \interface|uLCD_TEST|u0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y37_N29
dffeas \interface|uLCD_TEST|u0|LCD_EN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|LCD_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|LCD_EN .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|LCD_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|WideOr0~2 (
// Equation(s):
// \interface|uLCD_TEST|WideOr0~2_combout  = (\interface|uLCD_TEST|LUT_INDEX [2] & ((\interface|uLCD_TEST|LUT_INDEX [1]) # (\interface|uLCD_TEST|LUT_INDEX [4] $ (\interface|uLCD_TEST|LUT_INDEX [0])))) # (!\interface|uLCD_TEST|LUT_INDEX [2] & 
// (\interface|uLCD_TEST|LUT_INDEX [4]))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|WideOr0~2 .lut_mask = 16'hE6EC;
defparam \interface|uLCD_TEST|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|WideOr0~3 (
// Equation(s):
// \interface|uLCD_TEST|WideOr0~3_combout  = (\interface|uLCD_TEST|LUT_INDEX [5]) # ((\interface|uLCD_TEST|LUT_INDEX [3]) # (\interface|uLCD_TEST|WideOr0~2_combout ))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datad(\interface|uLCD_TEST|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|WideOr0~3 .lut_mask = 16'hFFFC;
defparam \interface|uLCD_TEST|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y45_N13
dffeas \interface|uLCD_TEST|mLCD_RS (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|WideOr0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_RS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_RS .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_RS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y49_N8
cycloneiv_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y53_N8
cycloneiv_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y56_N1
cycloneiv_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y57_N8
cycloneiv_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y73_N8
cycloneiv_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y73_N1
cycloneiv_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y77_N8
cycloneiv_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y79_N8
cycloneiv_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N28
cycloneiv_lcell_comb \interface|uException_Handle|EH_flag~1 (
// Equation(s):
// \interface|uException_Handle|EH_flag~1_combout  = (\interface|write2_0~1_combout ) # (\interface|uException_Handle|EH_flag~0_combout )

	.dataa(\interface|write2_0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uException_Handle|EH_flag~0_combout ),
	.cin(gnd),
	.combout(\interface|uException_Handle|EH_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uException_Handle|EH_flag~1 .lut_mask = 16'hFFAA;
defparam \interface|uException_Handle|EH_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y51_N8
cycloneiv_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y48_N8
cycloneiv_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y10_N8
cycloneiv_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y17_N8
cycloneiv_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

assign LCD_DATA[0] = \LCD_DATA[0]~output_o ;

assign LCD_DATA[1] = \LCD_DATA[1]~output_o ;

assign LCD_DATA[2] = \LCD_DATA[2]~output_o ;

assign LCD_DATA[3] = \LCD_DATA[3]~output_o ;

assign LCD_DATA[4] = \LCD_DATA[4]~output_o ;

assign LCD_DATA[5] = \LCD_DATA[5]~output_o ;

assign LCD_DATA[6] = \LCD_DATA[6]~output_o ;

assign LCD_DATA[7] = \LCD_DATA[7]~output_o ;

assign LCD_EN = \LCD_EN~output_o ;

assign LCD_ON = \LCD_ON~output_o ;

assign LCD_RS = \LCD_RS~output_o ;

assign LCD_RW = \LCD_RW~output_o ;

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDG[4] = \LEDG[4]~output_o ;

assign LEDG[5] = \LEDG[5]~output_o ;

assign LEDG[6] = \LEDG[6]~output_o ;

assign LEDG[7] = \LEDG[7]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign LEDR[10] = \LEDR[10]~output_o ;

assign LEDR[11] = \LEDR[11]~output_o ;

assign LEDR[12] = \LEDR[12]~output_o ;

assign LEDR[13] = \LEDR[13]~output_o ;

assign LEDR[14] = \LEDR[14]~output_o ;

assign LEDR[15] = \LEDR[15]~output_o ;

assign LEDR[16] = \LEDR[16]~output_o ;

assign LEDR[17] = \LEDR[17]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_NCEO~	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ~ALTERA_DATA0~	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_NCSO~	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_NCSO~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_NCSO~~ibuf_o ;


endmodule
