
---------- Begin Simulation Statistics ----------
final_tick                               448281130951500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  44085                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829112                       # Number of bytes of host memory used
host_op_rate                                    89975                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   226.84                       # Real time elapsed on the host
host_tick_rate                               32075455                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      20409603                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007276                       # Number of seconds simulated
sim_ticks                                  7275911500                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   10                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   4                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  38                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        12     75.00%     75.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::MemRead                        4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        90413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        183416                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2032955                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          282                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2604018                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       411092                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2032955                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1621863                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2604225                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              96                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13013794                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6028245                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          304                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2602424                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2352957                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        10494                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       20409587                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14547086                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.403002                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.974183                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11623454     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       254292      1.75%     81.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        12173      0.08%     81.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       174114      1.20%     82.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4         5937      0.04%     82.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        39801      0.27%     83.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        28308      0.19%     83.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        56050      0.39%     83.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2352957     16.17%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14547086                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           13                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          20409570                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               4520300                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           17      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     15752017     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      4520300     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       137253      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     20409587                       # Class of committed instruction
system.switch_cpus.commit.refs                4657553                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              20409587                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.455180                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.455180                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      10977803                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20423717                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           637677                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2797054                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            342                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        135949                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4522266                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1668                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              137576                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     9                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2604225                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            823179                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13723460                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            78                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10010924                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          276                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             684                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.178962                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       824698                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       411188                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.687951                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14548837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.404061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.910427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11394147     78.32%     78.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           370646      2.55%     80.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2              154      0.00%     80.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           129591      0.89%     81.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           302029      2.08%     83.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            63493      0.44%     84.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6              220      0.00%     84.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           167628      1.15%     85.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2120929     14.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14548837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2965                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          393                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2602754                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.403022                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4659924                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             137576                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles            4299                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4522920                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            2                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       137900                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     20420149                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4522348                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          561                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20416493                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             41                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        342578                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            342                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        342623                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           19                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          189                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         2602                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          646                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          355                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           38                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24756151                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20415757                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.696906                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17252708                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.402971                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20415983                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         36036137                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17675520                       # number of integer regfile writes
system.switch_cpus.ipc                       0.687200                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.687200                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          188      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      15756733     77.17%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4522520     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       137618      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20417059                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              394852                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019339                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          394754     99.98%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             49      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            49      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       20811723                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     55777855                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     20415757                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20430661                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           20420149                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20417059                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        10469                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           53                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        15879                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14548837                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.403346                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.401497                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9920388     68.19%     68.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       760622      5.23%     73.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       377562      2.60%     76.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       448569      3.08%     79.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       603674      4.15%     83.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       701337      4.82%     88.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       899445      6.18%     94.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       460365      3.16%     97.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       376875      2.59%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14548837                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.403061                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              823223                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    49                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          211                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           56                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4522920                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       137900                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         9866018                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 14551802                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          350558                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      23696892                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          73596                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           748634                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       10582663                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          1723                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      58935692                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20422131                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23710742                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2821984                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            342                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      10627307                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            13713                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     36047941                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1354703                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             32614210                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40842031                       # The number of ROB writes
system.switch_cpus.timesIdled                      41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       101599                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        89142                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       204269                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          89142                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 448281130951500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              92995                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           64                       # Transaction distribution
system.membus.trans_dist::CleanEvict            90349                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 8                       # Transaction distribution
system.membus.trans_dist::ReadExResp                8                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         92995                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       276419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       276419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 276419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5956288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      5956288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5956288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             93003                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   93003    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               93003                       # Request fanout histogram
system.membus.reqLayer2.occupancy           206791500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          492471750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7275911500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 448281130951500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 448281130951500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 448281130951500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            102661                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          192490                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               8                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            46                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       102616                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           92                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       306846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                306938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6571968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6574912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           91019                       # Total snoops (count)
system.tol2bus.snoopTraffic                      4096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           193689                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.460233                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.498417                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 104547     53.98%     53.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  89142     46.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             193689                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          102195500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         153928500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             66000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 448281130951500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data         9666                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9666                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data         9666                       # number of overall hits
system.l2.overall_hits::total                    9666                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        92954                       # number of demand (read+write) misses
system.l2.demand_misses::total                  93004                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           44                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        92954                       # number of overall misses
system.l2.overall_misses::total                 93004                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3673500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   6983947000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6987620500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3673500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   6983947000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6987620500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       102620                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               102670                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       102620                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              102670                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.905808                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.905854                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.905808                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.905854                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83488.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75133.367042                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75132.472797                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83488.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75133.367042                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75132.472797                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  64                       # number of writebacks
system.l2.writebacks::total                        64                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        92954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             92998                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        92954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            92998                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3233500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   6054417000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6057650500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3233500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   6054417000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6057650500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.905808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.905795                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.905808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.905795                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73488.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65133.474622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65137.427687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73488.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65133.474622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65137.427687                       # average overall mshr miss latency
system.l2.replacements                          91019                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           64                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               64                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           64                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           64                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        88536                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         88536                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   8                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       470000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        470000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        58750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        58750                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       390000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       390000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        48750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        48750                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           44                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3673500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3673500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           44                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             46                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83488.636364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79858.695652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           44                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3233500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3233500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.956522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73488.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73488.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         9666                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9666                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        92946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           92950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6983477000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6983477000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       102612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        102616                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.905800                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.905804                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75134.777182                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75131.543841                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        92946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        92946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6054027000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6054027000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.905800                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.905765                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65134.884772                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65134.884772                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 448281130951500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2024.329890                       # Cycle average of tags in use
system.l2.tags.total_refs                       94120                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     91019                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.034070                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              448273855040500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.228305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.036580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         2.240432                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.280209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2021.544364                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.987082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988442                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          416                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1496                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    910143                       # Number of tag accesses
system.l2.tags.data_accesses                   910143                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 448281130951500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5948992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5952192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          2944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         4096                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            4096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        92953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               93003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           64                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 64                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             17592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             35185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       387031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    817628417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             818068224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        17592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       387031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           404623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         562954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               562954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         562954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            17592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            35185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       387031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    817628417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            818631178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     92892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000599750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              187794                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       92997                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         64                       # Number of write requests accepted
system.mem_ctrls.readBursts                     92997                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       64                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     61                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    52                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       7.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    499557750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  464680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2242107750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5375.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24125.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    80443                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 92997                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   64                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   78010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    476.059568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   264.341301                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   430.448889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3326     26.63%     26.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3267     26.16%     52.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          457      3.66%     56.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          268      2.15%     58.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          240      1.92%     60.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          194      1.55%     62.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          201      1.61%     63.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          389      3.11%     66.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4148     33.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12490                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                5947904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5951808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       817.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    818.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7275764500                       # Total gap between requests
system.mem_ctrls.avgGap                      78182.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5945088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 387030.545932286303                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 817091851.653225898743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        92953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           64                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1420750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2240687000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32289.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24105.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             40026840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             21270975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           350366940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     574073760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3057019440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        219526560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4262284515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        585.807636                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    541892250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    242840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6491168750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             49173180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             26128575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           313196100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     574073760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2892971730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        357734880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4213278225                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.072220                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    882626250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    242840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6150434750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 448273855040000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7275901000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 448281130951500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       823126                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           823137                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       823126                       # number of overall hits
system.cpu.icache.overall_hits::total          823137                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           53                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             55                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           53                       # number of overall misses
system.cpu.icache.overall_misses::total            55                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4292000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4292000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4292000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4292000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       823179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       823192                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       823179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       823192                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 80981.132075                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78036.363636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 80981.132075                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78036.363636                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           44                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3742000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3742000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3742000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3742000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 85045.454545                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85045.454545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 85045.454545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85045.454545                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       823126                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          823137                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           53                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            55                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4292000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4292000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       823179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       823192                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 80981.132075                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78036.363636                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           44                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3742000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3742000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 85045.454545                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85045.454545                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 448281130951500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000590                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      448273855040500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000032                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000558                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.089844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1646430                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1646430                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 448281130951500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 448281130951500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 448281130951500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 448281130951500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 448281130951500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 448281130951500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 448281130951500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3887204                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3887204                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3887204                       # number of overall hits
system.cpu.dcache.overall_hits::total         3887204                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       772107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         772111                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       772107                       # number of overall misses
system.cpu.dcache.overall_misses::total        772111                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  46920891500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46920891500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  46920891500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46920891500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4659311                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4659315                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4659311                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4659315                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.165713                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.165713                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.165713                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.165713                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 60769.934089                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60769.619265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 60769.934089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60769.619265                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1287                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    53.625000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           64                       # number of writebacks
system.cpu.dcache.writebacks::total                64                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       669487                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       669487                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       669487                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       669487                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       102620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       102620                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       102620                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       102620                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   7239374500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7239374500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   7239374500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7239374500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022025                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022025                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022025                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022025                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 70545.454103                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70545.454103                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 70545.454103                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70545.454103                       # average overall mshr miss latency
system.cpu.dcache.replacements                 101599                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3749965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3749965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       772093                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        772097                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  46920206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46920206000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4522058                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4522062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.170739                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.170740                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60770.148156                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60769.833324                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       669481                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       669481                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       102612                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       102612                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7238892500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7238892500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 70546.256773                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70546.256773                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       137239                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         137239                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data       685500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       685500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       137253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       137253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 48964.285714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48964.285714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       482000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       482000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        60250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        60250                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 448281130951500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.016510                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3681473                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            101599                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.235327                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      448273855041500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.016509                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          836                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9421253                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9421253                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               448302864785000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58831                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829636                       # Number of bytes of host memory used
host_op_rate                                   120072                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   679.92                       # Real time elapsed on the host
host_tick_rate                               31965312                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      81639362                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021734                       # Number of seconds simulated
sim_ticks                                 21733833500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       274865                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        549650                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5592542                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          293                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7809586                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1232980                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5592542                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      4359562                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7809811                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              84                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          151                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          39039008                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         18082540                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          293                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7807469                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       7021205                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts        13645                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       61229759                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     43465557                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.408696                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.975181                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     34658672     79.74%     79.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       770908      1.77%     81.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        33496      0.08%     81.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       553061      1.27%     82.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        32816      0.08%     82.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       113719      0.26%     83.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       108583      0.25%     83.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       173097      0.40%     83.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      7021205     16.15%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     43465557                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           29                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          61229691                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              13560971                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass           68      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     47257052     77.18%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     13560971     22.15%     99.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       411668      0.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     61229759                       # Class of committed instruction
system.switch_cpus.commit.refs               13972639                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              61229759                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.448922                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.448922                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      32724534                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       61247902                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1930176                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8237162                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            348                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        575424                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13563105                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4885                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              412000                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    22                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7809811                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2467312                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              40999640                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            67                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               30014095                       # Number of instructions fetch has processed
system.switch_cpus.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             696                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.179669                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2467642                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1233064                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.690492                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43467644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.409163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.910791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         33926512     78.05%     78.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1168180      2.69%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2             8344      0.02%     80.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           440446      1.01%     81.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           941575      2.17%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           104237      0.24%     84.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            32695      0.08%     84.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           502112      1.16%     85.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6343543     14.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43467644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                      23                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          392                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          7807865                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.408824                       # Inst execution rate
system.switch_cpus.iew.exec_refs             13975290                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             412000                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           12917                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13564014                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           26                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       412482                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61243395                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      13563290                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts          624                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      61238290                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            101                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1659811                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            348                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1659962                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           38                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          415                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads         3038                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores          814                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          351                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect           41                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          74282455                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              61237401                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.696701                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          51752643                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.408803                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               61237605                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        108089846                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        53017554                       # number of integer regfile writes
system.switch_cpus.ipc                       0.690168                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.690168                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          189      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      47263164     77.18%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     13563503     22.15%     99.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       412058      0.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       61238914                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes           32                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1130572                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018462                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1130448     99.99%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             74      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            50      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       62369297                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    167076177                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     61237401                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     61257044                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           61243395                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          61238914                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        13618                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          133                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        21890                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43467644                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.408839                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.400959                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     29485375     67.83%     67.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2313716      5.32%     73.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1239658      2.85%     76.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1385920      3.19%     79.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1766566      4.06%     83.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2120633      4.88%     88.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2633064      6.06%     94.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1361387      3.13%     97.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1161325      2.67%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43467644                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.408838                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2467320                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     8                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          572                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           85                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13564014                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       412482                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        29591867                       # number of misc regfile reads
system.switch_cpus.numCycles                 43467667                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         1676997                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      71091774                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         154420                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2263178                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       30821155                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          1094                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     176746992                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61245916                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71109758                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8473050                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            348                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      31054071                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps            17982                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups           16                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    108105927                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3874167                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             97687756                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           122488928                       # The number of ROB writes
system.switch_cpus.timesIdled                       1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       307902                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       271136                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       615808                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         271136                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  21733833500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             274742                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          187                       # Transaction distribution
system.membus.trans_dist::CleanEvict           274678                       # Transaction distribution
system.membus.trans_dist::ReadExReq                43                       # Transaction distribution
system.membus.trans_dist::ReadExResp               43                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        274742                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       824435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       824435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 824435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17598208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     17598208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17598208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            274785                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  274785    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              274785                       # Request fanout histogram
system.membus.reqLayer2.occupancy           617881000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1456973750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21733833500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21733833500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  21733833500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21733833500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            307860                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          392                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          582493                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               47                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              47                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             5                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       307854                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       923705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                923715                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19718848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19719168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          274983                       # Total snoops (count)
system.tol2bus.snoopTraffic                     11968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           582889                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.465159                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.498785                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 311753     53.48%     53.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 271136     46.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             582889                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          308109000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         461853000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              7500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  21733833500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        33122                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33122                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        33122                       # number of overall hits
system.l2.overall_hits::total                   33122                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       274779                       # number of demand (read+write) misses
system.l2.demand_misses::total                 274784                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       274779                       # number of overall misses
system.l2.overall_misses::total                274784                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       453500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20795797000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20796250500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       453500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20795797000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20796250500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       307901                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               307906                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       307901                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              307906                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.892426                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.892428                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.892426                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.892428                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        90700                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 75681.900727                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75682.173998                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        90700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 75681.900727                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75682.173998                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 187                       # number of writebacks
system.l2.writebacks::total                       187                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       274779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            274784                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       274779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           274784                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       403500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18047997000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18048400500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       403500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18047997000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18048400500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.892426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.892428                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.892426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.892428                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        80700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 65681.864335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65682.137606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        80700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 65681.864335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65682.137606                       # average overall mshr miss latency
system.l2.replacements                         274983                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          205                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              205                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          205                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          205                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       271018                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        271018                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     4                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  43                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      1844000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1844000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.914894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.914894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 42883.720930                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 42883.720930                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             43                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      1414000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1414000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.914894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.914894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 32883.720930                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 32883.720930                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       453500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       453500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              5                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        90700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        90700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       403500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       403500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        80700                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        80700                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        33118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             33118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       274736                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          274736                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  20793953000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  20793953000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       307854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        307854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.892423                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.892423                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75687.034098                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75687.034098                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       274736                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       274736                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  18046583000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18046583000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.892423                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.892423                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65686.997700                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65686.997700                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21733833500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      366403                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    277031                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.322606                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.507248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.084956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.010187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2047.397609                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          403                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          286                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1196                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2738215                       # Number of tag accesses
system.l2.tags.data_accesses                  2738215                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21733833500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     17585920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17586240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        11968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           11968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       274780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              274785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          187                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                187                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst        14724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    809149477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             809164200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        14724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            14724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         550662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               550662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         550662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        14724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    809149477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            809714862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    274587.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000650500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              554946                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      274785                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        187                       # Number of write requests accepted
system.mem_ctrls.readBursts                    274785                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      187                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    193                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   183                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             17344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             17997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1625872000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1372960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6774472000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5921.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24671.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   233807                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                274785                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  187                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  230620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    430.884159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   232.921875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   420.498381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12305     30.17%     30.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11114     27.25%     57.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1572      3.85%     61.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          795      1.95%     63.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          756      1.85%     65.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          617      1.51%     66.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          732      1.79%     68.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1375      3.37%     71.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11514     28.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40780                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               17573888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17586240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                11968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       808.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    809.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21733838000                       # Total gap between requests
system.mem_ctrls.avgGap                      79040.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     17573568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 14723.587534615097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 808581146.073471069336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            5                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       274780                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          187                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       196500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6774275500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     39300.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     24653.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            111098400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             59038815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           985527060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1715460240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8802615450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        933062880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12606802845                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        580.054266                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2343234000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    725660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18664939500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            180106500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             95721285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           975059820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1715460240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8723620290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        999585120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12689553255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        583.861713                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2441244500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    725660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18566929000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 448273855040000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    29009734500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 448302864785000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3290433                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3290444                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3290433                       # number of overall hits
system.cpu.icache.overall_hits::total         3290444                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           58                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             60                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           58                       # number of overall misses
system.cpu.icache.overall_misses::total            60                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4759000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4759000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4759000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4759000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3290491                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3290504                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3290491                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3290504                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 82051.724138                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79316.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 82051.724138                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79316.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           49                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           49                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4204000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4204000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4204000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4204000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 85795.918367                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85795.918367                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 85795.918367                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85795.918367                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3290433                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3290444                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           58                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            60                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4759000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4759000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3290491                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3290504                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 82051.724138                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79316.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           49                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4204000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4204000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 85795.918367                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85795.918367                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 448302864785000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003020                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3290495                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                51                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          64519.509804                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      448273855040500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000129                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.002891                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000006                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6581059                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6581059                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 448302864785000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 448302864785000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 448302864785000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 448302864785000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 448302864785000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 448302864785000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 448302864785000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     15575343                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15575343                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15575343                       # number of overall hits
system.cpu.dcache.overall_hits::total        15575343                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3058299                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3058303                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3058299                       # number of overall misses
system.cpu.dcache.overall_misses::total       3058303                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 186879625000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 186879625000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 186879625000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 186879625000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18633642                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18633646                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18633642                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18633646                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.164128                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.164128                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.164128                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.164128                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 61105.740479                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61105.660558                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61105.740479                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61105.660558                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3679                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                68                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.102941                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          269                       # number of writebacks
system.cpu.dcache.writebacks::total               269                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2647778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2647778                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2647778                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2647778                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       410521                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       410521                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       410521                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       410521                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  28844818500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28844818500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  28844818500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28844818500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022031                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022031                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022031                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022031                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 70263.929251                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70263.929251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 70263.929251                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70263.929251                       # average overall mshr miss latency
system.cpu.dcache.replacements                 409501                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     15026497                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        15026497                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3058224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3058228                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 186876446500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 186876446500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18084721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18084725                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.169105                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.169106                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61106.199709                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61106.119786                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2647758                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2647758                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       410466                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       410466                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  28842380000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  28842380000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 70267.403390                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70267.403390                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       548846                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548846                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           75                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      3178500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3178500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       548921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       548921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000137                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000137                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data        42380                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        42380                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           55                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           55                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      2438500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2438500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000100                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 44336.363636                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44336.363636                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 448302864785000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.066153                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15985868                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            410525                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.940060                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      448273855041500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.066152                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000065                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          853                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37677817                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37677817                       # Number of data accesses

---------- End Simulation Statistics   ----------
