    (procedure "xcs_get_xpm_libraries" line 14)
    invoked from within
"xcs_get_xpm_libraries"
    (procedure "usf_xsim_setup_simulation" line 50)
    invoked from within
"usf_xsim_setup_simulation"
    (procedure "tclapp::xilinx::xsim::setup" line 24)
    invoked from within
"tclapp::xilinx::xsim::setup { -simset sim_1 -mode behavioral -run_dir C:/Users/eburgess/Desktop/mux3_1/mux3_1.sim/sim_1/behav/xsim -int_os_type 64 -in..."
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eburgess\Desktop\mux3_1\mux3_1.srcs\sources_1\new\RF_Mux3_1Bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eburgess\Desktop\mux3_1\mux3_1.srcs\sources_1\new\RF_Mux3_1Bit_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eburgess\Desktop\mux3_1\mux3_1.srcs\sources_1\new\RF_Mux3_1Bit_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eburgess\Desktop\mux3_1\mux3_1.srcs\sources_1\new\RF_Mux3_1Bit_TB.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RF_Mux3_1Bit'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eburgess/Desktop/mux3_1/mux3_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RF_Mux3_1Bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eburgess/Desktop/mux3_1/mux3_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RF_Mux3_1Bit_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eburgess/Desktop/mux3_1/mux3_1.srcs/sources_1/new/RF_Mux3_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RF_Mux3_1Bit'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eburgess/Desktop/mux3_1/mux3_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RF_Mux3_1Bit_behav xil_defaultlib.RF_Mux3_1Bit -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RF_Mux3_1Bit_behav xil_defaultlib.RF_Mux3_1Bit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.rf_mux3_1bit
Built simulation snapshot RF_Mux3_1Bit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eburgess/Desktop/mux3_1/mux3_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RF_Mux3_1Bit_behav -key {Behavioral:sim_1:Functional:RF_Mux3_1Bit} -tclbatch {RF_Mux3_1Bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RF_Mux3_1Bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RF_Mux3_1Bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1454.090 ; gain = 22.664
ERROR: [Common 17-180] Spawn failed: No error
close_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eburgess\Desktop\mux3_1\mux3_1.srcs\sources_1\new\RF_Mux3_1Bit.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eburgess\Desktop\mux3_1\mux3_1.srcs\sources_1\new\RF_Mux3_1Bit_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eburgess\Desktop\mux3_1\mux3_1.srcs\sources_1\new\RF_Mux3_1Bit_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\eburgess\Desktop\mux3_1\mux3_1.srcs\sources_1\new\RF_Mux3_1Bit_TB.vhd:]
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RF_Mux3_1Bit_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eburgess/Desktop/mux3_1/mux3_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RF_Mux3_1Bit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eburgess/Desktop/mux3_1/mux3_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RF_Mux3_1Bit_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eburgess/Desktop/mux3_1/mux3_1.srcs/sources_1/new/RF_Mux3_1Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RF_Mux3_1Bit_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eburgess/Desktop/mux3_1/mux3_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RF_Mux3_1Bit_TB_behav xil_defaultlib.RF_Mux3_1Bit_TB -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RF_Mux3_1Bit_TB_behav xil_defaultlib.RF_Mux3_1Bit_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.RF_Mux3_1Bit [rf_mux3_1bit_default]
Compiling architecture simulation of entity xil_defaultlib.rf_mux3_1bit_tb
Built simulation snapshot RF_Mux3_1Bit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eburgess/Desktop/mux3_1/mux3_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RF_Mux3_1Bit_TB_behav -key {Behavioral:sim_1:Functional:RF_Mux3_1Bit_TB} -tclbatch {RF_Mux3_1Bit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RF_Mux3_1Bit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RF_Mux3_1Bit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1454.090 ; gain = 0.000
add_bp {C:/Users/eburgess/Desktop/mux3_1/mux3_1.srcs/sources_1/new/RF_Mux3_1Bit_TB.vhd} 62
remove_bps -file {C:/Users/eburgess/Desktop/mux3_1/mux3_1.srcs/sources_1/new/RF_Mux3_1Bit_TB.vhd} -line 62
add_bp {C:/Users/eburgess/Desktop/mux3_1/mux3_1.srcs/sources_1/new/RF_Mux3_1Bit_TB.vhd} 62
remove_bps -file {C:/Users/eburgess/Desktop/mux3_1/mux3_1.srcs/sources_1/new/RF_Mux3_1Bit_TB.vhd} -line 62
update_compile_order -fileset sources_1
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RF_Mux3_1Bit_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eburgess/Desktop/mux3_1/mux3_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RF_Mux3_1Bit_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eburgess/Desktop/mux3_1/mux3_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RF_Mux3_1Bit_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eburgess/Desktop/mux3_1/mux3_1.srcs/sources_1/new/RF_Mux3_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RF_Mux3_1Bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eburgess/Desktop/mux3_1/mux3_1.srcs/sources_1/new/RF_Mux3_1Bit_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RF_Mux3_1Bit_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eburgess/Desktop/mux3_1/mux3_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RF_Mux3_1Bit_TB_behav xil_defaultlib.RF_Mux3_1Bit_TB -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RF_Mux3_1Bit_TB_behav xil_defaultlib.RF_Mux3_1Bit_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.RF_Mux3_1Bit [rf_mux3_1bit_default]
Compiling architecture simulation of entity xil_defaultlib.rf_mux3_1bit_tb
Built simulation snapshot RF_Mux3_1Bit_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eburgess/Desktop/mux3_1/mux3_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RF_Mux3_1Bit_TB_behav -key {Behavioral:sim_1:Functional:RF_Mux3_1Bit_TB} -tclbatch {RF_Mux3_1Bit_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RF_Mux3_1Bit_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Test Case 3 Failed: I2 was not selected!
Time: 600 ns  Iteration: 0  Process: /RF_Mux3_1Bit_TB/stim_proc  File: C:/Users/eburgess/Desktop/mux3_1/mux3_1.srcs/sources_1/new/RF_Mux3_1Bit_TB.vhd
Error: Test Case 4 Failed: Invalid state was not handled correctly!
Time: 600 ns  Iteration: 0  Process: /RF_Mux3_1Bit_TB/stim_proc  File: C:/Users/eburgess/Desktop/mux3_1/mux3_1.srcs/sources_1/new/RF_Mux3_1Bit_TB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RF_Mux3_1Bit_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1493.430 ; gain = 0.000
