{
  "Top": "eclair",
  "RtlTop": "eclair",
  "RtlPrefix": "",
  "RtlSubPrefix": "eclair_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu13p",
    "Package": "-flga2577",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 6, AP_RND_CONV, AP_SAT, 0> const *",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_0",
          "name": "input_0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_1",
          "name": "input_1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<16, 6, AP_RND_CONV, AP_SAT, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r",
          "name": "output_r",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ap_vld",
          "name": "output_r_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "feedback": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_fixed<16, 6, AP_RND_CONV, AP_SAT, 0> const *",
      "srcSize": "16",
      "hwRefs": [{
          "type": "port",
          "interface": "feedback",
          "name": "feedback",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_compile -name_max_length=80"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "eclair"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "18",
    "Latency": "17"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "eclair",
    "Version": "1.0",
    "DisplayName": "Eclair",
    "Revision": "2114340813",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_eclair_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/eclair.cpp"],
    "Vhdl": [
      "impl\/vhdl\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_s.vhd",
      "impl\/vhdl\/eclair_forward_layer_2_1_s.vhd",
      "impl\/vhdl\/eclair_LUT_B0_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/eclair_LUT_B1_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/eclair_LUT_B2_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/eclair_LUT_B3_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/eclair_mac_muladd_16s_8ns_26s_26_4_1.vhd",
      "impl\/vhdl\/eclair_mac_muladd_16s_8ns_27s_27_4_1.vhd",
      "impl\/vhdl\/eclair_mac_muladd_16s_10ns_26s_27_4_1.vhd",
      "impl\/vhdl\/eclair_mul_8ns_16s_24_1_1.vhd",
      "impl\/vhdl\/eclair_mul_10ns_16s_26_1_1.vhd",
      "impl\/vhdl\/eclair_mul_16s_8ns_24_1_1.vhd",
      "impl\/vhdl\/eclair_mul_16s_10ns_26_1_1.vhd",
      "impl\/vhdl\/eclair_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0bkb.vhd",
      "impl\/vhdl\/eclair_sparsemux_7_2_3_1_1.vhd",
      "impl\/vhdl\/eclair_sparsemux_9_2_16_1_1.vhd",
      "impl\/vhdl\/eclair_sparsemux_9_3_16_1_1.vhd",
      "impl\/vhdl\/eclair.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/eclair_backward_input_2_1_ap_fixed_16_6_4_0_0_s.v",
      "impl\/verilog\/eclair_forward_layer_2_1_s.v",
      "impl\/verilog\/eclair_LUT_B0_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/eclair_LUT_B0_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/eclair_LUT_B1_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/eclair_LUT_B1_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/eclair_LUT_B2_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/eclair_LUT_B2_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/eclair_LUT_B3_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/eclair_LUT_B3_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/eclair_mac_muladd_16s_8ns_26s_26_4_1.v",
      "impl\/verilog\/eclair_mac_muladd_16s_8ns_27s_27_4_1.v",
      "impl\/verilog\/eclair_mac_muladd_16s_10ns_26s_27_4_1.v",
      "impl\/verilog\/eclair_mul_8ns_16s_24_1_1.v",
      "impl\/verilog\/eclair_mul_10ns_16s_26_1_1.v",
      "impl\/verilog\/eclair_mul_16s_8ns_24_1_1.v",
      "impl\/verilog\/eclair_mul_16s_10ns_26_1_1.v",
      "impl\/verilog\/eclair_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0bkb.dat",
      "impl\/verilog\/eclair_p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0bkb.v",
      "impl\/verilog\/eclair_sparsemux_7_2_3_1_1.v",
      "impl\/verilog\/eclair_sparsemux_9_2_16_1_1.v",
      "impl\/verilog\/eclair_sparsemux_9_3_16_1_1.v",
      "impl\/verilog\/eclair.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/eclair.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"input_0": "DATA"},
      "ports": ["input_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"input_1": "DATA"},
      "ports": ["input_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"output_r": "DATA"},
      "ports": ["output_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    },
    "feedback": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"feedback": "DATA"},
      "ports": ["feedback"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "feedback"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_0": {
      "dir": "in",
      "width": "16"
    },
    "input_1": {
      "dir": "in",
      "width": "16"
    },
    "output_r": {
      "dir": "out",
      "width": "16"
    },
    "output_r_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "feedback": {
      "dir": "in",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "eclair",
      "BindInstances": "LUT_B0_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_U LUT_B1_U LUT_B2_U LUT_B3_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_U p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_U",
      "Instances": [
        {
          "ModuleName": "backward_input_2_1_ap_fixed_16_6_4_0_0_s",
          "InstanceName": "grp_backward_input_2_1_ap_fixed_16_6_4_0_0_s_fu_99",
          "BindInstances": "mul_16s_8ns_24_1_1_U1 icmp_ln103_fu_602_p2 or_ln103_fu_616_p2 and_ln103_fu_622_p2 delta_1_fu_632_p2 xor_ln103_fu_677_p2 or_ln103_2_fu_682_p2 xor_ln103_1_fu_688_p2 xor_ln103_2_fu_693_p2 or_ln103_1_fu_699_p2 and_ln103_1_fu_705_p2 delta_2_fu_711_p3 mul_16s_8ns_24_1_1_U2 sparsemux_9_2_16_1_1_U6 sub_ln113_fu_906_p2 icmp_ln113_fu_912_p2 icmp_ln113_2_fu_948_p2 or_ln113_fu_970_p2 and_ln113_fu_976_p2 add_ln113_fu_986_p2 xor_ln113_fu_1478_p2 or_ln113_6_fu_1483_p2 xor_ln113_2_fu_1489_p2 xor_ln113_1_fu_1494_p2 xor_ln113_3_fu_1499_p2 or_ln113_1_fu_1505_p2 and_ln113_1_fu_1511_p2 or_ln113_8_fu_1517_p2 xor_ln113_4_fu_1522_p2 and_ln113_2_fu_1528_p2 or_ln113_2_fu_1533_p2 mul_10ns_16s_26_1_1_U3 add_ln114_fu_754_p2 sparsemux_9_2_16_1_1_U7 sub_ln114_fu_1030_p2 icmp_ln114_fu_1036_p2 icmp_ln114_1_fu_1071_p2 or_ln114_fu_1093_p2 and_ln114_fu_1099_p2 add_ln114_1_fu_1109_p2 xor_ln114_fu_1546_p2 or_ln114_6_fu_1551_p2 xor_ln114_2_fu_1557_p2 xor_ln114_1_fu_1562_p2 xor_ln114_3_fu_1567_p2 or_ln114_1_fu_1573_p2 and_ln114_1_fu_1579_p2 or_ln114_8_fu_1585_p2 xor_ln114_4_fu_1590_p2 and_ln114_2_fu_1596_p2 or_ln114_2_fu_1601_p2 mul_10ns_16s_26_1_1_U4 add_ln115_fu_785_p2 sparsemux_9_2_16_1_1_U8 sub_ln115_fu_1153_p2 icmp_ln115_fu_1159_p2 icmp_ln115_1_fu_1194_p2 or_ln115_fu_1216_p2 and_ln115_fu_1222_p2 add_ln115_1_fu_1232_p2 xor_ln115_fu_1614_p2 or_ln115_6_fu_1619_p2 xor_ln115_2_fu_1625_p2 xor_ln115_1_fu_1630_p2 xor_ln115_3_fu_1635_p2 or_ln115_1_fu_1641_p2 and_ln115_1_fu_1647_p2 or_ln115_8_fu_1653_p2 xor_ln115_4_fu_1658_p2 and_ln115_2_fu_1664_p2 or_ln115_2_fu_1669_p2 mul_8ns_16s_24_1_1_U5 add_ln116_fu_816_p2 sparsemux_9_2_16_1_1_U9 sub_ln116_fu_1279_p2 icmp_ln116_fu_1285_p2 icmp_ln116_1_fu_1321_p2 or_ln116_fu_1343_p2 and_ln116_fu_1349_p2 add_ln116_1_fu_1359_p2 xor_ln116_fu_1682_p2 or_ln116_6_fu_1687_p2 xor_ln116_2_fu_1693_p2 xor_ln116_1_fu_1698_p2 xor_ln116_3_fu_1703_p2 or_ln116_1_fu_1709_p2 and_ln116_1_fu_1715_p2 or_ln116_8_fu_1721_p2 xor_ln116_4_fu_1726_p2 and_ln116_2_fu_1732_p2 or_ln116_2_fu_1737_p2 mul_8ns_16s_24_1_1_U10 sparsemux_9_2_16_1_1_U14 sub_ln113_1_fu_1784_p2 icmp_ln113_3_fu_1790_p2 icmp_ln113_5_fu_1826_p2 or_ln113_3_fu_1848_p2 and_ln113_3_fu_1854_p2 add_ln113_1_fu_1864_p2 xor_ln113_5_fu_2250_p2 or_ln113_7_fu_2255_p2 xor_ln113_6_fu_2261_p2 xor_ln113_7_fu_2266_p2 xor_ln113_8_fu_2271_p2 or_ln113_4_fu_2277_p2 and_ln113_4_fu_2283_p2 or_ln113_9_fu_2289_p2 xor_ln113_9_fu_2294_p2 and_ln113_5_fu_2300_p2 or_ln113_5_fu_2305_p2 mul_10ns_16s_26_1_1_U11 add_ln114_2_fu_1390_p2 sparsemux_9_2_16_1_1_U15 sub_ln114_1_fu_1908_p2 icmp_ln114_2_fu_1914_p2 icmp_ln114_3_fu_1949_p2 or_ln114_3_fu_1971_p2 and_ln114_3_fu_1977_p2 add_ln114_3_fu_1987_p2 xor_ln114_5_fu_2318_p2 or_ln114_7_fu_2323_p2 xor_ln114_6_fu_2329_p2 xor_ln114_7_fu_2334_p2 xor_ln114_8_fu_2339_p2 or_ln114_4_fu_2345_p2 and_ln114_4_fu_2351_p2 or_ln114_9_fu_2357_p2 xor_ln114_9_fu_2362_p2 and_ln114_5_fu_2368_p2 or_ln114_5_fu_2373_p2 mul_10ns_16s_26_1_1_U12 add_ln115_2_fu_1420_p2 sparsemux_9_2_16_1_1_U16 sub_ln115_1_fu_2031_p2 icmp_ln115_2_fu_2037_p2 icmp_ln115_3_fu_2072_p2 or_ln115_3_fu_2094_p2 and_ln115_3_fu_2100_p2 add_ln115_3_fu_2110_p2 xor_ln115_5_fu_2386_p2 or_ln115_7_fu_2391_p2 xor_ln115_6_fu_2397_p2 xor_ln115_7_fu_2402_p2 xor_ln115_8_fu_2407_p2 or_ln115_4_fu_2413_p2 and_ln115_4_fu_2419_p2 or_ln115_9_fu_2425_p2 xor_ln115_9_fu_2430_p2 and_ln115_5_fu_2436_p2 or_ln115_5_fu_2441_p2 mul_8ns_16s_24_1_1_U13 add_ln116_2_fu_1450_p2 sparsemux_9_2_16_1_1_U17 sub_ln116_1_fu_2157_p2 icmp_ln116_2_fu_2163_p2 icmp_ln116_3_fu_2199_p2 or_ln116_3_fu_2221_p2 and_ln116_3_fu_2227_p2 add_ln116_3_fu_2237_p2 xor_ln116_5_fu_2454_p2 or_ln116_7_fu_2459_p2 xor_ln116_6_fu_2465_p2 xor_ln116_7_fu_2470_p2 xor_ln116_8_fu_2475_p2 or_ln116_4_fu_2481_p2 and_ln116_4_fu_2487_p2 or_ln116_9_fu_2493_p2 xor_ln116_9_fu_2498_p2 and_ln116_5_fu_2504_p2 or_ln116_5_fu_2509_p2"
        },
        {
          "ModuleName": "forward_layer_2_1_s",
          "InstanceName": "grp_forward_layer_2_1_s_fu_137",
          "BindInstances": "add_ln12_fu_604_p2 add_ln12_1_fu_634_p2 icmp_ln12_fu_670_p2 or_ln12_fu_692_p2 and_ln12_fu_698_p2 t_1_fu_708_p2 xor_ln12_fu_722_p2 and_ln12_1_fu_728_p2 icmp_ln12_1_fu_752_p2 icmp_ln12_2_fu_768_p2 icmp_ln12_3_fu_774_p2 select_ln12_fu_780_p3 xor_ln12_1_fu_788_p2 and_ln12_2_fu_794_p2 select_ln12_1_fu_800_p3 and_ln12_3_fu_844_p2 xor_ln12_2_fu_848_p2 empty_fu_854_p2 xor_ln12_3_fu_808_p2 or_ln12_1_fu_814_p2 xor_ln12_4_fu_820_p2 and_ln12_4_fu_826_p2 and_ln12_5_fu_832_p2 xor_ln12_5_fu_838_p2 and_ln12_6_fu_859_p2 select_ln12_2_fu_864_p3 or_ln12_2_fu_871_p2 t_2_fu_876_p3 icmp_ln19_fu_891_p2 icmp_ln24_fu_911_p2 add_ln24_fu_917_p2 select_ln24_fu_923_p3 ref_tmp_i_i_i_0_fu_931_p3 select_ln25_fu_959_p3 sub_ln25_fu_975_p2 xor_ln25_fu_1001_p2 and_ln25_fu_1007_p2 xor_ln25_1_fu_1013_p2 u_fu_1067_p6 xor_ln15_fu_1027_p2 and_ln19_fu_1033_p2 sparsemux_7_2_3_1_1_U43 or_ln19_fu_1039_p2 xor_ln19_fu_1045_p2 and_ln25_2_fu_1051_p2 sparsemux_9_3_16_1_1_U42 icmp_ln49_fu_1428_p2 add_ln49_1_fu_1434_p2 select_ln49_fu_1440_p3 ui_fu_1448_p3 add_ln12_2_fu_1095_p2 add_ln12_4_fu_1125_p2 icmp_ln12_4_fu_1161_p2 or_ln12_3_fu_1183_p2 and_ln12_7_fu_1189_p2 t_4_fu_1199_p2 xor_ln12_6_fu_1213_p2 and_ln12_8_fu_1219_p2 icmp_ln12_5_fu_1243_p2 icmp_ln12_6_fu_1259_p2 icmp_ln12_7_fu_1265_p2 select_ln12_4_fu_1271_p3 xor_ln12_7_fu_1279_p2 and_ln12_9_fu_1285_p2 select_ln12_5_fu_1291_p3 and_ln12_10_fu_1456_p2 xor_ln12_8_fu_1460_p2 empty_14_fu_1466_p2 xor_ln12_9_fu_1299_p2 or_ln12_4_fu_1305_p2 xor_ln12_10_fu_1311_p2 and_ln12_11_fu_1317_p2 and_ln12_12_fu_1323_p2 xor_ln12_11_fu_1329_p2 and_ln12_13_fu_1471_p2 select_ln12_6_fu_1476_p3 or_ln12_5_fu_1483_p2 t_5_fu_1488_p3 icmp_ln19_1_fu_1503_p2 icmp_ln24_1_fu_1523_p2 add_ln24_1_fu_1529_p2 select_ln24_1_fu_1535_p3 ref_tmp_i_i_i_0_1_fu_1543_p3 select_ln25_2_fu_1571_p3 sub_ln25_1_fu_1587_p2 xor_ln25_2_fu_1613_p2 and_ln25_1_fu_1619_p2 xor_ln25_3_fu_1625_p2 u_1_fu_1679_p6 xor_ln15_1_fu_1639_p2 and_ln19_1_fu_1645_p2 sparsemux_7_2_3_1_1_U45 or_ln19_1_fu_1651_p2 xor_ln19_1_fu_1657_p2 and_ln25_3_fu_1663_p2 sparsemux_9_3_16_1_1_U44 icmp_ln49_1_fu_1816_p2 add_ln49_3_fu_1822_p2 select_ln49_1_fu_1828_p3 ui_1_fu_1836_p3 add_ln76_fu_1848_p2 add_ln76_1_fu_1869_p2 add_ln76_2_fu_1890_p2 sparsemux_9_2_16_1_1_U46 mac_muladd_16s_8ns_26s_26_4_1_U56 mac_muladd_16s_8ns_26s_26_4_1_U56 sparsemux_9_2_16_1_1_U47 mul_16s_10ns_26_1_1_U50 mac_muladd_16s_8ns_26s_26_4_1_U56 sparsemux_9_2_16_1_1_U48 mac_muladd_16s_10ns_26s_27_4_1_U57 mac_muladd_16s_10ns_26s_27_4_1_U57 mac_muladd_16s_10ns_26s_27_4_1_U57 sparsemux_9_2_16_1_1_U51 mac_muladd_16s_8ns_27s_27_4_1_U59 mac_muladd_16s_8ns_27s_27_4_1_U59 mac_muladd_16s_8ns_27s_27_4_1_U59 icmp_ln76_fu_2274_p2 or_ln76_fu_2294_p2 and_ln76_fu_2300_p2 add_ln76_6_fu_2310_p2 xor_ln76_fu_2324_p2 or_ln76_6_fu_2330_p2 xor_ln76_2_fu_2336_p2 xor_ln76_1_fu_2342_p2 xor_ln76_3_fu_2348_p2 or_ln76_1_fu_2354_p2 and_ln76_1_fu_2360_p2 or_ln76_8_fu_2366_p2 xor_ln76_4_fu_2372_p2 and_ln76_2_fu_2378_p2 select_ln76_fu_2384_p3 or_ln76_2_fu_2392_p2 o_sum_fu_2398_p3 add_ln76_7_fu_2015_p2 add_ln76_8_fu_2036_p2 add_ln76_9_fu_2057_p2 sparsemux_9_2_16_1_1_U49 mac_muladd_16s_8ns_26s_26_4_1_U58 mac_muladd_16s_8ns_26s_26_4_1_U58 sparsemux_9_2_16_1_1_U52 mul_16s_10ns_26_1_1_U54 mac_muladd_16s_8ns_26s_26_4_1_U58 sparsemux_9_2_16_1_1_U53 mac_muladd_16s_10ns_26s_27_4_1_U60 mac_muladd_16s_10ns_26s_27_4_1_U60 mac_muladd_16s_10ns_26s_27_4_1_U60 sparsemux_9_2_16_1_1_U55 mac_muladd_16s_8ns_27s_27_4_1_U61 mac_muladd_16s_8ns_27s_27_4_1_U61 mac_muladd_16s_8ns_27s_27_4_1_U61 icmp_ln76_1_fu_2432_p2 or_ln76_3_fu_2452_p2 and_ln76_3_fu_2458_p2 add_ln76_13_fu_2468_p2 xor_ln76_5_fu_2482_p2 or_ln76_7_fu_2488_p2 xor_ln76_6_fu_2494_p2 xor_ln76_7_fu_2500_p2 xor_ln76_8_fu_2506_p2 or_ln76_4_fu_2512_p2 and_ln76_4_fu_2518_p2 or_ln76_9_fu_2524_p2 xor_ln76_9_fu_2530_p2 and_ln76_5_fu_2536_p2 select_ln76_2_fu_2542_p3 or_ln76_5_fu_2550_p2 select_ln76_3_fu_2556_p3 o_sum_1_fu_2571_p2 add_ln82_1_fu_2576_p2 xor_ln82_fu_2598_p2 and_ln82_fu_2603_p2 xor_ln82_1_fu_2608_p2 select_ln82_fu_2612_p3 ap_return"
        }
      ]
    },
    "Info": {
      "backward_input_2_1_ap_fixed_16_6_4_0_0_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "forward_layer_2_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "eclair": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "backward_input_2_1_ap_fixed_16_6_4_0_0_s": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "4",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.480"
        },
        "Area": {
          "DSP": "9",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "484",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "2257",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "forward_layer_2_1_s": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.535"
        },
        "Area": {
          "DSP": "8",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "219",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1759",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "eclair": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "17",
          "LatencyWorst": "17",
          "PipelineII": "18",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.535"
        },
        "Area": {
          "DSP": "17",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "910",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "5029",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-09 15:33:02 CST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
