// Seed: 383936391
module module_0 (
    output tri0 id_0,
    input  tri  id_1,
    input  wire id_2
);
  id_4 :
  assert property (@(posedge id_2 or posedge id_4) 1)
  else;
  assign id_0 = (1);
  supply0 id_5;
  assign id_5 = id_4;
  uwire id_6;
  assign id_6 = id_5 - id_6;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    inout supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wand id_6,
    input tri0 id_7,
    output uwire id_8,
    output tri1 id_9,
    output wire id_10,
    output tri id_11,
    output tri1 id_12,
    input tri id_13,
    input supply1 id_14,
    input tri id_15,
    input uwire id_16,
    output wand id_17,
    input tri0 id_18,
    input wire id_19,
    input supply0 id_20,
    output uwire id_21,
    output uwire id_22,
    output wire id_23,
    output wand id_24,
    input tri0 id_25,
    output wor id_26,
    output wand id_27,
    input uwire id_28,
    input supply1 id_29,
    input supply0 id_30,
    input wand id_31,
    input wire id_32,
    output supply0 id_33,
    input tri1 id_34,
    output uwire id_35,
    input tri0 id_36
);
  assign id_26 = 1;
  wire id_38;
  module_0 modCall_1 (
      id_22,
      id_28,
      id_15
  );
  assign modCall_1.id_5 = 0;
  final #1 id_23 = 1 == id_34;
endmodule
