{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583261315784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583261315787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 18:48:32 2020 " "Processing started: Tue Mar 03 18:48:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583261315787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1583261315787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hello_world -c hello_world " "Command: quartus_sta hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1583261315787 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1583261316188 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1583261320211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1583261320211 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261320278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261320278 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1583261321526 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1583261321526 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1583261321566 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1583261321573 ""}
{ "Info" "ISTA_SDC_FOUND" "h:/dsd_material/task5/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'h:/dsd_material/task5/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1583261321599 ""}
{ "Info" "ISTA_SDC_FOUND" "h:/dsd_material/task5/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.sdc " "Reading SDC File: 'h:/dsd_material/task5/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1583261321659 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583261321744 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583261321744 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583261321744 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583261321744 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1583261321744 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1583261321799 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261321925 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583261321928 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261321928 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1583261321928 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1583261322006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.218 " "Worst-case setup slack is 10.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.218               0.000 sopc_clk  " "   10.218               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.300               0.000 altera_reserved_tck  " "   23.300               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261322317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.126 " "Worst-case hold slack is 0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.126               0.000 sopc_clk  " "    0.126               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 altera_reserved_tck  " "    0.129               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261322387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.972 " "Worst-case recovery slack is 14.972" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.972               0.000 sopc_clk  " "   14.972               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.906               0.000 altera_reserved_tck  " "   47.906               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261322426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.378 " "Worst-case removal slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 sopc_clk  " "    0.378               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587               0.000 altera_reserved_tck  " "    0.587               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261322468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.892 " "Worst-case minimum pulse width slack is 8.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.892               0.000 sopc_clk  " "    8.892               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.883               0.000 altera_reserved_tck  " "   48.883               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261322496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261322496 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261322542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261322542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261322542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261322542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261322542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.252 ns " "Worst Case Available Settling Time: 18.252 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261322542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261322542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261322542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261322542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261322542 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261322542 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261322542 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.218 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.218" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261322607 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.218  " "Path #1: Setup slack is 10.218 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a61~PORT_B_WRITE_ENABLE_REG " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a61~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5 " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.205      8.205  R        clock network delay " "     8.205      8.205  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.205      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a61~PORT_B_WRITE_ENABLE_REG " "     8.205      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a61~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.089      0.884 RF  CELL  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a61\|portbdataout\[0\] " "     9.089      0.884 RF  CELL  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a61\|portbdataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.958      1.869 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|mux3\|l1_w29_n0_mux_dataout~0\|datac " "    10.958      1.869 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|mux3\|l1_w29_n0_mux_dataout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.371      0.413 FF  CELL  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|mux3\|l1_w29_n0_mux_dataout~0\|combout " "    11.371      0.413 FF  CELL  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|mux3\|l1_w29_n0_mux_dataout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.733      1.362 FF    IC  inst\|cpu\|M_dc_st_data\[29\]~16\|datad " "    12.733      1.362 FF    IC  inst\|cpu\|M_dc_st_data\[29\]~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.019      0.286 FF  CELL  inst\|cpu\|M_dc_st_data\[29\]~16\|combout " "    13.019      0.286 FF  CELL  inst\|cpu\|M_dc_st_data\[29\]~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.226      0.207 FF    IC  inst\|cpu\|dc_data_wr_port_data\[29\]~20\|datad " "    13.226      0.207 FF    IC  inst\|cpu\|dc_data_wr_port_data\[29\]~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.662      0.436 FF  CELL  inst\|cpu\|dc_data_wr_port_data\[29\]~20\|combout " "    13.662      0.436 FF  CELL  inst\|cpu\|dc_data_wr_port_data\[29\]~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.177      2.515 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a29\|portadatain\[5\] " "    16.177      2.515 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a29\|portadatain\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.499      0.322 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5 " "    16.499      0.322 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.061      6.061  R        clock network delay " "    26.061      6.061  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.817      0.756           clock pessimism removed " "    26.817      0.756           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.717     -0.100           clock uncertainty " "    26.717     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.717      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5 " "    26.717      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.499 " "Data Arrival Time  :    16.499" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.717 " "Data Required Time :    26.717" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.218  " "Slack              :    10.218 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322607 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261322607 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261322617 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.300  " "Path #1: Setup slack is 23.300 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      2.470  F        clock network delay " "    52.470      2.470  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.470      0.000     uTco  altera_internal_jtag~FF_13 " "    52.470      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo " "    53.363      0.893 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.363      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o " "    56.390      3.027 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.390      0.000 RR  CELL  altera_reserved_tdo " "    56.390      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.390 " "Data Arrival Time  :    56.390" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.300  " "Slack              :    23.300 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322617 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261322617 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.126 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.126" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261322673 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.126  " "Path #1: Hold slack is 0.126 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.034      6.034  R        clock network delay " "     6.034      6.034  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.034      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE " "     6.034      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.034      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q " "     6.034      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.807      0.773 RR    IC  inst\|sdram\|m_addr\[1\]\|sload " "     6.807      0.773 RR    IC  inst\|sdram\|m_addr\[1\]\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.344      0.537 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "     7.344      0.537 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.323      8.323  R        clock network delay " "     8.323      8.323  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.218     -1.105           clock pessimism removed " "     7.218     -1.105           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.218      0.000           clock uncertainty " "     7.218      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.218      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "     7.218      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.344 " "Data Arrival Time  :     7.344" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.218 " "Data Required Time :     7.218" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.126  " "Slack              :     0.126 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322673 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261322673 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.129 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.129" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322680 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322680 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261322680 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.129  " "Path #1: Hold slack is 0.129 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.349      2.349  R        clock network delay " "     2.349      2.349  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.349      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\] " "     2.349      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.349      0.000 FF  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]\|q " "     2.349      0.000 FF  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.563      0.214 FF    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~29\|dataf " "     2.563      0.214 FF    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~29\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.607      0.044 FF  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~29\|combout " "     2.607      0.044 FF  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.607      0.000 FF    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]\|d " "     2.607      0.000 FF    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.664      0.057 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "     2.664      0.057 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.723      2.723  R        clock network delay " "     2.723      2.723  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.535     -0.188           clock pessimism removed " "     2.535     -0.188           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.535      0.000           clock uncertainty " "     2.535      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.535      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "     2.535      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.664 " "Data Arrival Time  :     2.664" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.535 " "Data Required Time :     2.535" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.129  " "Slack              :     0.129 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322681 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261322681 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.972 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.972" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322699 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322699 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261322699 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.972  " "Path #1: Recovery slack is 14.972 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.263      7.263  R        clock network delay " "     7.263      7.263  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.263      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.263      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.263      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.263      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.597      4.334 FF    IC  inst\|cpu\|D_iw\[10\]\|clrn " "    11.597      4.334 FF    IC  inst\|cpu\|D_iw\[10\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.073      0.476 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\] " "    12.073      0.476 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.044      6.044  R        clock network delay " "    26.044      6.044  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.145      1.101           clock pessimism removed " "    27.145      1.101           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.045     -0.100           clock uncertainty " "    27.045     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.045      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\] " "    27.045      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    12.073 " "Data Arrival Time  :    12.073" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.045 " "Data Required Time :    27.045" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.972  " "Slack              :    14.972 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322700 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261322700 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.906 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 47.906" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322705 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322705 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261322705 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 47.906  " "Path #1: Recovery slack is 47.906 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.280      2.280  R        clock network delay " "     2.280      2.280  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.280      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.280      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.280      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.280      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.958      1.678 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     3.958      1.678 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.426      0.468 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     4.426      0.468 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.572      2.572  F        clock network delay " "    52.572      2.572  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.642      0.070           clock pessimism removed " "    52.642      0.070           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.332     -0.310           clock uncertainty " "    52.332     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.332      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    52.332      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.426 " "Data Arrival Time  :     4.426" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.332 " "Data Required Time :    52.332" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    47.906  " "Slack              :    47.906 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322706 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261322706 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.378 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261322721 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.378  " "Path #1: Removal slack is 0.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.045      6.045  R        clock network delay " "     6.045      6.045  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.045      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "     6.045      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.045      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q " "     6.045      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.124      1.079 RR    IC  inst\|sdram\|za_data\[1\]\|clrn " "     7.124      1.079 RR    IC  inst\|sdram\|za_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.449      0.325 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\] " "     7.449      0.325 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.176      8.176  R        clock network delay " "     8.176      8.176  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.071     -1.105           clock pessimism removed " "     7.071     -1.105           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.071      0.000           clock uncertainty " "     7.071      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.071      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\] " "     7.071      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.449 " "Data Arrival Time  :     7.449" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.071 " "Data Required Time :     7.071" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.378  " "Slack              :     0.378 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322721 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261322721 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.587 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.587" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261322727 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.587  " "Path #1: Removal slack is 0.587 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.990      1.990  R        clock network delay " "     1.990      1.990  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.990      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.990      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.990      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.990      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.573      0.583 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req\|clrn " "     2.573      0.583 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.983      0.410 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req " "     2.983      0.410 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.439      2.439  R        clock network delay " "     2.439      2.439  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.396     -0.043           clock pessimism removed " "     2.396     -0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.396      0.000           clock uncertainty " "     2.396      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.396      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req " "     2.396      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.983 " "Data Arrival Time  :     2.983" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.396 " "Data Required Time :     2.396" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.587  " "Slack              :     0.587 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261322727 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261322727 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583261322732 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1583261322785 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1583261327697 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583261328272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583261328272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583261328272 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583261328272 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1583261328272 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261328399 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583261328401 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261328401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.440 " "Worst-case setup slack is 10.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.440               0.000 sopc_clk  " "   10.440               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.440               0.000 altera_reserved_tck  " "   23.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261328591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.070 " "Worst-case hold slack is 0.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 sopc_clk  " "    0.070               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.112               0.000 altera_reserved_tck  " "    0.112               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261328667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.220 " "Worst-case recovery slack is 15.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.220               0.000 sopc_clk  " "   15.220               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.066               0.000 altera_reserved_tck  " "   48.066               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261328707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.334 " "Worst-case removal slack is 0.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 sopc_clk  " "    0.334               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328744 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532               0.000 altera_reserved_tck  " "    0.532               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328744 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261328744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.921 " "Worst-case minimum pulse width slack is 8.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.921               0.000 sopc_clk  " "    8.921               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.857               0.000 altera_reserved_tck  " "   48.857               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261328772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261328772 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261328812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261328812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261328812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261328812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261328812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.292 ns " "Worst Case Available Settling Time: 18.292 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261328812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261328812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261328812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261328812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261328812 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261328812 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261328812 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.440 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328877 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328877 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261328877 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.440  " "Path #1: Setup slack is 10.440 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a61~PORT_B_WRITE_ENABLE_REG " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a61~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5 " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.221      8.221  R        clock network delay " "     8.221      8.221  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.221      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a61~PORT_B_WRITE_ENABLE_REG " "     8.221      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a61~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.125      0.904 RF  CELL  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a61\|portbdataout\[0\] " "     9.125      0.904 RF  CELL  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a61\|portbdataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.936      1.811 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|mux3\|l1_w29_n0_mux_dataout~0\|datac " "    10.936      1.811 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|mux3\|l1_w29_n0_mux_dataout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.387      0.451 FF  CELL  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|mux3\|l1_w29_n0_mux_dataout~0\|combout " "    11.387      0.451 FF  CELL  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|mux3\|l1_w29_n0_mux_dataout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.665      1.278 FF    IC  inst\|cpu\|M_dc_st_data\[29\]~16\|datad " "    12.665      1.278 FF    IC  inst\|cpu\|M_dc_st_data\[29\]~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.942      0.277 FF  CELL  inst\|cpu\|M_dc_st_data\[29\]~16\|combout " "    12.942      0.277 FF  CELL  inst\|cpu\|M_dc_st_data\[29\]~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.122      0.180 FF    IC  inst\|cpu\|dc_data_wr_port_data\[29\]~20\|datad " "    13.122      0.180 FF    IC  inst\|cpu\|dc_data_wr_port_data\[29\]~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.599      0.477 FF  CELL  inst\|cpu\|dc_data_wr_port_data\[29\]~20\|combout " "    13.599      0.477 FF  CELL  inst\|cpu\|dc_data_wr_port_data\[29\]~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.959      2.360 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a29\|portadatain\[5\] " "    15.959      2.360 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a29\|portadatain\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.281      0.322 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5 " "    16.281      0.322 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.148      6.148  R        clock network delay " "    26.148      6.148  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.821      0.673           clock pessimism removed " "    26.821      0.673           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.721     -0.100           clock uncertainty " "    26.721     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.721      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5 " "    26.721      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.281 " "Data Arrival Time  :    16.281" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.721 " "Data Required Time :    26.721" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.440  " "Slack              :    10.440 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328879 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261328879 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261328888 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.440  " "Path #1: Setup slack is 23.440 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      2.529  F        clock network delay " "    52.529      2.529  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.529      0.000     uTco  altera_internal_jtag~FF_13 " "    52.529      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo " "    53.456      0.927 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i " "    53.456      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o " "    56.250      2.794 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    56.250      0.000 RR  CELL  altera_reserved_tdo " "    56.250      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    56.250 " "Data Arrival Time  :    56.250" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.440  " "Slack              :    23.440 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328888 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261328888 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.070 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.070" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261328931 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.070  " "Path #1: Hold slack is 0.070 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.080      6.080  R        clock network delay " "     6.080      6.080  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.080      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE " "     6.080      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.080      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q " "     6.080      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.813      0.733 RR    IC  inst\|sdram\|m_addr\[1\]\|sload " "     6.813      0.733 RR    IC  inst\|sdram\|m_addr\[1\]\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.366      0.553 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "     7.366      0.553 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.316      8.316  R        clock network delay " "     8.316      8.316  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.296     -1.020           clock pessimism removed " "     7.296     -1.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.296      0.000           clock uncertainty " "     7.296      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.296      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "     7.296      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.366 " "Data Arrival Time  :     7.366" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.296 " "Data Required Time :     7.296" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.070  " "Slack              :     0.070 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328931 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261328931 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.112 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.112" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261328940 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.112  " "Path #1: Hold slack is 0.112 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.241      2.241  R        clock network delay " "     2.241      2.241  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.241      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\] " "     2.241      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.241      0.000 FF  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]\|q " "     2.241      0.000 FF  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.431      0.190 FF    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~29\|dataf " "     2.431      0.190 FF    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~29\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.477      0.046 FF  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~29\|combout " "     2.477      0.046 FF  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.477      0.000 FF    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]\|d " "     2.477      0.000 FF    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.535      0.058 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "     2.535      0.058 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.593      2.593  R        clock network delay " "     2.593      2.593  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.423     -0.170           clock pessimism removed " "     2.423     -0.170           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.423      0.000           clock uncertainty " "     2.423      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.423      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "     2.423      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.535 " "Data Arrival Time  :     2.535" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.423 " "Data Required Time :     2.423" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.112  " "Slack              :     0.112 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328940 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261328940 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.220 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.220" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328958 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328958 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261328958 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.220  " "Path #1: Recovery slack is 15.220 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.237      7.237  R        clock network delay " "     7.237      7.237  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.237      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     7.237      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.237      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     7.237      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.338      4.101 FF    IC  inst\|cpu\|D_iw\[10\]\|clrn " "    11.338      4.101 FF    IC  inst\|cpu\|D_iw\[10\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.805      0.467 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\] " "    11.805      0.467 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.107      6.107  R        clock network delay " "    26.107      6.107  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.125      1.018           clock pessimism removed " "    27.125      1.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.025     -0.100           clock uncertainty " "    27.025     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.025      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\] " "    27.025      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.805 " "Data Arrival Time  :    11.805" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.025 " "Data Required Time :    27.025" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.220  " "Slack              :    15.220 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328959 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261328959 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.066 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.066" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328963 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328963 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261328963 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 48.066  " "Path #1: Recovery slack is 48.066 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.194      2.194  R        clock network delay " "     2.194      2.194  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.194      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     2.194      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.194      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     2.194      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.792      1.598 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     3.792      1.598 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.251      0.459 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     4.251      0.459 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.562      2.562  F        clock network delay " "    52.562      2.562  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.627      0.065           clock pessimism removed " "    52.627      0.065           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.317     -0.310           clock uncertainty " "    52.317     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.317      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    52.317      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.251 " "Data Arrival Time  :     4.251" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.317 " "Data Required Time :    52.317" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    48.066  " "Slack              :    48.066 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328965 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261328965 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.334 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.334" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261328981 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.334  " "Path #1: Removal slack is 0.334 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.094      6.094  R        clock network delay " "     6.094      6.094  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.094      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "     6.094      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.094      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q " "     6.094      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.140      1.046 RR    IC  inst\|sdram\|za_data\[1\]\|clrn " "     7.140      1.046 RR    IC  inst\|sdram\|za_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.474      0.334 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\] " "     7.474      0.334 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.160      8.160  R        clock network delay " "     8.160      8.160  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.140     -1.020           clock pessimism removed " "     7.140     -1.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.140      0.000           clock uncertainty " "     7.140      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.140      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\] " "     7.140      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.474 " "Data Arrival Time  :     7.474" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     7.140 " "Data Required Time :     7.140" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.334  " "Slack              :     0.334 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328981 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261328981 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.532 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.532" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261328987 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.532  " "Path #1: Removal slack is 0.532 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.915      1.915  R        clock network delay " "     1.915      1.915  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.915      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.915      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.915      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.915      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.457      0.542 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req\|clrn " "     2.457      0.542 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.855      0.398 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req " "     2.855      0.398 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.363      2.363  R        clock network delay " "     2.363      2.363  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.323     -0.040           clock pessimism removed " "     2.323     -0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.323      0.000           clock uncertainty " "     2.323      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.323      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req " "     2.323      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.855 " "Data Arrival Time  :     2.855" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.323 " "Data Required Time :     2.323" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.532  " "Slack              :     0.532 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261328987 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261328987 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1583261328991 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1583261329372 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1583261333745 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583261334342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583261334342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583261334342 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583261334342 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1583261334342 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261334472 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583261334476 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261334476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.614 " "Worst-case setup slack is 13.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.614               0.000 sopc_clk  " "   13.614               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.357               0.000 altera_reserved_tck  " "   25.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261334548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.031 " "Worst-case hold slack is 0.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031               0.000 altera_reserved_tck  " "    0.031               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 sopc_clk  " "    0.062               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261334624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.519 " "Worst-case recovery slack is 16.519" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.519               0.000 sopc_clk  " "   16.519               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.102               0.000 altera_reserved_tck  " "   49.102               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261334663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.243 " "Worst-case removal slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 sopc_clk  " "    0.243               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253               0.000 altera_reserved_tck  " "    0.253               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261334704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.496 " "Worst-case minimum pulse width slack is 8.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.496               0.000 sopc_clk  " "    8.496               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.774               0.000 altera_reserved_tck  " "   48.774               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261334733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261334733 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261334773 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261334773 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261334773 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261334773 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261334773 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.877 ns " "Worst Case Available Settling Time: 18.877 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261334773 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261334773 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261334773 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261334773 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261334773 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261334773 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261334773 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.614 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.614" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261334839 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.614  " "Path #1: Setup slack is 13.614 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a61~PORT_B_WRITE_ENABLE_REG " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a61~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5 " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.559      4.559  R        clock network delay " "     4.559      4.559  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.559      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a61~PORT_B_WRITE_ENABLE_REG " "     4.559      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a61~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.037      0.478 RF  CELL  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a61\|portbdataout\[0\] " "     5.037      0.478 RF  CELL  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a61\|portbdataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.393      1.356 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|mux3\|l1_w29_n0_mux_dataout~0\|datac " "     6.393      1.356 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|mux3\|l1_w29_n0_mux_dataout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.587      0.194 FF  CELL  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|mux3\|l1_w29_n0_mux_dataout~0\|combout " "     6.587      0.194 FF  CELL  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|mux3\|l1_w29_n0_mux_dataout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.573      0.986 FF    IC  inst\|cpu\|M_dc_st_data\[29\]~16\|datad " "     7.573      0.986 FF    IC  inst\|cpu\|M_dc_st_data\[29\]~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.705      0.132 FF  CELL  inst\|cpu\|M_dc_st_data\[29\]~16\|combout " "     7.705      0.132 FF  CELL  inst\|cpu\|M_dc_st_data\[29\]~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.837      0.132 FF    IC  inst\|cpu\|dc_data_wr_port_data\[29\]~20\|datad " "     7.837      0.132 FF    IC  inst\|cpu\|dc_data_wr_port_data\[29\]~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.037      0.200 FF  CELL  inst\|cpu\|dc_data_wr_port_data\[29\]~20\|combout " "     8.037      0.200 FF  CELL  inst\|cpu\|dc_data_wr_port_data\[29\]~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.894      1.857 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a29\|portadatain\[5\] " "     9.894      1.857 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a29\|portadatain\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.070      0.176 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5 " "    10.070      0.176 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.387      3.387  R        clock network delay " "    23.387      3.387  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.784      0.397           clock pessimism removed " "    23.784      0.397           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.684     -0.100           clock uncertainty " "    23.684     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.684      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5 " "    23.684      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.070 " "Data Arrival Time  :    10.070" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.684 " "Data Required Time :    23.684" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.614  " "Slack              :    13.614 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334839 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261334839 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334847 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261334847 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.357  " "Path #1: Setup slack is 25.357 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      1.719  F        clock network delay " "    51.719      1.719  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.719      0.000     uTco  altera_internal_jtag~FF_13 " "    51.719      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo " "    52.145      0.426 FF  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i " "    52.145      0.000 FF    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o " "    54.333      2.188 FF  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.333      0.000 FF  CELL  altera_reserved_tdo " "    54.333      0.000 FF  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  F  oExt  altera_reserved_tdo " "    79.690    -20.000  F  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.333 " "Data Arrival Time  :    54.333" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.357  " "Slack              :    25.357 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334849 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261334849 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.031 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.031" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261334856 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.031  " "Path #1: Hold slack is 0.031 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.186      1.186  R        clock network delay " "     1.186      1.186  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.186      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\] " "     1.186      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.186      0.000 FF  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]\|q " "     1.186      0.000 FF  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.315      0.129 FF    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~29\|dataf " "     1.315      0.129 FF    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~29\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.340      0.025 FF  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~29\|combout " "     1.340      0.025 FF  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.340      0.000 FF    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]\|d " "     1.340      0.000 FF    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.366      0.026 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "     1.366      0.026 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.431      1.431  R        clock network delay " "     1.431      1.431  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.335     -0.096           clock pessimism removed " "     1.335     -0.096           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.335      0.000           clock uncertainty " "     1.335      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.335      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "     1.335      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.366 " "Data Arrival Time  :     1.366" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.335 " "Data Required Time :     1.335" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.031  " "Slack              :     0.031 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334856 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261334856 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.062 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.062" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261334906 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.062  " "Path #1: Hold slack is 0.062 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.324      3.324  R        clock network delay " "     3.324      3.324  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.324      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE " "     3.324      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.324      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q " "     3.324      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.757      0.433 RR    IC  inst\|sdram\|m_addr\[1\]\|sload " "     3.757      0.433 RR    IC  inst\|sdram\|m_addr\[1\]\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.027      0.270 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "     4.027      0.270 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.547      4.547  R        clock network delay " "     4.547      4.547  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.965     -0.582           clock pessimism removed " "     3.965     -0.582           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.965      0.000           clock uncertainty " "     3.965      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.965      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "     3.965      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.027 " "Data Arrival Time  :     4.027" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.965 " "Data Required Time :     3.965" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.062  " "Slack              :     0.062 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334906 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261334906 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.519 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.519" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261334942 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.519  " "Path #1: Recovery slack is 16.519 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.968      3.968  R        clock network delay " "     3.968      3.968  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.968      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.968      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.968      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.968      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.062      3.094 FF    IC  inst\|cpu\|D_iw\[10\]\|clrn " "     7.062      3.094 FF    IC  inst\|cpu\|D_iw\[10\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.295      0.233 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\] " "     7.295      0.233 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.334      3.334  R        clock network delay " "    23.334      3.334  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.914      0.580           clock pessimism removed " "    23.914      0.580           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.814     -0.100           clock uncertainty " "    23.814     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.814      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\] " "    23.814      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.295 " "Data Arrival Time  :     7.295" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.814 " "Data Required Time :    23.814" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.519  " "Slack              :    16.519 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334942 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261334942 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.102 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.102" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261334949 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 49.102  " "Path #1: Recovery slack is 49.102 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.142      1.142  R        clock network delay " "     1.142      1.142  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.142      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.142      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.142      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.142      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.289      1.147 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     2.289      1.147 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.520      0.231 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     2.520      0.231 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.900      1.900  F        clock network delay " "    51.900      1.900  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.932      0.032           clock pessimism removed " "    51.932      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.622     -0.310           clock uncertainty " "    51.622     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.622      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    51.622      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.520 " "Data Arrival Time  :     2.520" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.622 " "Data Required Time :    51.622" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    49.102  " "Slack              :    49.102 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334949 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261334949 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.243 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.243" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334965 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261334965 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.243  " "Path #1: Removal slack is 0.243 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.329      3.329  R        clock network delay " "     3.329      3.329  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.329      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "     3.329      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.329      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q " "     3.329      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.976      0.647 RR    IC  inst\|sdram\|za_data\[1\]\|clrn " "     3.976      0.647 RR    IC  inst\|sdram\|za_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.139      0.163 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\] " "     4.139      0.163 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.478      4.478  R        clock network delay " "     4.478      4.478  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.896     -0.582           clock pessimism removed " "     3.896     -0.582           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.896      0.000           clock uncertainty " "     3.896      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.896      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\] " "     3.896      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.139 " "Data Arrival Time  :     4.139" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.896 " "Data Required Time :     3.896" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.243  " "Slack              :     0.243 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334966 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261334966 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.253 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.253" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334971 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334971 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261334971 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.253  " "Path #1: Removal slack is 0.253 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.943      0.943  R        clock network delay " "     0.943      0.943  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.943      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.943      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.943      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.943      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.292      0.349 RR    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req\|clrn " "     1.292      0.349 RR    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.501      0.209 RF  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req " "     1.501      0.209 RF  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.266      1.266  R        clock network delay " "     1.266      1.266  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.248     -0.018           clock pessimism removed " "     1.248     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.248      0.000           clock uncertainty " "     1.248      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.248      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req " "     1.248      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.501 " "Data Arrival Time  :     1.501" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.248 " "Data Required Time :     1.248" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.253  " "Slack              :     0.253 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261334972 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261334972 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583261334976 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583261335593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583261335593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583261335593 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_nios2_ocimem:the_first_nios2_system_cpu_nios2_ocimem\|first_nios2_system_cpu_ociram_sp_ram_module:first_nios2_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qmf1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583261335593 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1583261335593 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261335735 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst4\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1583261335737 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261335737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.229 " "Worst-case setup slack is 14.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261335819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261335819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.229               0.000 sopc_clk  " "   14.229               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261335819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.535               0.000 altera_reserved_tck  " "   25.535               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261335819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261335819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.021 " "Worst-case hold slack is 0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261335896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261335896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 altera_reserved_tck  " "    0.021               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261335896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.025               0.000 sopc_clk  " "    0.025               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261335896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261335896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.960 " "Worst-case recovery slack is 16.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261335939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261335939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.960               0.000 sopc_clk  " "   16.960               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261335939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.308               0.000 altera_reserved_tck  " "   49.308               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261335939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261335939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.197 " "Worst-case removal slack is 0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261335982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261335982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 sopc_clk  " "    0.197               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261335982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 altera_reserved_tck  " "    0.209               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261335982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261335982 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.452 " "Worst-case minimum pulse width slack is 8.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261336014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261336014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.452               0.000 sopc_clk  " "    8.452               0.000 sopc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261336014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.754               0.000 altera_reserved_tck  " "   48.754               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583261336014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583261336014 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261336057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261336057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261336057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261336057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.375" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261336057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.978 ns " "Worst Case Available Settling Time: 18.978 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261336057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261336057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261336057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261336057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261336057 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1583261336057 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261336057 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.229 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.229" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261336135 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.229  " "Path #1: Setup slack is 14.229 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a61~PORT_B_WRITE_ENABLE_REG " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a61~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5 " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.448      4.448  R        clock network delay " "     4.448      4.448  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.448      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a61~PORT_B_WRITE_ENABLE_REG " "     4.448      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a61~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.920      0.472 RF  CELL  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a61\|portbdataout\[0\] " "     4.920      0.472 RF  CELL  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a61\|portbdataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.111      1.191 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|mux3\|l1_w29_n0_mux_dataout~0\|datac " "     6.111      1.191 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|mux3\|l1_w29_n0_mux_dataout~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.306      0.195 FF  CELL  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|mux3\|l1_w29_n0_mux_dataout~0\|combout " "     6.306      0.195 FF  CELL  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|mux3\|l1_w29_n0_mux_dataout~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.157      0.851 FF    IC  inst\|cpu\|M_dc_st_data\[29\]~16\|datad " "     7.157      0.851 FF    IC  inst\|cpu\|M_dc_st_data\[29\]~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.279      0.122 FF  CELL  inst\|cpu\|M_dc_st_data\[29\]~16\|combout " "     7.279      0.122 FF  CELL  inst\|cpu\|M_dc_st_data\[29\]~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.392      0.113 FF    IC  inst\|cpu\|dc_data_wr_port_data\[29\]~20\|datad " "     7.392      0.113 FF    IC  inst\|cpu\|dc_data_wr_port_data\[29\]~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.593      0.201 FF  CELL  inst\|cpu\|dc_data_wr_port_data\[29\]~20\|combout " "     7.593      0.201 FF  CELL  inst\|cpu\|dc_data_wr_port_data\[29\]~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.181      1.588 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a29\|portadatain\[5\] " "     9.181      1.588 FF    IC  inst\|cpu\|first_nios2_system_cpu_dc_data\|the_altsyncram\|auto_generated\|ram_block1a29\|portadatain\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.353      0.172 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5 " "     9.353      0.172 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.313      3.313  R        clock network delay " "    23.313      3.313  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.682      0.369           clock pessimism removed " "    23.682      0.369           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.582     -0.100           clock uncertainty " "    23.582     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.582      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5 " "    23.582      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_dc_data_module:first_nios2_system_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_o9j1:auto_generated\|ram_block1a29~porta_datain_reg5" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.353 " "Data Arrival Time  :     9.353" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.582 " "Data Required Time :    23.582" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.229  " "Slack              :    14.229 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336135 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261336135 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336146 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261336146 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.535  " "Path #1: Setup slack is 25.535 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : altera_internal_jtag~FF_13 " "From Node    : altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : altera_reserved_tdo " "To Node      : altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck (INVERTED) " "Launch Clock : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      1.756  F        clock network delay " "    51.756      1.756  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.756      0.000     uTco  altera_internal_jtag~FF_13 " "    51.756      0.000     uTco  altera_internal_jtag~FF_13" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo " "    52.242      0.486 RR  CELL  altera_internal_jtag\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i " "    52.242      0.000 RR    IC  altera_reserved_tdo~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o " "    54.155      1.913 RR  CELL  altera_reserved_tdo~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    54.155      0.000 RR  CELL  altera_reserved_tdo " "    54.155      0.000 RR  CELL  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000      0.000  R        clock network delay " "   100.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    99.690     -0.310           clock uncertainty " "    99.690     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    79.690    -20.000  R  oExt  altera_reserved_tdo " "    79.690    -20.000  R  oExt  altera_reserved_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    54.155 " "Data Arrival Time  :    54.155" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    79.690 " "Data Required Time :    79.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.535  " "Slack              :    25.535 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336147 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261336147 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.021 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.021" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336153 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261336153 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.021  " "Path #1: Hold slack is 0.021 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\] " "From Node    : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.065      1.065  R        clock network delay " "     1.065      1.065  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.065      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\] " "     1.065      0.000     uTco  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.065      0.000 FF  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]\|q " "     1.065      0.000 FF  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[29\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.178      0.113 FF    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~29\|dataf " "     1.178      0.113 FF    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~29\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.203      0.025 FF  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~29\|combout " "     1.203      0.025 FF  CELL  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.203      0.000 FF    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]\|d " "     1.203      0.000 FF    IC  inst\|cpu\|the_first_nios2_system_cpu_nios2_oci\|the_first_nios2_system_cpu_jtag_debug_module_wrapper\|the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.227      0.024 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "     1.227      0.024 FF  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.294      1.294  R        clock network delay " "     1.294      1.294  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206     -0.088           clock pessimism removed " "     1.206     -0.088           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.000           clock uncertainty " "     1.206      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\] " "     1.206      0.000      uTh  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_nios2_oci:the_first_nios2_system_cpu_nios2_oci\|first_nios2_system_cpu_jtag_debug_module_wrapper:the_first_nios2_system_cpu_jtag_debug_module_wrapper\|first_nios2_system_cpu_jtag_debug_module_tck:the_first_nios2_system_cpu_jtag_debug_module_tck\|sr\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.227 " "Data Arrival Time  :     1.227" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.206 " "Data Required Time :     1.206" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.021  " "Slack              :     0.021 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336154 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261336154 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.025 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.025" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261336204 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.025  " "Path #1: Hold slack is 0.025 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE " "From Node    : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      3.231  R        clock network delay " "     3.231      3.231  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE " "     3.231      0.000     uTco  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_state.001000000~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q " "     3.231      0.000 RR  CELL  inst\|sdram\|m_state.001000000~DUPLICATE\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.634      0.403 RR    IC  inst\|sdram\|m_addr\[1\]\|sload " "     3.634      0.403 RR    IC  inst\|sdram\|m_addr\[1\]\|sload" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.896      0.262 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "     3.896      0.262 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.425      4.425  R        clock network delay " "     4.425      4.425  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.871     -0.554           clock pessimism removed " "     3.871     -0.554           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.871      0.000           clock uncertainty " "     3.871      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.871      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\] " "     3.871      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|m_addr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.896 " "Data Arrival Time  :     3.896" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.871 " "Data Required Time :     3.871" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.025  " "Slack              :     0.025 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336204 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261336204 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.960 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.960" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261336229 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.960  " "Path #1: Recovery slack is 16.960 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\] " "To Node      : first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.843      3.843  R        clock network delay " "     3.843      3.843  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.843      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst " "     3.843      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller\|r_sync_rst" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.843      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q " "     3.843      0.000 FF  CELL  inst\|rst_controller\|r_sync_rst\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.516      2.673 FF    IC  inst\|cpu\|D_iw\[10\]\|clrn " "     6.516      2.673 FF    IC  inst\|cpu\|D_iw\[10\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.734      0.218 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\] " "     6.734      0.218 FR  CELL  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.242      3.242  R        clock network delay " "    23.242      3.242  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.794      0.552           clock pessimism removed " "    23.794      0.552           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.694     -0.100           clock uncertainty " "    23.694     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.694      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\] " "    23.694      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_cpu:cpu\|D_iw\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.734 " "Data Arrival Time  :     6.734" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.694 " "Data Required Time :    23.694" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.960  " "Slack              :    16.960 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336229 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261336229 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.308 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.308" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261336235 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 49.308  " "Path #1: Recovery slack is 49.308 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.045      1.045  R        clock network delay " "     1.045      1.045  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.045      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     1.045      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.045      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     1.045      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.042      0.997 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn " "     2.042      0.997 FF    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.258      0.216 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "     2.258      0.216 FR  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.845      1.845  F        clock network delay " "    51.845      1.845  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.876      0.031           clock pessimism removed " "    51.876      0.031           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.566     -0.310           clock uncertainty " "    51.566     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.566      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo " "    51.566      0.000     uTsu  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|adapted_tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.258 " "Data Arrival Time  :     2.258" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.566 " "Data Required Time :    51.566" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    49.308  " "Slack              :    49.308 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336235 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261336235 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.197 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.197" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{sopc_clk\}\] " "-to_clock \[get_clocks \{sopc_clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261336252 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.197  " "Path #1: Removal slack is 0.197 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "From Node    : first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\] " "To Node      : first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : sopc_clk " "Launch Clock : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : sopc_clk " "Latch Clock  : sopc_clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.238      3.238  R        clock network delay " "     3.238      3.238  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.238      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "     3.238      0.000     uTco  first_nios2_system:inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.238      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q " "     3.238      0.000 RR  CELL  inst\|rst_controller_001\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.842      0.604 RR    IC  inst\|sdram\|za_data\[1\]\|clrn " "     3.842      0.604 RR    IC  inst\|sdram\|za_data\[1\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.002      0.160 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\] " "     4.002      0.160 RR  CELL  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.359      4.359  R        clock network delay " "     4.359      4.359  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.805     -0.554           clock pessimism removed " "     3.805     -0.554           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.805      0.000           clock uncertainty " "     3.805      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.805      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\] " "     3.805      0.000      uTh  first_nios2_system:inst\|first_nios2_system_sdram:sdram\|za_data\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.002 " "Data Arrival Time  :     4.002" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.805 " "Data Required Time :     3.805" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.197  " "Slack              :     0.197 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336252 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261336252 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.209 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.209" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261336260 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.209  " "Path #1: Removal slack is 0.209 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "From Node    : sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req " "To Node      : first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.853      0.853  R        clock network delay " "     0.853      0.853  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.853      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " "     0.853      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.853      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q " "     0.853      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.158      0.305 RR    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req\|clrn " "     1.158      0.305 RR    IC  inst\|jtag_uart\|first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.353      0.195 RF  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req " "     1.353      0.195 RF  CELL  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.162      1.162  R        clock network delay " "     1.162      1.162  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.144     -0.018           clock pessimism removed " "     1.144     -0.018           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.144      0.000           clock uncertainty " "     1.144      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.144      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req " "     1.144      0.000      uTh  first_nios2_system:inst\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|read_req" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.353 " "Data Arrival Time  :     1.353" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.144 " "Data Required Time :     1.144" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.209  " "Slack              :     0.209 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1583261336260 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583261336260 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583261338826 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583261338827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5415 " "Peak virtual memory: 5415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583261339285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 18:48:59 2020 " "Processing ended: Tue Mar 03 18:48:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583261339285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583261339285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583261339285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1583261339285 ""}
