This Contains an overview of the assignments for the Digital System Design, My Solutions, Testing and the Report Submitted alongside them

The content of this module is written in Verilog and intended for synthysis

Module Grade: 66%
Module Weight: 15