/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [2:0] _04_;
  wire [5:0] _05_;
  wire [2:0] _06_;
  wire [18:0] _07_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [23:0] celloutsig_0_21z;
  wire [17:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [6:0] celloutsig_0_29z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire [43:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [16:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [60:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(in_data[177] & celloutsig_1_11z);
  assign celloutsig_0_0z = !(in_data[78] ? in_data[38] : in_data[51]);
  assign celloutsig_0_9z = !(in_data[32] ? _00_ : celloutsig_0_1z);
  assign celloutsig_0_38z = ~((celloutsig_0_29z[3] | _01_) & _02_);
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_0z[26]) & in_data[188]);
  assign celloutsig_0_4z = ~((celloutsig_0_0z | celloutsig_0_1z) & (celloutsig_0_3z[35] | celloutsig_0_0z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[61]) & (in_data[2] | celloutsig_0_0z));
  assign celloutsig_0_15z = ~((celloutsig_0_14z[3] | celloutsig_0_10z[5]) & (in_data[19] | in_data[26]));
  assign celloutsig_1_2z = celloutsig_1_0z[3] | ~(in_data[105]);
  assign celloutsig_1_17z = celloutsig_1_6z | ~(celloutsig_1_15z);
  assign celloutsig_0_44z = _03_ ^ celloutsig_0_17z;
  assign celloutsig_1_8z = celloutsig_1_5z ^ celloutsig_1_0z[47];
  assign celloutsig_0_13z = _02_ ^ celloutsig_0_1z;
  assign celloutsig_0_18z = in_data[91] ^ celloutsig_0_15z;
  reg [2:0] _22_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _22_ <= 3'h0;
    else _22_ <= { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign { _00_, _04_[1:0] } = _22_;
  reg [5:0] _23_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _23_ <= 6'h00;
    else _23_ <= { celloutsig_0_5z[16:12], celloutsig_0_0z };
  assign { _05_[5:1], _03_ } = _23_;
  reg [2:0] _24_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _24_ <= 3'h0;
    else _24_ <= { celloutsig_0_11z[0], celloutsig_0_8z, celloutsig_0_4z };
  assign { _06_[2:1], _02_ } = _24_;
  reg [18:0] _25_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _25_ <= 19'h00000;
    else _25_ <= { celloutsig_0_21z[20:3], celloutsig_0_18z };
  assign { _07_[18:2], _01_, _07_[0] } = _25_;
  assign celloutsig_1_4z = { in_data[123:122], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } === celloutsig_1_0z[13:3];
  assign celloutsig_0_8z = in_data[73:60] === { celloutsig_0_3z[40:28], celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_25z[4:0], celloutsig_0_29z } >= { _06_[2:1], celloutsig_0_26z, celloutsig_0_31z, _06_[2:1], _02_, celloutsig_0_31z, celloutsig_0_13z, _06_[2:1], _02_ };
  assign celloutsig_0_43z = { celloutsig_0_21z[11], celloutsig_0_35z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_16z, celloutsig_0_38z, celloutsig_0_19z, celloutsig_0_17z } >= celloutsig_0_21z[23:3];
  assign celloutsig_1_11z = { celloutsig_1_10z[4:0], celloutsig_1_3z, celloutsig_1_1z } >= { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_1_12z = celloutsig_1_10z >= { celloutsig_1_0z[49], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_6z = { celloutsig_1_0z[36:23], celloutsig_1_2z, celloutsig_1_3z } <= celloutsig_1_0z[35:14];
  assign celloutsig_1_15z = { in_data[134:126], celloutsig_1_3z } <= { celloutsig_1_3z[4:0], celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_0_28z = { celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_15z } && celloutsig_0_21z[21:18];
  assign celloutsig_1_16z = { celloutsig_1_7z[5:2], celloutsig_1_12z } < { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[181:121] % { 1'h1, in_data[179:120] };
  assign celloutsig_0_29z = { celloutsig_0_11z[5:0], celloutsig_0_15z } % { 1'h1, celloutsig_0_19z[4:0], celloutsig_0_18z };
  assign celloutsig_0_3z = in_data[63:20] % { 1'h1, in_data[42:1], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_3z[19:15], celloutsig_0_8z } % { 1'h1, celloutsig_0_7z[1:0], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_14z = celloutsig_0_5z[12:8] % { 1'h1, celloutsig_0_10z[1], _06_[2:1], _02_ };
  assign celloutsig_0_7z = celloutsig_0_3z[26] ? { _05_[2], celloutsig_0_1z, celloutsig_0_1z } : _05_[4:2];
  assign celloutsig_0_16z = in_data[18] ? celloutsig_0_14z[2:0] : { celloutsig_0_5z[0], celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_1_1z = celloutsig_1_0z[19:5] != in_data[111:97];
  assign celloutsig_0_17z = { celloutsig_0_5z[10:5], celloutsig_0_15z } != { celloutsig_0_15z, _06_[2:1], _02_, celloutsig_0_7z };
  assign celloutsig_0_26z = celloutsig_0_25z[6:2] != in_data[53:49];
  assign celloutsig_0_11z = - { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z, _05_[5:1], _03_ };
  assign celloutsig_0_19z = - { celloutsig_0_5z[15:5], celloutsig_0_4z };
  assign celloutsig_0_21z = - { celloutsig_0_11z[6:4], celloutsig_0_9z, celloutsig_0_18z, _00_, _04_[1:0], _05_[5:1], _03_, _00_, _04_[1:0], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_25z = ~ { celloutsig_0_3z[43:27], celloutsig_0_4z };
  assign celloutsig_0_31z = & { _02_, _06_[2:1], celloutsig_0_11z[2] };
  assign celloutsig_1_10z = { in_data[98], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z } << { in_data[125:117], celloutsig_1_6z };
  assign celloutsig_1_7z = in_data[164:159] >> in_data[165:160];
  assign celloutsig_0_5z = { in_data[65:52], _00_, _04_[1:0] } >> { in_data[32:21], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_3z = { celloutsig_1_0z[43:38], celloutsig_1_1z } <<< { in_data[104:99], celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_17z } <<< { in_data[110:100], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z };
  assign _04_[2] = _00_;
  assign _05_[0] = _03_;
  assign _06_[0] = _02_;
  assign _07_[1] = _01_;
  assign { out_data[141:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
