#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Feb 17 10:28:53 2018
# Process ID: 10096
# Current directory: C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16568 C:\Users\aliel\Desktop\ProvaRL\project_reti_logiche\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche/vivado.log
# Journal file: C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche/project_reti_logiche.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 695.246 ; gain = 48.250
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Sat Feb 17 10:31:18 2018] Launched synth_1...
Run output will be captured here: C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche/project_reti_logiche.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1201.516 ; gain = 443.723
launch_runs impl_1 -jobs 4
[Sat Feb 17 10:32:57 2018] Launched impl_1...
Run output will be captured here: C:/Users/aliel/Desktop/ProvaRL/project_reti_logiche/project_reti_logiche/project_reti_logiche.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1689.125 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1689.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 17 11:27:11 2018...
