#include "mlir/Analysis/SliceAnalysis.h"
#include "mlir/IR/BuiltinAttributes.h"
#include "mlir/IR/BuiltinTypes.h"
#include "mlir/IR/TypeUtilities.h"
#include "mlir/IR/Types.h"
#include "mlir/IR/Value.h"
#include "mlir/Support/LLVM.h"
#include "mlir/Support/LogicalResult.h"
#include "mlir/Transforms/GreedyPatternRewriteDriver.h"
#include "triton/Analysis/AxisInfo.h"
#include "triton/Analysis/Utility.h"
#include "triton/Conversion/MLIRTypes.h"
#include "triton/Dialect/Triton/IR/Dialect.h"
#include "triton/Dialect/Triton/IR/OpInterfaces.h"
#include "triton/Dialect/Triton/IR/Utility.h"
#include "triton/Dialect/TritonGPU/IR/Attributes.h"
#include "triton/Dialect/TritonGPU/IR/Dialect.h"
#include "triton/Dialect/TritonGPU/IR/LinearLayoutConversions.h"
#include "triton/Dialect/TritonGPU/Transforms/DecomposeScaledBlocked.h"
#include "triton/Dialect/TritonGPU/Transforms/Passes.h"
#include "triton/Dialect/TritonGPU/Transforms/Utility.h"
#include "triton/Tools/LayoutUtils.h"
#include "triton/Tools/StrUtil.h"
#include "llvm/ADT/ArrayRef.h"
#include "llvm/ADT/SmallVector.h"
#include "llvm/Support/Casting.h"

#ifdef __ILUVATAR__
#include <algorithm>

#include "Dialect/TritonILUVATARGPU/Utility/CommonUtils.h"
#include "mlir/IR/BuiltinOps.h"
using ::mlir::LLVM::ILUVATAR::analyzeDotChain;
using ::mlir::LLVM::ILUVATAR::DotChainInfo;
#endif

namespace mlir {
namespace triton {
namespace gpu {

namespace {

// Get the highest version supported for the hardware and the dot.
static int getMMAVersionSafe(int computeCapability, DotOp op) {
  // List supported mma version in order of preference.
  SmallVector<int> versionsSupported;
  if (computeCapability < 75) {
    versionsSupported = {1};
  } else if (computeCapability < 90) {
    versionsSupported = {2};
  } else if (computeCapability < 100) {
    versionsSupported = {3, 2};
  } else if (computeCapability < 110) {
    versionsSupported = {5, 2};
  } else if (computeCapability < 130) {
    versionsSupported = {2};
  } else {
    assert(false && "computeCapability not supported");
  }
  for (int baseVersion : versionsSupported) {
    if (supportMMA(op, baseVersion))
      return baseVersion;
    if (baseVersion == 3) {
      auto remark = op.emitRemark()
                    << "MMA version 3 acceleration not applied due to "
                       "unsupported shapes or data types.";
      remark.attachNote() << "Target compute capability (" << computeCapability
                          << ") supports MMA v3.";
    }

    if (baseVersion == 5) {
      auto remark = op.emitRemark()
                    << "MMA version 5 acceleration not applied due to "
                       "unsupported shapes or data types.";
      remark.attachNote() << "Target compute capability (" << computeCapability
                          << ") supports MMA v5.";
    }
  }
  return 0;
}

SmallVector<unsigned> warpsPerTileV2(DotOpInterface dotOp,
                                     const ArrayRef<int64_t> shape,
                                     int numWarps) {
  auto rank = shape.size();
  // Early exit for batched matmul
  if (rank == 3)
    return {(unsigned)numWarps, 1, 1};

  auto filter = [&dotOp](Operation *op) {
    return op->getParentRegion() == dotOp->getParentRegion() &&
           !isa<TransOp>(op);
  };
  auto slices = mlir::getSlice(dotOp, {filter}, {filter});
  bool hasChainedDot = false;
  for (Operation *op : slices) {
    if (isa<DotOp, DotScaledOp>(op) && (op != dotOp)) {
      auto resTy = cast<RankedTensorType>(op->getResult(0).getType());
      if (resTy.getRank() != rank) {
        continue;
      }
      if (auto mmaEncoding =
              dyn_cast<NvidiaMmaEncodingAttr>(resTy.getEncoding())) {
        return to_vector(mmaEncoding.getWarpsPerCTA());
      }
      hasChainedDot = true;
    }
  }
  if (hasChainedDot) {
    if (shape[0] >= shape[1]) {
      return {(unsigned)numWarps, 1};
    } else {
      return {1, (unsigned)numWarps};
    }
  }

  assert(rank == 2);
  SmallVector<int64_t> shapePerWarp = {16, 8};
  SmallVector<int64_t> warps = {1, 1};
  // Compute repM and repN
  SmallVector<int64_t> reps = {ceil(shape[0], shapePerWarp[0]),
                               ceil(shape[1], shapePerWarp[1])};
  // The formula for the number of registers given the reps is
  // repM * 4 * repK + repN * 2 * repK + regsC
  // where regsC = repM * repN * 4, which does not depend on the warp shape
  //
  // As such, to minimize the register pressure, we need to balance
  // repM and repN. We then untie towards M, as the lhs tile has 4 elements,
  // and the rhs tile has just 2.
  while (product(warps) < numWarps) {
    if (reps[0] >= reps[1]) {
      warps[0] *= 2;
      // Too many warps for this mma (repM == repN == 1).
      // We allocate the remaining warps to the left (arbitrary choice)
      if (reps[0] != 1) {
        reps[0] /= 2;
      }
    } else {
      warps[1] *= 2;
      reps[1] /= 2;
    }
  }
  return {(unsigned)warps[0], (unsigned)warps[1]};
}
SmallVector<unsigned, 2>
warpsPerTileV3(DotOpInterface dotOp, const ArrayRef<int64_t> shape,
               int numWarps, const SmallVector<unsigned, 3> &instrShape) {
  SetVector<Operation *> slices;
  mlir::getForwardSlice(dotOp.getD(), &slices);
  // Contains a chained dot. We prefer to assign warps to one axis
  // to facilitate use cases like flash attention, allowing reductions within
  // the same warp.
  if (llvm::find_if(slices, [](Operation *op) {
        return isa<mlir::triton::DotOpInterface>(op);
      }) != slices.end())
    return {(unsigned)numWarps, 1};

  // For MMAv3, the smallest indivisible unit of warp shape is (4, 1).
  SmallVector<unsigned, 2> ret = {4, 1};
  SmallVector<int64_t, 2> shapePerWarp = {16, instrShape[1]};
  do {
    if (ret[0] * ret[1] >= numWarps)
      break;
    if (shape[0] > shapePerWarp[0] * ret[0]) {
      ret[0] *= 2;
    } else {
      ret[1] *= 2;
    }
  } while (true);
  return ret;
}

#ifdef __ILUVATAR__
static unsigned clampWarpsAlongDim(int64_t shape, int64_t shapePerWarp,
                                   int numWarps) {
  return static_cast<unsigned>(std::clamp(shape / shapePerWarp, int64_t{1},
                                          static_cast<int64_t>(numWarps)));
}

static SmallVector<unsigned, 3> warpsAllOnM(int numWarps) {
  return {static_cast<unsigned>(numWarps), 1u};
}
static SmallVector<unsigned, 3> warpsAllOnN(int numWarps) {
  return {1u, static_cast<unsigned>(numWarps)};
}

// Bias warps along the primary dim up to ceil(shape/tile), then spill the
// leftover warps to the secondary dim so the product is exactly numWarps.
// [SWPERF-2319] small primary dim => don't broadcast/waste, spill instead.
static unsigned largestPow2AtMost(unsigned cap) {
  unsigned p = 1;
  while (p * 2 <= cap)
    p *= 2;
  return p;
}
static SmallVector<unsigned, 3> warpsBiasM(int64_t shape0, int64_t mDim,
                                           int numWarps) {
  // numWarps is a power of two; pick a pow2 primary so product == numWarps.
  unsigned m = largestPow2AtMost(clampWarpsAlongDim(shape0, mDim, numWarps));
  return {m, std::max(1u, static_cast<unsigned>(numWarps) / m)};
}
static SmallVector<unsigned, 3> warpsBiasN(int64_t shape1, int64_t nDim,
                                           int numWarps) {
  unsigned n = largestPow2AtMost(clampWarpsAlongDim(shape1, nDim, numWarps));
  return {std::max(1u, static_cast<unsigned>(numWarps) / n), n};
}

SmallVector<unsigned, 3>
TCUWarpsPerTile(DotOpInterface dotOp, const ArrayRef<int64_t> shape,
                int numWarps, std::pair<int64_t, int64_t> shapePerWarp) {
  auto rank = shape.size();
  if (rank == 3)
    return {static_cast<unsigned>(numWarps), 1, 1};

  const int64_t mDim = shapePerWarp.first;
  const int64_t nDim = shapePerWarp.second;

  // Function-level chain orientation: keep all dots consistent (split-K FA,
  // where per-dot chain detection fails on the inner reduction loop).
  bool preferVertical = false;
  bool preferHorizontal = false;
  if (auto func = dotOp->getParentOfType<FunctionOpInterface>()) {
    func.walk([&](DotOpInterface dOp) {
      DotChainInfo chain;
      analyzeDotChain(dOp, chain);
      if (chain.isHeadDot || chain.isTailDot) {
        if (chain.useAsA || chain.defAsA)
          preferVertical = true;
        if (chain.useAsB || chain.defAsB)
          preferHorizontal = true;
      }
    });
  }
  if (preferVertical ^ preferHorizontal) {
    if (preferVertical)
      return warpsAllOnM(numWarps);
    return warpsBiasN(shape[1], nDim, numWarps);
  }

  DotChainInfo chain;
  analyzeDotChain(dotOp, chain);
  if (chain.isHeadDot) {
    // Head result feeds the next dot: A => vertical (keep N in-warp), B => bias
    // N.
    if (chain.useAsB)
      return warpsBiasN(shape[1], nDim, numWarps);
    if (chain.useAsA)
      return warpsAllOnM(numWarps);
  } else if (chain.isTailDot) {
    // Tail must match the head's warp layout; bias the matching dim but spill
    // leftover warps to keep product == numWarps for small (decode) shapes.
    if (chain.defAsA)
      return warpsBiasM(shape[0], mDim, numWarps);
    if (chain.defAsB)
      return warpsBiasN(shape[1], nDim, numWarps);
  }

  SmallVector<int64_t, 2> tensorShape = {shape[0], shape[1]};
  SmallVector<unsigned, 3> ret = {1, 1};
  do {
    if (ret[0] * ret[1] >= static_cast<unsigned>(numWarps))
      break;
    if (tensorShape[0] / (mDim * 2) / ret[0] >=
        tensorShape[1] / nDim / ret[1]) {
      if (ret[0] < static_cast<unsigned>(tensorShape[0] / mDim)) {
        ret[0] *= 2;
      } else {
        ret[1] *= 2;
      }
    } else {
      ret[1] *= 2;
    }
  } while (true);

  if (ret[1] * static_cast<unsigned>(nDim) >
      static_cast<unsigned>(tensorShape[1]))
    return {ret[1], ret[0]};

  return ret;
}
#endif

// Returns a shared memory allocation that can be used by a dotMMA op for the
// given value.
static Value
getSharedMemoryMMAOperand(Value v, mlir::PatternRewriter &rewriter, int opIdx,
                          bool allowTranspose, bool isMMAv5Fp4Padded = false,
                          bool forceTranspose = false,
                          Operation *op = nullptr /*only for diagnostic*/) {
  OpBuilder::InsertionGuard g(rewriter);
  Value arg = v;
  while (auto cvtOp = arg.getDefiningOp<ConvertLayoutOp>())
    arg = cvtOp.getSrc();
  auto argType = cast<RankedTensorType>(arg.getType());
  assert(argType.getEncoding() && "unexpected tensor type");
  auto order = getOrderForMemory(argType);

  // If the MMA op doesn't support transpose pick the layout expected by the MMA
  // op.
  llvm::SmallVector<unsigned> newOrder = order;
  if (!allowTranspose) {
    if (opIdx == 1) {
      newOrder = {0, 1};
    } else {
      newOrder = {1, 0};
    }
    if (forceTranspose)
      std::swap(newOrder[0], newOrder[1]);
  }

  if (newOrder != order && op) {
    op->emitWarning("Warning: Forcing a different order [")
        << newOrder[0] << ", " << newOrder[1]
        << "] on SMEM than the register order for the operand " << opIdx
        << ". Registers will be transposed before SMEM store and the pipelined "
           "load for this operand will be disabled, so poor performance is "
           "expected. Recommendation: consider transposing the operand in "
           "global "
           "memory to remove the need to transpose the tensor in registers.";
  }

  Attribute SharedMemorySpace =
      SharedMemorySpaceAttr::get(argType.getContext());
  auto CTALayout = getCTALayout(argType.getEncoding());
#if defined(__ILUVATAR__)
  // vec carries the SME contiguous element count (512/bitwidth = 64B segment)
  // for the useTcu shared layout, from which the element bit width is recovered
  // (see IluvatarMmaEncodingAttr::composeSharedLayoutForOperand).
  unsigned smeBits = argType.getElementTypeBitWidth();
  auto newLayout = SwizzledSharedEncodingAttr::get(
      argType.getContext(), /*vec=*/smeBits ? 512u / smeBits : 1,
      /*perPhase=*/1, /*maxPhase=*/1, newOrder, CTALayout,
      /*useTcu=*/true);
#endif
  auto newType = MemDescType::get(argType.getShape(), argType.getElementType(),
                                  newLayout, SharedMemorySpace);
  rewriter.setInsertionPointAfterValue(arg);
  return LocalAllocOp::create(rewriter, arg.getLoc(), newType, arg);
}

static LocalAllocOp
getSharedMemoryScale(Value arg, mlir::PatternRewriter &rewriter, Location loc) {
  OpBuilder::InsertionGuard g(rewriter);
  auto argType = cast<RankedTensorType>(arg.getType());
  assert(argType.getEncoding() && "unexpected tensor type");
  auto newOrder = getOrderForMemory(argType);

  Attribute SharedMemorySpace =
      SharedMemorySpaceAttr::get(argType.getContext());
  auto CTALayout = getCTALayout(argType.getEncoding());
  // No swizzling for scale for now
  auto newLayout = NVMMASharedEncodingAttr::get(
      argType.getContext(), /*swizzlingByteWidth=*/0,
      /*transposed=*/false,
      /*elementBitWidth=*/argType.getElementType().getIntOrFloatBitWidth(),
      /*fp4Padded=*/false, CTALayout);
  auto newType = MemDescType::get(argType.getShape(), argType.getElementType(),
                                  newLayout, SharedMemorySpace);
  rewriter.setInsertionPointAfterValue(arg);
  return LocalAllocOp::create(rewriter, loc, newType, arg);
}

SmallVector<unsigned, 3>
getWarpsPerTile(DotOpInterface dotOp, const ArrayRef<int64_t> shape,
                int version, int numWarps,
                const SmallVector<unsigned, 3> &instrShape) {
  switch (version) {
#ifdef __ILUVATAR__
  case 1:
    return TCUWarpsPerTile(dotOp, shape, numWarps, {16, 16});
#endif
  case 2:
    return warpsPerTileV2(dotOp, shape, numWarps);
  case 3:
    return warpsPerTileV3(dotOp, shape, numWarps, instrShape);
  default:
    assert(false && "not supported version");
    return {0, 0};
  }
}

static bool bwdFilter(Operation *op) {
  return (op->hasTrait<OpTrait::Elementwise>() && isMemoryEffectFree(op)) ||
         isView(op) ||
         isa<Fp4ToFpOp, LoadOp, DescriptorLoadOp, BroadcastOp, ConvertLayoutOp>(
             op);
}

// Finds the bitwidth with which the value x is loaded
static int computeOrigBitWidth(Value x) {
  SetVector<Operation *> slice;
  mlir::BackwardSliceOptions opt;
  opt.omitBlockArguments = true;
  opt.filter = bwdFilter;
  (void)getBackwardSlice(x, &slice, opt);

  // TODO: This heuristic may be a bit too coarse and may need improving
  // If the chain contains a fp4 to fp16/bf16 conversion, then the original
  // bitwidth is 4.
  if (llvm::any_of(slice, [](Operation *op) { return isa<Fp4ToFpOp>(op); }))
    return 4;

  int origBitWidth = getElementTypeOrSelf(x).getIntOrFloatBitWidth();
  for (auto op : slice) {
    if (isa<LoadOp, DescriptorLoadOp>(op)) {
      if (auto tensorTy =
              dyn_cast<RankedTensorType>(op->getResultTypes().front())) {
        origBitWidth =
            std::min<int>(origBitWidth, tensorTy.getElementTypeBitWidth());
      }
    }
  }

  // If JoinOp occurred at least once, in backward layout propagation,
  // the kWidth will be split in half as we pass through the JoinOp.
  // Hence we divide origBitWidth by 2 here to compensate for that and
  // improve our load width.
  // This won't be optimal if there is a tree of multiple JoinOps, which
  // would require counting the max number of JoinOp's along any path.
  //
  // In the future we might want to do something like trying a large kWidth,
  // run layout backpropagation and see what's the contiguity that you
  // get at the loads that feed into it.

  return origBitWidth;
}

#ifdef __ILUVATAR__
static int getDotOperandBitWidth(Value v) {
  int orig = computeOrigBitWidth(v);
  int current = cast<RankedTensorType>(v.getType()).getElementTypeBitWidth();
  // Width-changing casts (e.g. sitofp i8 -> f32) happen before the dot; the
  // dot operand encoding must match the tensor's actual element type.
  return std::max(orig, current);
}
#endif

namespace {

// Common MMA encoding creation
struct MMAEncodingResult {
#ifdef __ILUVATAR__
  IluvatarMmaEncodingAttr mmaEnc;
#endif
  RankedTensorType newRetType;
  Value newAcc;
  int versionMajor;
  int versionMinor;
};

// Unified implementation for DotOpInterface
static MMAEncodingResult createMMAEncodingForDot(DotOpInterface dotOp,
                                                 PatternRewriter &rewriter,
                                                 int computeCapability,
                                                 int versionMajor) {
  auto oldRetType = cast<RankedTensorType>(dotOp.getD().getType());
  auto oldAType = cast<RankedTensorType>(dotOp.getA().getType());

  int numWarps = lookupNumWarps(dotOp);

  int versionMinor = computeCapability == 75 ? 1 : 0;
#ifdef __ILUVATAR__
  // Iluvatar TCU is MMA v1 only. When supportMMA rejects the op (e.g. f16
  // accumulator), getMMAVersionSafe returns 0 — exit early so BlockedToMMA
  // can fall back to FMA instead of calling mmaVersionToInstrShape(0).
  if (versionMajor != 1) {
    return {nullptr, RankedTensorType(), Value(), versionMajor, versionMinor};
  }
#endif

  auto CTALayout = getCTALayout(oldRetType.getEncoding());
  auto retShapePerCTA = getShapePerCTA(oldRetType);
  auto instrShape = mmaVersionToInstrShape(versionMajor, retShapePerCTA,
                                           oldAType.getElementType(), numWarps);
  auto warpsPerTile = getWarpsPerTile(dotOp, retShapePerCTA, versionMajor,
                                      numWarps, instrShape);

  auto mmaEnc = IluvatarMmaEncodingAttr::get(
      oldRetType.getContext(), versionMajor, versionMinor, warpsPerTile,
      CTALayout, instrShape);
  auto newRetType = oldRetType.cloneWithEncoding(mmaEnc);

  auto oldAcc = dotOp->getOperand(2);
  auto newAcc =
      ConvertLayoutOp::create(rewriter, oldAcc.getLoc(), newRetType, oldAcc);

  return {mmaEnc, newRetType, newAcc, versionMajor, versionMinor};
}

// Common operand conversion
static Value convertDotOperandForMMA(Value v, int opIdx, int bitwidth,
                                     RankedTensorType newRetType,
                                     PatternRewriter &rewriter,
                                     unsigned useSme = 0) {
  auto minType = bitwidth > 0 ? rewriter.getIntegerType(bitwidth) : v.getType();
  auto vType = cast<RankedTensorType>(v.getType());
#ifdef __ILUVATAR__
  auto newVEncoding = DotOperandEncodingAttr::get(
      v.getContext(), opIdx, newRetType.getEncoding(), minType, useSme);
#endif
  auto newVType = vType.cloneWithEncoding(newVEncoding);
  return ConvertLayoutOp::create(rewriter, v.getLoc(), newVType, v);
}

} // namespace

#ifdef __ILUVATAR__
static bool canUseSmeWithInputStride(LoadOp loadOp,
                                     ModuleAxisInfoAnalysis &axisInfoAnalysis,
                                     RankedTensorType dotOperandType) {
  Value stride = loadOp.getInputStride();
  if (!stride)
    return false;

  // Explicit tl.load(stride=...) may compute the stride dynamically. Keep its
  // force-SME semantics; users are responsible for alignment in this mode.
  if (mlir::isa_and_nonnull<LoadOp>(stride.getDefiningOp()))
    return true;

  AxisInfo *axisInfo = axisInfoAnalysis.getAxisInfo(stride);
  if (!axisInfo || axisInfo->getRank() == 0)
    return true;

  int64_t minContiguousElems = 512 / dotOperandType.getElementTypeBitWidth();
  return axisInfo->getDivisibility(0) >= minContiguousElems;
}

static bool hasSmeContiguousAccess(LoadOp loadOp,
                                   ModuleAxisInfoAnalysis &axisInfoAnalysis,
                                   RankedTensorType dotOperandType) {
  auto loadType = mlir::dyn_cast<RankedTensorType>(loadOp.getType());
  if (!loadType)
    return true;

  auto loadShape = loadType.getShape();
  auto dotShape = dotOperandType.getShape();
  bool sameShape = loadShape == dotShape;
  bool transposedShape = loadShape.size() == 2 && dotShape.size() == 2 &&
                         loadShape[0] == dotShape[1] &&
                         loadShape[1] == dotShape[0];
  if (!sameShape && !transposedShape)
    return true;

  auto ptr = loadOp.getPtr();
  AxisInfo *axisInfo = axisInfoAnalysis.getAxisInfo(ptr);
  if (!axisInfo || axisInfo->getRank() < 2)
    return false;

  auto loadEnc = mlir::dyn_cast<BlockedEncodingAttr>(loadType.getEncoding());
  if (!loadEnc)
    return false;

  unsigned contiguousDim = loadEnc.getOrder()[0];
  if (contiguousDim >= static_cast<unsigned>(axisInfo->getRank()))
    return false;
  return axisInfo->getContiguity(contiguousDim) *
             loadType.getElementTypeBitWidth() >=
         512;
}

static bool isOnlyUsedByDot(Value value) {
  // Preserve the original conservative behavior for the common case: a single
  // consumer is assumed safe by the existing SME eligibility checks below.
  if (value.hasOneUse())
    return true;

  // Multi-use loads are safe for SME only when every use eventually feeds a dot
  // operand through layout/shared-memory preparation ops. If two paths reach
  // the same DotOp, the load is used as both A and B (e.g. tl.dot(z, z)), which
  // the current SME lowering does not support.
  SetVector<Operation *> dotUsers;
  auto collectDotUsers = [&](auto &&collectDotUsers, Value value) -> bool {
    for (OpOperand &use : value.getUses()) {
      Operation *owner = use.getOwner();
      if (mlir::isa<DotOp>(owner)) {
        if (dotUsers.contains(owner))
          return false;
        dotUsers.insert(owner);
        continue;
      }
      if (auto localAllocOp = mlir::dyn_cast<LocalAllocOp>(owner)) {
        if (localAllocOp->getNumResults() != 1 ||
            !collectDotUsers(collectDotUsers, localAllocOp->getResult(0)))
          return false;
        continue;
      }
      if (auto localLoadOp = mlir::dyn_cast<LocalLoadOp>(owner)) {
        if (localLoadOp->getNumResults() != 1 ||
            !collectDotUsers(collectDotUsers, localLoadOp->getResult(0)))
          return false;
        continue;
      }
      if (auto convertLayoutOp = mlir::dyn_cast<ConvertLayoutOp>(owner)) {
        if (convertLayoutOp->getNumResults() != 1 ||
            !collectDotUsers(collectDotUsers, convertLayoutOp->getResult(0)))
          return false;
        continue;
      }
      if (mlir::isa<TransOp>(owner) && owner->getNumResults() == 1 &&
          collectDotUsers(collectDotUsers, owner->getResult(0)))
        continue;
      return false;
    }
    return true;
  };
  return collectDotUsers(collectDotUsers, value);
}

static bool hasLoadInBackwardSlice(Value value) {
  if (mlir::isa_and_nonnull<LoadOp>(value.getDefiningOp()))
    return true;

  SetVector<Operation *> bwdSlices;
  (void)mlir::getBackwardSlice(value, &bwdSlices);
  return llvm::any_of(bwdSlices,
                      [](Operation *op) { return mlir::isa<LoadOp>(op); });
}

static bool isUniformTensorValue(Value value,
                                 ModuleAxisInfoAnalysis &axisInfoAnalysis) {
  auto type = mlir::dyn_cast<RankedTensorType>(value.getType());
  if (!type)
    return true;

  AxisInfo *axisInfo = axisInfoAnalysis.getAxisInfo(value);
  if (!axisInfo || axisInfo->getRank() != type.getRank())
    return false;

  for (auto [dim, size] : llvm::enumerate(type.getShape())) {
    if (ShapedType::isDynamic(size) ||
        axisInfo->getConstancy(dim) < static_cast<int64_t>(size))
      return false;
  }
  return true;
}

static bool isSafeSmePtrOffset(Value offset,
                               ModuleAxisInfoAnalysis &axisInfoAnalysis) {
  if (!hasLoadInBackwardSlice(offset))
    return true;
  return isUniformTensorValue(offset, axisInfoAnalysis);
}

static bool hasSmeCompatibleMask(LoadOp loadOp,
                                 ModuleAxisInfoAnalysis &axisInfoAnalysis) {
  // Decide whether a masked load can keep using SME. Current masked-SME
  // lowering can fix masked elements only when the mask varies along the
  // 64B-contiguous axis. A mask varying along a non-contiguous axis would
  // require predicating SME's fixed 16-row transactions, which is unsupported;
  Value mask = loadOp.getMask();
  if (!mask)
    return true;
  auto loadTy = dyn_cast<RankedTensorType>(loadOp.getType());
  if (!loadTy)
    return false;
  auto encoding = dyn_cast<BlockedEncodingAttr>(loadTy.getEncoding());
  AxisInfo *maskInfo = axisInfoAnalysis.getAxisInfo(mask);
  if (!encoding || !maskInfo || maskInfo->getRank() != loadTy.getRank())
    return false;

  unsigned contiguousDim = encoding.getOrder()[0];
  for (auto [dim, size] : llvm::enumerate(loadTy.getShape()))
    if (dim != contiguousDim &&
        maskInfo->getConstancy(dim) < static_cast<int64_t>(size))
      return false;
  return true;
}

static unsigned getUseSmeFlagFromPtr(Value ptr, unsigned useSme,
                                     ModuleAxisInfoAnalysis &axisInfoAnalysis) {
  unsigned useSmeFlag = 0;
  SetVector<Value> worklist;
  worklist.insert(ptr);

  while (!worklist.empty()) {
    Value value = worklist.pop_back_val();
    if (auto blockArg = mlir::dyn_cast<BlockArgument>(value)) {
      if (mlir::isa<PointerType>(blockArg.getType())) {
        useSmeFlag |= (1 << blockArg.getArgNumber()) & useSme;
        continue;
      }

      if (auto forOp =
              mlir::dyn_cast<scf::ForOp>(blockArg.getOwner()->getParentOp()))
        if (auto initArg = forOp.getTiedLoopInit(blockArg))
          worklist.insert(initArg->get());
      continue;
    }

    Operation *defOp = value.getDefiningOp();
    if (!defOp || mlir::isa<LoadOp>(defOp))
      continue;

    if (auto addPtrOp = dyn_cast<AddPtrOp>(defOp)) {
      if (!isSafeSmePtrOffset(addPtrOp.getOffset(), axisInfoAnalysis))
        return 0;
      worklist.insert(addPtrOp.getPtr());
      continue;
    }

    if (defOp->getNumOperands() == 1)
      worklist.insert(defOp->getOperand(0));
  }

  return useSmeFlag;
}

// Current SME lowering may cross unary layout/view ops, but does not yet
// support element-type conversions. Require the chain to end at a global load.
static bool hasSmeCompatibleLoadChain(Value value) {
  Operation *sourceOp = value.getDefiningOp();
  while (sourceOp && !isa<LoadOp>(sourceOp)) {
    if (sourceOp->getNumOperands() != 1 || sourceOp->getNumResults() != 1)
      return false;
    auto inputTy =
        dyn_cast<RankedTensorType>(sourceOp->getOperand(0).getType());
    auto outputTy =
        dyn_cast<RankedTensorType>(sourceOp->getResult(0).getType());
    if (!inputTy || !outputTy ||
        inputTy.getElementType() != outputTy.getElementType())
      return false;
    sourceOp = sourceOp->getOperand(0).getDefiningOp();
  }
  return isa_and_nonnull<LoadOp>(sourceOp);
}

static unsigned getOperandUseSme(DotOp &dotOp, int operandIdx, unsigned useSme,
                                 ModuleAxisInfoAnalysis &axisInfoAnalysis) {
  unsigned useSmeFlag = 0;
  Value dotOperand = (operandIdx == 0) ? dotOp.getA() : dotOp.getB();

  auto oldType = mlir::dyn_cast<RankedTensorType>(dotOperand.getType());
  if (!oldType)
    return 0;
  auto retShape = oldType.getShape();
  if (retShape.size() >= 2) {
    int64_t m = retShape[retShape.size() - 2];
    int64_t n = retShape.back();
    int64_t minContiguousElems = 512 / oldType.getElementTypeBitWidth();
    if (m < 16 || n < 16 || std::max(m, n) < minContiguousElems)
      return 0;
  }

  if (!hasSmeCompatibleLoadChain(dotOperand))
    return 0;

  if (dotOp->getParentOfType<scf::ForOp>()) {
    bool dfsFlag = true;
    auto beginOp = dotOperand.getDefiningOp();
    while (dfsFlag) {
      if (auto loadOp = llvm::dyn_cast<LoadOp>(beginOp)) {
        if (!isOnlyUsedByDot(loadOp.getResult()))
          return 0;
        if (!hasSmeCompatibleMask(loadOp, axisInfoAnalysis))
          return 0;
        if (canUseSmeWithInputStride(loadOp, axisInfoAnalysis, oldType))
          return 1;
        if (!hasSmeContiguousAccess(loadOp, axisInfoAnalysis, oldType))
          return 0;
        dfsFlag = false;
        useSmeFlag |=
            getUseSmeFlagFromPtr(loadOp.getPtr(), useSme, axisInfoAnalysis);
      } else if (isa<scf::ForOp>(beginOp)) {
        dfsFlag = false;
      } else {
        // Flash-attention fwd can have unary ops between dot operand and load.
        // Keep the v3.2 behavior: follow only unambiguous single-operand
        // chains.
        if (beginOp->getNumOperands() > 1)
          return 0;
        beginOp = beginOp->getOperand(0).getDefiningOp();
        if (!beginOp)
          break;
      }
    }
  } else if (dotOp->getParentOfType<FuncOp>()) {
    SetVector<Operation *> bwdSlices;
    (void)mlir::getBackwardSlice(dotOperand, &bwdSlices);
    // SME only applies to a global load that supplies this dot operand.
    // A chain-dot intermediate may have loads in its transitive backward
    // slice, but its value is produced by the preceding dot in registers.
    if (llvm::any_of(bwdSlices, [](Operation *op) { return isa<DotOp>(op); }))
      return 0;
    for (auto op : bwdSlices) {
      if (auto loadOp = dyn_cast<LoadOp>(op)) {
        if (!isOnlyUsedByDot(loadOp.getResult()))
          return 0;
        if (!hasSmeCompatibleMask(loadOp, axisInfoAnalysis))
          return 0;
        if (canUseSmeWithInputStride(loadOp, axisInfoAnalysis, oldType))
          return 1;
        if (!hasSmeContiguousAccess(loadOp, axisInfoAnalysis, oldType))
          return 0;
        useSmeFlag |=
            getUseSmeFlagFromPtr(loadOp.getPtr(), useSme, axisInfoAnalysis);
      }
      if (auto splatOp = dyn_cast<SplatOp>(op))
        if (splatOp->getParentOfType<FuncOp>() &&
            isa<BlockArgument>(splatOp->getOperand(0)) &&
            mlir::isa<PointerType>(splatOp->getOperand(0).getType()))
          useSmeFlag = 1 << dyn_cast<BlockArgument>(splatOp->getOperand(0))
                                .getArgNumber() &
                       useSme;
      if (auto addPtrOp = dyn_cast<AddPtrOp>(op))
        if (addPtrOp->getParentOfType<FuncOp>() &&
            isa<BlockArgument>(addPtrOp->getOperand(0)) &&
            mlir::isa<PointerType>(addPtrOp->getOperand(0).getType()))
          useSmeFlag = 1 << dyn_cast<BlockArgument>(addPtrOp->getOperand(0))
                                .getArgNumber() &
                       useSme;
    }
  }
  return useSmeFlag;
}
#endif

class BlockedToMMA : public mlir::OpRewritePattern<DotOp> {
  int computeCapability;
  mutable llvm::DenseMap<Operation *, unsigned> dotOpInstNs;
  unsigned useSme;
#ifdef __ILUVATAR__
  ModuleAxisInfoAnalysis &axisInfoAnalysis;
#endif

public:
#ifdef __ILUVATAR__
  BlockedToMMA(mlir::MLIRContext *context, int computeCapability, int benefit,
               unsigned useSme, ModuleAxisInfoAnalysis &axisInfoAnalysis)
      : OpRewritePattern<DotOp>(context, benefit),
        computeCapability(computeCapability), useSme(useSme),
        axisInfoAnalysis(axisInfoAnalysis) {}
#else
  BlockedToMMA(mlir::MLIRContext *context, int computeCapability, int benefit,
               unsigned useSme = 0)
      : OpRewritePattern<DotOp>(context, benefit),
        computeCapability(computeCapability), useSme(useSme) {}
#endif

  mlir::LogicalResult
  matchAndRewrite(triton::DotOp dotOp,
                  mlir::PatternRewriter &rewriter) const override {
    if (computeCapability < 70)
      return failure();
    // TODO: Check data-types and SM compatibility
    auto retType = dotOp.getType();
    if (!retType.getEncoding() ||
        mlir::isa<IluvatarMmaEncodingAttr>(retType.getEncoding()))
      return failure();

    Value a = dotOp.getA();
    Value b = dotOp.getB();
    auto oldAType = cast<RankedTensorType>(a.getType());
    auto oldBType = cast<RankedTensorType>(b.getType());
    auto oldRetType = cast<RankedTensorType>(dotOp.getType());

    // Enable F64 MMA only on SM80/SM90 with high performance F64 tensorcore.
    // Otherwise, fallback to F64 FMA for better performance.
    if ((oldAType.getElementType().isF64() ||
         oldBType.getElementType().isF64() ||
         oldRetType.getElementType().isF64()) &&
        !(computeCapability == 80 || computeCapability == 90)) {
      return failure();
    }

    auto mmaVersion = getMMAVersionSafe(computeCapability, dotOp);
    auto mmaResult =
        createMMAEncodingForDot(dotOp, rewriter, computeCapability, mmaVersion);
    if (!(mmaResult.versionMajor >= 1 && mmaResult.versionMajor <= 3))
      return failure();

    Operation *newDot = nullptr;
    bool aFromLoad = comesFromLoadOrBlockArg(a);
    bool bFromLoad = comesFromLoadOrBlockArg(b);

    if (mmaResult.versionMajor == 3) {
      auto eltType = cast<RankedTensorType>(a.getType()).getElementType();
      bool allowTranspose = eltType.isF16() || eltType.isBF16();
      if (!aFromLoad) {
        int bitwidth = getElementTypeOrSelf(a).getIntOrFloatBitWidth();
        a = convertDotOperandForMMA(a, 0, bitwidth, mmaResult.newRetType,
                                    rewriter);
      } else {
        a = getSharedMemoryMMAOperand(a, rewriter, 0, allowTranspose,
                                      /*isMMAv5Fp4Padded=*/false,
                                      /*forceTranspose=*/false, dotOp);
      }
      b = getSharedMemoryMMAOperand(b, rewriter, 1, allowTranspose,
                                    /*isMMAv5Fp4Padded=*/false,
                                    /*forceTranspose=*/false, dotOp);

      newDot = triton::nvidia_gpu::WarpGroupDotOp::create(
          rewriter, dotOp.getLoc(), mmaResult.newRetType, a, b,
          mmaResult.newAcc, nullptr, dotOp.getInputPrecision(),
          dotOp.getMaxNumImpreciseAcc(), false);
    } else {
#ifdef __ILUVATAR__
      int minBitwidth =
          std::min(getDotOperandBitWidth(a), getDotOperandBitWidth(b));
      unsigned aUseSme = getOperandUseSme(dotOp, 0, useSme, axisInfoAnalysis);
      unsigned bUseSme = getOperandUseSme(dotOp, 1, useSme, axisInfoAnalysis);
      a = convertDotOperandForMMA(a, 0, minBitwidth, mmaResult.newRetType,
                                  rewriter, aUseSme);
      b = convertDotOperandForMMA(b, 1, minBitwidth, mmaResult.newRetType,
                                  rewriter, bUseSme);
#endif
      newDot = DotOp::create(rewriter, dotOp.getLoc(), mmaResult.newRetType, a,
                             b, mmaResult.newAcc, dotOp.getInputPrecision(),
                             dotOp.getMaxNumImpreciseAcc());
    }

    rewriter.replaceOpWithNewOp<ConvertLayoutOp>(dotOp, dotOp.getType(),
                                                 newDot->getResult(0));
    return success();
  }
};

static bool canUseTwoCTAs(triton::DotOp dotOp) {
  RankedTensorType retType = dotOp.getType();
  auto retShapePerCTA = getShapePerCTA(retType);
  // TODO: we could support 2 CTAs matmul with numCTAs > 2.
  SmallVector<unsigned> splitNum = getCTASplitNum(retType.getEncoding());
  if (splitNum.size() != 2 || splitNum[0] != 2 || splitNum[1] != 1)
    return false;
  int m = retShapePerCTA[0];
  int n = retShapePerCTA[1];
  // minimum size supported by 2CTAs mmav5.
  if (m < 64 || n < 32)
    return false;
  Value b = dotOp.getB();
  // Skip convert layouts.
  while (auto cvtOp = b.getDefiningOp<ConvertLayoutOp>())
    b = cvtOp.getSrc();
  return llvm::isa_and_nonnull<triton::LoadOp, triton::DescriptorLoadOp,
                               triton::DescriptorGatherOp>(b.getDefiningOp());
}

static DistributedEncodingTrait
replaceCTALayout(DistributedEncodingTrait layout,
                 const triton::gpu::CTAEncodingAttr &newCTALayout) {
  if (auto blockedLayout = mlir::dyn_cast<BlockedEncodingAttr>(layout)) {
    return BlockedEncodingAttr::get(
        layout.getContext(), blockedLayout.getSizePerThread(),
        blockedLayout.getThreadsPerWarp(), blockedLayout.getWarpsPerCTA(),
        blockedLayout.getOrder(), newCTALayout);
  } else if (auto sliceLayout = mlir::dyn_cast<SliceEncodingAttr>(layout)) {
    return SliceEncodingAttr::get(
        layout.getContext(), sliceLayout.getDim(),
        replaceCTALayout(sliceLayout.getParent(), newCTALayout));
  } else {
    llvm::report_fatal_error("not implemented");
    return layout;
  }
}

static Value splitBOperand(Value b, mlir::PatternRewriter &rewriter) {
  OpBuilder::InsertionGuard g(rewriter);
  MLIRContext *ctx = b.getContext();
  while (auto cvtOp = b.getDefiningOp<ConvertLayoutOp>())
    b = cvtOp.getSrc();
  auto loadOp = b.getDefiningOp();
  assert((isa<triton::LoadOp, triton::DescriptorLoadOp,
              triton::DescriptorGatherOp>(loadOp)) &&
         "expected LoadOp");
  RankedTensorType bType = cast<RankedTensorType>(b.getType());
  auto currentLayout = cast<DistributedEncodingTrait>(bType.getEncoding());
  auto kBlock = StringAttr::get(ctx, "block");
  auto dims = standardOutDimNames(ctx, 2);
  auto newCTALayout =
      CTAEncodingAttr::get(ctx, LinearLayout({{kBlock, {{0, 1}}}}, dims));
  Attribute newLayout = replaceCTALayout(currentLayout, newCTALayout);
  rewriter.setInsertionPoint(loadOp);
  for (OpOperand &operand : loadOp->getOpOperands()) {
    auto tensorType = dyn_cast<RankedTensorType>(operand.get().getType());
    if (!tensorType)
      continue;
    Value newOperand = ConvertLayoutOp::create(
        rewriter, operand.get().getLoc(),
        tensorType.cloneWithEncoding(newLayout), operand.get());
    loadOp->setOperand(operand.getOperandNumber(), newOperand);
  }
  loadOp->getResult(0).setType(bType.cloneWithEncoding(newLayout));
  Value newB = loadOp->getResult(0);
  rewriter.setInsertionPointAfter(loadOp);
  auto cvt = ConvertLayoutOp::create(rewriter, b.getLoc(), bType, newB);
  rewriter.replaceAllUsesExcept(newB, cvt.getResult(), cvt);
  return newB;
}

class BlockedToMMAv5 : public mlir::OpRewritePattern<DotOp> {
  int computeCapability;

public:
  BlockedToMMAv5(mlir::MLIRContext *context, int computeCapability, int benefit)
      : OpRewritePattern<DotOp>(context, benefit),
        computeCapability(computeCapability) {}

  mlir::LogicalResult
  matchAndRewrite(triton::DotOp dotOp,
                  mlir::PatternRewriter &rewriter) const override {
    RankedTensorType oldRetType = dotOp.getType();
    if (!oldRetType.getEncoding() ||
        mlir::isa<NvidiaMmaEncodingAttr>(oldRetType.getEncoding()))
      return failure();

    // get MMA encoding for the given number of warps
    auto retShapePerCTA = getShapePerCTA(oldRetType);
    int numWarps = lookupNumWarps(dotOp);
    auto CTALayout = getCTALayout(oldRetType.getEncoding());

    int versionMajor = getMMAVersionSafe(computeCapability, dotOp);
    if (versionMajor != 5)
      return failure();
    Location loc = dotOp.getLoc();
    // operands
    Value a = dotOp.getA();
    Value b = dotOp.getB();
    if (std::min(computeOrigBitWidth(a), computeOrigBitWidth(b)) >= 32 &&
        dotOp.getInputPrecision() != InputPrecision::TF32)
      return failure();
    auto oldAType = dotOp.getA().getType();
    auto oldBType = dotOp.getB().getType();
    bool useTwoCTAs = canUseTwoCTAs(dotOp);
    if (useTwoCTAs) {
      b = splitBOperand(b, rewriter);
    }
    // TF32 transpose is only supported with 128 swizzle mode with 32B
    // atomicity. As we currently don't support this layout we disallow
    // transpose for TF32 inputs.
    bool allowTranspose = !dotOp.getA().getType().getElementType().isF32();
    a = getSharedMemoryMMAOperand(a, rewriter, 0, allowTranspose);
    b = getSharedMemoryMMAOperand(b, rewriter, 1, allowTranspose);
    MLIRContext *context = dotOp->getContext();
    auto instrShape = mmaVersionToInstrShape(
        versionMajor, retShapePerCTA, oldAType.getElementType(), numWarps);
    auto CTASplitNum = CTALayout.getCTASplitNum();
    auto bitwidth = oldRetType.getElementType().getIntOrFloatBitWidth();
    unsigned colStride = 32 / bitwidth;
    Attribute accEncoding = triton::nvidia_gpu::TensorMemoryEncodingAttr::get(
        context, instrShape[0], instrShape[1], colStride, CTASplitNum[0],
        CTASplitNum[1], useTwoCTAs);
    Attribute tensorMemorySpace =
        triton::nvidia_gpu::TensorMemorySpaceAttr::get(context);
    MemDescType accMemDescType =
        MemDescType::get(oldRetType.getShape(), oldRetType.getElementType(),
                         accEncoding, tensorMemorySpace,
                         /*mutableMemory=*/true);
    auto newDistributedEncoding = nvidia_gpu::getDefaultLayoutForTmemLdSt(
        accMemDescType, numWarps, CTALayout);
    auto newAccType = oldRetType.cloneWithEncoding(newDistributedEncoding);
    Value cvtAcc =
        ConvertLayoutOp::create(rewriter, loc, newAccType, dotOp.getOperand(2));
    auto tokType = rewriter.getType<AsyncTokenType>();
    auto acc = triton::nvidia_gpu::TMEMAllocOp::create(
        rewriter, loc, accMemDescType, tokType, cvtAcc);
    auto vTrue = arith::ConstantIntOp::create(rewriter, dotOp.getLoc(), 1, 1);
    auto mma = triton::nvidia_gpu::TCGen5MMAOp::create(
        rewriter, loc, tokType, a, b, acc, acc.getToken(), /*useD=*/vTrue,
        /*pred=*/vTrue);
    mma.setTwoCtas(useTwoCTAs);

    auto ld = triton::nvidia_gpu::TMEMLoadOp::create(
        rewriter, loc, newAccType, tokType, acc, /*dep=*/mma.getToken());
    rewriter.replaceOpWithNewOp<ConvertLayoutOp>(dotOp, oldRetType, ld);
    return success();
  }
};

Value addSmemStageToScaleLoad(Value scale, mlir::PatternRewriter &rewriter) {
  /*
    Rewrite load(scale) -> local_load(local_alloc(load(scale))).
    This function does not add anything to the final IR when num_stages > 1,
    but it makes it easy to apply TMEM copy rewriting later.

    Since scales are stored in TMEM for MMAv5 scaled dot, loading of scales do
    not needs to be put into SMEM. But in practice, the software pipeliner puts
    loading of scales into multi-buffered SMEM. At that point, the SMEM
    allocation created here is eliminated.
   */
  OpBuilder::InsertionGuard g(rewriter);
  auto op = scale.getDefiningOp();
  Operation *loadConsumer = nullptr;

  if (!op)
    return scale;

  while (!isa<LoadOp, DescriptorLoadOp>(op)) {
    if (auto reshape = dyn_cast<ReshapeOp>(op)) {
      op = reshape.getSrc().getDefiningOp();
      loadConsumer = reshape;
    } else if (auto trans = dyn_cast<TransOp>(op)) {
      op = trans.getSrc().getDefiningOp();
      loadConsumer = trans;
    } else if (auto cvt = dyn_cast<ConvertLayoutOp>(op)) {
      op = cvt.getSrc().getDefiningOp();
      loadConsumer = cvt;
    } else {
      // Unrecognized pattern, bail out. In practice, this implies that MMA
      // pipelining will not apply to the scaled dot op, since scales will not
      // be in passed through SMEM to tc_gen5_mma_scaled.
      return scale;
    }
  }

  auto scaleAfterLoad = op->getResult(0);
  auto scaleSmemAlloc =
      getSharedMemoryScale(scaleAfterLoad, rewriter, op->getLoc());

  rewriter.setInsertionPointAfterValue(scaleSmemAlloc);
  auto localLoad = LocalLoadOp::create(
      rewriter, op->getLoc(), scaleAfterLoad.getType(), scaleSmemAlloc);

  rewriter.replaceAllUsesExcept(scaleAfterLoad, localLoad.getResult(),
                                scaleSmemAlloc);

  if (loadConsumer) {
    return scale;
  } else {
    return localLoad;
  }
}

class ScaledBlockedToMMA : public mlir::OpRewritePattern<triton::DotScaledOp> {
  int computeCapability;

public:
  ScaledBlockedToMMA(mlir::MLIRContext *context, int computeCapability,
                     int benefit)
      : mlir::OpRewritePattern<triton::DotScaledOp>(context, benefit),
        computeCapability(computeCapability) {}

  mlir::LogicalResult
  matchAndRewrite(triton::DotScaledOp dotOp,
                  mlir::PatternRewriter &rewriter) const override {
    if (computeCapability != 120)
      return failure();

    auto numCTAs = lookupNumCTAs(rewriter);
    if (numCTAs != 1) {
      return failure();
    }
    // Skip if any scale is missing. This pattern requires both scales.
    if (!dotOp.getAScale() || !dotOp.getBScale())
      return failure();

    auto aScaleType = dotOp.getAScale().getType();
    auto bScaleType = dotOp.getBScale().getType();

    if (mlir::isa<LinearEncodingAttr>(aScaleType.getEncoding()) ||
        mlir::isa<LinearEncodingAttr>(bScaleType.getEncoding())) {
      return failure();
    }
    auto aElemType = dotOp.getAElemType();
    auto bElemType = dotOp.getBElemType();
    auto isFP8 = [&](ScaleDotElemType elemType) -> bool {
      return elemType == ScaleDotElemType::E4M3 ||
             elemType == ScaleDotElemType::E5M2;
    };
    auto isFP4 = [&](ScaleDotElemType elemType) -> bool {
      return elemType == ScaleDotElemType::E2M1;
    };
    // mixed precision is not supported
    if (isFP8(aElemType) && isFP4(bElemType) ||
        isFP4(aElemType) && isFP8(bElemType)) {
      return failure();
    }

    auto scaleElemType = dotOp.getAScale().getType().getElementType();
    if (scaleElemType != dotOp.getBScale().getType().getElementType()) {
      return failure();
    }

    // Common MMA encoding creation
    auto mmaResult =
        createMMAEncodingForDot(dotOp, rewriter, computeCapability, 2);

    // Operand processing
    Value a = dotOp.getA();
    Value b = dotOp.getB();
    auto oldAType = cast<RankedTensorType>(a.getType());
    auto oldBType = cast<RankedTensorType>(b.getType());

    Operation *newDot = nullptr;

    // ScaledBlockedToMMA logic
    int bitwidthA = oldAType.getElementType().getIntOrFloatBitWidth();
    int bitwidthB = oldBType.getElementType().getIntOrFloatBitWidth();
    int minBitwidth = std::min(bitwidthA, bitwidthB);

    Value newA = convertDotOperandForMMA(a, 0, minBitwidth,
                                         mmaResult.newRetType, rewriter);
    Value newB = convertDotOperandForMMA(b, 1, minBitwidth,
                                         mmaResult.newRetType, rewriter);
    const auto mmaWarps = mmaResult.mmaEnc.getWarpsPerCTA(); // [wM, wN]
    // Convert scales to Linear layout
    auto convertScale = [&](Value scale, int opIdx) -> Value {
      auto ty = cast<RankedTensorType>(scale.getType());
      SmallVector<int64_t> shape = llvm::to_vector(ty.getShape());
      MLIRContext *ctx = ty.getContext();
      auto blocked = cast<triton::gpu::BlockedEncodingAttr>(ty.getEncoding());

      auto ll = triton::gpu::getSM120DotScaledScaleLayout(
          ctx, shape, opIdx, mmaWarps, blocked.getCTALayout());
      auto newEnc = triton::gpu::LinearEncodingAttr::get(ctx, ll);
      auto newTy = RankedTensorType::get(shape, ty.getElementType(), newEnc);
      return ConvertLayoutOp::create(rewriter, scale.getLoc(), newTy, scale);
    };
    Value aScale = convertScale(dotOp.getAScale(), /*opIdx=*/0);
    Value bScale = convertScale(dotOp.getBScale(), /*opIdx=*/1);

    newDot = triton::DotScaledOp::create(
        rewriter, dotOp.getLoc(), mmaResult.newRetType, newA, newB,
        mmaResult.newAcc, aScale, bScale, dotOp.getAElemType(),
        dotOp.getBElemType(), dotOp.getFastMath(), dotOp.getLhsKPack(),
        dotOp.getRhsKPack());
    rewriter.replaceOpWithNewOp<ConvertLayoutOp>(dotOp, dotOp.getType(),
                                                 newDot->getResult(0));
    return success();
  }
};

class ScaledBlockedToMMAv5
    : public mlir::OpRewritePattern<triton::DotScaledOp> {
  int computeCapability;

public:
  ScaledBlockedToMMAv5(mlir::MLIRContext *context, int computeCapability,
                       int benefit)
      : mlir::OpRewritePattern<triton::DotScaledOp>(context, benefit),
        computeCapability(computeCapability) {}

  mlir::LogicalResult
  matchAndRewrite(triton::DotScaledOp dotOp,
                  mlir::PatternRewriter &rewriter) const override {
    RankedTensorType oldRetType = dotOp.getType();
    if (!oldRetType.getEncoding() ||
        mlir::isa<NvidiaMmaEncodingAttr>(oldRetType.getEncoding()))
      return failure();

    if (dotOp.getAScale() == nullptr || dotOp.getBScale() == nullptr) {
      return failure();
    }

    // get MMA encoding for the given number of warps
    auto retShapePerCTA = getShapePerCTA(oldRetType);
    int numWarps = lookupNumWarps(dotOp);
    auto CTALayout = getCTALayout(oldRetType.getEncoding());
    if ((computeCapability) / 10 != 10)
      return failure();
    if (numWarps != 4 && numWarps != 8)
      return failure();
    if (retShapePerCTA[0] < 128 || retShapePerCTA[1] < 16)
      return failure();
    Location loc = dotOp.getLoc();
    // operands
    Value a = dotOp.getA();
    Value b = dotOp.getB();

    bool IsAMixedPrecFp4 = false;
    bool IsBMixedPrecFp4 = false;
    bool isAFP4 = dotOp.getAElemType() == ScaleDotElemType::E2M1;
    bool isBFP4 = dotOp.getBElemType() == ScaleDotElemType::E2M1;

    if (dotOp.getAElemType() != dotOp.getBElemType()) {
      if (isAFP4)
        IsAMixedPrecFp4 = true;
      else if (isBFP4)
        IsBMixedPrecFp4 = true;
    }
    // If we use txgen05.mma.kind.mxf864 we need to padd the fp4 operands:
    // https://docs.nvidia.com/cuda/parallel-thread-execution/#tcgen05-packing-formats-mxf8f6f4-smem
    bool isMMAv5Fp4PaddedLhs = IsAMixedPrecFp4 || !dotOp.getLhsKPack();
    bool isMMAv5Fp4PaddedRhs = IsBMixedPrecFp4 || !dotOp.getRhsKPack();
    // For mixed-precision fp4 operands, set allowTranspose = false, to force
    // the packed axis, K, to be contiguous in SMEM
    a = getSharedMemoryMMAOperand(a, rewriter, 0,
                                  /*allowTranspose=*/!isAFP4,
                                  /*isMMAv5Fp4Padded=*/isMMAv5Fp4PaddedLhs,
                                  /*forceTranspose=*/!dotOp.getLhsKPack(),
                                  dotOp);
    b = getSharedMemoryMMAOperand(b, rewriter, 1,
                                  /*allowTranspose=*/!isBFP4,
                                  /*isMMAv5Fp4Padded=*/isMMAv5Fp4PaddedRhs,
                                  /*forceTranspose=*/!dotOp.getRhsKPack(),
                                  dotOp);

    MLIRContext *context = dotOp->getContext();
    unsigned m = 128;
    unsigned n = retShapePerCTA[1] >= 256 ? 256 : retShapePerCTA[1];

    auto CTASplitNum = CTALayout.getCTASplitNum();
    auto bitwidth = oldRetType.getElementType().getIntOrFloatBitWidth();
    unsigned colStride = 32 / bitwidth;
    Attribute accEncoding = triton::nvidia_gpu::TensorMemoryEncodingAttr::get(
        context, m, n, colStride, CTASplitNum[0], CTASplitNum[1], false);
    Attribute tensorMemorySpace =
        triton::nvidia_gpu::TensorMemorySpaceAttr::get(context);
    MemDescType accMemDescType =
        MemDescType::get(oldRetType.getShape(), oldRetType.getElementType(),
                         accEncoding, tensorMemorySpace,
                         /*mutableMemory=*/true);
    auto newDistributedEncoding = nvidia_gpu::getDefaultLayoutForTmemLdSt(
        accMemDescType, numWarps, CTALayout);
    auto newAccType = oldRetType.cloneWithEncoding(newDistributedEncoding);
    Value cvtAcc =
        ConvertLayoutOp::create(rewriter, loc, newAccType, dotOp.getOperand(2));
    auto tokType = rewriter.getType<AsyncTokenType>();
    auto acc = triton::nvidia_gpu::TMEMAllocOp::create(
        rewriter, loc, accMemDescType, tokType, cvtAcc);

    RankedTensorType oldScaleAType = dotOp.getAScale().getType();
    RankedTensorType oldScaleBType = dotOp.getBScale().getType();

    Attribute scaleEncoding =
        triton::nvidia_gpu::TensorMemoryScalesEncodingAttr::get(
            context, CTASplitNum[0], CTASplitNum[1]);
    MemDescType scaleAType = triton::gpu::MemDescType::get(
        oldScaleAType.getShape(), oldScaleAType.getElementType(), scaleEncoding,
        tensorMemorySpace,
        /*mutableMemory=*/false);
    MemDescType scaleBType = triton::gpu::MemDescType::get(
        oldScaleBType.getShape(), oldScaleBType.getElementType(), scaleEncoding,
        tensorMemorySpace,
        /*mutableMemory=*/false);
    Attribute scaleALayout = nvidia_gpu::getDefaultLayoutForTmemLdSt(
        scaleAType, numWarps, getCTALayout(oldScaleAType.getEncoding()));
    Attribute scaleBLayout = nvidia_gpu::getDefaultLayoutForTmemLdSt(
        scaleBType, numWarps, getCTALayout(oldScaleBType.getEncoding()));
    RankedTensorType newScaleAType =
        oldScaleAType.cloneWithEncoding(scaleALayout);
    RankedTensorType newScaleBType =
        oldScaleBType.cloneWithEncoding(scaleBLayout);

    auto lhsScale = addSmemStageToScaleLoad(dotOp.getAScale(), rewriter);
    auto rhsScale = addSmemStageToScaleLoad(dotOp.getBScale(), rewriter);

    Value newScaleA =
        ConvertLayoutOp::create(rewriter, loc, newScaleAType, lhsScale);
    Value newScaleB =
        ConvertLayoutOp::create(rewriter, loc, newScaleBType, rhsScale);

    // We don't need to track memory dependencies for the scale operands since
    // they are not pipelined.
    auto scaleA = triton::nvidia_gpu::TMEMAllocOp::create(
        rewriter, loc, scaleAType, /*token=*/Type(), newScaleA);
    auto scaleB = triton::nvidia_gpu::TMEMAllocOp::create(
        rewriter, loc, scaleBType, /*token=*/Type(), newScaleB);

    auto vTrue = arith::ConstantIntOp::create(rewriter, dotOp.getLoc(), 1, 1);
    auto mmaOp = triton::nvidia_gpu::TCGen5MMAScaledOp::create(
        rewriter, loc, tokType, a, b, acc.getResult(), acc.getToken(),
        scaleA.getResult(), scaleB.getResult(), dotOp.getAElemType(),
        dotOp.getBElemType(),
        /*useD=*/vTrue, /*pred=*/vTrue);

    auto ld = triton::nvidia_gpu::TMEMLoadOp::create(
        rewriter, loc, newAccType, tokType, acc, mmaOp.getToken());
    rewriter.replaceOpWithNewOp<ConvertLayoutOp>(dotOp, oldRetType, ld);
    return success();
  }
};
} // namespace

static Value promoteOperand(OpBuilder &builder, Location loc, Value operand,
                            Type promotedType) {
  Type tensorPromotedType = cast<RankedTensorType>(operand.getType())
                                .cloneWith(std::nullopt, promotedType);
  Type operandElType =
      cast<RankedTensorType>(operand.getType()).getElementType();
  if (type::isFloat8(operandElType)) {
    // Recompute dot encoding: fp8 kWidth=4 becomes f16 kWidth=2 after promotion
    // to get correct LL for f16.
    Value promoted =
        FpToFpOp::create(builder, loc, tensorPromotedType, operand);
    auto operandType = cast<RankedTensorType>(operand.getType());
    if (auto dotEnc =
            dyn_cast<DotOperandEncodingAttr>(operandType.getEncoding())) {
      auto promotedEncoding = DotOperandEncodingAttr::get(
          operand.getContext(), dotEnc.getOpIdx(), dotEnc.getParent(),
          promotedType, dotEnc.getUseSme());
      auto promotedDotType = cast<RankedTensorType>(tensorPromotedType)
                                 .cloneWithEncoding(promotedEncoding);
      promoted =
          ConvertLayoutOp::create(builder, loc, promotedDotType, promoted);
    }
    return promoted;
  }
  return arith::ExtFOp::create(builder, loc, tensorPromotedType, operand);
}

static bool mmav2SupportsFp8Operands(int computeCapability) {
  // promote operands for sm < 89 since fp8 mma is not natively supported
  // although PTX instructions for mma v2 w/ fp8 operands exist for sm90 and
  // sm100, they are emulated as fp16 upcasts + fp16 HMMA in SASS. sm120 has
  // hardware support for fp8 operands w/ mmav2.
  return computeCapability == 89 || computeCapability == 120;
}

// promote operands of dot op if the existing combination is not natively
// supported.
static void decomposeMixedModeDotOp(ModuleOp mod, int computeCapability) {
  mod.walk([=](DotOp dotOp) -> void {
    auto D = dotOp.getD();
    OpBuilder builder(dotOp);
    Type AElType = dotOp.getA().getType().getElementType();
    Type promoteType;
    IluvatarMmaEncodingAttr mmaLayout =
        dyn_cast<IluvatarMmaEncodingAttr>(D.getType().getEncoding());
    if (mmaLayout) {
      bool isNativeFP8 = llvm::isa<Float8E5M2Type, Float8E4M3FNType>(AElType);
      // promote to f16 unless there's hardware support for fp8 operands
      if (!isNativeFP8)
        return;
      promoteType = builder.getF16Type();
    } else {
      // FMA case.
      Type AElType = dotOp.getA().getType().getElementType();
      Type DElType = D.getType().getElementType();
      if (AElType == DElType)
        return;
      promoteType = DElType;
    }
    Location loc = dotOp.getLoc();
    Value promotedA = promoteOperand(builder, loc, dotOp.getA(), promoteType);
    Value promotedB = promoteOperand(builder, loc, dotOp.getB(), promoteType);
    dotOp.setOperand(0, promotedA);
    dotOp.setOperand(1, promotedB);
  });
}

// Transpose scaled_dot ops that have a scale on lhs.
static void transposeDotOp(DotScaledOp dotOp) {
  OpBuilder builder(dotOp);
  Value lhs = dotOp.getA();
  std::array<int, 2> transOrder = {1, 0};
  Value lhsTransposed = TransOp::create(builder, lhs.getLoc(), lhs, transOrder);
  Value rhs = dotOp.getB();
  Value rhsTransposed = TransOp::create(builder, rhs.getLoc(), rhs, transOrder);
  Value c = dotOp.getC();
  Value cTransposed = TransOp::create(builder, c.getLoc(), c, transOrder);
  Value result = DotScaledOp::create(
      builder, dotOp.getLoc(), cTransposed.getType(), rhsTransposed,
      lhsTransposed, cTransposed, dotOp.getBScale(), dotOp.getAScale(),
      dotOp.getBElemType(), dotOp.getAElemType(), dotOp.getFastMath());
  Operation *transposedResult =
      TransOp::create(builder, result.getLoc(), result, transOrder);
  dotOp.replaceAllUsesWith(transposedResult);
  dotOp.erase();
}

static void transposeDots(ModuleOp m) {
  // TODO: extend to regular dot when it is profitable. For instance when we may
  // want to use rhs from register for mmav3.
  SmallVector<DotScaledOp> toTranspose;
  m.walk([&](DotScaledOp dotOp) -> void {
    if (dotOp.getAScale() == nullptr && dotOp.getBScale() != nullptr)
      toTranspose.push_back(dotOp);
  });
  for (DotScaledOp dotOp : toTranspose) {
    transposeDotOp(dotOp);
  }
}

#define GEN_PASS_DEF_TRITONGPUACCELERATEMATMUL
#include "triton/Dialect/TritonGPU/Transforms/Passes.h.inc"

class TritonGPUAccelerateMatmulPass
    : public impl::TritonGPUAccelerateMatmulBase<
          TritonGPUAccelerateMatmulPass> {
public:
  using impl::TritonGPUAccelerateMatmulBase<
      TritonGPUAccelerateMatmulPass>::TritonGPUAccelerateMatmulBase;

  void runOnOperation() override {
    MLIRContext *context = &getContext();
    ModuleOp m = getOperation();

    auto computeCapability = getNVIDIAComputeCapability(m);
    // We could do this generically if we manage to improve the heuristics
    // reverted in these two PRs https://github.com/triton-lang/triton/pull/5834
    // https://github.com/triton-lang/triton/pull/5837
    transposeDots(m);

    mlir::RewritePatternSet patterns(context);
    constexpr int benefitDefault = 1;
    constexpr int benefitMMAv5 = 10;
    constexpr int benefitSM120 = 10;

#ifdef __ILUVATAR__
    ModuleAxisInfoAnalysis axisInfoAnalysis(m);
    patterns.add<BlockedToMMA>(context, computeCapability, benefitDefault,
                               this->useSme, axisInfoAnalysis);
#else
    patterns.add<BlockedToMMA>(context, computeCapability, benefitDefault,
                               this->useSme);
#endif
    patterns.add<ScaledBlockedToMMA>(context, computeCapability, benefitSM120);
    populateDecomposeScaledBlockedPatterns(patterns, benefitDefault);
    patterns.add<BlockedToMMAv5, ScaledBlockedToMMAv5>(
        context, computeCapability, benefitMMAv5);

    if (applyPatternsGreedily(m, std::move(patterns)).failed()) {
      signalPassFailure();
    }
    // Now that we have picked the mma type, decompose dot that are not natively
    // supported.
    decomposeMixedModeDotOp(m, computeCapability);
  }
};

} // namespace gpu
} // namespace triton
} // namespace mlir
