
# Messages from "go new"


# Messages from "go analyze"

# Info: Branching solution 'top.v2' at state 'new' (PRJ-2)
top.v2
go libraries
# Info: Starting transformation 'analyze' on solution 'top.v2' (SOL-8)
Front End called with arguments: -- /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/03_multi_blks/decimator.h /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/03_multi_blks/fir.h /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/03_multi_blks/top.h (CIN-69)
Edison Design Group C++/C Front End - Version 6.3 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'top::run' (CIN-6)
Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'top.v2': elapsed time 15.07 seconds, memory usage 1647492kB, peak memory usage 1647492kB (SOL-9)

# Messages from "go compile"

# Info: Starting transformation 'compile' on solution 'top.v2' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'top' specified by directive (CIN-52)
Inlining member function 'top::top' on object '' (CIN-64)
Inlining member function 'fir::fir' on object '' (CIN-64)
Synthesizing method 'fir::run' (CIN-13)
Inlining member function 'fir::run' on object '' (CIN-64)
Inlining routine 'operator>><19, true>' (CIN-14)
Optimizing block '/fir' ... (CIN-4)
INOUT port 'input' is only used as an input. (OPT-10)
INOUT port 'coeffs' is only used as an input. (OPT-10)
INOUT port 'output' is only used as an output. (OPT-11)
# Info: Partition '/fir/constructor' is found empty and is optimized away. (OPT-12)
Loop '/fir/run/SHIFT' iterated at most 8 times. (LOOP-2)
Loop '/fir/run/MAC' iterated at most 8 times. (LOOP-2)
Creating instance '/top/block0' of C Hierarchy 'fir' (CIN-204)
Creating instance '/top/block1' of C Hierarchy 'fir' (CIN-204)
Inlining member function 'decimator::decimator' on object '' (CIN-64)
Synthesizing method 'decimator::run' (CIN-13)
Inlining member function 'decimator::run' on object '' (CIN-64)
Optimizing block '/decimator' ... (CIN-4)
INOUT port 'din' is only used as an input. (OPT-10)
INOUT port 'dout' is only used as an output. (OPT-11)
# Info: Partition '/decimator/constructor' is found empty and is optimized away. (OPT-12)
Creating instance '/top/block2' of C Hierarchy 'decimator' (CIN-204)
Synthesizing method 'top::run' (CIN-13)
Inlining member function 'top::run' on object '' (CIN-64)
Optimizing block '/top' ... (CIN-4)
INOUT port 'din' is only used as an input. (OPT-10)
INOUT port 'coeffs' is only used as an input. (OPT-10)
INOUT port 'dout' is only used as an output. (OPT-11)
# Info: Partition '/top/constructor' is found empty and is optimized away. (OPT-12)
Design 'top' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Info: CDesignChecker Shell script written to '/home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/03_multi_blks/Catapult/top.v2/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'top.v2': elapsed time 9.88 seconds, memory usage 1647492kB, peak memory usage 1647492kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 53, Real ops = 6, Vars = 20 (SOL-21)

# Messages from "go libraries"

# Info: Starting transformation 'libraries' on solution 'top.v2' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Completed transformation 'libraries' on solution 'top.v2': elapsed time 0.55 seconds, memory usage 1647492kB, peak memory usage 1647492kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 53, Real ops = 6, Vars = 20 (SOL-21)

# Messages from "go assembly"

go assembly
# Info: Starting transformation 'assembly' on solution 'top.v2' (SOL-8)
# Info: Partition '/top/run' is found empty and is optimized away. (OPT-12)
Variable '/top/coeffs' connected to multiple blocks (ASM-35)
# Info: Completed transformation 'assembly' on solution 'top.v2': elapsed time 0.93 seconds, memory usage 1647492kB, peak memory usage 1647492kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 53, Real ops = 8, Vars = 23 (SOL-21)

# Messages from "go architect"

directive set /top/fir/run/main -PIPELINE_INIT_INTERVAL 1
/top/fir/run/main/PIPELINE_INIT_INTERVAL 1
directive set /top/fir/run/SHIFT -UNROLL yes
/top/fir/run/SHIFT/UNROLL yes
directive set /top/fir/run/MAC -UNROLL yes
/top/fir/run/MAC/UNROLL yes
go allocate
# Info: Starting transformation 'loops' on solution 'top.v2' (SOL-8)
Loop '/top/decimator/run/main' is left rolled. (LOOP-4)
Loop '/top/fir/run/SHIFT' is being fully unrolled (8 times). (LOOP-7)
Loop '/top/fir/run/MAC' is being fully unrolled (8 times). (LOOP-7)
Loop '/top/fir/run/main' is left rolled. (LOOP-4)
# Info: Completed transformation 'loops' on solution 'top.v2': elapsed time 0.38 seconds, memory usage 1647492kB, peak memory usage 1647492kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 74, Real ops = 12, Vars = 30 (SOL-21)
# Info: Starting transformation 'memories' on solution 'top.v2' (SOL-8)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'din' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'input' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'output' (HIER-22)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'din' (HIER-22)
# Info: Completed transformation 'memories' on solution 'top.v2': elapsed time 0.25 seconds, memory usage 1647492kB, peak memory usage 1647492kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 64, Real ops = 12, Vars = 30 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'top.v2' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'top.v2': elapsed time 0.05 seconds, memory usage 1647492kB, peak memory usage 1647492kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 64, Real ops = 12, Vars = 30 (SOL-21)
# Info: Starting transformation 'architect' on solution 'top.v2' (SOL-8)
Design 'top' contains '21' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'top.v2': elapsed time 0.27 seconds, memory usage 1647492kB, peak memory usage 1647492kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 101, Real ops = 21, Vars = 37 (SOL-21)

# Messages from "go allocate"

# Info: Starting transformation 'allocate' on solution 'top.v2' (SOL-8)
Performing concurrent resource allocation and scheduling on '/top/decimator/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/top/decimator/run/main' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/top/decimator/run/run:rlp' (1 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/top/decimator/run' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL '/top/decimator/run': Latency = 1, Area (Datapath, Register, Total) = 26.59, 19.15, 45.74 (CRAAS-11)
At least one feasible schedule exists. (CRAAS-9)
# Info: Final schedule of SEQUENTIAL '/top/decimator/run': Latency = 1, Area (Datapath, Register, Total) = 13.23, 19.15, 32.38 (CRAAS-12)
Resource allocation and scheduling done. (CRAAS-2)
Performing concurrent resource allocation and scheduling on '/top/fir/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/top/fir/run/main' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/top/fir/run/run:rlp' (1 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/top/fir/run' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL '/top/fir/run': Latency = 1, Area (Datapath, Register, Total) = 6560.16, 357.50, 6917.67 (CRAAS-11)
At least one feasible schedule exists. (CRAAS-9)
# Info: Final schedule of SEQUENTIAL '/top/fir/run': Latency = 1, Area (Datapath, Register, Total) = 2808.71, 357.50, 3166.21 (CRAAS-12)
Resource allocation and scheduling done. (CRAAS-2)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'connect0' overriding computed fifo_depth of 1 (HIER-35)
# Info: Applying user-supplied FIFO_DEPTH constraint of 0 to channel 'connect1' overriding computed fifo_depth of 1 (HIER-35)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'top.v2': elapsed time 0.55 seconds, memory usage 1647492kB, peak memory usage 1647492kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 101, Real ops = 21, Vars = 37 (SOL-21)

# Messages from "go schedule"

go extract
# Info: Starting transformation 'schedule' on solution 'top.v2' (SOL-8)
Performing concurrent resource allocation and scheduling on '/top/decimator/run' (CRAAS-1)
Performing concurrent resource allocation and scheduling on '/top/fir/run' (CRAAS-1)
Global signal 'input:rsc.rdy' added to design 'fir' for component 'input:rsci' (LIB-3)
Global signal 'input:rsc.vld' added to design 'fir' for component 'input:rsci' (LIB-3)
Global signal 'input:rsc.dat' added to design 'fir' for component 'input:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'input:rsc' (SCHD-46)
Global signal 'output:rsc.rdy' added to design 'fir' for component 'output:rsci' (LIB-3)
Global signal 'output:rsc.vld' added to design 'fir' for component 'output:rsci' (LIB-3)
Global signal 'output:rsc.dat' added to design 'fir' for component 'output:rsci' (LIB-3)
Global signal 'din:rsc.rdy' added to design 'decimator' for component 'din:rsci' (LIB-3)
Global signal 'din:rsc.vld' added to design 'decimator' for component 'din:rsci' (LIB-3)
Global signal 'din:rsc.dat' added to design 'decimator' for component 'din:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'din:rsc' (SCHD-46)
Global signal 'dout:rsc.rdy' added to design 'decimator' for component 'dout:rsci' (LIB-3)
Global signal 'dout:rsc.vld' added to design 'decimator' for component 'dout:rsci' (LIB-3)
Global signal 'dout:rsc.dat' added to design 'decimator' for component 'dout:rsci' (LIB-3)
# Info: Loop '/top/fir/run/main' is pipelined with initiation interval 1 and no flushing (SCHD-43)
Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'top.v2': elapsed time 4.80 seconds, memory usage 1646872kB, peak memory usage 1647492kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 293, Real ops = 47, Vars = 183 (SOL-21)

# Messages from "go dpfsm"

# Info: Starting transformation 'dpfsm' on solution 'top.v2' (SOL-8)
Performing FSM extraction... (FSM-1)
# Info: Completed transformation 'dpfsm' on solution 'top.v2': elapsed time 0.99 seconds, memory usage 1646872kB, peak memory usage 1647492kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 247, Real ops = 69, Vars = 179 (SOL-21)

# Messages from "go extract"

# Info: Starting transformation 'instance' on solution 'top.v2' (SOL-8)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'top.v2': elapsed time 1.58 seconds, memory usage 1646872kB, peak memory usage 1647492kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 247, Real ops = 69, Vars = 228 (SOL-21)
# Info: Starting transformation 'extract' on solution 'top.v2' (SOL-8)
Report written to file 'rtl.rpt'
Generating scverify_top.cpp ()
Generating SCVerify ccs_wrapper_top.vhdl ()
Netlist written to file 'rtl.vhdl' (NET-4)
generate concat
order file name is: rtl.vhdl_order.txt
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
Add dependent file: ./rtl.vhdl
Finished writing concatenated file: /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/03_multi_blks/Catapult/top.v2/concat_rtl.vhdl
order file name is: rtl.vhdl_order_sim.txt
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.vhd
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.vhd
Add dependent file: ./rtl.vhdl
Finished writing concatenated simulation file: /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/03_multi_blks/Catapult/top.v2/concat_sim_rtl.vhdl
Generating SCVerify testbench files
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
Generating SCVerify ccs_wrapper_top.v ()
Netlist written to file 'rtl.v' (NET-4)
generate concat
order file name is: rtl.v_order.txt
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: ./rtl.v
Finished writing concatenated file: /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/03_multi_blks/Catapult/top.v2/concat_rtl.v
order file name is: rtl.v_order_sim.txt
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
Add dependent file: /home/raid7_4/raid1_1/linux/mentor/Catapult/2023.2/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: ./rtl.v
Finished writing concatenated simulation file: /home/raid7_2/user12/r12016/asoc/lab2/lab1_fir/03_multi_blks/Catapult/top.v2/concat_sim_rtl.v
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Info: Completed transformation 'extract' on solution 'top.v2': elapsed time 10.95 seconds, memory usage 1646872kB, peak memory usage 1647492kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 247, Real ops = 69, Vars = 179 (SOL-21)
