<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU_PPL_INT\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU_PPL_INT\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>F:\Project\Sipeed\FPGA\Tang_Primer\CPU\CPU_PPL_INT\src\top.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Sep 15 20:04:38 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7432</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5898</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>39.317(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>11.603</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_55_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.399</td>
</tr>
<tr>
<td>2</td>
<td>11.608</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_61_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.394</td>
</tr>
<tr>
<td>3</td>
<td>11.759</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_60_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.243</td>
</tr>
<tr>
<td>4</td>
<td>11.769</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_63_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.233</td>
</tr>
<tr>
<td>5</td>
<td>11.769</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_62_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.233</td>
</tr>
<tr>
<td>6</td>
<td>11.774</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_59_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.228</td>
</tr>
<tr>
<td>7</td>
<td>11.787</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_58_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.215</td>
</tr>
<tr>
<td>8</td>
<td>11.823</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/LED/input_buf/buff_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.179</td>
</tr>
<tr>
<td>9</td>
<td>11.855</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_57_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.147</td>
</tr>
<tr>
<td>10</td>
<td>11.865</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_33_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.137</td>
</tr>
<tr>
<td>11</td>
<td>11.869</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_56_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.133</td>
</tr>
<tr>
<td>12</td>
<td>11.879</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_53_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.124</td>
</tr>
<tr>
<td>13</td>
<td>11.884</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_51_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>25.119</td>
</tr>
<tr>
<td>14</td>
<td>12.035</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_49_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>24.967</td>
</tr>
<tr>
<td>15</td>
<td>12.045</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_47_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>24.957</td>
</tr>
<tr>
<td>16</td>
<td>12.063</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_45_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>24.939</td>
</tr>
<tr>
<td>17</td>
<td>12.069</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_28_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>24.933</td>
</tr>
<tr>
<td>18</td>
<td>12.073</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_35_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>24.929</td>
</tr>
<tr>
<td>19</td>
<td>12.126</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_43_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>24.876</td>
</tr>
<tr>
<td>20</td>
<td>12.155</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_39_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>24.848</td>
</tr>
<tr>
<td>21</td>
<td>12.167</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_56_1_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>24.835</td>
</tr>
<tr>
<td>22</td>
<td>12.177</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_53_1_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>24.825</td>
</tr>
<tr>
<td>23</td>
<td>12.196</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_60_1_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>24.807</td>
</tr>
<tr>
<td>24</td>
<td>12.197</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/RAM/data_mem/ram_ram_62_1_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>24.806</td>
</tr>
<tr>
<td>25</td>
<td>12.206</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
<td>BUS/UART/tx/data_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>24.796</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.425</td>
<td>BUS/UART/rx/cycle_cnt_0_s0/Q</td>
<td>BUS/UART/rx/cycle_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>BUS/UART/rx/cycle_cnt_6_s0/Q</td>
<td>BUS/UART/rx/cycle_cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>BUS/UART/rx/cycle_cnt_8_s0/Q</td>
<td>BUS/UART/rx/cycle_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>BUS/UART/rx/cycle_cnt_12_s0/Q</td>
<td>BUS/UART/rx/cycle_cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>BUS/UART/rx/cycle_cnt_14_s0/Q</td>
<td>BUS/UART/rx/cycle_cnt_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>BUS/UART/tx/tx_clkcnt_2_s0/Q</td>
<td>BUS/UART/tx/tx_clkcnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>BUS/UART/tx/tx_clkcnt_8_s0/Q</td>
<td>BUS/UART/tx/tx_clkcnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>BUS/ROM/data_addr_2_s0/Q</td>
<td>BUS/ROM/data_addr_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>BUS/ROM/data_addr_6_s0/Q</td>
<td>BUS/ROM/data_addr_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>BUS/ROM/data_addr_8_s0/Q</td>
<td>BUS/ROM/data_addr_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>BUS/ROM/data_addr_12_s0/Q</td>
<td>BUS/ROM/data_addr_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>BUS/ROM/data_addr_14_s0/Q</td>
<td>BUS/ROM/data_addr_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>CPU/CSR/cycle_0_s0/Q</td>
<td>CPU/CSR/cycle_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>CPU/CSR/cycle_2_s0/Q</td>
<td>CPU/CSR/cycle_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>CPU/CSR/cycle_6_s0/Q</td>
<td>CPU/CSR/cycle_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>CPU/CSR/cycle_8_s0/Q</td>
<td>CPU/CSR/cycle_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>CPU/CSR/cycle_12_s0/Q</td>
<td>CPU/CSR/cycle_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>CPU/CSR/cycle_14_s0/Q</td>
<td>CPU/CSR/cycle_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>CPU/CSR/cycle_18_s0/Q</td>
<td>CPU/CSR/cycle_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>CPU/CSR/cycle_20_s0/Q</td>
<td>CPU/CSR/cycle_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>CPU/CSR/cycle_24_s0/Q</td>
<td>CPU/CSR/cycle_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>CPU/CSR/cycle_26_s0/Q</td>
<td>CPU/CSR/cycle_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>CPU/CSR/cycle_30_s0/Q</td>
<td>CPU/CSR/cycle_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>CPU/CLINT/int_mepc_0_s2/Q</td>
<td>CPU/CLINT/int_mepc_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>CPU/CLINT/int_mepc_2_s2/Q</td>
<td>CPU/CLINT/int_mepc_2_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CLINT/cause_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CLINT/inst_addr_reg_14_s0</td>
</tr>
<tr>
<td>3</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CLINT/inst_addr_reg_10_s0</td>
</tr>
<tr>
<td>4</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CLINT/inst_addr_reg_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CLINT/int_mstatus_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CLINT/int_mepc_8_s2</td>
</tr>
<tr>
<td>7</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CSR/mie_8_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/ID_EX/RD_reg/qout_9_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/ID_EX/RD_reg/qout_10_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.833</td>
<td>16.833</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>CPU/CSR/mie_9_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_55_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.759</td>
<td>2.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C43</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_55_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C43</td>
<td>BUS/RAM/data_mem/ram_ram_55_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C43</td>
<td>BUS/RAM/data_mem/ram_ram_55_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 33.804%; route: 16.581, 65.282%; tC2Q: 0.232, 0.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_61_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.754</td>
<td>2.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C49</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_61_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C49</td>
<td>BUS/RAM/data_mem/ram_ram_61_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C49</td>
<td>BUS/RAM/data_mem/ram_ram_61_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 33.811%; route: 16.576, 65.276%; tC2Q: 0.232, 0.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_60_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.602</td>
<td>2.641</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C48</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_60_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C48</td>
<td>BUS/RAM/data_mem/ram_ram_60_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C48</td>
<td>BUS/RAM/data_mem/ram_ram_60_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 34.013%; route: 16.425, 65.068%; tC2Q: 0.232, 0.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_63_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.593</td>
<td>2.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C51</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_63_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C51</td>
<td>BUS/RAM/data_mem/ram_ram_63_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C51</td>
<td>BUS/RAM/data_mem/ram_ram_63_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 34.027%; route: 16.415, 65.054%; tC2Q: 0.232, 0.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_62_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.593</td>
<td>2.632</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C50</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_62_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C50</td>
<td>BUS/RAM/data_mem/ram_ram_62_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C50</td>
<td>BUS/RAM/data_mem/ram_ram_62_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 34.027%; route: 16.415, 65.054%; tC2Q: 0.232, 0.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.588</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_59_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.588</td>
<td>2.627</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C47</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_59_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C47</td>
<td>BUS/RAM/data_mem/ram_ram_59_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C47</td>
<td>BUS/RAM/data_mem/ram_ram_59_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 34.033%; route: 16.410, 65.047%; tC2Q: 0.232, 0.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_58_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.574</td>
<td>2.613</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C46</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_58_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C46</td>
<td>BUS/RAM/data_mem/ram_ram_58_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C46</td>
<td>BUS/RAM/data_mem/ram_ram_58_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 34.051%; route: 16.397, 65.029%; tC2Q: 0.232, 0.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/LED/input_buf/buff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.539</td>
<td>2.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td style=" font-weight:bold;">BUS/LED/input_buf/buff_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>BUS/LED/input_buf/buff_1_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>BUS/LED/input_buf/buff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 34.099%; route: 16.361, 64.979%; tC2Q: 0.232, 0.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_57_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.507</td>
<td>2.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C45</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_57_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C45</td>
<td>BUS/RAM/data_mem/ram_ram_57_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C45</td>
<td>BUS/RAM/data_mem/ram_ram_57_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 34.143%; route: 16.329, 64.935%; tC2Q: 0.232, 0.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_33_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.496</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C32</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_33_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C32</td>
<td>BUS/RAM/data_mem/ram_ram_33_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C32</td>
<td>BUS/RAM/data_mem/ram_ram_33_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 34.157%; route: 16.319, 64.920%; tC2Q: 0.232, 0.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_56_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.493</td>
<td>2.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C44</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_56_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C44</td>
<td>BUS/RAM/data_mem/ram_ram_56_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C44</td>
<td>BUS/RAM/data_mem/ram_ram_56_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 34.162%; route: 16.315, 64.915%; tC2Q: 0.232, 0.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_53_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.483</td>
<td>2.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C42</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_53_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42</td>
<td>BUS/RAM/data_mem/ram_ram_53_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C42</td>
<td>BUS/RAM/data_mem/ram_ram_53_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 34.175%; route: 16.306, 64.901%; tC2Q: 0.232, 0.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_51_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.478</td>
<td>2.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_51_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C41</td>
<td>BUS/RAM/data_mem/ram_ram_51_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C41</td>
<td>BUS/RAM/data_mem/ram_ram_51_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 34.182%; route: 16.301, 64.895%; tC2Q: 0.232, 0.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_49_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.327</td>
<td>2.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_49_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40</td>
<td>BUS/RAM/data_mem/ram_ram_49_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C40</td>
<td>BUS/RAM/data_mem/ram_ram_49_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 34.389%; route: 16.149, 64.682%; tC2Q: 0.232, 0.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.045</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.317</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_47_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.317</td>
<td>2.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C39</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_47_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C39</td>
<td>BUS/RAM/data_mem/ram_ram_47_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C39</td>
<td>BUS/RAM/data_mem/ram_ram_47_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 34.403%; route: 16.139, 64.668%; tC2Q: 0.232, 0.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_45_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.298</td>
<td>2.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C38</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_45_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C38</td>
<td>BUS/RAM/data_mem/ram_ram_45_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C38</td>
<td>BUS/RAM/data_mem/ram_ram_45_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 34.428%; route: 16.121, 64.642%; tC2Q: 0.232, 0.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_28_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.292</td>
<td>2.331</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C30</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_28_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C30</td>
<td>BUS/RAM/data_mem/ram_ram_28_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C30</td>
<td>BUS/RAM/data_mem/ram_ram_28_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 34.436%; route: 16.115, 64.633%; tC2Q: 0.232, 0.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_35_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.289</td>
<td>2.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C33</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_35_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C33</td>
<td>BUS/RAM/data_mem/ram_ram_35_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C33</td>
<td>BUS/RAM/data_mem/ram_ram_35_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 34.441%; route: 16.111, 64.628%; tC2Q: 0.232, 0.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_43_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.236</td>
<td>2.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C37</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_43_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C37</td>
<td>BUS/RAM/data_mem/ram_ram_43_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C37</td>
<td>BUS/RAM/data_mem/ram_ram_43_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 34.515%; route: 16.058, 64.553%; tC2Q: 0.232, 0.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_39_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.207</td>
<td>2.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C35</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_39_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C35</td>
<td>BUS/RAM/data_mem/ram_ram_39_0_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C35</td>
<td>BUS/RAM/data_mem/ram_ram_39_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 34.554%; route: 16.030, 64.512%; tC2Q: 0.232, 0.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_56_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>20.324</td>
<td>6.490</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C33</td>
<td>BUS/RAM/data_mem/ram_ram_33_1_s/AD[3]</td>
</tr>
<tr>
<td>20.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_33_1_s/DO[1]</td>
</tr>
<tr>
<td>22.143</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s15/I1</td>
</tr>
<tr>
<td>22.698</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C35[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s15/F</td>
</tr>
<tr>
<td>22.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s7/I0</td>
</tr>
<tr>
<td>22.801</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C35[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s7/O</td>
</tr>
<tr>
<td>22.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s3/I0</td>
</tr>
<tr>
<td>22.904</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C35[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s3/O</td>
</tr>
<tr>
<td>22.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s1/I0</td>
</tr>
<tr>
<td>23.007</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C35[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s1/O</td>
</tr>
<tr>
<td>23.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s0/I0</td>
</tr>
<tr>
<td>23.110</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C34[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s0/O</td>
</tr>
<tr>
<td>24.071</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>CPU/Reg/ID_RD_5_s3/I1</td>
</tr>
<tr>
<td>24.524</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_5_s3/F</td>
</tr>
<tr>
<td>26.021</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>BUS/Timer/mem_data_5_s0/I1</td>
</tr>
<tr>
<td>26.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_5_s0/F</td>
</tr>
<tr>
<td>29.194</td>
<td>2.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C44</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_56_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44</td>
<td>BUS/RAM/data_mem/ram_ram_56_1_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C44</td>
<td>BUS/RAM/data_mem/ram_ram_56_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.031, 32.338%; route: 16.572, 66.728%; tC2Q: 0.232, 0.934%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_53_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>20.324</td>
<td>6.490</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C33</td>
<td>BUS/RAM/data_mem/ram_ram_33_1_s/AD[3]</td>
</tr>
<tr>
<td>20.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_33_1_s/DO[1]</td>
</tr>
<tr>
<td>22.143</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s15/I1</td>
</tr>
<tr>
<td>22.698</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C35[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s15/F</td>
</tr>
<tr>
<td>22.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s7/I0</td>
</tr>
<tr>
<td>22.801</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C35[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s7/O</td>
</tr>
<tr>
<td>22.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s3/I0</td>
</tr>
<tr>
<td>22.904</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C35[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s3/O</td>
</tr>
<tr>
<td>22.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s1/I0</td>
</tr>
<tr>
<td>23.007</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C35[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s1/O</td>
</tr>
<tr>
<td>23.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s0/I0</td>
</tr>
<tr>
<td>23.110</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C34[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s0/O</td>
</tr>
<tr>
<td>24.071</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>CPU/Reg/ID_RD_5_s3/I1</td>
</tr>
<tr>
<td>24.524</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_5_s3/F</td>
</tr>
<tr>
<td>26.021</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>BUS/Timer/mem_data_5_s0/I1</td>
</tr>
<tr>
<td>26.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_5_s0/F</td>
</tr>
<tr>
<td>29.184</td>
<td>2.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C42</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_53_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C42</td>
<td>BUS/RAM/data_mem/ram_ram_53_1_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C42</td>
<td>BUS/RAM/data_mem/ram_ram_53_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.031, 32.350%; route: 16.562, 66.715%; tC2Q: 0.232, 0.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_60_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>20.324</td>
<td>6.490</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C33</td>
<td>BUS/RAM/data_mem/ram_ram_33_1_s/AD[3]</td>
</tr>
<tr>
<td>20.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_33_1_s/DO[1]</td>
</tr>
<tr>
<td>22.143</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s15/I1</td>
</tr>
<tr>
<td>22.698</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C35[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s15/F</td>
</tr>
<tr>
<td>22.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s7/I0</td>
</tr>
<tr>
<td>22.801</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C35[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s7/O</td>
</tr>
<tr>
<td>22.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s3/I0</td>
</tr>
<tr>
<td>22.904</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C35[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s3/O</td>
</tr>
<tr>
<td>22.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s1/I0</td>
</tr>
<tr>
<td>23.007</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C35[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s1/O</td>
</tr>
<tr>
<td>23.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s0/I0</td>
</tr>
<tr>
<td>23.110</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C34[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s0/O</td>
</tr>
<tr>
<td>24.071</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>CPU/Reg/ID_RD_5_s3/I1</td>
</tr>
<tr>
<td>24.524</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_5_s3/F</td>
</tr>
<tr>
<td>26.021</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>BUS/Timer/mem_data_5_s0/I1</td>
</tr>
<tr>
<td>26.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_5_s0/F</td>
</tr>
<tr>
<td>29.166</td>
<td>2.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C48</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_60_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C48</td>
<td>BUS/RAM/data_mem/ram_ram_60_1_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C48</td>
<td>BUS/RAM/data_mem/ram_ram_60_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.031, 32.374%; route: 16.544, 66.691%; tC2Q: 0.232, 0.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/RAM/data_mem/ram_ram_62_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>20.324</td>
<td>6.490</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R14C33</td>
<td>BUS/RAM/data_mem/ram_ram_33_1_s/AD[3]</td>
</tr>
<tr>
<td>20.841</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C33</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_33_1_s/DO[1]</td>
</tr>
<tr>
<td>22.143</td>
<td>1.303</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s15/I1</td>
</tr>
<tr>
<td>22.698</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C35[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s15/F</td>
</tr>
<tr>
<td>22.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[3][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s7/I0</td>
</tr>
<tr>
<td>22.801</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C35[3][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s7/O</td>
</tr>
<tr>
<td>22.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[2][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s3/I0</td>
</tr>
<tr>
<td>22.904</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C35[2][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s3/O</td>
</tr>
<tr>
<td>22.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s1/I0</td>
</tr>
<tr>
<td>23.007</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C35[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s1/O</td>
</tr>
<tr>
<td>23.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_317_G[1]_s0/I0</td>
</tr>
<tr>
<td>23.110</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C34[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_317_G[1]_s0/O</td>
</tr>
<tr>
<td>24.071</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>CPU/Reg/ID_RD_5_s3/I1</td>
</tr>
<tr>
<td>24.524</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_5_s3/F</td>
</tr>
<tr>
<td>26.021</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[3][A]</td>
<td>BUS/Timer/mem_data_5_s0/I1</td>
</tr>
<tr>
<td>26.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>66</td>
<td>R15C13[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_5_s0/F</td>
</tr>
<tr>
<td>29.165</td>
<td>2.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C50</td>
<td style=" font-weight:bold;">BUS/RAM/data_mem/ram_ram_62_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C50</td>
<td>BUS/RAM/data_mem/ram_ram_62_1_s/CLK</td>
</tr>
<tr>
<td>41.362</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C50</td>
<td>BUS/RAM/data_mem/ram_ram_62_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.031, 32.376%; route: 16.543, 66.689%; tC2Q: 0.232, 0.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.361</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/tx/data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>4.359</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>CPU/ID_EX/IMMop_reg/qout_0_s0/CLK</td>
</tr>
<tr>
<td>4.591</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">CPU/ID_EX/IMMop_reg/qout_0_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>1.880</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>CPU/EX/ALU_Bin_3_s0/I2</td>
</tr>
<tr>
<td>7.026</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R40C14[2][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU_Bin_3_s0/F</td>
</tr>
<tr>
<td>7.979</td>
<td>0.953</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[1][A]</td>
<td>CPU/EX/ALU/mult_64_s1/B[3]</td>
</tr>
<tr>
<td>11.619</td>
<td>3.640</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[1][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mult_64_s1/DOUT[3]</td>
</tr>
<tr>
<td>12.302</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s9/I2</td>
</tr>
<tr>
<td>12.851</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C10[2][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s9/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][B]</td>
<td>CPU/EX/ALU/mem_addr_3_s5/I1</td>
</tr>
<tr>
<td>13.315</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C10[3][B]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s5/F</td>
</tr>
<tr>
<td>13.317</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C10[3][A]</td>
<td>CPU/EX/ALU/mem_addr_3_s12/I1</td>
</tr>
<tr>
<td>13.834</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>512</td>
<td>R43C10[3][A]</td>
<td style=" background: #97FFFF;">CPU/EX/ALU/mem_addr_3_s12/F</td>
</tr>
<tr>
<td>19.637</td>
<td>5.803</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R15C32</td>
<td>BUS/RAM/data_mem/ram_ram_31_0_s/AD[3]</td>
</tr>
<tr>
<td>20.154</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_ram_31_0_s/DO[1]</td>
</tr>
<tr>
<td>21.574</td>
<td>1.420</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/I0</td>
</tr>
<tr>
<td>22.027</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s30/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/I1</td>
</tr>
<tr>
<td>22.130</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][A]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s14/O</td>
</tr>
<tr>
<td>22.130</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/I1</td>
</tr>
<tr>
<td>22.233</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[0][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s6/O</td>
</tr>
<tr>
<td>22.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/I1</td>
</tr>
<tr>
<td>22.336</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[1][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s2/O</td>
</tr>
<tr>
<td>22.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td>BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/I1</td>
</tr>
<tr>
<td>22.439</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C37[3][B]</td>
<td style=" background: #97FFFF;">BUS/RAM/data_mem/ram_DOL_65_G[1]_s0/O</td>
</tr>
<tr>
<td>23.566</td>
<td>1.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>CPU/Reg/ID_RD_1_s6/I1</td>
</tr>
<tr>
<td>24.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s6/F</td>
</tr>
<tr>
<td>25.375</td>
<td>1.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C12[3][B]</td>
<td>CPU/Reg/ID_RD_1_s1/I1</td>
</tr>
<tr>
<td>25.746</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C12[3][B]</td>
<td style=" background: #97FFFF;">CPU/Reg/ID_RD_1_s1/F</td>
</tr>
<tr>
<td>26.406</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C11[3][A]</td>
<td>BUS/Timer/mem_data_1_s/I1</td>
</tr>
<tr>
<td>26.961</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>R15C11[3][A]</td>
<td style=" background: #97FFFF;">BUS/Timer/mem_data_1_s/F</td>
</tr>
<tr>
<td>29.156</td>
<td>2.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" font-weight:bold;">BUS/UART/tx/data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>41.396</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td>BUS/UART/tx/data_1_s0/CLK</td>
</tr>
<tr>
<td>41.361</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C38[1][B]</td>
<td>BUS/UART/tx/data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.586, 34.626%; route: 15.978, 64.438%; tC2Q: 0.232, 0.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/rx/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/rx/cycle_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C27[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_0_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>BUS/UART/rx/n34_s2/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/rx/n34_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/rx/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/rx/cycle_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>BUS/UART/rx/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C30[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C30[0][A]</td>
<td>BUS/UART/rx/n28_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/rx/n28_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>BUS/UART/rx/cycle_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>BUS/UART/rx/cycle_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/rx/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/rx/cycle_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C30[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_8_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C30[1][A]</td>
<td>BUS/UART/rx/n26_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/rx/n26_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/rx/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/rx/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>BUS/UART/rx/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C31[0][A]</td>
<td>BUS/UART/rx/n22_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" background: #97FFFF;">BUS/UART/rx/n22_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>BUS/UART/rx/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[0][A]</td>
<td>BUS/UART/rx/cycle_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/rx/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/rx/cycle_cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_14_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C31[1][A]</td>
<td>BUS/UART/rx/n20_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/rx/n20_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/rx/cycle_cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_14_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>BUS/UART/rx/cycle_cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/tx/tx_clkcnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/tx/tx_clkcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td>BUS/UART/tx/tx_clkcnt_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/tx/tx_clkcnt_2_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C35[1][A]</td>
<td>BUS/UART/tx/n16_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/tx/n16_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/tx/tx_clkcnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[1][A]</td>
<td>BUS/UART/tx/tx_clkcnt_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C35[1][A]</td>
<td>BUS/UART/tx/tx_clkcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/UART/tx/tx_clkcnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/UART/tx/tx_clkcnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td>BUS/UART/tx/tx_clkcnt_8_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R29C36[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/tx/tx_clkcnt_8_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C36[1][A]</td>
<td>BUS/UART/tx/n10_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" background: #97FFFF;">BUS/UART/tx/n10_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td style=" font-weight:bold;">BUS/UART/tx/tx_clkcnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C36[1][A]</td>
<td>BUS/UART/tx/tx_clkcnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C36[1][A]</td>
<td>BUS/UART/tx/tx_clkcnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/ROM/data_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/ROM/data_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>BUS/ROM/data_addr_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_2_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C29[1][A]</td>
<td>BUS/ROM/n37_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">BUS/ROM/n37_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>BUS/ROM/data_addr_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>BUS/ROM/data_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/ROM/data_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/ROM/data_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>BUS/ROM/data_addr_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_6_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[0][A]</td>
<td>BUS/ROM/n33_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">BUS/ROM/n33_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>BUS/ROM/data_addr_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>BUS/ROM/data_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/ROM/data_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/ROM/data_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>BUS/ROM/data_addr_8_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_8_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C30[1][A]</td>
<td>BUS/ROM/n31_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">BUS/ROM/n31_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>BUS/ROM/data_addr_8_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>BUS/ROM/data_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/ROM/data_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/ROM/data_addr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>BUS/ROM/data_addr_12_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_12_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C31[0][A]</td>
<td>BUS/ROM/n27_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" background: #97FFFF;">BUS/ROM/n27_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>BUS/ROM/data_addr_12_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>BUS/ROM/data_addr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>BUS/ROM/data_addr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>BUS/ROM/data_addr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>BUS/ROM/data_addr_14_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_14_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C31[1][A]</td>
<td>BUS/ROM/n25_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" background: #97FFFF;">BUS/ROM/n25_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" font-weight:bold;">BUS/ROM/data_addr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>BUS/ROM/data_addr_14_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>BUS/ROM/data_addr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>CPU/CSR/cycle_0_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_0_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>CPU/CSR/n88_s2/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n88_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>CPU/CSR/cycle_0_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>CPU/CSR/cycle_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>CPU/CSR/cycle_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C14[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_2_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C14[1][A]</td>
<td>CPU/CSR/n86_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n86_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>CPU/CSR/cycle_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>CPU/CSR/cycle_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[0][A]</td>
<td>CPU/CSR/cycle_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C15[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_6_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C15[0][A]</td>
<td>CPU/CSR/n82_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n82_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[0][A]</td>
<td>CPU/CSR/cycle_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C15[0][A]</td>
<td>CPU/CSR/cycle_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>CPU/CSR/cycle_8_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C15[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_8_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C15[1][A]</td>
<td>CPU/CSR/n80_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n80_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>CPU/CSR/cycle_8_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C15[1][A]</td>
<td>CPU/CSR/cycle_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td>CPU/CSR/cycle_12_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_12_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[0][A]</td>
<td>CPU/CSR/n76_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n76_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[0][A]</td>
<td>CPU/CSR/cycle_12_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C16[0][A]</td>
<td>CPU/CSR/cycle_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td>CPU/CSR/cycle_14_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_14_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C16[1][A]</td>
<td>CPU/CSR/n74_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n74_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[1][A]</td>
<td>CPU/CSR/cycle_14_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C16[1][A]</td>
<td>CPU/CSR/cycle_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td>CPU/CSR/cycle_18_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C17[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_18_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C17[0][A]</td>
<td>CPU/CSR/n70_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n70_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td>CPU/CSR/cycle_18_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C17[0][A]</td>
<td>CPU/CSR/cycle_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td>CPU/CSR/cycle_20_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C17[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_20_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C17[1][A]</td>
<td>CPU/CSR/n68_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n68_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td>CPU/CSR/cycle_20_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C17[1][A]</td>
<td>CPU/CSR/cycle_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>CPU/CSR/cycle_24_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_24_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C18[0][A]</td>
<td>CPU/CSR/n64_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n64_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>CPU/CSR/cycle_24_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>CPU/CSR/cycle_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td>CPU/CSR/cycle_26_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_26_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C18[1][A]</td>
<td>CPU/CSR/n62_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n62_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[1][A]</td>
<td>CPU/CSR/cycle_26_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C18[1][A]</td>
<td>CPU/CSR/cycle_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CSR/cycle_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CSR/cycle_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>CPU/CSR/cycle_30_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_30_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C19[0][A]</td>
<td>CPU/CSR/n58_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td style=" background: #97FFFF;">CPU/CSR/n58_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">CPU/CSR/cycle_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>CPU/CSR/cycle_30_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>CPU/CSR/cycle_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CLINT/int_mepc_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CLINT/int_mepc_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][A]</td>
<td>CPU/CLINT/int_mepc_0_s2/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C9[1][A]</td>
<td style=" font-weight:bold;">CPU/CLINT/int_mepc_0_s2/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][A]</td>
<td>CPU/CLINT/n269_s7/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C9[1][A]</td>
<td style=" background: #97FFFF;">CPU/CLINT/n269_s7/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C9[1][A]</td>
<td style=" font-weight:bold;">CPU/CLINT/int_mepc_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C9[1][A]</td>
<td>CPU/CLINT/int_mepc_0_s2/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C9[1][A]</td>
<td>CPU/CLINT/int_mepc_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>CPU/CLINT/int_mepc_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>CPU/CLINT/int_mepc_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][A]</td>
<td>CPU/CLINT/int_mepc_2_s2/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C15[0][A]</td>
<td style=" font-weight:bold;">CPU/CLINT/int_mepc_2_s2/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][A]</td>
<td>CPU/CLINT/n267_s7/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C15[0][A]</td>
<td style=" background: #97FFFF;">CPU/CLINT/n267_s7/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C15[0][A]</td>
<td style=" font-weight:bold;">CPU/CLINT/int_mepc_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>995</td>
<td>IOT27[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][A]</td>
<td>CPU/CLINT/int_mepc_2_s2/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C15[0][A]</td>
<td>CPU/CLINT/int_mepc_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CLINT/cause_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CLINT/cause_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CLINT/cause_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CLINT/inst_addr_reg_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CLINT/inst_addr_reg_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CLINT/inst_addr_reg_14_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CLINT/inst_addr_reg_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CLINT/inst_addr_reg_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CLINT/inst_addr_reg_10_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CLINT/inst_addr_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CLINT/inst_addr_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CLINT/inst_addr_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CLINT/int_mstatus_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CLINT/int_mstatus_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CLINT/int_mstatus_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CLINT/int_mepc_8_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CLINT/int_mepc_8_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CLINT/int_mepc_8_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CSR/mie_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CSR/mie_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CSR/mie_8_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/ID_EX/RD_reg/qout_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/ID_EX/RD_reg/qout_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/ID_EX/RD_reg/qout_9_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/ID_EX/RD_reg/qout_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/ID_EX/RD_reg/qout_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/ID_EX/RD_reg/qout_10_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.833</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.833</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CPU/CSR/mie_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.832</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.107</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>CPU/CSR/mie_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.940</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>CPU/CSR/mie_9_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>995</td>
<td>clk_d</td>
<td>11.603</td>
<td>2.274</td>
</tr>
<tr>
<td>576</td>
<td>ROM_addr[9]</td>
<td>24.349</td>
<td>3.057</td>
</tr>
<tr>
<td>521</td>
<td>mem_addr[9]</td>
<td>17.011</td>
<td>3.636</td>
</tr>
<tr>
<td>513</td>
<td>mem_addr[0]</td>
<td>21.604</td>
<td>4.340</td>
</tr>
<tr>
<td>513</td>
<td>mem_addr[1]</td>
<td>22.583</td>
<td>4.127</td>
</tr>
<tr>
<td>513</td>
<td>mem_addr[2]</td>
<td>21.235</td>
<td>5.419</td>
</tr>
<tr>
<td>512</td>
<td>ROM_addr[0]</td>
<td>29.816</td>
<td>4.935</td>
</tr>
<tr>
<td>512</td>
<td>ROM_addr[1]</td>
<td>29.349</td>
<td>6.045</td>
</tr>
<tr>
<td>512</td>
<td>ROM_addr[2]</td>
<td>28.365</td>
<td>7.161</td>
</tr>
<tr>
<td>512</td>
<td>ROM_addr[3]</td>
<td>30.463</td>
<td>4.913</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R21C12</td>
<td>93.06%</td>
</tr>
<tr>
<td>R27C12</td>
<td>84.72%</td>
</tr>
<tr>
<td>R9C13</td>
<td>83.33%</td>
</tr>
<tr>
<td>R13C10</td>
<td>83.33%</td>
</tr>
<tr>
<td>R13C13</td>
<td>83.33%</td>
</tr>
<tr>
<td>R25C15</td>
<td>83.33%</td>
</tr>
<tr>
<td>R27C15</td>
<td>83.33%</td>
</tr>
<tr>
<td>R11C13</td>
<td>81.94%</td>
</tr>
<tr>
<td>R31C12</td>
<td>81.94%</td>
</tr>
<tr>
<td>R25C14</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 [get_ports {clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
