<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v</a>
defines: 
time_elapsed: 2.252s
ram usage: 44684 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmplo_b9a6b/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:33</a>: No timescale set for &#34;fifo_rx&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:33</a>: Compile module &#34;work@fifo_rx&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-42" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:42</a>: Implicit port type (wire) for &#34;f_empty&#34;,
there are 1 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-33" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:33</a>: Top level module &#34;work@fifo_rx&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>: Cannot find a module definition for &#34;work@fifo_rx::mem_data&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 6
+ cat /tmpfs/tmp/tmplo_b9a6b/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_None
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmplo_b9a6b/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmplo_b9a6b/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@fifo_rx)
 |vpiName:work@fifo_rx
 |uhdmallPackages:
 \_package: builtin, parent:work@fifo_rx
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@fifo_rx, file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v</a>, line:33, parent:work@fifo_rx
   |vpiDefName:work@fifo_rx
   |vpiFullName:work@fifo_rx
   |vpiProcess:
   \_always: , line:67
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:67
       |vpiStmt:
       \_begin: , line:68
         |vpiFullName:work@fifo_rx
         |vpiStmt:
         \_assignment: , line:69
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (next_state_open_slot), line:69
             |vpiName:next_state_open_slot
             |vpiFullName:work@fifo_rx.next_state_open_slot
           |vpiRhs:
           \_ref_obj: (state_open_slot), line:69
             |vpiName:state_open_slot
             |vpiFullName:work@fifo_rx.state_open_slot
         |vpiStmt:
         \_case_stmt: , line:71
           |vpiCaseType:1
           |vpiCondition:
           \_ref_obj: (state_open_slot), line:71
             |vpiName:state_open_slot
             |vpiFullName:work@fifo_rx.state_open_slot
           |vpiCaseItem:
           \_case_item: , line:72
             |vpiExpr:
             \_constant: , line:72
               |vpiConstType:3
               |vpiDecompile:2&#39;d0
               |BIN:2&#39;d0
             |vpiStmt:
             \_begin: , line:73
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_if_else: , line:74
                 |vpiCondition:
                 \_operation: , line:74
                   |vpiOpType:27
                   |vpiOperand:
                   \_operation: , line:74
                     |vpiOpType:27
                     |vpiOperand:
                     \_operation: , line:74
                       |vpiOpType:27
                       |vpiOperand:
                       \_operation: , line:74
                         |vpiOpType:27
                         |vpiOperand:
                         \_operation: , line:74
                           |vpiOpType:27
                           |vpiOperand:
                           \_operation: , line:74
                             |vpiOpType:27
                             |vpiOperand:
                             \_operation: , line:74
                               |vpiOpType:27
                               |vpiOperand:
                               \_operation: , line:74
                                 |vpiOpType:14
                                 |vpiOperand:
                                 \_ref_obj: (rd_ptr), line:74
                                   |vpiName:rd_ptr
                                   |vpiFullName:work@fifo_rx.rd_ptr
                                 |vpiOperand:
                                 \_constant: , line:74
                                   |vpiConstType:3
                                   |vpiDecompile:6&#39;d7
                                   |BIN:6&#39;d7
                               |vpiOperand:
                               \_operation: , line:74
                                 |vpiOpType:14
                                 |vpiOperand:
                                 \_ref_obj: (rd_ptr), line:74
                                   |vpiName:rd_ptr
                                   |vpiFullName:work@fifo_rx.rd_ptr
                                 |vpiOperand:
                                 \_constant: , line:74
                                   |vpiConstType:3
                                   |vpiDecompile:6&#39;d15
                                   |BIN:6&#39;d15
                             |vpiOperand:
                             \_operation: , line:74
                               |vpiOpType:14
                               |vpiOperand:
                               \_ref_obj: (rd_ptr), line:74
                                 |vpiName:rd_ptr
                                 |vpiFullName:work@fifo_rx.rd_ptr
                               |vpiOperand:
                               \_constant: , line:74
                                 |vpiConstType:3
                                 |vpiDecompile:6&#39;d23
                                 |BIN:6&#39;d23
                           |vpiOperand:
                           \_operation: , line:74
                             |vpiOpType:14
                             |vpiOperand:
                             \_ref_obj: (rd_ptr), line:74
                               |vpiName:rd_ptr
                               |vpiFullName:work@fifo_rx.rd_ptr
                             |vpiOperand:
                             \_constant: , line:74
                               |vpiConstType:3
                               |vpiDecompile:6&#39;d31
                               |BIN:6&#39;d31
                         |vpiOperand:
                         \_operation: , line:74
                           |vpiOpType:14
                           |vpiOperand:
                           \_ref_obj: (rd_ptr), line:74
                             |vpiName:rd_ptr
                             |vpiFullName:work@fifo_rx.rd_ptr
                           |vpiOperand:
                           \_constant: , line:74
                             |vpiConstType:3
                             |vpiDecompile:6&#39;d39
                             |BIN:6&#39;d39
                       |vpiOperand:
                       \_operation: , line:74
                         |vpiOpType:14
                         |vpiOperand:
                         \_ref_obj: (rd_ptr), line:74
                           |vpiName:rd_ptr
                           |vpiFullName:work@fifo_rx.rd_ptr
                         |vpiOperand:
                         \_constant: , line:74
                           |vpiConstType:3
                           |vpiDecompile:6&#39;d47
                           |BIN:6&#39;d47
                     |vpiOperand:
                     \_operation: , line:74
                       |vpiOpType:14
                       |vpiOperand:
                       \_ref_obj: (rd_ptr), line:74
                         |vpiName:rd_ptr
                         |vpiFullName:work@fifo_rx.rd_ptr
                       |vpiOperand:
                       \_constant: , line:74
                         |vpiConstType:3
                         |vpiDecompile:6&#39;d55
                         |BIN:6&#39;d55
                   |vpiOperand:
                   \_operation: , line:74
                     |vpiOpType:14
                     |vpiOperand:
                     \_ref_obj: (rd_ptr), line:74
                       |vpiName:rd_ptr
                       |vpiFullName:work@fifo_rx.rd_ptr
                     |vpiOperand:
                     \_constant: , line:74
                       |vpiConstType:3
                       |vpiDecompile:6&#39;d63
                       |BIN:6&#39;d63
                 |vpiStmt:
                 \_begin: , line:75
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:76
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_open_slot), line:76
                       |vpiName:next_state_open_slot
                       |vpiFullName:work@fifo_rx.next_state_open_slot
                     |vpiRhs:
                     \_constant: , line:76
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d1
                       |BIN:2&#39;d1
                 |vpiElseStmt:
                 \_begin: , line:79
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:80
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_open_slot), line:80
                       |vpiName:next_state_open_slot
                       |vpiFullName:work@fifo_rx.next_state_open_slot
                     |vpiRhs:
                     \_constant: , line:80
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d0
                       |BIN:2&#39;d0
           |vpiCaseItem:
           \_case_item: , line:83
             |vpiExpr:
             \_constant: , line:83
               |vpiConstType:3
               |vpiDecompile:2&#39;d1
               |BIN:2&#39;d1
             |vpiStmt:
             \_begin: , line:84
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_if_else: , line:85
                 |vpiCondition:
                 \_operation: , line:85
                   |vpiOpType:15
                   |vpiOperand:
                   \_ref_obj: (counter_wait), line:85
                     |vpiName:counter_wait
                     |vpiFullName:work@fifo_rx.counter_wait
                   |vpiOperand:
                   \_constant: , line:85
                     |vpiConstType:3
                     |vpiDecompile:11&#39;d300
                     |BIN:11&#39;d300
                 |vpiStmt:
                 \_assignment: , line:86
                   |vpiOpType:82
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (next_state_open_slot), line:86
                     |vpiName:next_state_open_slot
                     |vpiFullName:work@fifo_rx.next_state_open_slot
                   |vpiRhs:
                   \_constant: , line:86
                     |vpiConstType:3
                     |vpiDecompile:2&#39;d1
                     |BIN:2&#39;d1
                 |vpiElseStmt:
                 \_assignment: , line:88
                   |vpiOpType:82
                   |vpiBlocking:1
                   |vpiLhs:
                   \_ref_obj: (next_state_open_slot), line:88
                     |vpiName:next_state_open_slot
                     |vpiFullName:work@fifo_rx.next_state_open_slot
                   |vpiRhs:
                   \_constant: , line:88
                     |vpiConstType:3
                     |vpiDecompile:2&#39;d2
                     |BIN:2&#39;d2
           |vpiCaseItem:
           \_case_item: , line:90
             |vpiExpr:
             \_constant: , line:90
               |vpiConstType:3
               |vpiDecompile:2&#39;d2
               |BIN:2&#39;d2
             |vpiStmt:
             \_begin: , line:91
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_if_else: , line:92
                 |vpiCondition:
                 \_operation: , line:92
                   |vpiOpType:27
                   |vpiOperand:
                   \_operation: , line:92
                     |vpiOpType:27
                     |vpiOperand:
                     \_operation: , line:92
                       |vpiOpType:27
                       |vpiOperand:
                       \_operation: , line:92
                         |vpiOpType:27
                         |vpiOperand:
                         \_operation: , line:92
                           |vpiOpType:27
                           |vpiOperand:
                           \_operation: , line:92
                             |vpiOpType:27
                             |vpiOperand:
                             \_operation: , line:92
                               |vpiOpType:27
                               |vpiOperand:
                               \_operation: , line:92
                                 |vpiOpType:14
                                 |vpiOperand:
                                 \_ref_obj: (rd_ptr), line:92
                                   |vpiName:rd_ptr
                                   |vpiFullName:work@fifo_rx.rd_ptr
                                 |vpiOperand:
                                 \_constant: , line:92
                                   |vpiConstType:3
                                   |vpiDecompile:6&#39;d7
                                   |BIN:6&#39;d7
                               |vpiOperand:
                               \_operation: , line:92
                                 |vpiOpType:14
                                 |vpiOperand:
                                 \_ref_obj: (rd_ptr), line:92
                                   |vpiName:rd_ptr
                                   |vpiFullName:work@fifo_rx.rd_ptr
                                 |vpiOperand:
                                 \_constant: , line:92
                                   |vpiConstType:3
                                   |vpiDecompile:6&#39;d15
                                   |BIN:6&#39;d15
                             |vpiOperand:
                             \_operation: , line:92
                               |vpiOpType:14
                               |vpiOperand:
                               \_ref_obj: (rd_ptr), line:92
                                 |vpiName:rd_ptr
                                 |vpiFullName:work@fifo_rx.rd_ptr
                               |vpiOperand:
                               \_constant: , line:92
                                 |vpiConstType:3
                                 |vpiDecompile:6&#39;d23
                                 |BIN:6&#39;d23
                           |vpiOperand:
                           \_operation: , line:92
                             |vpiOpType:14
                             |vpiOperand:
                             \_ref_obj: (rd_ptr), line:92
                               |vpiName:rd_ptr
                               |vpiFullName:work@fifo_rx.rd_ptr
                             |vpiOperand:
                             \_constant: , line:92
                               |vpiConstType:3
                               |vpiDecompile:6&#39;d31
                               |BIN:6&#39;d31
                         |vpiOperand:
                         \_operation: , line:92
                           |vpiOpType:14
                           |vpiOperand:
                           \_ref_obj: (rd_ptr), line:92
                             |vpiName:rd_ptr
                             |vpiFullName:work@fifo_rx.rd_ptr
                           |vpiOperand:
                           \_constant: , line:92
                             |vpiConstType:3
                             |vpiDecompile:6&#39;d39
                             |BIN:6&#39;d39
                       |vpiOperand:
                       \_operation: , line:92
                         |vpiOpType:14
                         |vpiOperand:
                         \_ref_obj: (rd_ptr), line:92
                           |vpiName:rd_ptr
                           |vpiFullName:work@fifo_rx.rd_ptr
                         |vpiOperand:
                         \_constant: , line:92
                           |vpiConstType:3
                           |vpiDecompile:6&#39;d47
                           |BIN:6&#39;d47
                     |vpiOperand:
                     \_operation: , line:92
                       |vpiOpType:14
                       |vpiOperand:
                       \_ref_obj: (rd_ptr), line:92
                         |vpiName:rd_ptr
                         |vpiFullName:work@fifo_rx.rd_ptr
                       |vpiOperand:
                       \_constant: , line:92
                         |vpiConstType:3
                         |vpiDecompile:6&#39;d55
                         |BIN:6&#39;d55
                   |vpiOperand:
                   \_operation: , line:92
                     |vpiOpType:14
                     |vpiOperand:
                     \_ref_obj: (rd_ptr), line:92
                       |vpiName:rd_ptr
                       |vpiFullName:work@fifo_rx.rd_ptr
                     |vpiOperand:
                     \_constant: , line:92
                       |vpiConstType:3
                       |vpiDecompile:6&#39;d63
                       |BIN:6&#39;d63
                 |vpiStmt:
                 \_begin: , line:93
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:94
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_open_slot), line:94
                       |vpiName:next_state_open_slot
                       |vpiFullName:work@fifo_rx.next_state_open_slot
                     |vpiRhs:
                     \_constant: , line:94
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d2
                       |BIN:2&#39;d2
                 |vpiElseStmt:
                 \_begin: , line:97
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:98
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_open_slot), line:98
                       |vpiName:next_state_open_slot
                       |vpiFullName:work@fifo_rx.next_state_open_slot
                     |vpiRhs:
                     \_constant: , line:98
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d0
                       |BIN:2&#39;d0
           |vpiCaseItem:
           \_case_item: , line:102
             |vpiStmt:
             \_begin: , line:103
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_assignment: , line:104
                 |vpiOpType:82
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state_open_slot), line:104
                   |vpiName:next_state_open_slot
                   |vpiFullName:work@fifo_rx.next_state_open_slot
                 |vpiRhs:
                 \_constant: , line:104
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d0
                   |BIN:2&#39;d0
   |vpiProcess:
   \_always: , line:111
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:111
       |vpiStmt:
       \_begin: , line:112
         |vpiFullName:work@fifo_rx
         |vpiStmt:
         \_assignment: , line:113
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (next_state_data_write), line:113
             |vpiName:next_state_data_write
             |vpiFullName:work@fifo_rx.next_state_data_write
           |vpiRhs:
           \_ref_obj: (state_data_write), line:113
             |vpiName:state_data_write
             |vpiFullName:work@fifo_rx.state_data_write
         |vpiStmt:
         \_case_stmt: , line:115
           |vpiCaseType:1
           |vpiCondition:
           \_ref_obj: (state_data_write), line:115
             |vpiName:state_data_write
             |vpiFullName:work@fifo_rx.state_data_write
           |vpiCaseItem:
           \_case_item: , line:116
             |vpiExpr:
             \_constant: , line:116
               |vpiConstType:3
               |vpiDecompile:2&#39;d0
               |BIN:2&#39;d0
             |vpiStmt:
             \_begin: , line:117
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_if_else: , line:118
                 |vpiCondition:
                 \_operation: , line:118
                   |vpiOpType:26
                   |vpiOperand:
                   \_ref_obj: (wr_en), line:118
                     |vpiName:wr_en
                     |vpiFullName:work@fifo_rx.wr_en
                   |vpiOperand:
                   \_operation: , line:118
                     |vpiOpType:3
                     |vpiOperand:
                     \_ref_obj: (f_full), line:118
                       |vpiName:f_full
                       |vpiFullName:work@fifo_rx.f_full
                 |vpiStmt:
                 \_begin: , line:119
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:120
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_data_write), line:120
                       |vpiName:next_state_data_write
                       |vpiFullName:work@fifo_rx.next_state_data_write
                     |vpiRhs:
                     \_constant: , line:120
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d1
                       |BIN:2&#39;d1
                 |vpiElseStmt:
                 \_begin: , line:123
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:124
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_data_write), line:124
                       |vpiName:next_state_data_write
                       |vpiFullName:work@fifo_rx.next_state_data_write
                     |vpiRhs:
                     \_constant: , line:124
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d0
                       |BIN:2&#39;d0
           |vpiCaseItem:
           \_case_item: , line:127
             |vpiExpr:
             \_constant: , line:127
               |vpiConstType:3
               |vpiDecompile:2&#39;d1
               |BIN:2&#39;d1
             |vpiStmt:
             \_begin: , line:128
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_if_else: , line:129
                 |vpiCondition:
                 \_ref_obj: (wr_en), line:129
                   |vpiName:wr_en
                   |vpiFullName:work@fifo_rx.wr_en
                 |vpiStmt:
                 \_begin: , line:130
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:131
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_data_write), line:131
                       |vpiName:next_state_data_write
                       |vpiFullName:work@fifo_rx.next_state_data_write
                     |vpiRhs:
                     \_constant: , line:131
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d1
                       |BIN:2&#39;d1
                 |vpiElseStmt:
                 \_begin: , line:134
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:135
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_data_write), line:135
                       |vpiName:next_state_data_write
                       |vpiFullName:work@fifo_rx.next_state_data_write
                     |vpiRhs:
                     \_constant: , line:135
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d2
                       |BIN:2&#39;d2
           |vpiCaseItem:
           \_case_item: , line:138
             |vpiExpr:
             \_constant: , line:138
               |vpiConstType:3
               |vpiDecompile:2&#39;d2
               |BIN:2&#39;d2
             |vpiStmt:
             \_begin: , line:139
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_assignment: , line:140
                 |vpiOpType:82
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state_data_write), line:140
                   |vpiName:next_state_data_write
                   |vpiFullName:work@fifo_rx.next_state_data_write
                 |vpiRhs:
                 \_constant: , line:140
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d0
                   |BIN:2&#39;d0
           |vpiCaseItem:
           \_case_item: , line:142
             |vpiStmt:
             \_begin: , line:143
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_assignment: , line:144
                 |vpiOpType:82
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state_data_write), line:144
                   |vpiName:next_state_data_write
                   |vpiFullName:work@fifo_rx.next_state_data_write
                 |vpiRhs:
                 \_constant: , line:144
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d0
                   |BIN:2&#39;d0
   |vpiProcess:
   \_always: , line:151
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:151
       |vpiStmt:
       \_begin: , line:152
         |vpiFullName:work@fifo_rx
         |vpiStmt:
         \_assignment: , line:153
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (next_state_data_read), line:153
             |vpiName:next_state_data_read
             |vpiFullName:work@fifo_rx.next_state_data_read
           |vpiRhs:
           \_ref_obj: (state_data_read), line:153
             |vpiName:state_data_read
             |vpiFullName:work@fifo_rx.state_data_read
         |vpiStmt:
         \_case_stmt: , line:155
           |vpiCaseType:1
           |vpiCondition:
           \_ref_obj: (state_data_read), line:155
             |vpiName:state_data_read
             |vpiFullName:work@fifo_rx.state_data_read
           |vpiCaseItem:
           \_case_item: , line:156
             |vpiExpr:
             \_constant: , line:156
               |vpiConstType:3
               |vpiDecompile:2&#39;d0
               |BIN:2&#39;d0
             |vpiStmt:
             \_begin: , line:157
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_if_else: , line:158
                 |vpiCondition:
                 \_operation: , line:158
                   |vpiOpType:26
                   |vpiOperand:
                   \_ref_obj: (rd_en), line:158
                     |vpiName:rd_en
                     |vpiFullName:work@fifo_rx.rd_en
                   |vpiOperand:
                   \_operation: , line:158
                     |vpiOpType:3
                     |vpiOperand:
                     \_ref_obj: (f_empty), line:158
                       |vpiName:f_empty
                       |vpiFullName:work@fifo_rx.f_empty
                 |vpiStmt:
                 \_begin: , line:159
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:160
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_data_read), line:160
                       |vpiName:next_state_data_read
                       |vpiFullName:work@fifo_rx.next_state_data_read
                     |vpiRhs:
                     \_constant: , line:160
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d1
                       |BIN:2&#39;d1
                 |vpiElseStmt:
                 \_begin: , line:163
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:164
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_data_read), line:164
                       |vpiName:next_state_data_read
                       |vpiFullName:work@fifo_rx.next_state_data_read
                     |vpiRhs:
                     \_constant: , line:164
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d0
                       |BIN:2&#39;d0
           |vpiCaseItem:
           \_case_item: , line:167
             |vpiExpr:
             \_constant: , line:167
               |vpiConstType:3
               |vpiDecompile:2&#39;d1
               |BIN:2&#39;d1
             |vpiStmt:
             \_begin: , line:168
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_if_else: , line:169
                 |vpiCondition:
                 \_ref_obj: (rd_en), line:169
                   |vpiName:rd_en
                   |vpiFullName:work@fifo_rx.rd_en
                 |vpiStmt:
                 \_begin: , line:170
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:171
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_data_read), line:171
                       |vpiName:next_state_data_read
                       |vpiFullName:work@fifo_rx.next_state_data_read
                     |vpiRhs:
                     \_constant: , line:171
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d1
                       |BIN:2&#39;d1
                 |vpiElseStmt:
                 \_begin: , line:174
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:175
                     |vpiOpType:82
                     |vpiBlocking:1
                     |vpiLhs:
                     \_ref_obj: (next_state_data_read), line:175
                       |vpiName:next_state_data_read
                       |vpiFullName:work@fifo_rx.next_state_data_read
                     |vpiRhs:
                     \_constant: , line:175
                       |vpiConstType:3
                       |vpiDecompile:2&#39;d2
                       |BIN:2&#39;d2
           |vpiCaseItem:
           \_case_item: , line:178
             |vpiExpr:
             \_constant: , line:178
               |vpiConstType:3
               |vpiDecompile:2&#39;d2
               |BIN:2&#39;d2
             |vpiStmt:
             \_begin: , line:179
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_assignment: , line:180
                 |vpiOpType:82
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state_data_read), line:180
                   |vpiName:next_state_data_read
                   |vpiFullName:work@fifo_rx.next_state_data_read
                 |vpiRhs:
                 \_constant: , line:180
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d0
                   |BIN:2&#39;d0
           |vpiCaseItem:
           \_case_item: , line:182
             |vpiStmt:
             \_begin: , line:183
               |vpiFullName:work@fifo_rx
               |vpiStmt:
               \_assignment: , line:184
                 |vpiOpType:82
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state_data_read), line:184
                   |vpiName:next_state_data_read
                   |vpiFullName:work@fifo_rx.next_state_data_read
                 |vpiRhs:
                 \_constant: , line:184
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d0
                   |BIN:2&#39;d0
   |vpiProcess:
   \_always: , line:189
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:189
       |vpiCondition:
       \_operation: , line:189
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:189
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (clock), line:189
             |vpiName:clock
         |vpiOperand:
         \_operation: , line:189
           |vpiOpType:40
           |vpiOperand:
           \_ref_obj: (reset), line:189
             |vpiName:reset
       |vpiStmt:
       \_begin: , line:190
         |vpiFullName:work@fifo_rx
         |vpiStmt:
         \_if_else: , line:191
           |vpiCondition:
           \_operation: , line:191
             |vpiOpType:3
             |vpiOperand:
             \_ref_obj: (reset), line:191
               |vpiName:reset
               |vpiFullName:work@fifo_rx.reset
           |vpiStmt:
           \_begin: , line:192
             |vpiFullName:work@fifo_rx
             |vpiStmt:
             \_assignment: , line:193
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (state_open_slot), line:193
                 |vpiName:state_open_slot
                 |vpiFullName:work@fifo_rx.state_open_slot
               |vpiRhs:
               \_constant: , line:193
                 |vpiConstType:3
                 |vpiDecompile:2&#39;d0
                 |BIN:2&#39;d0
             |vpiStmt:
             \_assignment: , line:194
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (open_slot_fct), line:194
                 |vpiName:open_slot_fct
                 |vpiFullName:work@fifo_rx.open_slot_fct
               |vpiRhs:
               \_constant: , line:194
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:195
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (counter_wait), line:195
                 |vpiName:counter_wait
                 |vpiFullName:work@fifo_rx.counter_wait
               |vpiRhs:
               \_constant: , line:195
                 |vpiConstType:3
                 |vpiDecompile:11&#39;d0
                 |BIN:11&#39;d0
           |vpiElseStmt:
           \_begin: , line:198
             |vpiFullName:work@fifo_rx
             |vpiStmt:
             \_assignment: , line:199
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (state_open_slot), line:199
                 |vpiName:state_open_slot
                 |vpiFullName:work@fifo_rx.state_open_slot
               |vpiRhs:
               \_ref_obj: (next_state_open_slot), line:199
                 |vpiName:next_state_open_slot
                 |vpiFullName:work@fifo_rx.next_state_open_slot
             |vpiStmt:
             \_case_stmt: , line:201
               |vpiCaseType:1
               |vpiCondition:
               \_ref_obj: (state_open_slot), line:201
                 |vpiName:state_open_slot
                 |vpiFullName:work@fifo_rx.state_open_slot
               |vpiCaseItem:
               \_case_item: , line:202
                 |vpiExpr:
                 \_constant: , line:202
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d0
                   |BIN:2&#39;d0
                 |vpiStmt:
                 \_begin: , line:203
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_if_else: , line:204
                     |vpiCondition:
                     \_operation: , line:204
                       |vpiOpType:27
                       |vpiOperand:
                       \_operation: , line:204
                         |vpiOpType:27
                         |vpiOperand:
                         \_operation: , line:204
                           |vpiOpType:27
                           |vpiOperand:
                           \_operation: , line:204
                             |vpiOpType:27
                             |vpiOperand:
                             \_operation: , line:204
                               |vpiOpType:27
                               |vpiOperand:
                               \_operation: , line:204
                                 |vpiOpType:27
                                 |vpiOperand:
                                 \_operation: , line:204
                                   |vpiOpType:27
                                   |vpiOperand:
                                   \_operation: , line:204
                                     |vpiOpType:14
                                     |vpiOperand:
                                     \_ref_obj: (rd_ptr), line:204
                                       |vpiName:rd_ptr
                                       |vpiFullName:work@fifo_rx.rd_ptr
                                     |vpiOperand:
                                     \_constant: , line:204
                                       |vpiConstType:3
                                       |vpiDecompile:6&#39;d7
                                       |BIN:6&#39;d7
                                   |vpiOperand:
                                   \_operation: , line:204
                                     |vpiOpType:14
                                     |vpiOperand:
                                     \_ref_obj: (rd_ptr), line:204
                                       |vpiName:rd_ptr
                                       |vpiFullName:work@fifo_rx.rd_ptr
                                     |vpiOperand:
                                     \_constant: , line:204
                                       |vpiConstType:3
                                       |vpiDecompile:6&#39;d15
                                       |BIN:6&#39;d15
                                 |vpiOperand:
                                 \_operation: , line:204
                                   |vpiOpType:14
                                   |vpiOperand:
                                   \_ref_obj: (rd_ptr), line:204
                                     |vpiName:rd_ptr
                                     |vpiFullName:work@fifo_rx.rd_ptr
                                   |vpiOperand:
                                   \_constant: , line:204
                                     |vpiConstType:3
                                     |vpiDecompile:6&#39;d23
                                     |BIN:6&#39;d23
                               |vpiOperand:
                               \_operation: , line:204
                                 |vpiOpType:14
                                 |vpiOperand:
                                 \_ref_obj: (rd_ptr), line:204
                                   |vpiName:rd_ptr
                                   |vpiFullName:work@fifo_rx.rd_ptr
                                 |vpiOperand:
                                 \_constant: , line:204
                                   |vpiConstType:3
                                   |vpiDecompile:6&#39;d31
                                   |BIN:6&#39;d31
                             |vpiOperand:
                             \_operation: , line:204
                               |vpiOpType:14
                               |vpiOperand:
                               \_ref_obj: (rd_ptr), line:204
                                 |vpiName:rd_ptr
                                 |vpiFullName:work@fifo_rx.rd_ptr
                               |vpiOperand:
                               \_constant: , line:204
                                 |vpiConstType:3
                                 |vpiDecompile:6&#39;d39
                                 |BIN:6&#39;d39
                           |vpiOperand:
                           \_operation: , line:204
                             |vpiOpType:14
                             |vpiOperand:
                             \_ref_obj: (rd_ptr), line:204
                               |vpiName:rd_ptr
                               |vpiFullName:work@fifo_rx.rd_ptr
                             |vpiOperand:
                             \_constant: , line:204
                               |vpiConstType:3
                               |vpiDecompile:6&#39;d47
                               |BIN:6&#39;d47
                         |vpiOperand:
                         \_operation: , line:204
                           |vpiOpType:14
                           |vpiOperand:
                           \_ref_obj: (rd_ptr), line:204
                             |vpiName:rd_ptr
                             |vpiFullName:work@fifo_rx.rd_ptr
                           |vpiOperand:
                           \_constant: , line:204
                             |vpiConstType:3
                             |vpiDecompile:6&#39;d55
                             |BIN:6&#39;d55
                       |vpiOperand:
                       \_operation: , line:204
                         |vpiOpType:14
                         |vpiOperand:
                         \_ref_obj: (rd_ptr), line:204
                           |vpiName:rd_ptr
                           |vpiFullName:work@fifo_rx.rd_ptr
                         |vpiOperand:
                         \_constant: , line:204
                           |vpiConstType:3
                           |vpiDecompile:6&#39;d63
                           |BIN:6&#39;d63
                     |vpiStmt:
                     \_begin: , line:205
                       |vpiFullName:work@fifo_rx
                       |vpiStmt:
                       \_assignment: , line:206
                         |vpiOpType:82
                         |vpiLhs:
                         \_ref_obj: (open_slot_fct), line:206
                           |vpiName:open_slot_fct
                           |vpiFullName:work@fifo_rx.open_slot_fct
                         |vpiRhs:
                         \_constant: , line:206
                           |vpiConstType:3
                           |vpiDecompile:&#39;b1
                           |vpiSize:1
                           |BIN:1
                       |vpiStmt:
                       \_assignment: , line:207
                         |vpiOpType:82
                         |vpiLhs:
                         \_ref_obj: (counter_wait), line:207
                           |vpiName:counter_wait
                           |vpiFullName:work@fifo_rx.counter_wait
                         |vpiRhs:
                         \_operation: , line:207
                           |vpiOpType:24
                           |vpiOperand:
                           \_ref_obj: (counter_wait), line:207
                             |vpiName:counter_wait
                             |vpiFullName:work@fifo_rx.counter_wait
                           |vpiOperand:
                           \_constant: , line:207
                             |vpiConstType:3
                             |vpiDecompile:11&#39;d1
                             |BIN:11&#39;d1
                     |vpiElseStmt:
                     \_begin: , line:210
                       |vpiFullName:work@fifo_rx
                       |vpiStmt:
                       \_assignment: , line:211
                         |vpiOpType:82
                         |vpiLhs:
                         \_ref_obj: (open_slot_fct), line:211
                           |vpiName:open_slot_fct
                           |vpiFullName:work@fifo_rx.open_slot_fct
                         |vpiRhs:
                         \_constant: , line:211
                           |vpiConstType:3
                           |vpiDecompile:&#39;b0
                           |vpiSize:1
                           |BIN:0
               |vpiCaseItem:
               \_case_item: , line:214
                 |vpiExpr:
                 \_constant: , line:214
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d1
                   |BIN:2&#39;d1
                 |vpiStmt:
                 \_begin: , line:215
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_if_else: , line:216
                     |vpiCondition:
                     \_operation: , line:216
                       |vpiOpType:15
                       |vpiOperand:
                       \_ref_obj: (counter_wait), line:216
                         |vpiName:counter_wait
                         |vpiFullName:work@fifo_rx.counter_wait
                       |vpiOperand:
                       \_constant: , line:216
                         |vpiConstType:3
                         |vpiDecompile:11&#39;d300
                         |BIN:11&#39;d300
                     |vpiStmt:
                     \_assignment: , line:217
                       |vpiOpType:82
                       |vpiLhs:
                       \_ref_obj: (counter_wait), line:217
                         |vpiName:counter_wait
                         |vpiFullName:work@fifo_rx.counter_wait
                       |vpiRhs:
                       \_operation: , line:217
                         |vpiOpType:24
                         |vpiOperand:
                         \_ref_obj: (counter_wait), line:217
                           |vpiName:counter_wait
                           |vpiFullName:work@fifo_rx.counter_wait
                         |vpiOperand:
                         \_constant: , line:217
                           |vpiConstType:3
                           |vpiDecompile:11&#39;d1
                           |BIN:11&#39;d1
                     |vpiElseStmt:
                     \_assignment: , line:219
                       |vpiOpType:82
                       |vpiLhs:
                       \_ref_obj: (counter_wait), line:219
                         |vpiName:counter_wait
                         |vpiFullName:work@fifo_rx.counter_wait
                       |vpiRhs:
                       \_ref_obj: (counter_wait), line:219
                         |vpiName:counter_wait
                         |vpiFullName:work@fifo_rx.counter_wait
                   |vpiStmt:
                   \_assignment: , line:221
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (open_slot_fct), line:221
                       |vpiName:open_slot_fct
                       |vpiFullName:work@fifo_rx.open_slot_fct
                     |vpiRhs:
                     \_constant: , line:221
                       |vpiConstType:3
                       |vpiDecompile:&#39;b1
                       |vpiSize:1
                       |BIN:1
               |vpiCaseItem:
               \_case_item: , line:223
                 |vpiExpr:
                 \_constant: , line:223
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d2
                   |BIN:2&#39;d2
                 |vpiStmt:
                 \_begin: , line:224
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:225
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (counter_wait), line:225
                       |vpiName:counter_wait
                       |vpiFullName:work@fifo_rx.counter_wait
                     |vpiRhs:
                     \_constant: , line:225
                       |vpiConstType:3
                       |vpiDecompile:11&#39;d0
                       |BIN:11&#39;d0
                   |vpiStmt:
                   \_assignment: , line:226
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (open_slot_fct), line:226
                       |vpiName:open_slot_fct
                       |vpiFullName:work@fifo_rx.open_slot_fct
                     |vpiRhs:
                     \_constant: , line:226
                       |vpiConstType:3
                       |vpiDecompile:&#39;b0
                       |vpiSize:1
                       |BIN:0
               |vpiCaseItem:
               \_case_item: , line:228
                 |vpiStmt:
                 \_begin: , line:229
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:230
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (open_slot_fct), line:230
                       |vpiName:open_slot_fct
                       |vpiFullName:work@fifo_rx.open_slot_fct
                     |vpiRhs:
                     \_ref_obj: (open_slot_fct), line:230
                       |vpiName:open_slot_fct
                       |vpiFullName:work@fifo_rx.open_slot_fct
   |vpiProcess:
   \_always: , line:237
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:237
       |vpiCondition:
       \_operation: , line:237
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:237
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (clock), line:237
             |vpiName:clock
         |vpiOperand:
         \_operation: , line:237
           |vpiOpType:40
           |vpiOperand:
           \_ref_obj: (reset), line:237
             |vpiName:reset
       |vpiStmt:
       \_begin: , line:238
         |vpiFullName:work@fifo_rx
         |vpiStmt:
         \_if_else: , line:239
           |vpiCondition:
           \_operation: , line:239
             |vpiOpType:3
             |vpiOperand:
             \_ref_obj: (reset), line:239
               |vpiName:reset
               |vpiFullName:work@fifo_rx.reset
           |vpiStmt:
           \_begin: , line:240
             |vpiFullName:work@fifo_rx
             |vpiStmt:
             \_assignment: , line:241
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (state_data_write), line:241
                 |vpiName:state_data_write
                 |vpiFullName:work@fifo_rx.state_data_write
               |vpiRhs:
               \_constant: , line:241
                 |vpiConstType:3
                 |vpiDecompile:2&#39;d0
                 |BIN:2&#39;d0
             |vpiStmt:
             \_assignment: , line:242
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (wr_ptr), line:242
                 |vpiName:wr_ptr
                 |vpiFullName:work@fifo_rx.wr_ptr
               |vpiRhs:
               \_operation: , line:242
                 |vpiOpType:34
                 |vpiOperand:
                 \_ref_obj: (AWIDTH), line:242
                   |vpiName:AWIDTH
                 |vpiOperand:
                 \_operation: 
                   |vpiOpType:33
                   |vpiOperand:
                   \_constant: , line:242
                     |vpiConstType:3
                     |vpiDecompile:&#39;b0
                     |vpiSize:1
                     |BIN:0
           |vpiElseStmt:
           \_begin: , line:245
             |vpiFullName:work@fifo_rx
             |vpiStmt:
             \_assignment: , line:247
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (state_data_write), line:247
                 |vpiName:state_data_write
                 |vpiFullName:work@fifo_rx.state_data_write
               |vpiRhs:
               \_ref_obj: (next_state_data_write), line:247
                 |vpiName:next_state_data_write
                 |vpiFullName:work@fifo_rx.next_state_data_write
             |vpiStmt:
             \_case_stmt: , line:249
               |vpiCaseType:1
               |vpiCondition:
               \_ref_obj: (state_data_write), line:249
                 |vpiName:state_data_write
                 |vpiFullName:work@fifo_rx.state_data_write
               |vpiCaseItem:
               \_case_item: , line:250
                 |vpiExpr:
                 \_constant: , line:250
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d0
                   |BIN:2&#39;d0
                 |vpiStmt:
                 \_begin: , line:251
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:252
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (wr_ptr), line:252
                       |vpiName:wr_ptr
                       |vpiFullName:work@fifo_rx.wr_ptr
                     |vpiRhs:
                     \_ref_obj: (wr_ptr), line:252
                       |vpiName:wr_ptr
                       |vpiFullName:work@fifo_rx.wr_ptr
               |vpiCaseItem:
               \_case_item: , line:254
                 |vpiExpr:
                 \_constant: , line:254
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d1
                   |BIN:2&#39;d1
                 |vpiStmt:
                 \_begin: , line:255
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:256
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (wr_ptr), line:256
                       |vpiName:wr_ptr
                       |vpiFullName:work@fifo_rx.wr_ptr
                     |vpiRhs:
                     \_ref_obj: (wr_ptr), line:256
                       |vpiName:wr_ptr
                       |vpiFullName:work@fifo_rx.wr_ptr
               |vpiCaseItem:
               \_case_item: , line:258
                 |vpiExpr:
                 \_constant: , line:258
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d2
                   |BIN:2&#39;d2
                 |vpiStmt:
                 \_begin: , line:259
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:260
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (wr_ptr), line:260
                       |vpiName:wr_ptr
                       |vpiFullName:work@fifo_rx.wr_ptr
                     |vpiRhs:
                     \_operation: , line:260
                       |vpiOpType:24
                       |vpiOperand:
                       \_ref_obj: (wr_ptr), line:260
                         |vpiName:wr_ptr
                         |vpiFullName:work@fifo_rx.wr_ptr
                       |vpiOperand:
                       \_constant: , line:260
                         |vpiConstType:3
                         |vpiDecompile:6&#39;d1
                         |BIN:6&#39;d1
               |vpiCaseItem:
               \_case_item: , line:262
                 |vpiStmt:
                 \_begin: , line:263
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:264
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (wr_ptr), line:264
                       |vpiName:wr_ptr
                       |vpiFullName:work@fifo_rx.wr_ptr
                     |vpiRhs:
                     \_ref_obj: (wr_ptr), line:264
                       |vpiName:wr_ptr
                       |vpiFullName:work@fifo_rx.wr_ptr
   |vpiProcess:
   \_always: , line:273
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:273
       |vpiCondition:
       \_operation: , line:273
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:273
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (clock), line:273
             |vpiName:clock
         |vpiOperand:
         \_operation: , line:273
           |vpiOpType:40
           |vpiOperand:
           \_ref_obj: (reset), line:273
             |vpiName:reset
       |vpiStmt:
       \_begin: , line:274
         |vpiFullName:work@fifo_rx
         |vpiStmt:
         \_if_else: , line:276
           |vpiCondition:
           \_operation: , line:276
             |vpiOpType:3
             |vpiOperand:
             \_ref_obj: (reset), line:276
               |vpiName:reset
               |vpiFullName:work@fifo_rx.reset
           |vpiStmt:
           \_begin: , line:277
             |vpiFullName:work@fifo_rx
             |vpiStmt:
             \_assignment: , line:278
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (f_full), line:278
                 |vpiName:f_full
                 |vpiFullName:work@fifo_rx.f_full
               |vpiRhs:
               \_constant: , line:278
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:279
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (f_empty), line:279
                 |vpiName:f_empty
                 |vpiFullName:work@fifo_rx.f_empty
               |vpiRhs:
               \_constant: , line:279
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:280
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (overflow_credit_error), line:280
                 |vpiName:overflow_credit_error
                 |vpiFullName:work@fifo_rx.overflow_credit_error
               |vpiRhs:
               \_constant: , line:280
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiStmt:
             \_assignment: , line:281
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (counter), line:281
                 |vpiName:counter
                 |vpiFullName:work@fifo_rx.counter
               |vpiRhs:
               \_operation: , line:281
                 |vpiOpType:34
                 |vpiOperand:
                 \_ref_obj: (AWIDTH), line:281
                   |vpiName:AWIDTH
                 |vpiOperand:
                 \_operation: 
                   |vpiOpType:33
                   |vpiOperand:
                   \_constant: , line:281
                     |vpiConstType:3
                     |vpiDecompile:&#39;b0
                     |vpiSize:1
                     |BIN:0
           |vpiElseStmt:
           \_begin: , line:284
             |vpiFullName:work@fifo_rx
             |vpiStmt:
             \_if_else: , line:285
               |vpiCondition:
               \_operation: , line:285
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (state_data_write), line:285
                   |vpiName:state_data_write
                   |vpiFullName:work@fifo_rx.state_data_write
                 |vpiOperand:
                 \_constant: , line:285
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d2
                   |BIN:2&#39;d2
               |vpiStmt:
               \_begin: , line:286
                 |vpiFullName:work@fifo_rx
                 |vpiStmt:
                 \_assignment: , line:287
                   |vpiOpType:82
                   |vpiLhs:
                   \_ref_obj: (counter), line:287
                     |vpiName:counter
                     |vpiFullName:work@fifo_rx.counter
                   |vpiRhs:
                   \_operation: , line:287
                     |vpiOpType:24
                     |vpiOperand:
                     \_ref_obj: (counter), line:287
                       |vpiName:counter
                       |vpiFullName:work@fifo_rx.counter
                     |vpiOperand:
                     \_constant: , line:287
                       |vpiConstType:3
                       |vpiDecompile:6&#39;d1
                       |BIN:6&#39;d1
               |vpiElseStmt:
               \_begin: , line:290
                 |vpiFullName:work@fifo_rx
                 |vpiStmt:
                 \_if_else: , line:291
                   |vpiCondition:
                   \_operation: , line:291
                     |vpiOpType:26
                     |vpiOperand:
                     \_operation: , line:291
                       |vpiOpType:18
                       |vpiOperand:
                       \_ref_obj: (counter), line:291
                         |vpiName:counter
                         |vpiFullName:work@fifo_rx.counter
                       |vpiOperand:
                       \_constant: , line:291
                         |vpiConstType:3
                         |vpiDecompile:6&#39;d0
                         |BIN:6&#39;d0
                     |vpiOperand:
                     \_operation: , line:291
                       |vpiOpType:14
                       |vpiOperand:
                       \_ref_obj: (state_data_read), line:291
                         |vpiName:state_data_read
                         |vpiFullName:work@fifo_rx.state_data_read
                       |vpiOperand:
                       \_constant: , line:291
                         |vpiConstType:3
                         |vpiDecompile:2&#39;d2
                         |BIN:2&#39;d2
                   |vpiStmt:
                   \_assignment: , line:292
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (counter), line:292
                       |vpiName:counter
                       |vpiFullName:work@fifo_rx.counter
                     |vpiRhs:
                     \_operation: , line:292
                       |vpiOpType:11
                       |vpiOperand:
                       \_ref_obj: (counter), line:292
                         |vpiName:counter
                         |vpiFullName:work@fifo_rx.counter
                       |vpiOperand:
                       \_constant: , line:292
                         |vpiConstType:3
                         |vpiDecompile:6&#39;d1
                         |BIN:6&#39;d1
                   |vpiElseStmt:
                   \_assignment: , line:294
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (counter), line:294
                       |vpiName:counter
                       |vpiFullName:work@fifo_rx.counter
                     |vpiRhs:
                     \_ref_obj: (counter), line:294
                       |vpiName:counter
                       |vpiFullName:work@fifo_rx.counter
             |vpiStmt:
             \_if_else: , line:297
               |vpiCondition:
               \_operation: , line:297
                 |vpiOpType:18
                 |vpiOperand:
                 \_ref_obj: (counter), line:297
                   |vpiName:counter
                   |vpiFullName:work@fifo_rx.counter
                 |vpiOperand:
                 \_constant: , line:297
                   |vpiConstType:3
                   |vpiDecompile:6&#39;d56
                   |BIN:6&#39;d56
               |vpiStmt:
               \_begin: , line:298
                 |vpiFullName:work@fifo_rx
                 |vpiStmt:
                 \_assignment: , line:299
                   |vpiOpType:82
                   |vpiLhs:
                   \_ref_obj: (overflow_credit_error), line:299
                     |vpiName:overflow_credit_error
                     |vpiFullName:work@fifo_rx.overflow_credit_error
                   |vpiRhs:
                   \_constant: , line:299
                     |vpiConstType:3
                     |vpiDecompile:&#39;b1
                     |vpiSize:1
                     |BIN:1
               |vpiElseStmt:
               \_assignment: , line:302
                 |vpiOpType:82
                 |vpiLhs:
                 \_ref_obj: (overflow_credit_error), line:302
                   |vpiName:overflow_credit_error
                   |vpiFullName:work@fifo_rx.overflow_credit_error
                 |vpiRhs:
                 \_constant: , line:302
                   |vpiConstType:3
                   |vpiDecompile:&#39;b0
                   |vpiSize:1
                   |BIN:0
             |vpiStmt:
             \_if_else: , line:304
               |vpiCondition:
               \_operation: , line:304
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (counter), line:304
                   |vpiName:counter
                   |vpiFullName:work@fifo_rx.counter
                 |vpiOperand:
                 \_constant: , line:304
                   |vpiConstType:3
                   |vpiDecompile:6&#39;d56
                   |BIN:6&#39;d56
               |vpiStmt:
               \_begin: , line:305
                 |vpiFullName:work@fifo_rx
                 |vpiStmt:
                 \_assignment: , line:306
                   |vpiOpType:82
                   |vpiLhs:
                   \_ref_obj: (f_full), line:306
                     |vpiName:f_full
                     |vpiFullName:work@fifo_rx.f_full
                   |vpiRhs:
                   \_constant: , line:306
                     |vpiConstType:3
                     |vpiDecompile:&#39;b1
                     |vpiSize:1
                     |BIN:1
               |vpiElseStmt:
               \_begin: , line:309
                 |vpiFullName:work@fifo_rx
                 |vpiStmt:
                 \_assignment: , line:310
                   |vpiOpType:82
                   |vpiLhs:
                   \_ref_obj: (f_full), line:310
                     |vpiName:f_full
                     |vpiFullName:work@fifo_rx.f_full
                   |vpiRhs:
                   \_constant: , line:310
                     |vpiConstType:3
                     |vpiDecompile:&#39;b0
                     |vpiSize:1
                     |BIN:0
             |vpiStmt:
             \_if_else: , line:313
               |vpiCondition:
               \_operation: , line:313
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (counter), line:313
                   |vpiName:counter
                   |vpiFullName:work@fifo_rx.counter
                 |vpiOperand:
                 \_constant: , line:313
                   |vpiConstType:3
                   |vpiDecompile:6&#39;d0
                   |BIN:6&#39;d0
               |vpiStmt:
               \_begin: , line:314
                 |vpiFullName:work@fifo_rx
                 |vpiStmt:
                 \_assignment: , line:315
                   |vpiOpType:82
                   |vpiLhs:
                   \_ref_obj: (f_empty), line:315
                     |vpiName:f_empty
                     |vpiFullName:work@fifo_rx.f_empty
                   |vpiRhs:
                   \_constant: , line:315
                     |vpiConstType:3
                     |vpiDecompile:&#39;b1
                     |vpiSize:1
                     |BIN:1
               |vpiElseStmt:
               \_begin: , line:318
                 |vpiFullName:work@fifo_rx
                 |vpiStmt:
                 \_assignment: , line:319
                   |vpiOpType:82
                   |vpiLhs:
                   \_ref_obj: (f_empty), line:319
                     |vpiName:f_empty
                     |vpiFullName:work@fifo_rx.f_empty
                   |vpiRhs:
                   \_constant: , line:319
                     |vpiConstType:3
                     |vpiDecompile:&#39;b0
                     |vpiSize:1
                     |BIN:0
   |vpiProcess:
   \_always: , line:326
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:326
       |vpiCondition:
       \_operation: , line:326
         |vpiOpType:35
         |vpiOperand:
         \_operation: , line:326
           |vpiOpType:39
           |vpiOperand:
           \_ref_obj: (clock), line:326
             |vpiName:clock
         |vpiOperand:
         \_operation: , line:326
           |vpiOpType:40
           |vpiOperand:
           \_ref_obj: (reset), line:326
             |vpiName:reset
       |vpiStmt:
       \_begin: , line:327
         |vpiFullName:work@fifo_rx
         |vpiStmt:
         \_if_else: , line:328
           |vpiCondition:
           \_operation: , line:328
             |vpiOpType:3
             |vpiOperand:
             \_ref_obj: (reset), line:328
               |vpiName:reset
               |vpiFullName:work@fifo_rx.reset
           |vpiStmt:
           \_begin: , line:329
             |vpiFullName:work@fifo_rx
             |vpiStmt:
             \_assignment: , line:330
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (rd_ptr), line:330
                 |vpiName:rd_ptr
                 |vpiFullName:work@fifo_rx.rd_ptr
               |vpiRhs:
               \_operation: , line:330
                 |vpiOpType:34
                 |vpiOperand:
                 \_ref_obj: (AWIDTH), line:330
                   |vpiName:AWIDTH
                 |vpiOperand:
                 \_operation: 
                   |vpiOpType:33
                   |vpiOperand:
                   \_constant: , line:330
                     |vpiConstType:3
                     |vpiDecompile:&#39;b0
                     |vpiSize:1
                     |BIN:0
             |vpiStmt:
             \_assignment: , line:331
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (state_data_read), line:331
                 |vpiName:state_data_read
                 |vpiFullName:work@fifo_rx.state_data_read
               |vpiRhs:
               \_constant: , line:331
                 |vpiConstType:3
                 |vpiDecompile:2&#39;d0
                 |BIN:2&#39;d0
           |vpiElseStmt:
           \_begin: , line:334
             |vpiFullName:work@fifo_rx
             |vpiStmt:
             \_assignment: , line:336
               |vpiOpType:82
               |vpiLhs:
               \_ref_obj: (state_data_read), line:336
                 |vpiName:state_data_read
                 |vpiFullName:work@fifo_rx.state_data_read
               |vpiRhs:
               \_ref_obj: (next_state_data_read), line:336
                 |vpiName:next_state_data_read
                 |vpiFullName:work@fifo_rx.next_state_data_read
             |vpiStmt:
             \_case_stmt: , line:338
               |vpiCaseType:1
               |vpiCondition:
               \_ref_obj: (state_data_read), line:338
                 |vpiName:state_data_read
                 |vpiFullName:work@fifo_rx.state_data_read
               |vpiCaseItem:
               \_case_item: , line:339
                 |vpiExpr:
                 \_constant: , line:339
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d0
                   |BIN:2&#39;d0
                 |vpiStmt:
                 \_begin: , line:340
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_if_else: , line:341
                     |vpiCondition:
                     \_ref_obj: (rd_en), line:341
                       |vpiName:rd_en
                       |vpiFullName:work@fifo_rx.rd_en
                     |vpiStmt:
                     \_begin: , line:342
                       |vpiFullName:work@fifo_rx
                       |vpiStmt:
                       \_assignment: , line:343
                         |vpiOpType:82
                         |vpiLhs:
                         \_ref_obj: (rd_ptr), line:343
                           |vpiName:rd_ptr
                           |vpiFullName:work@fifo_rx.rd_ptr
                         |vpiRhs:
                         \_operation: , line:343
                           |vpiOpType:24
                           |vpiOperand:
                           \_ref_obj: (rd_ptr), line:343
                             |vpiName:rd_ptr
                             |vpiFullName:work@fifo_rx.rd_ptr
                           |vpiOperand:
                           \_constant: , line:343
                             |vpiConstType:3
                             |vpiDecompile:6&#39;d1
                             |BIN:6&#39;d1
                     |vpiElseStmt:
                     \_begin: , line:346
                       |vpiFullName:work@fifo_rx
                       |vpiStmt:
                       \_assignment: , line:347
                         |vpiOpType:82
                         |vpiLhs:
                         \_ref_obj: (rd_ptr), line:347
                           |vpiName:rd_ptr
                           |vpiFullName:work@fifo_rx.rd_ptr
                         |vpiRhs:
                         \_ref_obj: (rd_ptr), line:347
                           |vpiName:rd_ptr
                           |vpiFullName:work@fifo_rx.rd_ptr
               |vpiCaseItem:
               \_case_item: , line:350
                 |vpiExpr:
                 \_constant: , line:350
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d1
                   |BIN:2&#39;d1
                 |vpiStmt:
                 \_begin: , line:351
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:352
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (rd_ptr), line:352
                       |vpiName:rd_ptr
                       |vpiFullName:work@fifo_rx.rd_ptr
                     |vpiRhs:
                     \_ref_obj: (rd_ptr), line:352
                       |vpiName:rd_ptr
                       |vpiFullName:work@fifo_rx.rd_ptr
               |vpiCaseItem:
               \_case_item: , line:354
                 |vpiExpr:
                 \_constant: , line:354
                   |vpiConstType:3
                   |vpiDecompile:2&#39;d2
                   |BIN:2&#39;d2
                 |vpiStmt:
                 \_begin: , line:355
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:356
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (rd_ptr), line:356
                       |vpiName:rd_ptr
                       |vpiFullName:work@fifo_rx.rd_ptr
                     |vpiRhs:
                     \_ref_obj: (rd_ptr), line:356
                       |vpiName:rd_ptr
                       |vpiFullName:work@fifo_rx.rd_ptr
               |vpiCaseItem:
               \_case_item: , line:358
                 |vpiStmt:
                 \_begin: , line:359
                   |vpiFullName:work@fifo_rx
                   |vpiStmt:
                   \_assignment: , line:360
                     |vpiOpType:82
                     |vpiLhs:
                     \_ref_obj: (rd_ptr), line:360
                       |vpiName:rd_ptr
                       |vpiFullName:work@fifo_rx.rd_ptr
                     |vpiRhs:
                     \_ref_obj: (rd_ptr), line:360
                       |vpiName:rd_ptr
                       |vpiFullName:work@fifo_rx.rd_ptr
   |vpiPort:
   \_port: (clock), line:40
     |vpiName:clock
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clock), line:40
         |vpiName:clock
         |vpiFullName:work@fifo_rx.clock
   |vpiPort:
   \_port: (reset), line:40
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:40
         |vpiName:reset
         |vpiFullName:work@fifo_rx.reset
   |vpiPort:
   \_port: (wr_en), line:40
     |vpiName:wr_en
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_en), line:40
         |vpiName:wr_en
         |vpiFullName:work@fifo_rx.wr_en
   |vpiPort:
   \_port: (rd_en), line:40
     |vpiName:rd_en
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_en), line:40
         |vpiName:rd_en
         |vpiFullName:work@fifo_rx.rd_en
   |vpiPort:
   \_port: (data_in), line:41
     |vpiName:data_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_in), line:41
         |vpiName:data_in
         |vpiFullName:work@fifo_rx.data_in
   |vpiPort:
   \_port: (f_full), line:42
     |vpiName:f_full
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (f_full), line:42
         |vpiName:f_full
         |vpiFullName:work@fifo_rx.f_full
         |vpiNetType:48
   |vpiPort:
   \_port: (f_empty), line:42
     |vpiName:f_empty
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (f_empty), line:42
         |vpiName:f_empty
         |vpiFullName:work@fifo_rx.f_empty
   |vpiPort:
   \_port: (open_slot_fct), line:43
     |vpiName:open_slot_fct
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (open_slot_fct), line:43
         |vpiName:open_slot_fct
         |vpiFullName:work@fifo_rx.open_slot_fct
         |vpiNetType:48
   |vpiPort:
   \_port: (overflow_credit_error), line:44
     |vpiName:overflow_credit_error
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (overflow_credit_error), line:44
         |vpiName:overflow_credit_error
         |vpiFullName:work@fifo_rx.overflow_credit_error
         |vpiNetType:48
   |vpiPort:
   \_port: (data_out), line:45
     |vpiName:data_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_out), line:45
         |vpiName:data_out
         |vpiFullName:work@fifo_rx.data_out
   |vpiPort:
   \_port: (counter), line:46
     |vpiName:counter
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (counter), line:46
         |vpiName:counter
         |vpiFullName:work@fifo_rx.counter
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (clock), line:40
   |vpiNet:
   \_logic_net: (reset), line:40
   |vpiNet:
   \_logic_net: (wr_en), line:40
   |vpiNet:
   \_logic_net: (rd_en), line:40
   |vpiNet:
   \_logic_net: (data_in), line:41
   |vpiNet:
   \_logic_net: (f_full), line:42
   |vpiNet:
   \_logic_net: (f_empty), line:42
   |vpiNet:
   \_logic_net: (open_slot_fct), line:43
   |vpiNet:
   \_logic_net: (overflow_credit_error), line:44
   |vpiNet:
   \_logic_net: (data_out), line:45
   |vpiNet:
   \_logic_net: (counter), line:46
   |vpiNet:
   \_logic_net: (wr_ptr), line:49
     |vpiName:wr_ptr
     |vpiFullName:work@fifo_rx.wr_ptr
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (rd_ptr), line:50
     |vpiName:rd_ptr
     |vpiFullName:work@fifo_rx.rd_ptr
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (credit_counter), line:52
     |vpiName:credit_counter
     |vpiFullName:work@fifo_rx.credit_counter
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (state_data_write), line:54
     |vpiName:state_data_write
     |vpiFullName:work@fifo_rx.state_data_write
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (next_state_data_write), line:55
     |vpiName:next_state_data_write
     |vpiFullName:work@fifo_rx.next_state_data_write
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (state_data_read), line:57
     |vpiName:state_data_read
     |vpiFullName:work@fifo_rx.state_data_read
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (next_state_data_read), line:58
     |vpiName:next_state_data_read
     |vpiFullName:work@fifo_rx.next_state_data_read
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (state_open_slot), line:60
     |vpiName:state_open_slot
     |vpiFullName:work@fifo_rx.state_open_slot
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (next_state_open_slot), line:61
     |vpiName:next_state_open_slot
     |vpiFullName:work@fifo_rx.next_state_open_slot
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (counter_wait), line:63
     |vpiName:counter_wait
     |vpiFullName:work@fifo_rx.counter_wait
     |vpiNetType:48
   |vpiParamAssign:
   \_param_assign: , line:35
     |vpiRhs:
     \_constant: , line:35
       |vpiConstType:7
       |vpiDecompile:9
       |vpiSize:32
       |INT:9
     |vpiLhs:
     \_parameter: (DWIDTH), line:35
       |vpiName:DWIDTH
       |vpiTypespec:
       \_int_typespec: , line:35
   |vpiParamAssign:
   \_param_assign: , line:36
     |vpiRhs:
     \_constant: , line:36
       |vpiConstType:7
       |vpiDecompile:6
       |vpiSize:32
       |INT:6
     |vpiLhs:
     \_parameter: (AWIDTH), line:36
       |vpiName:AWIDTH
       |vpiTypespec:
       \_int_typespec: , line:36
   |vpiParameter:
   \_parameter: (DWIDTH), line:35
   |vpiParameter:
   \_parameter: (AWIDTH), line:36
 |uhdmtopModules:
 \_module: work@fifo_rx (work@fifo_rx), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v</a>, line:33
   |vpiDefName:work@fifo_rx
   |vpiName:work@fifo_rx
   |vpiPort:
   \_port: (clock), line:40, parent:work@fifo_rx
     |vpiName:clock
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clock), line:40, parent:work@fifo_rx
         |vpiName:clock
         |vpiFullName:work@fifo_rx.clock
   |vpiPort:
   \_port: (reset), line:40, parent:work@fifo_rx
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:40, parent:work@fifo_rx
         |vpiName:reset
         |vpiFullName:work@fifo_rx.reset
   |vpiPort:
   \_port: (wr_en), line:40, parent:work@fifo_rx
     |vpiName:wr_en
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wr_en), line:40, parent:work@fifo_rx
         |vpiName:wr_en
         |vpiFullName:work@fifo_rx.wr_en
   |vpiPort:
   \_port: (rd_en), line:40, parent:work@fifo_rx
     |vpiName:rd_en
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_en), line:40, parent:work@fifo_rx
         |vpiName:rd_en
         |vpiFullName:work@fifo_rx.rd_en
   |vpiPort:
   \_port: (data_in), line:41, parent:work@fifo_rx
     |vpiName:data_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_in), line:41, parent:work@fifo_rx
         |vpiName:data_in
         |vpiFullName:work@fifo_rx.data_in
         |vpiRange:
         \_range: , line:41
           |vpiLeftRange:
           \_constant: , line:41
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiRightRange:
           \_constant: , line:41
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (f_full), line:42, parent:work@fifo_rx
     |vpiName:f_full
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (f_full), line:42, parent:work@fifo_rx
         |vpiName:f_full
         |vpiFullName:work@fifo_rx.f_full
         |vpiNetType:48
   |vpiPort:
   \_port: (f_empty), line:42, parent:work@fifo_rx
     |vpiName:f_empty
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (f_empty), line:42, parent:work@fifo_rx
         |vpiName:f_empty
         |vpiFullName:work@fifo_rx.f_empty
   |vpiPort:
   \_port: (open_slot_fct), line:43, parent:work@fifo_rx
     |vpiName:open_slot_fct
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (open_slot_fct), line:43, parent:work@fifo_rx
         |vpiName:open_slot_fct
         |vpiFullName:work@fifo_rx.open_slot_fct
         |vpiNetType:48
   |vpiPort:
   \_port: (overflow_credit_error), line:44, parent:work@fifo_rx
     |vpiName:overflow_credit_error
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (overflow_credit_error), line:44, parent:work@fifo_rx
         |vpiName:overflow_credit_error
         |vpiFullName:work@fifo_rx.overflow_credit_error
         |vpiNetType:48
   |vpiPort:
   \_port: (data_out), line:45, parent:work@fifo_rx
     |vpiName:data_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data_out), line:45, parent:work@fifo_rx
         |vpiName:data_out
         |vpiFullName:work@fifo_rx.data_out
         |vpiRange:
         \_range: , line:45
           |vpiLeftRange:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
           |vpiRightRange:
           \_constant: , line:45
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (counter), line:46, parent:work@fifo_rx
     |vpiName:counter
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (counter), line:46, parent:work@fifo_rx
         |vpiName:counter
         |vpiFullName:work@fifo_rx.counter
         |vpiNetType:48
         |vpiRange:
         \_range: , line:46
           |vpiLeftRange:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
           |vpiRightRange:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiModule:
   \_module: work@fifo_rx::mem_data (mem_dta_fifo_rx), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v</a>, line:370, parent:work@fifo_rx
     |vpiDefName:work@fifo_rx::mem_data
     |vpiName:mem_dta_fifo_rx
     |vpiFullName:work@fifo_rx.mem_dta_fifo_rx
     |vpiPort:
     \_port: (clock), parent:mem_dta_fifo_rx
       |vpiName:clock
       |vpiHighConn:
       \_ref_obj: (clock), line:372
         |vpiName:clock
         |vpiActual:
         \_logic_net: (clock), line:40, parent:work@fifo_rx
     |vpiPort:
     \_port: (reset), parent:mem_dta_fifo_rx
       |vpiName:reset
       |vpiHighConn:
       \_ref_obj: (reset), line:373
         |vpiName:reset
         |vpiActual:
         \_logic_net: (reset), line:40, parent:work@fifo_rx
     |vpiPort:
     \_port: (data_in), parent:mem_dta_fifo_rx
       |vpiName:data_in
       |vpiHighConn:
       \_ref_obj: (data_in), line:375
         |vpiName:data_in
         |vpiActual:
         \_logic_net: (data_in), line:41, parent:work@fifo_rx
     |vpiPort:
     \_port: (wr_ptr), parent:mem_dta_fifo_rx
       |vpiName:wr_ptr
       |vpiHighConn:
       \_ref_obj: (wr_ptr), line:376
         |vpiName:wr_ptr
         |vpiActual:
         \_logic_net: (wr_ptr), line:49, parent:work@fifo_rx
           |vpiName:wr_ptr
           |vpiFullName:work@fifo_rx.wr_ptr
           |vpiNetType:48
           |vpiRange:
           \_range: , line:49
             |vpiLeftRange:
             \_constant: , line:49
               |vpiConstType:7
               |vpiDecompile:5
               |vpiSize:32
               |INT:5
             |vpiRightRange:
             \_constant: , line:49
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (rd_ptr), parent:mem_dta_fifo_rx
       |vpiName:rd_ptr
       |vpiHighConn:
       \_ref_obj: (rd_ptr), line:377
         |vpiName:rd_ptr
         |vpiActual:
         \_logic_net: (rd_ptr), line:50, parent:work@fifo_rx
           |vpiName:rd_ptr
           |vpiFullName:work@fifo_rx.rd_ptr
           |vpiNetType:48
           |vpiRange:
           \_range: , line:50
             |vpiLeftRange:
             \_constant: , line:50
               |vpiConstType:7
               |vpiDecompile:5
               |vpiSize:32
               |INT:5
             |vpiRightRange:
             \_constant: , line:50
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (data_out), parent:mem_dta_fifo_rx
       |vpiName:data_out
       |vpiHighConn:
       \_ref_obj: (data_out), line:378
         |vpiName:data_out
         |vpiActual:
         \_logic_net: (data_out), line:45, parent:work@fifo_rx
     |vpiInstance:
     \_module: work@fifo_rx (work@fifo_rx), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v</a>, line:33
   |vpiNet:
   \_logic_net: (clock), line:40, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (reset), line:40, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (wr_en), line:40, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (rd_en), line:40, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (data_in), line:41, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (f_full), line:42, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (f_empty), line:42, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (open_slot_fct), line:43, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (overflow_credit_error), line:44, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (data_out), line:45, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (counter), line:46, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (wr_ptr), line:49, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (rd_ptr), line:50, parent:work@fifo_rx
   |vpiNet:
   \_logic_net: (credit_counter), line:52, parent:work@fifo_rx
     |vpiName:credit_counter
     |vpiFullName:work@fifo_rx.credit_counter
     |vpiNetType:48
     |vpiRange:
     \_range: , line:52
       |vpiLeftRange:
       \_constant: , line:52
         |vpiConstType:7
         |vpiDecompile:5
         |vpiSize:32
         |INT:5
       |vpiRightRange:
       \_constant: , line:52
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (state_data_write), line:54, parent:work@fifo_rx
     |vpiName:state_data_write
     |vpiFullName:work@fifo_rx.state_data_write
     |vpiNetType:48
     |vpiRange:
     \_range: , line:54
       |vpiLeftRange:
       \_constant: , line:54
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:54
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (next_state_data_write), line:55, parent:work@fifo_rx
     |vpiName:next_state_data_write
     |vpiFullName:work@fifo_rx.next_state_data_write
     |vpiNetType:48
     |vpiRange:
     \_range: , line:55
       |vpiLeftRange:
       \_constant: , line:55
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:55
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (state_data_read), line:57, parent:work@fifo_rx
     |vpiName:state_data_read
     |vpiFullName:work@fifo_rx.state_data_read
     |vpiNetType:48
     |vpiRange:
     \_range: , line:57
       |vpiLeftRange:
       \_constant: , line:57
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:57
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (next_state_data_read), line:58, parent:work@fifo_rx
     |vpiName:next_state_data_read
     |vpiFullName:work@fifo_rx.next_state_data_read
     |vpiNetType:48
     |vpiRange:
     \_range: , line:58
       |vpiLeftRange:
       \_constant: , line:58
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:58
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (state_open_slot), line:60, parent:work@fifo_rx
     |vpiName:state_open_slot
     |vpiFullName:work@fifo_rx.state_open_slot
     |vpiNetType:48
     |vpiRange:
     \_range: , line:60
       |vpiLeftRange:
       \_constant: , line:60
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:60
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (next_state_open_slot), line:61, parent:work@fifo_rx
     |vpiName:next_state_open_slot
     |vpiFullName:work@fifo_rx.next_state_open_slot
     |vpiNetType:48
     |vpiRange:
     \_range: , line:61
       |vpiLeftRange:
       \_constant: , line:61
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:61
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (counter_wait), line:63, parent:work@fifo_rx
     |vpiName:counter_wait
     |vpiFullName:work@fifo_rx.counter_wait
     |vpiNetType:48
     |vpiRange:
     \_range: , line:63
       |vpiLeftRange:
       \_constant: , line:63
         |vpiConstType:7
         |vpiDecompile:10
         |vpiSize:32
         |INT:10
       |vpiRightRange:
       \_constant: , line:63
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiParameter:
   \_parameter: (AWIDTH), line:36
     |vpiName:AWIDTH
     |INT:6
   |vpiParameter:
   \_parameter: (DWIDTH), line:35
     |vpiName:DWIDTH
     |INT:9
Object: \work_fifo_rx of type 3000
Object: \work_fifo_rx of type 32
Object: \clock of type 44
Object: \reset of type 44
Object: \wr_en of type 44
Object: \rd_en of type 44
Object: \data_in of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \f_full of type 44
Object: \f_empty of type 44
Object: \open_slot_fct of type 44
Object: \overflow_credit_error of type 44
Object: \data_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \counter of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \mem_dta_fifo_rx of type 32
Object: \clock of type 44
Object: \reset of type 44
Object: \data_in of type 44
Object: \wr_ptr of type 44
Object: \rd_ptr of type 44
Object: \data_out of type 44
Object: \AWIDTH of type 41
Object: \DWIDTH of type 41
Object: \clock of type 36
Object: \reset of type 36
Object: \wr_en of type 36
Object: \rd_en of type 36
Object: \data_in of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \f_full of type 36
Object: \f_empty of type 36
Object: \open_slot_fct of type 36
Object: \overflow_credit_error of type 36
Object: \data_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \counter of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \wr_ptr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rd_ptr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \credit_counter of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \state_data_write of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \next_state_data_write of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \state_data_read of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \next_state_data_read of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \state_open_slot of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \next_state_open_slot of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \counter_wait of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_fifo_rx of type 32
Object: \clock of type 44
Object: \reset of type 44
Object: \wr_en of type 44
Object: \rd_en of type 44
Object: \data_in of type 44
Object: \f_full of type 44
Object: \f_empty of type 44
Object: \open_slot_fct of type 44
Object: \overflow_credit_error of type 44
Object: \data_out of type 44
Object: \counter of type 44
Object:  of type 1
Object:  of type 13
Object:  of type 4
Object:  of type 3
Object: \next_state_open_slot of type 608
Object: \state_open_slot of type 608
Object:  of type 5
Object: \state_open_slot of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_open_slot of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_open_slot of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object: \counter_wait of type 608
Object:  of type 7
Object:  of type 3
Object: \next_state_open_slot of type 608
Object:  of type 7
Object:  of type 3
Object: \next_state_open_slot of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_open_slot of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_open_slot of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 4
Object:  of type 3
Object: \next_state_open_slot of type 608
Object:  of type 7
Object:  of type 1
Object:  of type 13
Object:  of type 4
Object:  of type 3
Object: \next_state_data_write of type 608
Object: \state_data_write of type 608
Object:  of type 5
Object: \state_data_write of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object: \wr_en of type 608
Object:  of type 39
Object: \f_full of type 608
Object:  of type 4
Object:  of type 3
Object: \next_state_data_write of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_data_write of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object: \wr_en of type 608
Object:  of type 4
Object:  of type 3
Object: \next_state_data_write of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_data_write of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_data_write of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 4
Object:  of type 3
Object: \next_state_data_write of type 608
Object:  of type 7
Object:  of type 1
Object:  of type 13
Object:  of type 4
Object:  of type 3
Object: \next_state_data_read of type 608
Object: \state_data_read of type 608
Object:  of type 5
Object: \state_data_read of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object: \rd_en of type 608
Object:  of type 39
Object: \f_empty of type 608
Object:  of type 4
Object:  of type 3
Object: \next_state_data_read of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_data_read of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object: \rd_en of type 608
Object:  of type 4
Object:  of type 3
Object: \next_state_data_read of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_data_read of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \next_state_data_read of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 4
Object:  of type 3
Object: \next_state_data_read of type 608
Object:  of type 7
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object: \clock of type 608
Object:  of type 39
Object: \reset of type 608
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object: \reset of type 608
Object:  of type 4
Object:  of type 3
Object: \state_open_slot of type 608
Object:  of type 7
Object:  of type 3
Object: \open_slot_fct of type 608
Object:  of type 7
Object:  of type 3
Object: \counter_wait of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \state_open_slot of type 608
Object: \next_state_open_slot of type 608
Object:  of type 5
Object: \state_open_slot of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \open_slot_fct of type 608
Object:  of type 7
Object:  of type 3
Object: \counter_wait of type 608
Object:  of type 39
Object: \counter_wait of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \open_slot_fct of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object: \counter_wait of type 608
Object:  of type 7
Object:  of type 3
Object: \counter_wait of type 608
Object:  of type 39
Object: \counter_wait of type 608
Object:  of type 7
Object:  of type 3
Object: \counter_wait of type 608
Object: \counter_wait of type 608
Object:  of type 3
Object: \open_slot_fct of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \counter_wait of type 608
Object:  of type 7
Object:  of type 3
Object: \open_slot_fct of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 4
Object:  of type 3
Object: \open_slot_fct of type 608
Object: \open_slot_fct of type 608
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object: \clock of type 608
Object:  of type 39
Object: \reset of type 608
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object: \reset of type 608
Object:  of type 4
Object:  of type 3
Object: \state_data_write of type 608
Object:  of type 7
Object:  of type 3
Object: \wr_ptr of type 608
Object:  of type 39
Object: \AWIDTH of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \state_data_write of type 608
Object: \next_state_data_write of type 608
Object:  of type 5
Object: \state_data_write of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \wr_ptr of type 608
Object: \wr_ptr of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \wr_ptr of type 608
Object: \wr_ptr of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \wr_ptr of type 608
Object:  of type 39
Object: \wr_ptr of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 4
Object:  of type 3
Object: \wr_ptr of type 608
Object: \wr_ptr of type 608
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object: \clock of type 608
Object:  of type 39
Object: \reset of type 608
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object: \reset of type 608
Object:  of type 4
Object:  of type 3
Object: \f_full of type 608
Object:  of type 7
Object:  of type 3
Object: \f_empty of type 608
Object:  of type 7
Object:  of type 3
Object: \overflow_credit_error of type 608
Object:  of type 7
Object:  of type 3
Object: \counter of type 608
Object:  of type 39
Object: \AWIDTH of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object: \state_data_write of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \counter of type 608
Object:  of type 39
Object: \counter of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object:  of type 39
Object: \counter of type 608
Object:  of type 7
Object:  of type 39
Object: \state_data_read of type 608
Object:  of type 7
Object:  of type 3
Object: \counter of type 608
Object:  of type 39
Object: \counter of type 608
Object:  of type 7
Object:  of type 3
Object: \counter of type 608
Object: \counter of type 608
Object:  of type 23
Object:  of type 39
Object: \counter of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \overflow_credit_error of type 608
Object:  of type 7
Object:  of type 3
Object: \overflow_credit_error of type 608
Object:  of type 7
Object:  of type 23
Object:  of type 39
Object: \counter of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \f_full of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \f_full of type 608
Object:  of type 7
Object:  of type 23
Object:  of type 39
Object: \counter of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \f_empty of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \f_empty of type 608
Object:  of type 7
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object:  of type 39
Object: \clock of type 608
Object:  of type 39
Object: \reset of type 608
Object:  of type 4
Object:  of type 23
Object:  of type 39
Object: \reset of type 608
Object:  of type 4
Object:  of type 3
Object: \rd_ptr of type 608
Object:  of type 39
Object: \AWIDTH of type 608
Object:  of type 39
Object:  of type 7
Object:  of type 3
Object: \state_data_read of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \state_data_read of type 608
Object: \next_state_data_read of type 608
Object:  of type 5
Object: \state_data_read of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 23
Object: \rd_en of type 608
Object:  of type 4
Object:  of type 3
Object: \rd_ptr of type 608
Object:  of type 39
Object: \rd_ptr of type 608
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \rd_ptr of type 608
Object: \rd_ptr of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \rd_ptr of type 608
Object: \rd_ptr of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 4
Object:  of type 3
Object: \rd_ptr of type 608
Object: \rd_ptr of type 608
Object:  of type 6
Object:  of type 4
Object:  of type 3
Object: \rd_ptr of type 608
Object: \rd_ptr of type 608
Object: \DWIDTH of type 41
Object: \AWIDTH of type 41
Object:  of type 40
Object: \DWIDTH of type 41
Object:  of type 7
Object:  of type 40
Object: \AWIDTH of type 41
Object:  of type 7
Object: \clock of type 36
Object: \reset of type 36
Object: \wr_en of type 36
Object: \rd_en of type 36
Object: \data_in of type 36
Object: \f_full of type 36
Object: \f_empty of type 36
Object: \open_slot_fct of type 36
Object: \overflow_credit_error of type 36
Object: \data_out of type 36
Object: \counter of type 36
Object: \wr_ptr of type 36
Object: \rd_ptr of type 36
Object: \credit_counter of type 36
Object: \state_data_write of type 36
Object: \next_state_data_write of type 36
Object: \state_data_read of type 36
Object: \next_state_data_read of type 36
Object: \state_open_slot of type 36
Object: \next_state_open_slot of type 36
Object: \counter_wait of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_fifo_rx::mem_data&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2997230] str=&#39;\work_fifo_rx::mem_data&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2997350] str=&#39;\clock&#39; port=12
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29974b0] str=&#39;\reset&#39; port=13
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29975d0] str=&#39;\data_in&#39; port=14
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29976f0] str=&#39;\wr_ptr&#39; port=15
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2997810] str=&#39;\rd_ptr&#39; port=16
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2997930] str=&#39;\data_out&#39; port=17
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2997230] str=&#39;\work_fifo_rx::mem_data&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2997350] str=&#39;\clock&#39; basic_prep port=12 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29974b0] str=&#39;\reset&#39; basic_prep port=13 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29975d0] str=&#39;\data_in&#39; basic_prep port=14 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29976f0] str=&#39;\wr_ptr&#39; basic_prep port=15 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2997810] str=&#39;\rd_ptr&#39; basic_prep port=16 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2997930] str=&#39;\data_out&#39; basic_prep port=17 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_fifo_rx&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2994730] str=&#39;\work_fifo_rx&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:40</a>.0-40.0&gt; [0x2994970] str=&#39;\clock&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:40</a>.0-40.0&gt; [0x2994d70] str=&#39;\reset&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:40</a>.0-40.0&gt; [0x2994f60] str=&#39;\wr_en&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:40</a>.0-40.0&gt; [0x2995130] str=&#39;\rd_en&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:41</a>.0-41.0&gt; [0x29952e0] str=&#39;\data_in&#39; input port=5
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:41</a>.0-41.0&gt; [0x2995480]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:41</a>.0-41.0&gt; [0x2995890] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:41</a>.0-41.0&gt; [0x2995a90] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-42" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:42</a>.0-42.0&gt; [0x29956b0] str=&#39;\f_full&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-42" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:42</a>.0-42.0&gt; [0x2995cd0] str=&#39;\f_empty&#39; output reg port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:43</a>.0-43.0&gt; [0x2995e60] str=&#39;\open_slot_fct&#39; output reg port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-44" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:44</a>.0-44.0&gt; [0x2996010] str=&#39;\overflow_credit_error&#39; output reg port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:45</a>.0-45.0&gt; [0x2996270] str=&#39;\data_out&#39; output reg port=10
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:45</a>.0-45.0&gt; [0x2996410]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:45</a>.0-45.0&gt; [0x2996790] bits=&#39;00000000000000000000000000001000&#39;(32) range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:45</a>.0-45.0&gt; [0x2996960] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:46</a>.0-46.0&gt; [0x29965e0] str=&#39;\counter&#39; output reg port=11
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:46</a>.0-46.0&gt; [0x2996b30]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:46</a>.0-46.0&gt; [0x2996e90] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:46</a>.0-46.0&gt; [0x2997060] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2996ce0] str=&#39;\mem_dta_fifo_rx&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2997af0] str=&#39;\work_fifo_rx::mem_data&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2997c10] str=&#39;\clock&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2997d90] str=&#39;\clock&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2997f70] str=&#39;\reset&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x29980f0] str=&#39;\reset&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2998290] str=&#39;\data_in&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2998410] str=&#39;\data_in&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x29985d0] str=&#39;\wr_ptr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2998750] str=&#39;\wr_ptr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2998910] str=&#39;\rd_ptr&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2998a90] str=&#39;\rd_ptr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2998c50] str=&#39;\data_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2998dd0] str=&#39;\data_out&#39;
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:36</a>.0-36.0&gt; [0x29990f0] str=&#39;\AWIDTH&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:36</a>.0-36.0&gt; [0x2a00420] bits=&#39;00000000000000000000000000000110&#39;(32) range=[31:0] int=6
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:35</a>.0-35.0&gt; [0x2998fd0] str=&#39;\DWIDTH&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:35</a>.0-35.0&gt; [0x2a00300] bits=&#39;00000000000000000000000000001001&#39;(32) range=[31:0] int=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:49</a>.0-49.0&gt; [0x2999650] str=&#39;\wr_ptr&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:49</a>.0-49.0&gt; [0x2999980]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:49</a>.0-49.0&gt; [0x2999d00] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:49</a>.0-49.0&gt; [0x2999b30] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:50</a>.0-50.0&gt; [0x2999820] str=&#39;\rd_ptr&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:50</a>.0-50.0&gt; [0x2999f90]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:50</a>.0-50.0&gt; [0x299a2b0] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:50</a>.0-50.0&gt; [0x299a480] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:52</a>.0-52.0&gt; [0x299a120] str=&#39;\credit_counter&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:52</a>.0-52.0&gt; [0x299a650]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:52</a>.0-52.0&gt; [0x299a970] bits=&#39;00000000000000000000000000000101&#39;(32) range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:52</a>.0-52.0&gt; [0x299ab40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:54</a>.0-54.0&gt; [0x299ad10] str=&#39;\state_data_write&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:54</a>.0-54.0&gt; [0x299ae30]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:54</a>.0-54.0&gt; [0x299b150] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:54</a>.0-54.0&gt; [0x299b320] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-55" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:55</a>.0-55.0&gt; [0x299afc0] str=&#39;\next_state_data_write&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-55" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:55</a>.0-55.0&gt; [0x299b4f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-55" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:55</a>.0-55.0&gt; [0x299b810] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-55" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:55</a>.0-55.0&gt; [0x299b9e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:57</a>.0-57.0&gt; [0x299b680] str=&#39;\state_data_read&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:57</a>.0-57.0&gt; [0x299bbb0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:57</a>.0-57.0&gt; [0x299bed0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:57</a>.0-57.0&gt; [0x299c0a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:58</a>.0-58.0&gt; [0x299bd40] str=&#39;\next_state_data_read&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:58</a>.0-58.0&gt; [0x299c270]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:58</a>.0-58.0&gt; [0x299c590] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:58</a>.0-58.0&gt; [0x299c760] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-60" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:60</a>.0-60.0&gt; [0x299c400] str=&#39;\state_open_slot&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-60" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:60</a>.0-60.0&gt; [0x299c930]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-60" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:60</a>.0-60.0&gt; [0x299cc50] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-60" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:60</a>.0-60.0&gt; [0x299ce20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-61" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:61</a>.0-61.0&gt; [0x299cac0] str=&#39;\next_state_open_slot&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-61" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:61</a>.0-61.0&gt; [0x299cff0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-61" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:61</a>.0-61.0&gt; [0x299d310] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-61" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:61</a>.0-61.0&gt; [0x299d4e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-63" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:63</a>.0-63.0&gt; [0x299d180] str=&#39;\counter_wait&#39; reg
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-63" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:63</a>.0-63.0&gt; [0x299d6b0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-63" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:63</a>.0-63.0&gt; [0x299d9d0] bits=&#39;00000000000000000000000000001010&#39;(32) range=[31:0] int=10
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-63" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:63</a>.0-63.0&gt; [0x299dba0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-67" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:67</a>.0-67.0&gt; [0x299dd70]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-67" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:67</a>.0-67.0&gt; [0x299e1d0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-68" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:68</a>.0-68.0&gt; [0x299e330]
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-69" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:69</a>.0-69.0&gt; [0x299e510]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-69" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:69</a>.0-69.0&gt; [0x299e7f0] str=&#39;\next_state_open_slot&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-69" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:69</a>.0-69.0&gt; [0x299ea30] str=&#39;\state_open_slot&#39;
            AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-71" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:71</a>.0-71.0&gt; [0x299ebd0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-71" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:71</a>.0-71.0&gt; [0x299ecf0] str=&#39;\state_open_slot&#39;
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-72" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:72</a>.0-72.0&gt; [0x299eef0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-72" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:72</a>.0-72.0&gt; [0x299f1d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-73" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:73</a>.0-73.0&gt; [0x299f070]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x299f3b0]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x299f530]
                      AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x299f690]
                        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x299fc60]
                          AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29a0290]
                            AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29a0920]
                              AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29a1010]
                                AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29a1760]
                                  AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29a1f10]
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29a2720]
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a28d0]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c2b00] str=&#39;\rd_ptr&#39;
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c2df0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c2cd0]
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a2a30]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c3000] str=&#39;\rd_ptr&#39;
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c3700] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
                                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c35a0]
                                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c38c0]
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c39e0] str=&#39;\rd_ptr&#39;
                                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c3ce0] bits=&#39;00000000000000000000000000010111&#39;(32) range=[31:0] int=23
                                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c3bc0]
                                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c3ea0]
                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c3fc0] str=&#39;\rd_ptr&#39;
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c42c0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
                              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c41a0]
                                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c4480]
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c45a0] str=&#39;\rd_ptr&#39;
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c48a0] bits=&#39;00000000000000000000000000100111&#39;(32) range=[31:0] int=39
                            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c4780]
                              AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c4a60]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c4b80] str=&#39;\rd_ptr&#39;
                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c4e80] bits=&#39;00000000000000000000000000101111&#39;(32) range=[31:0] int=47
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c4d60]
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c5040]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c5160] str=&#39;\rd_ptr&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c5460] bits=&#39;00000000000000000000000000110111&#39;(32) range=[31:0] int=55
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c5340]
                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c5620]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c5740] str=&#39;\rd_ptr&#39;
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c5a40] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c5920]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c5c00] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c62a0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-75" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:75</a>.0-75.0&gt; [0x29c5d20]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-76" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:76</a>.0-76.0&gt; [0x29c5e40]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-76" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:76</a>.0-76.0&gt; [0x29c6060] str=&#39;\next_state_open_slot&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-76" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:76</a>.0-76.0&gt; [0x29c6400] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c65c0]
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c66e0]
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c6cc0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-79" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:79</a>.0-79.0&gt; [0x29c6800]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-80" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:80</a>.0-80.0&gt; [0x29c6920]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-80" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:80</a>.0-80.0&gt; [0x29c6ac0] str=&#39;\next_state_open_slot&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-80" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:80</a>.0-80.0&gt; [0x29c6e20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-83" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:83</a>.0-83.0&gt; [0x29c7050]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-83" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:83</a>.0-83.0&gt; [0x29c7290] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-84" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:84</a>.0-84.0&gt; [0x29c7170]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-85" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:85</a>.0-85.0&gt; [0x29c7410]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c7590]
                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-85" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:85</a>.0-85.0&gt; [0x29c76b0]
                        AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c7830]
                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c7950]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-85" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:85</a>.0-85.0&gt; [0x29c7ad0] str=&#39;\counter_wait&#39;
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-85" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:85</a>.0-85.0&gt; [0x29c7e30] bits=&#39;00000000000000000000000100101100&#39;(32) range=[31:0] int=300
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c7cd0]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c7ff0] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c8450]
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-86" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:86</a>.0-86.0&gt; [0x29c8110]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-86" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:86</a>.0-86.0&gt; [0x29c8250] str=&#39;\next_state_open_slot&#39;
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-86" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:86</a>.0-86.0&gt; [0x29c85b0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c8770]
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c8890]
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c8cd0]
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-88" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:88</a>.0-88.0&gt; [0x29c89b0]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-88" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:88</a>.0-88.0&gt; [0x29c8ad0] str=&#39;\next_state_open_slot&#39;
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-88" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:88</a>.0-88.0&gt; [0x29c8e30] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-90" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:90</a>.0-90.0&gt; [0x29c9060]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-90" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:90</a>.0-90.0&gt; [0x29c92a0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-91" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:91</a>.0-91.0&gt; [0x29c9180]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29c9420]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c95a0]
                      AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29c96c0]
                        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29c9880]
                          AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29c9a60]
                            AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29c9c40]
                              AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29c9e20]
                                AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29ca000]
                                  AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29ca1e0]
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29ca3c0]
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ca540]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29ca6e0] str=&#39;\rd_ptr&#39;
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29caa40] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29ca8e0]
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cac00]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cad20] str=&#39;\rd_ptr&#39;
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cb080] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
                                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29caf20]
                                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cb240]
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cb360] str=&#39;\rd_ptr&#39;
                                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cb660] bits=&#39;00000000000000000000000000010111&#39;(32) range=[31:0] int=23
                                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cb540]
                                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cb820]
                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cb940] str=&#39;\rd_ptr&#39;
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cbc40] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
                              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cbb20]
                                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cbe00]
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cbf20] str=&#39;\rd_ptr&#39;
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cc220] bits=&#39;00000000000000000000000000100111&#39;(32) range=[31:0] int=39
                            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cc100]
                              AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cc3e0]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cc500] str=&#39;\rd_ptr&#39;
                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cc800] bits=&#39;00000000000000000000000000101111&#39;(32) range=[31:0] int=47
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cc6e0]
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cc9c0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29ccae0] str=&#39;\rd_ptr&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29ccde0] bits=&#39;00000000000000000000000000110111&#39;(32) range=[31:0] int=55
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cccc0]
                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ccfa0]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cd0c0] str=&#39;\rd_ptr&#39;
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cd3c0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cd2a0]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cd580] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cdb60]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-93" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:93</a>.0-93.0&gt; [0x29cd6a0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-94" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:94</a>.0-94.0&gt; [0x29cd7c0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-94" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:94</a>.0-94.0&gt; [0x29cd960] str=&#39;\next_state_open_slot&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-94" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:94</a>.0-94.0&gt; [0x29cdcc0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cde80]
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cdfa0]
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ce580]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-97" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:97</a>.0-97.0&gt; [0x29ce0c0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-98" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:98</a>.0-98.0&gt; [0x29ce1e0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-98" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:98</a>.0-98.0&gt; [0x29ce380] str=&#39;\next_state_open_slot&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-98" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:98</a>.0-98.0&gt; [0x29ce6e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-102" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:102</a>.0-102.0&gt; [0x29ce910]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cea30]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-103" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:103</a>.0-103.0&gt; [0x29ceb50]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:104</a>.0-104.0&gt; [0x29cec70]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:104</a>.0-104.0&gt; [0x29cedf0] str=&#39;\next_state_open_slot&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:104</a>.0-104.0&gt; [0x29cf0f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-111" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:111</a>.0-111.0&gt; [0x29cf2b0]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-111" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:111</a>.0-111.0&gt; [0x29cf3d0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-112" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:112</a>.0-112.0&gt; [0x29cf4f0]
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-113" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:113</a>.0-113.0&gt; [0x29cf610]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-113" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:113</a>.0-113.0&gt; [0x29cf790] str=&#39;\next_state_data_write&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-113" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:113</a>.0-113.0&gt; [0x29cf970] str=&#39;\state_data_write&#39;
            AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-115" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:115</a>.0-115.0&gt; [0x29cfaf0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-115" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:115</a>.0-115.0&gt; [0x29cfc10] str=&#39;\state_data_write&#39;
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-116" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:116</a>.0-116.0&gt; [0x29cfdf0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-116" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:116</a>.0-116.0&gt; [0x29d00c0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-117" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:117</a>.0-117.0&gt; [0x29cff80]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x29d02a0]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d0420]
                      AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x29d0580]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x29d0760] str=&#39;\wr_en&#39;
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x29d0960]
                          AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d0ce0]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x29d0ae0] str=&#39;\f_full&#39;
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d0e20]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d0f40] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d1560]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-119" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:119</a>.0-119.0&gt; [0x29d1060]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-120" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:120</a>.0-120.0&gt; [0x29d1180]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-120" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:120</a>.0-120.0&gt; [0x29d1360] str=&#39;\next_state_data_write&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-120" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:120</a>.0-120.0&gt; [0x29d16c0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d1880]
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d19a0]
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d1f80]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-123" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:123</a>.0-123.0&gt; [0x29d1ac0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-124" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:124</a>.0-124.0&gt; [0x29d1be0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-124" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:124</a>.0-124.0&gt; [0x29d1d80] str=&#39;\next_state_data_write&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-124" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:124</a>.0-124.0&gt; [0x29d20e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-127" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:127</a>.0-127.0&gt; [0x29d2310]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-127" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:127</a>.0-127.0&gt; [0x29d2550] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-128" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:128</a>.0-128.0&gt; [0x29d2430]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-129" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:129</a>.0-129.0&gt; [0x29d26d0]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d2850]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-129" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:129</a>.0-129.0&gt; [0x29d2970] str=&#39;\wr_en&#39;
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d2b50]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d2c70] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d3310]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-130" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:130</a>.0-130.0&gt; [0x29d2db0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-131" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:131</a>.0-131.0&gt; [0x29d2f30]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-131" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:131</a>.0-131.0&gt; [0x29d3110] str=&#39;\next_state_data_write&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-131" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:131</a>.0-131.0&gt; [0x29d3470] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d3630]
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d3750]
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d3d30]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-134" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:134</a>.0-134.0&gt; [0x29d3870]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-135" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:135</a>.0-135.0&gt; [0x29d3990]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-135" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:135</a>.0-135.0&gt; [0x29d3b30] str=&#39;\next_state_data_write&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-135" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:135</a>.0-135.0&gt; [0x29d3e90] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-138" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:138</a>.0-138.0&gt; [0x29d40c0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-138" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:138</a>.0-138.0&gt; [0x29d4300] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-139" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:139</a>.0-139.0&gt; [0x29d41e0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-140" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:140</a>.0-140.0&gt; [0x29d4480]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-140" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:140</a>.0-140.0&gt; [0x29d4600] str=&#39;\next_state_data_write&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-140" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:140</a>.0-140.0&gt; [0x29d4920] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-142" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:142</a>.0-142.0&gt; [0x29d4ae0]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d4c00]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-143" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:143</a>.0-143.0&gt; [0x29d4d20]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-144" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:144</a>.0-144.0&gt; [0x29d4e40]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-144" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:144</a>.0-144.0&gt; [0x29d4f60] str=&#39;\next_state_data_write&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-144" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:144</a>.0-144.0&gt; [0x29d5280] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-151" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:151</a>.0-151.0&gt; [0x29d5440]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-151" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:151</a>.0-151.0&gt; [0x29d5560]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-152" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:152</a>.0-152.0&gt; [0x29d5680]
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-153" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:153</a>.0-153.0&gt; [0x29d57a0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-153" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:153</a>.0-153.0&gt; [0x29d5920] str=&#39;\next_state_data_read&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-153" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:153</a>.0-153.0&gt; [0x29d5b00] str=&#39;\state_data_read&#39;
            AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-155" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:155</a>.0-155.0&gt; [0x29d5c80]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-155" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:155</a>.0-155.0&gt; [0x29d5da0] str=&#39;\state_data_read&#39;
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-156" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:156</a>.0-156.0&gt; [0x29d5f80]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-156" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:156</a>.0-156.0&gt; [0x29d6250] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-157" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:157</a>.0-157.0&gt; [0x29d6110]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x29d6430]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d65b0]
                      AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x29d6710]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x29d68f0] str=&#39;\rd_en&#39;
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x29d6af0]
                          AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d6e70]
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x29d6c70] str=&#39;\f_empty&#39;
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d6fb0]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d70d0] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d76f0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-159" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:159</a>.0-159.0&gt; [0x29d71f0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-160" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:160</a>.0-160.0&gt; [0x29d7310]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-160" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:160</a>.0-160.0&gt; [0x29d74f0] str=&#39;\next_state_data_read&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-160" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:160</a>.0-160.0&gt; [0x29d7850] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d7a10]
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d7b30]
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d8110]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-163" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:163</a>.0-163.0&gt; [0x29d7c50]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-164" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:164</a>.0-164.0&gt; [0x29d7d70]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-164" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:164</a>.0-164.0&gt; [0x29d7f10] str=&#39;\next_state_data_read&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-164" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:164</a>.0-164.0&gt; [0x29d8270] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-167" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:167</a>.0-167.0&gt; [0x29d84a0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-167" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:167</a>.0-167.0&gt; [0x29d86e0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-168" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:168</a>.0-168.0&gt; [0x29d85c0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-169" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:169</a>.0-169.0&gt; [0x29d8860]
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d89e0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-169" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:169</a>.0-169.0&gt; [0x29d8b00] str=&#39;\rd_en&#39;
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d8ce0]
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d8e00] bits=&#39;1&#39;(1) range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d94a0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-170" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:170</a>.0-170.0&gt; [0x29d8f40]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-171" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:171</a>.0-171.0&gt; [0x29d90c0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-171" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:171</a>.0-171.0&gt; [0x29d92a0] str=&#39;\next_state_data_read&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-171" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:171</a>.0-171.0&gt; [0x29d9600] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d97c0]
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d98e0]
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d9ec0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-174" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:174</a>.0-174.0&gt; [0x29d9a00]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-175" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:175</a>.0-175.0&gt; [0x29d9b20]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-175" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:175</a>.0-175.0&gt; [0x29d9cc0] str=&#39;\next_state_data_read&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-175" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:175</a>.0-175.0&gt; [0x29da020] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-178" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:178</a>.0-178.0&gt; [0x29da250]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-178" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:178</a>.0-178.0&gt; [0x29da490] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-179" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:179</a>.0-179.0&gt; [0x29da370]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-180" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:180</a>.0-180.0&gt; [0x29da610]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-180" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:180</a>.0-180.0&gt; [0x29da790] str=&#39;\next_state_data_read&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-180" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:180</a>.0-180.0&gt; [0x29daab0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-182" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:182</a>.0-182.0&gt; [0x29dac70]
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29dad90]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-183" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:183</a>.0-183.0&gt; [0x29daeb0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-184" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:184</a>.0-184.0&gt; [0x29dafd0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-184" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:184</a>.0-184.0&gt; [0x29db0f0] str=&#39;\next_state_data_read&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-184" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:184</a>.0-184.0&gt; [0x29db410] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:189</a>.0-189.0&gt; [0x29db5d0]
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x29db930]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x29dbab0] str=&#39;\clock&#39;
        AST_NEGEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x29dbc90]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x29dbdb0] str=&#39;\reset&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x29db6f0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-190" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:190</a>.0-190.0&gt; [0x29dbf90]
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-191" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:191</a>.0-191.0&gt; [0x29dc0b0]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29dc230]
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-191" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:191</a>.0-191.0&gt; [0x29dc350]
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29dc6b0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-191" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:191</a>.0-191.0&gt; [0x29dc4d0] str=&#39;\reset&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29dc7d0]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29dc8f0] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29dd970]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-192" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:192</a>.0-192.0&gt; [0x29dca10]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-193" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:193</a>.0-193.0&gt; [0x29dcb90]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-193" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:193</a>.0-193.0&gt; [0x29dcd70] str=&#39;\state_open_slot&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-193" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:193</a>.0-193.0&gt; [0x29dd0d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-194" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:194</a>.0-194.0&gt; [0x29dcf70]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-194" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:194</a>.0-194.0&gt; [0x29dd290] str=&#39;\open_slot_fct&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-194" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:194</a>.0-194.0&gt; [0x29dd5d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-195" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:195</a>.0-195.0&gt; [0x29dd470]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-195" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:195</a>.0-195.0&gt; [0x29dd790] str=&#39;\counter_wait&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-195" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:195</a>.0-195.0&gt; [0x29ddab0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ddc70]
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ddd90]
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e6870]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-198" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:198</a>.0-198.0&gt; [0x29ddeb0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-199" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:199</a>.0-199.0&gt; [0x29ddfd0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-199" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:199</a>.0-199.0&gt; [0x29de150] str=&#39;\state_open_slot&#39;
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-199" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:199</a>.0-199.0&gt; [0x29de330] str=&#39;\next_state_open_slot&#39;
                      AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-201" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:201</a>.0-201.0&gt; [0x29de4d0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-201" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:201</a>.0-201.0&gt; [0x29de5f0] str=&#39;\state_open_slot&#39;
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-202" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:202</a>.0-202.0&gt; [0x29de7f0]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-202" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:202</a>.0-202.0&gt; [0x29deb40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-203" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:203</a>.0-203.0&gt; [0x29de9e0]
                            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29ded20]
                              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29deea0]
                                AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29df000]
                                  AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29df1e0]
                                    AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29df3c0]
                                      AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29df5a0]
                                        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29df780]
                                          AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29df960]
                                            AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29dfb40]
                                              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29dfd20]
                                                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29dfea0]
                                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e0040] str=&#39;\rd_ptr&#39;
                                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e0730] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
                                              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e05d0]
                                                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e08f0]
                                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e0a10] str=&#39;\rd_ptr&#39;
                                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e0d70] bits=&#39;00000000000000000000000000001111&#39;(32) range=[31:0] int=15
                                            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e0c10]
                                              AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e0f30]
                                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e1050] str=&#39;\rd_ptr&#39;
                                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e1350] bits=&#39;00000000000000000000000000010111&#39;(32) range=[31:0] int=23
                                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e1230]
                                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e1510]
                                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e1630] str=&#39;\rd_ptr&#39;
                                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e1930] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
                                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e1810]
                                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e1af0]
                                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e1c10] str=&#39;\rd_ptr&#39;
                                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e1f10] bits=&#39;00000000000000000000000000100111&#39;(32) range=[31:0] int=39
                                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e1df0]
                                        AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e20d0]
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e21f0] str=&#39;\rd_ptr&#39;
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e24f0] bits=&#39;00000000000000000000000000101111&#39;(32) range=[31:0] int=47
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e23d0]
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e26b0]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e27d0] str=&#39;\rd_ptr&#39;
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e2ad0] bits=&#39;00000000000000000000000000110111&#39;(32) range=[31:0] int=55
                                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e29b0]
                                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e2c90]
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e2db0] str=&#39;\rd_ptr&#39;
                                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e30b0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e2f90]
                                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e3270] bits=&#39;1&#39;(1) range=[0:0] int=1
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c2830]
                                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-205" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:205</a>.0-205.0&gt; [0x29e3390]
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-206" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:206</a>.0-206.0&gt; [0x29e34b0]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-206" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:206</a>.0-206.0&gt; [0x29e3650] str=&#39;\open_slot_fct&#39;
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-206" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:206</a>.0-206.0&gt; [0x29e39b0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x29e3850]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x29e3b70] str=&#39;\counter_wait&#39;
                                        AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x29e3d50]
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x29e3ed0] str=&#39;\counter_wait&#39;
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x29a1300] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a1610]
                                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a2540]
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c2550]
                                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-210" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:210</a>.0-210.0&gt; [0x29a0e30]
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-211" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:211</a>.0-211.0&gt; [0x29a1990]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-211" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:211</a>.0-211.0&gt; [0x29a1ab0] str=&#39;\open_slot_fct&#39;
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-211" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:211</a>.0-211.0&gt; [0x29a2140] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-214" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:214</a>.0-214.0&gt; [0x29c3260]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-214" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:214</a>.0-214.0&gt; [0x29e0270] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-215" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:215</a>.0-215.0&gt; [0x29c3380]
                            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-216" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:216</a>.0-216.0&gt; [0x29e0390]
                              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a0c10]
                                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-216" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:216</a>.0-216.0&gt; [0x29a2280]
                                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e3ff0]
                                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e4110]
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-216" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:216</a>.0-216.0&gt; [0x29e4230] str=&#39;\counter_wait&#39;
                                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-216" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:216</a>.0-216.0&gt; [0x29e4470] bits=&#39;00000000000000000000000100101100&#39;(32) range=[31:0] int=300
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e4350]
                                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e4590] bits=&#39;1&#39;(1) range=[0:0] int=1
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e4b30]
                                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x29e46b0]
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x29e47d0] str=&#39;\counter_wait&#39;
                                      AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x29e48f0]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x29e4a10] str=&#39;\counter_wait&#39;
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x29e4c50] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e4d70]
                                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e4e90]
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e5310]
                                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-219" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:219</a>.0-219.0&gt; [0x29e4fb0]
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-219" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:219</a>.0-219.0&gt; [0x29e50d0] str=&#39;\counter_wait&#39;
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-219" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:219</a>.0-219.0&gt; [0x29e51f0] str=&#39;\counter_wait&#39;
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-221" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:221</a>.0-221.0&gt; [0x29e5430]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-221" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:221</a>.0-221.0&gt; [0x29e5550] str=&#39;\open_slot_fct&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-221" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:221</a>.0-221.0&gt; [0x29e5790] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-223" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:223</a>.0-223.0&gt; [0x29e5670]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-223" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:223</a>.0-223.0&gt; [0x29e59d0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-224" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:224</a>.0-224.0&gt; [0x29e58b0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-225" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:225</a>.0-225.0&gt; [0x29e5af0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-225" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:225</a>.0-225.0&gt; [0x29e5c10] str=&#39;\counter_wait&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-225" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:225</a>.0-225.0&gt; [0x29e5e50] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-226" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:226</a>.0-226.0&gt; [0x29e5d30]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-226" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:226</a>.0-226.0&gt; [0x29e5f70] str=&#39;\open_slot_fct&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-226" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:226</a>.0-226.0&gt; [0x29e61b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-228" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:228</a>.0-228.0&gt; [0x29e6090]
                          AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e62d0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-229" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:229</a>.0-229.0&gt; [0x29e63f0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-230" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:230</a>.0-230.0&gt; [0x29e6510]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-230" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:230</a>.0-230.0&gt; [0x29e6630] str=&#39;\open_slot_fct&#39;
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-230" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:230</a>.0-230.0&gt; [0x29e6750] str=&#39;\open_slot_fct&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:237</a>.0-237.0&gt; [0x29e6990]
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x29e6cf0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x29e6e10] str=&#39;\clock&#39;
        AST_NEGEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x29e6f30]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x29e7050] str=&#39;\reset&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x29e6ab0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-238" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:238</a>.0-238.0&gt; [0x29e7170]
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-239" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:239</a>.0-239.0&gt; [0x29e7290]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e73b0]
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-239" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:239</a>.0-239.0&gt; [0x29e74d0]
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e7770]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-239" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:239</a>.0-239.0&gt; [0x29e75f0] str=&#39;\reset&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e7890]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e79b0] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e8910]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-240" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:240</a>.0-240.0&gt; [0x29e7ad0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-241" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:241</a>.0-241.0&gt; [0x29e7bf0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-241" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:241</a>.0-241.0&gt; [0x29e7d70] str=&#39;\state_data_write&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-241" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:241</a>.0-241.0&gt; [0x29e8070] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-242" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:242</a>.0-242.0&gt; [0x29e7f50]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-242" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:242</a>.0-242.0&gt; [0x29e8210] str=&#39;\wr_ptr&#39;
                        AST_REPLICATE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-242" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:242</a>.0-242.0&gt; [0x29e8410]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-242" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:242</a>.0-242.0&gt; [0x29e8590] str=&#39;\AWIDTH&#39;
                          AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e8790]
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-242" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:242</a>.0-242.0&gt; [0x29e8a70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e8c30]
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e8d50]
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ec270]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-245" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:245</a>.0-245.0&gt; [0x29e8e70]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-247" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:247</a>.0-247.0&gt; [0x29e8f90]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-247" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:247</a>.0-247.0&gt; [0x29e9110] str=&#39;\state_data_write&#39;
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-247" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:247</a>.0-247.0&gt; [0x29e92f0] str=&#39;\next_state_data_write&#39;
                      AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-249" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:249</a>.0-249.0&gt; [0x29e9470]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-249" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:249</a>.0-249.0&gt; [0x29e9590] str=&#39;\state_data_write&#39;
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-250" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:250</a>.0-250.0&gt; [0x29e9770]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-250" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:250</a>.0-250.0&gt; [0x29e9a80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-251" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:251</a>.0-251.0&gt; [0x29e9920]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-252" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:252</a>.0-252.0&gt; [0x29e9c60]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-252" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:252</a>.0-252.0&gt; [0x29e9e40] str=&#39;\wr_ptr&#39;
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-252" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:252</a>.0-252.0&gt; [0x29ea040] str=&#39;\wr_ptr&#39;
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-254" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:254</a>.0-254.0&gt; [0x29ea250]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-254" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:254</a>.0-254.0&gt; [0x29ea490] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-255" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:255</a>.0-255.0&gt; [0x29ea370]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-256" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:256</a>.0-256.0&gt; [0x29ea610]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-256" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:256</a>.0-256.0&gt; [0x29ea7f0] str=&#39;\wr_ptr&#39;
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-256" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:256</a>.0-256.0&gt; [0x29ea9f0] str=&#39;\wr_ptr&#39;
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-258" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:258</a>.0-258.0&gt; [0x29eac00]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-258" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:258</a>.0-258.0&gt; [0x29eae40] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-259" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:259</a>.0-259.0&gt; [0x29ead20]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x29eafc0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x29eb180] str=&#39;\wr_ptr&#39;
                              AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x29eb380]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x29eb500] str=&#39;\wr_ptr&#39;
                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x29eb860] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-262" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:262</a>.0-262.0&gt; [0x29eba20]
                          AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ebb40]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-263" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:263</a>.0-263.0&gt; [0x29ebc60]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-264" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:264</a>.0-264.0&gt; [0x29ebd80]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-264" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:264</a>.0-264.0&gt; [0x29ebea0] str=&#39;\wr_ptr&#39;
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-264" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:264</a>.0-264.0&gt; [0x29ec080] str=&#39;\wr_ptr&#39;
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:273</a>.0-273.0&gt; [0x29ec390]
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x29ec750]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x29ec8d0] str=&#39;\clock&#39;
        AST_NEGEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x29ecab0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x29ecbd0] str=&#39;\reset&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x29ec4b0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-274" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:274</a>.0-274.0&gt; [0x29ecdb0]
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-276" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:276</a>.0-276.0&gt; [0x29eced0]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ed050]
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-276" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:276</a>.0-276.0&gt; [0x29ed170]
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ed4d0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-276" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:276</a>.0-276.0&gt; [0x29ed2f0] str=&#39;\reset&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ed5f0]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ed710] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ef090]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-277" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:277</a>.0-277.0&gt; [0x29ed830]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-278" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:278</a>.0-278.0&gt; [0x29ed950]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-278" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:278</a>.0-278.0&gt; [0x29edaf0] str=&#39;\f_full&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-278" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:278</a>.0-278.0&gt; [0x29ede50] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-279" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:279</a>.0-279.0&gt; [0x29edcf0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-279" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:279</a>.0-279.0&gt; [0x29ee010] str=&#39;\f_empty&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-279" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:279</a>.0-279.0&gt; [0x29ee350] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-280" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:280</a>.0-280.0&gt; [0x29ee1f0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-280" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:280</a>.0-280.0&gt; [0x29ee510] str=&#39;\overflow_credit_error&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-280" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:280</a>.0-280.0&gt; [0x29ee830] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-281" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:281</a>.0-281.0&gt; [0x29ee6f0]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-281" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:281</a>.0-281.0&gt; [0x29ee9f0] str=&#39;\counter&#39;
                        AST_REPLICATE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-281" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:281</a>.0-281.0&gt; [0x29eebd0]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-281" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:281</a>.0-281.0&gt; [0x29eed10] str=&#39;\AWIDTH&#39;
                          AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29eef10]
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-281" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:281</a>.0-281.0&gt; [0x29ef1f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ef3b0]
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ef4d0]
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f8db0]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-284" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:284</a>.0-284.0&gt; [0x29ef5f0]
                      AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-285" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:285</a>.0-285.0&gt; [0x29ef710]
                        AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ef890]
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-285" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:285</a>.0-285.0&gt; [0x29ef9b0]
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29efb30]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-285" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:285</a>.0-285.0&gt; [0x29efc50] str=&#39;\state_data_write&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-285" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:285</a>.0-285.0&gt; [0x29eff70] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29efe30]
                            AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f0130] bits=&#39;1&#39;(1) range=[0:0] int=1
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f0af0]
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-286" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:286</a>.0-286.0&gt; [0x29f0250]
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x29f0390]
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x29f0570] str=&#39;\counter&#39;
                                  AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x29f0770]
                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x29f08f0] str=&#39;\counter&#39;
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x29f0c50] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f0e10]
                            AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f0f30]
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f3690]
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-290" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:290</a>.0-290.0&gt; [0x29f1050]
                                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x29f1170]
                                  AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f12f0]
                                    AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x29f1410]
                                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x29f1590]
                                        AST_GT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f1710]
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x29f18b0] str=&#39;\counter&#39;
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x29f1c10] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x29f1ab0]
                                        AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f1dd0]
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x29f1ef0] str=&#39;\state_data_read&#39;
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x29f2250] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f20f0]
                                      AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f2410] bits=&#39;1&#39;(1) range=[0:0] int=1
                                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f2b90]
                                        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x29f2530]
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x29f2650] str=&#39;\counter&#39;
                                          AST_SUB &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x29f2830]
                                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x29f2990] str=&#39;\counter&#39;
                                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x29f2cf0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f2eb0]
                                      AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f2fd0]
                                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f3570]
                                        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-294" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:294</a>.0-294.0&gt; [0x29f30f0]
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-294" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:294</a>.0-294.0&gt; [0x29f3210] str=&#39;\counter&#39;
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-294" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:294</a>.0-294.0&gt; [0x29f33f0] str=&#39;\counter&#39;
                      AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-297" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:297</a>.0-297.0&gt; [0x29f37b0]
                        AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f38d0]
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-297" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:297</a>.0-297.0&gt; [0x29f39f0]
                            AST_GT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f3b70]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-297" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:297</a>.0-297.0&gt; [0x29f3c90] str=&#39;\counter&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-297" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:297</a>.0-297.0&gt; [0x29f3fb0] bits=&#39;00000000000000000000000000111000&#39;(32) range=[31:0] int=56
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f3e70]
                            AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f4170] bits=&#39;1&#39;(1) range=[0:0] int=1
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f47b0]
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-298" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:298</a>.0-298.0&gt; [0x29f4290]
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-299" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:299</a>.0-299.0&gt; [0x29f43d0]
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-299" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:299</a>.0-299.0&gt; [0x29f45b0] str=&#39;\overflow_credit_error&#39;
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-299" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:299</a>.0-299.0&gt; [0x29f4910] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f4ad0]
                            AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f4bf0]
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f5010]
                              AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-302" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:302</a>.0-302.0&gt; [0x29f4d10]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-302" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:302</a>.0-302.0&gt; [0x29f4e30] str=&#39;\overflow_credit_error&#39;
                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-302" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:302</a>.0-302.0&gt; [0x29f5150] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-304" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:304</a>.0-304.0&gt; [0x29f5310]
                        AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f5430]
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-304" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:304</a>.0-304.0&gt; [0x29f5550]
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f56d0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-304" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:304</a>.0-304.0&gt; [0x29f57f0] str=&#39;\counter&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-304" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:304</a>.0-304.0&gt; [0x29f5b50] bits=&#39;00000000000000000000000000111000&#39;(32) range=[31:0] int=56
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f59f0]
                            AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f5d10] bits=&#39;1&#39;(1) range=[0:0] int=1
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f6350]
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-305" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:305</a>.0-305.0&gt; [0x29f5e30]
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-306" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:306</a>.0-306.0&gt; [0x29f5f70]
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-306" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:306</a>.0-306.0&gt; [0x29f6150] str=&#39;\f_full&#39;
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-306" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:306</a>.0-306.0&gt; [0x29f64b0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f6670]
                            AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f6790]
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f6d70]
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-309" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:309</a>.0-309.0&gt; [0x29f68b0]
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-310" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:310</a>.0-310.0&gt; [0x29f69d0]
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-310" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:310</a>.0-310.0&gt; [0x29f6b70] str=&#39;\f_full&#39;
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-310" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:310</a>.0-310.0&gt; [0x29f6ed0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-313" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:313</a>.0-313.0&gt; [0x29f7090]
                        AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f71b0]
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-313" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:313</a>.0-313.0&gt; [0x29f72d0]
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f7450]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-313" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:313</a>.0-313.0&gt; [0x29f7570] str=&#39;\counter&#39;
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-313" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:313</a>.0-313.0&gt; [0x29f7870] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f7750]
                            AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f7a30] bits=&#39;1&#39;(1) range=[0:0] int=1
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f8070]
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-314" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:314</a>.0-314.0&gt; [0x29f7b50]
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-315" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:315</a>.0-315.0&gt; [0x29f7c90]
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-315" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:315</a>.0-315.0&gt; [0x29f7e70] str=&#39;\f_empty&#39;
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-315" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:315</a>.0-315.0&gt; [0x29f81d0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f8390]
                            AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f84b0]
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f8a90]
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-318" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:318</a>.0-318.0&gt; [0x29f85d0]
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-319" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:319</a>.0-319.0&gt; [0x29f86f0]
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-319" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:319</a>.0-319.0&gt; [0x29f8890] str=&#39;\f_empty&#39;
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-319" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:319</a>.0-319.0&gt; [0x29f8bf0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:326</a>.0-326.0&gt; [0x29f8f40]
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x29f9300]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x29f9480] str=&#39;\clock&#39;
        AST_NEGEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x29f9660]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x29f9780] str=&#39;\reset&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x29f9060]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-327" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:327</a>.0-327.0&gt; [0x29f9960]
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-328" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:328</a>.0-328.0&gt; [0x29f9a80]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f9c00]
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-328" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:328</a>.0-328.0&gt; [0x29f9d20]
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fa080]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-328" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:328</a>.0-328.0&gt; [0x29f9ea0] str=&#39;\reset&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fa1a0]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fa2c0] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fb320]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-329" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:329</a>.0-329.0&gt; [0x29fa3e0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-330" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:330</a>.0-330.0&gt; [0x29fa540]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-330" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:330</a>.0-330.0&gt; [0x29fa720] str=&#39;\rd_ptr&#39;
                        AST_REPLICATE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-330" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:330</a>.0-330.0&gt; [0x29fa920]
                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-330" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:330</a>.0-330.0&gt; [0x29faaa0] str=&#39;\AWIDTH&#39;
                          AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29faca0]
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-330" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:330</a>.0-330.0&gt; [0x29faf80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-331" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:331</a>.0-331.0&gt; [0x29fae20]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-331" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:331</a>.0-331.0&gt; [0x29fb140] str=&#39;\state_data_read&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-331" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:331</a>.0-331.0&gt; [0x29fb440] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fb5c0]
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fb6e0]
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fffe0]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-334" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:334</a>.0-334.0&gt; [0x29fb800]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-336" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:336</a>.0-336.0&gt; [0x29fb920]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-336" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:336</a>.0-336.0&gt; [0x29fbaa0] str=&#39;\state_data_read&#39;
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-336" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:336</a>.0-336.0&gt; [0x29fbc80] str=&#39;\next_state_data_read&#39;
                      AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-338" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:338</a>.0-338.0&gt; [0x29fbe20]
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-338" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:338</a>.0-338.0&gt; [0x29fbf40] str=&#39;\state_data_read&#39;
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-339" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:339</a>.0-339.0&gt; [0x29fc140]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-339" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:339</a>.0-339.0&gt; [0x29fc490] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-340" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:340</a>.0-340.0&gt; [0x29fc330]
                            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-341" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:341</a>.0-341.0&gt; [0x29fc670]
                              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fc7f0]
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-341" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:341</a>.0-341.0&gt; [0x29fc950] str=&#39;\rd_en&#39;
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fcb50]
                                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fcc70] bits=&#39;1&#39;(1) range=[0:0] int=1
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fd6b0]
                                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-342" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:342</a>.0-342.0&gt; [0x29fcdd0]
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x29fcf50]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x29fd130] str=&#39;\rd_ptr&#39;
                                        AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x29fd330]
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x29fd4b0] str=&#39;\rd_ptr&#39;
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x29fd810] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fd9d0]
                                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fdaf0]
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fe210]
                                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-346" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:346</a>.0-346.0&gt; [0x29fdc10]
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-347" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:347</a>.0-347.0&gt; [0x29fdd30]
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-347" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:347</a>.0-347.0&gt; [0x29fdeb0] str=&#39;\rd_ptr&#39;
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-347" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:347</a>.0-347.0&gt; [0x29fe090] str=&#39;\rd_ptr&#39;
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-350" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:350</a>.0-350.0&gt; [0x29fe3a0]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-350" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:350</a>.0-350.0&gt; [0x29fe5e0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-351" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:351</a>.0-351.0&gt; [0x29fe4c0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-352" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:352</a>.0-352.0&gt; [0x29fe760]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-352" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:352</a>.0-352.0&gt; [0x29fe8e0] str=&#39;\rd_ptr&#39;
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-352" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:352</a>.0-352.0&gt; [0x29feae0] str=&#39;\rd_ptr&#39;
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-354" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:354</a>.0-354.0&gt; [0x29fecf0]
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-354" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:354</a>.0-354.0&gt; [0x29fef30] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-355" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:355</a>.0-355.0&gt; [0x29fee10]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-356" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:356</a>.0-356.0&gt; [0x29ff0b0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-356" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:356</a>.0-356.0&gt; [0x29ff270] str=&#39;\rd_ptr&#39;
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-356" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:356</a>.0-356.0&gt; [0x29ff470] str=&#39;\rd_ptr&#39;
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-358" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:358</a>.0-358.0&gt; [0x29ff680]
                          AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ff7a0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-359" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:359</a>.0-359.0&gt; [0x29ff8c0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-360" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:360</a>.0-360.0&gt; [0x29ff9e0]
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-360" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:360</a>.0-360.0&gt; [0x29ffb80] str=&#39;\rd_ptr&#39;
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-360" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:360</a>.0-360.0&gt; [0x29ffd80] str=&#39;\rd_ptr&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2994730] str=&#39;\work_fifo_rx&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:40</a>.0-40.0&gt; [0x2994970] str=&#39;\clock&#39; input basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:40</a>.0-40.0&gt; [0x2994d70] str=&#39;\reset&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:40</a>.0-40.0&gt; [0x2994f60] str=&#39;\wr_en&#39; input basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-40" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:40</a>.0-40.0&gt; [0x2995130] str=&#39;\rd_en&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:41</a>.0-41.0&gt; [0x29952e0] str=&#39;\data_in&#39; input basic_prep port=5 range=[8:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:41</a>.0-41.0&gt; [0x2995480] basic_prep range=[8:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:41</a>.0-41.0&gt; [0x2995890] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-41" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:41</a>.0-41.0&gt; [0x2995a90] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-42" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:42</a>.0-42.0&gt; [0x29956b0] str=&#39;\f_full&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-42" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:42</a>.0-42.0&gt; [0x2995cd0] str=&#39;\f_empty&#39; output reg basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-43" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:43</a>.0-43.0&gt; [0x2995e60] str=&#39;\open_slot_fct&#39; output reg basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-44" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:44</a>.0-44.0&gt; [0x2996010] str=&#39;\overflow_credit_error&#39; output reg basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:45</a>.0-45.0&gt; [0x2996270] str=&#39;\data_out&#39; output reg basic_prep port=10 range=[8:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:45</a>.0-45.0&gt; [0x2996410] basic_prep range=[8:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:45</a>.0-45.0&gt; [0x2996790] bits=&#39;00000000000000000000000000001000&#39;(32) basic_prep range=[31:0] int=8
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-45" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:45</a>.0-45.0&gt; [0x2996960] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:46</a>.0-46.0&gt; [0x29965e0] str=&#39;\counter&#39; output reg basic_prep port=11 range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:46</a>.0-46.0&gt; [0x2996b30] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:46</a>.0-46.0&gt; [0x2996e90] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-46" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:46</a>.0-46.0&gt; [0x2997060] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2996ce0] str=&#39;\mem_dta_fifo_rx&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2997af0] str=&#39;\work_fifo_rx::mem_data&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2997c10] str=&#39;\clock&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2997d90 -&gt; 0x2994970] str=&#39;\clock&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2997f70] str=&#39;\reset&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x29980f0 -&gt; 0x2994d70] str=&#39;\reset&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2998290] str=&#39;\data_in&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2998410 -&gt; 0x29952e0] str=&#39;\data_in&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x29985d0] str=&#39;\wr_ptr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2998750 -&gt; 0x2999650] str=&#39;\wr_ptr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2998910] str=&#39;\rd_ptr&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2998a90 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2998c50] str=&#39;\data_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-370" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:370</a>.0-370.0&gt; [0x2998dd0 -&gt; 0x2996270] str=&#39;\data_out&#39; basic_prep
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:36</a>.0-36.0&gt; [0x29990f0] str=&#39;\AWIDTH&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-36" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:36</a>.0-36.0&gt; [0x2a00420] bits=&#39;00000000000000000000000000000110&#39;(32) basic_prep range=[31:0] int=6
      AST_PARAMETER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:35</a>.0-35.0&gt; [0x2998fd0] str=&#39;\DWIDTH&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-35" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:35</a>.0-35.0&gt; [0x2a00300] bits=&#39;00000000000000000000000000001001&#39;(32) basic_prep range=[31:0] int=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:49</a>.0-49.0&gt; [0x2999650] str=&#39;\wr_ptr&#39; reg basic_prep range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:49</a>.0-49.0&gt; [0x2999980] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:49</a>.0-49.0&gt; [0x2999d00] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-49" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:49</a>.0-49.0&gt; [0x2999b30] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:50</a>.0-50.0&gt; [0x2999820] str=&#39;\rd_ptr&#39; reg basic_prep range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:50</a>.0-50.0&gt; [0x2999f90] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:50</a>.0-50.0&gt; [0x299a2b0] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-50" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:50</a>.0-50.0&gt; [0x299a480] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:52</a>.0-52.0&gt; [0x299a120] str=&#39;\credit_counter&#39; reg basic_prep range=[5:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:52</a>.0-52.0&gt; [0x299a650] basic_prep range=[5:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:52</a>.0-52.0&gt; [0x299a970] bits=&#39;00000000000000000000000000000101&#39;(32) basic_prep range=[31:0] int=5
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-52" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:52</a>.0-52.0&gt; [0x299ab40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:54</a>.0-54.0&gt; [0x299ad10] str=&#39;\state_data_write&#39; reg basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:54</a>.0-54.0&gt; [0x299ae30] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:54</a>.0-54.0&gt; [0x299b150] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-54" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:54</a>.0-54.0&gt; [0x299b320] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-55" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:55</a>.0-55.0&gt; [0x299afc0] str=&#39;\next_state_data_write&#39; reg basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-55" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:55</a>.0-55.0&gt; [0x299b4f0] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-55" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:55</a>.0-55.0&gt; [0x299b810] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-55" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:55</a>.0-55.0&gt; [0x299b9e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:57</a>.0-57.0&gt; [0x299b680] str=&#39;\state_data_read&#39; reg basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:57</a>.0-57.0&gt; [0x299bbb0] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:57</a>.0-57.0&gt; [0x299bed0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-57" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:57</a>.0-57.0&gt; [0x299c0a0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:58</a>.0-58.0&gt; [0x299bd40] str=&#39;\next_state_data_read&#39; reg basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:58</a>.0-58.0&gt; [0x299c270] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:58</a>.0-58.0&gt; [0x299c590] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-58" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:58</a>.0-58.0&gt; [0x299c760] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-60" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:60</a>.0-60.0&gt; [0x299c400] str=&#39;\state_open_slot&#39; reg basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-60" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:60</a>.0-60.0&gt; [0x299c930] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-60" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:60</a>.0-60.0&gt; [0x299cc50] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-60" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:60</a>.0-60.0&gt; [0x299ce20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-61" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:61</a>.0-61.0&gt; [0x299cac0] str=&#39;\next_state_open_slot&#39; reg basic_prep range=[1:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-61" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:61</a>.0-61.0&gt; [0x299cff0] basic_prep range=[1:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-61" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:61</a>.0-61.0&gt; [0x299d310] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-61" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:61</a>.0-61.0&gt; [0x299d4e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-63" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:63</a>.0-63.0&gt; [0x299d180] str=&#39;\counter_wait&#39; reg basic_prep range=[10:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-63" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:63</a>.0-63.0&gt; [0x299d6b0] basic_prep range=[10:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-63" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:63</a>.0-63.0&gt; [0x299d9d0] bits=&#39;00000000000000000000000000001010&#39;(32) basic_prep range=[31:0] int=10
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-63" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:63</a>.0-63.0&gt; [0x299dba0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-67" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:67</a>.0-67.0&gt; [0x299dd70] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-67" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:67</a>.0-67.0&gt; [0x299e1d0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-68" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:68</a>.0-68.0&gt; [0x299e330] basic_prep
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-69" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:69</a>.0-69.0&gt; [0x299e510] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-69" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:69</a>.0-69.0&gt; [0x299e7f0 -&gt; 0x299cac0] str=&#39;\next_state_open_slot&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-69" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:69</a>.0-69.0&gt; [0x299ea30 -&gt; 0x299c400] str=&#39;\state_open_slot&#39; basic_prep
            AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-71" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:71</a>.0-71.0&gt; [0x299ebd0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-71" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:71</a>.0-71.0&gt; [0x299ecf0 -&gt; 0x299c400] str=&#39;\state_open_slot&#39; basic_prep
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-72" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:72</a>.0-72.0&gt; [0x299eef0] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-72" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:72</a>.0-72.0&gt; [0x299f1d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-73" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:73</a>.0-73.0&gt; [0x299f070] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x299f3b0] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x299f530] basic_prep
                      AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x299f690] basic_prep
                        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x299fc60] basic_prep
                          AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29a0290] basic_prep
                            AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29a0920] basic_prep
                              AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29a1010] basic_prep
                                AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29a1760] basic_prep
                                  AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29a1f10] basic_prep
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29a2720] basic_prep
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a28d0] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c2b00 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c2df0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c2cd0] basic_prep
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a2a30] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c3000 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c3700] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
                                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c35a0] basic_prep
                                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c38c0] basic_prep
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c39e0 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c3ce0] bits=&#39;00000000000000000000000000010111&#39;(32) basic_prep range=[31:0] int=23
                                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c3bc0] basic_prep
                                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c3ea0] basic_prep
                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c3fc0 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c42c0] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
                              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c41a0] basic_prep
                                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c4480] basic_prep
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c45a0 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c48a0] bits=&#39;00000000000000000000000000100111&#39;(32) basic_prep range=[31:0] int=39
                            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c4780] basic_prep
                              AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c4a60] basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c4b80 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c4e80] bits=&#39;00000000000000000000000000101111&#39;(32) basic_prep range=[31:0] int=47
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c4d60] basic_prep
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c5040] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c5160 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c5460] bits=&#39;00000000000000000000000000110111&#39;(32) basic_prep range=[31:0] int=55
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c5340] basic_prep
                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c5620] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c5740 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-74" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:74</a>.0-74.0&gt; [0x29c5a40] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c5920] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c5c00] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c62a0] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-75" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:75</a>.0-75.0&gt; [0x29c5d20] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-76" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:76</a>.0-76.0&gt; [0x29c5e40] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-76" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:76</a>.0-76.0&gt; [0x29c6060 -&gt; 0x299cac0] str=&#39;\next_state_open_slot&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-76" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:76</a>.0-76.0&gt; [0x29c6400] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c65c0] basic_prep
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c66e0] basic_prep
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c6cc0] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-79" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:79</a>.0-79.0&gt; [0x29c6800] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-80" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:80</a>.0-80.0&gt; [0x29c6920] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-80" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:80</a>.0-80.0&gt; [0x29c6ac0 -&gt; 0x299cac0] str=&#39;\next_state_open_slot&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-80" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:80</a>.0-80.0&gt; [0x29c6e20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-83" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:83</a>.0-83.0&gt; [0x29c7050] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-83" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:83</a>.0-83.0&gt; [0x29c7290] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-84" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:84</a>.0-84.0&gt; [0x29c7170] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-85" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:85</a>.0-85.0&gt; [0x29c7410] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c7590] basic_prep
                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-85" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:85</a>.0-85.0&gt; [0x29c76b0] basic_prep
                        AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c7830] basic_prep
                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c7950] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-85" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:85</a>.0-85.0&gt; [0x29c7ad0 -&gt; 0x299d180] str=&#39;\counter_wait&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-85" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:85</a>.0-85.0&gt; [0x29c7e30] bits=&#39;00000000000000000000000100101100&#39;(32) basic_prep range=[31:0] int=300
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c7cd0] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c7ff0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c8450] basic_prep
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-86" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:86</a>.0-86.0&gt; [0x29c8110] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-86" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:86</a>.0-86.0&gt; [0x29c8250 -&gt; 0x299cac0] str=&#39;\next_state_open_slot&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-86" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:86</a>.0-86.0&gt; [0x29c85b0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c8770] basic_prep
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c8890] basic_prep
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c8cd0] basic_prep
                          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-88" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:88</a>.0-88.0&gt; [0x29c89b0] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-88" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:88</a>.0-88.0&gt; [0x29c8ad0 -&gt; 0x299cac0] str=&#39;\next_state_open_slot&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-88" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:88</a>.0-88.0&gt; [0x29c8e30] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-90" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:90</a>.0-90.0&gt; [0x29c9060] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-90" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:90</a>.0-90.0&gt; [0x29c92a0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-91" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:91</a>.0-91.0&gt; [0x29c9180] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29c9420] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c95a0] basic_prep
                      AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29c96c0] basic_prep
                        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29c9880] basic_prep
                          AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29c9a60] basic_prep
                            AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29c9c40] basic_prep
                              AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29c9e20] basic_prep
                                AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29ca000] basic_prep
                                  AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29ca1e0] basic_prep
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29ca3c0] basic_prep
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ca540] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29ca6e0 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29caa40] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29ca8e0] basic_prep
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cac00] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cad20 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cb080] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
                                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29caf20] basic_prep
                                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cb240] basic_prep
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cb360 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cb660] bits=&#39;00000000000000000000000000010111&#39;(32) basic_prep range=[31:0] int=23
                                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cb540] basic_prep
                                  AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cb820] basic_prep
                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cb940 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cbc40] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
                              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cbb20] basic_prep
                                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cbe00] basic_prep
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cbf20 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cc220] bits=&#39;00000000000000000000000000100111&#39;(32) basic_prep range=[31:0] int=39
                            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cc100] basic_prep
                              AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cc3e0] basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cc500 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cc800] bits=&#39;00000000000000000000000000101111&#39;(32) basic_prep range=[31:0] int=47
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cc6e0] basic_prep
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cc9c0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29ccae0 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29ccde0] bits=&#39;00000000000000000000000000110111&#39;(32) basic_prep range=[31:0] int=55
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cccc0] basic_prep
                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ccfa0] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cd0c0 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-92" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:92</a>.0-92.0&gt; [0x29cd3c0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cd2a0] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cd580] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cdb60] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-93" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:93</a>.0-93.0&gt; [0x29cd6a0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-94" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:94</a>.0-94.0&gt; [0x29cd7c0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-94" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:94</a>.0-94.0&gt; [0x29cd960 -&gt; 0x299cac0] str=&#39;\next_state_open_slot&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-94" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:94</a>.0-94.0&gt; [0x29cdcc0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cde80] basic_prep
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cdfa0] basic_prep
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ce580] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-97" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:97</a>.0-97.0&gt; [0x29ce0c0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-98" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:98</a>.0-98.0&gt; [0x29ce1e0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-98" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:98</a>.0-98.0&gt; [0x29ce380 -&gt; 0x299cac0] str=&#39;\next_state_open_slot&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-98" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:98</a>.0-98.0&gt; [0x29ce6e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-102" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:102</a>.0-102.0&gt; [0x29ce910] basic_prep
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29cea30] basic_prep
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-103" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:103</a>.0-103.0&gt; [0x29ceb50] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:104</a>.0-104.0&gt; [0x29cec70] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:104</a>.0-104.0&gt; [0x29cedf0 -&gt; 0x299cac0] str=&#39;\next_state_open_slot&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-104" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:104</a>.0-104.0&gt; [0x29cf0f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-111" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:111</a>.0-111.0&gt; [0x29cf2b0] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-111" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:111</a>.0-111.0&gt; [0x29cf3d0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-112" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:112</a>.0-112.0&gt; [0x29cf4f0] basic_prep
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-113" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:113</a>.0-113.0&gt; [0x29cf610] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-113" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:113</a>.0-113.0&gt; [0x29cf790 -&gt; 0x299afc0] str=&#39;\next_state_data_write&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-113" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:113</a>.0-113.0&gt; [0x29cf970 -&gt; 0x299ad10] str=&#39;\state_data_write&#39; basic_prep
            AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-115" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:115</a>.0-115.0&gt; [0x29cfaf0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-115" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:115</a>.0-115.0&gt; [0x29cfc10 -&gt; 0x299ad10] str=&#39;\state_data_write&#39; basic_prep
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-116" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:116</a>.0-116.0&gt; [0x29cfdf0] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-116" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:116</a>.0-116.0&gt; [0x29d00c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-117" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:117</a>.0-117.0&gt; [0x29cff80] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x29d02a0] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d0420] basic_prep
                      AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x29d0580] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x29d0760 -&gt; 0x2994f60] str=&#39;\wr_en&#39; basic_prep
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x29d0960] basic_prep
                          AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d0ce0] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-118" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:118</a>.0-118.0&gt; [0x29d0ae0 -&gt; 0x29956b0] str=&#39;\f_full&#39; basic_prep
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d0e20] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d0f40] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d1560] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-119" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:119</a>.0-119.0&gt; [0x29d1060] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-120" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:120</a>.0-120.0&gt; [0x29d1180] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-120" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:120</a>.0-120.0&gt; [0x29d1360 -&gt; 0x299afc0] str=&#39;\next_state_data_write&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-120" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:120</a>.0-120.0&gt; [0x29d16c0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d1880] basic_prep
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d19a0] basic_prep
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d1f80] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-123" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:123</a>.0-123.0&gt; [0x29d1ac0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-124" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:124</a>.0-124.0&gt; [0x29d1be0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-124" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:124</a>.0-124.0&gt; [0x29d1d80 -&gt; 0x299afc0] str=&#39;\next_state_data_write&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-124" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:124</a>.0-124.0&gt; [0x29d20e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-127" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:127</a>.0-127.0&gt; [0x29d2310] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-127" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:127</a>.0-127.0&gt; [0x29d2550] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-128" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:128</a>.0-128.0&gt; [0x29d2430] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-129" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:129</a>.0-129.0&gt; [0x29d26d0] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d2850] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-129" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:129</a>.0-129.0&gt; [0x29d2970 -&gt; 0x2994f60] str=&#39;\wr_en&#39; basic_prep
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d2b50] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d2c70] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d3310] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-130" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:130</a>.0-130.0&gt; [0x29d2db0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-131" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:131</a>.0-131.0&gt; [0x29d2f30] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-131" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:131</a>.0-131.0&gt; [0x29d3110 -&gt; 0x299afc0] str=&#39;\next_state_data_write&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-131" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:131</a>.0-131.0&gt; [0x29d3470] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d3630] basic_prep
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d3750] basic_prep
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d3d30] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-134" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:134</a>.0-134.0&gt; [0x29d3870] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-135" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:135</a>.0-135.0&gt; [0x29d3990] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-135" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:135</a>.0-135.0&gt; [0x29d3b30 -&gt; 0x299afc0] str=&#39;\next_state_data_write&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-135" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:135</a>.0-135.0&gt; [0x29d3e90] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-138" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:138</a>.0-138.0&gt; [0x29d40c0] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-138" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:138</a>.0-138.0&gt; [0x29d4300] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-139" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:139</a>.0-139.0&gt; [0x29d41e0] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-140" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:140</a>.0-140.0&gt; [0x29d4480] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-140" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:140</a>.0-140.0&gt; [0x29d4600 -&gt; 0x299afc0] str=&#39;\next_state_data_write&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-140" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:140</a>.0-140.0&gt; [0x29d4920] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-142" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:142</a>.0-142.0&gt; [0x29d4ae0] basic_prep
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d4c00] basic_prep
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-143" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:143</a>.0-143.0&gt; [0x29d4d20] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-144" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:144</a>.0-144.0&gt; [0x29d4e40] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-144" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:144</a>.0-144.0&gt; [0x29d4f60 -&gt; 0x299afc0] str=&#39;\next_state_data_write&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-144" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:144</a>.0-144.0&gt; [0x29d5280] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-151" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:151</a>.0-151.0&gt; [0x29d5440] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-151" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:151</a>.0-151.0&gt; [0x29d5560] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-152" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:152</a>.0-152.0&gt; [0x29d5680] basic_prep
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-153" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:153</a>.0-153.0&gt; [0x29d57a0] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-153" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:153</a>.0-153.0&gt; [0x29d5920 -&gt; 0x299bd40] str=&#39;\next_state_data_read&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-153" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:153</a>.0-153.0&gt; [0x29d5b00 -&gt; 0x299b680] str=&#39;\state_data_read&#39; basic_prep
            AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-155" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:155</a>.0-155.0&gt; [0x29d5c80] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-155" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:155</a>.0-155.0&gt; [0x29d5da0 -&gt; 0x299b680] str=&#39;\state_data_read&#39; basic_prep
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-156" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:156</a>.0-156.0&gt; [0x29d5f80] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-156" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:156</a>.0-156.0&gt; [0x29d6250] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-157" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:157</a>.0-157.0&gt; [0x29d6110] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x29d6430] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d65b0] basic_prep
                      AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x29d6710] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x29d68f0 -&gt; 0x2995130] str=&#39;\rd_en&#39; basic_prep
                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x29d6af0] basic_prep
                          AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d6e70] basic_prep
                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-158" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:158</a>.0-158.0&gt; [0x29d6c70 -&gt; 0x2995cd0] str=&#39;\f_empty&#39; basic_prep
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d6fb0] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d70d0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d76f0] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-159" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:159</a>.0-159.0&gt; [0x29d71f0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-160" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:160</a>.0-160.0&gt; [0x29d7310] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-160" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:160</a>.0-160.0&gt; [0x29d74f0 -&gt; 0x299bd40] str=&#39;\next_state_data_read&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-160" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:160</a>.0-160.0&gt; [0x29d7850] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d7a10] basic_prep
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d7b30] basic_prep
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d8110] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-163" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:163</a>.0-163.0&gt; [0x29d7c50] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-164" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:164</a>.0-164.0&gt; [0x29d7d70] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-164" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:164</a>.0-164.0&gt; [0x29d7f10 -&gt; 0x299bd40] str=&#39;\next_state_data_read&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-164" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:164</a>.0-164.0&gt; [0x29d8270] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-167" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:167</a>.0-167.0&gt; [0x29d84a0] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-167" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:167</a>.0-167.0&gt; [0x29d86e0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-168" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:168</a>.0-168.0&gt; [0x29d85c0] basic_prep
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-169" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:169</a>.0-169.0&gt; [0x29d8860] basic_prep
                    AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d89e0] basic_prep
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-169" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:169</a>.0-169.0&gt; [0x29d8b00 -&gt; 0x2995130] str=&#39;\rd_en&#39; basic_prep
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d8ce0] basic_prep
                        AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d8e00] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d94a0] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-170" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:170</a>.0-170.0&gt; [0x29d8f40] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-171" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:171</a>.0-171.0&gt; [0x29d90c0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-171" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:171</a>.0-171.0&gt; [0x29d92a0 -&gt; 0x299bd40] str=&#39;\next_state_data_read&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-171" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:171</a>.0-171.0&gt; [0x29d9600] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                      AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d97c0] basic_prep
                        AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d98e0] basic_prep
                        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29d9ec0] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-174" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:174</a>.0-174.0&gt; [0x29d9a00] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-175" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:175</a>.0-175.0&gt; [0x29d9b20] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-175" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:175</a>.0-175.0&gt; [0x29d9cc0 -&gt; 0x299bd40] str=&#39;\next_state_data_read&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-175" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:175</a>.0-175.0&gt; [0x29da020] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-178" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:178</a>.0-178.0&gt; [0x29da250] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-178" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:178</a>.0-178.0&gt; [0x29da490] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-179" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:179</a>.0-179.0&gt; [0x29da370] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-180" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:180</a>.0-180.0&gt; [0x29da610] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-180" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:180</a>.0-180.0&gt; [0x29da790 -&gt; 0x299bd40] str=&#39;\next_state_data_read&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-180" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:180</a>.0-180.0&gt; [0x29daab0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-182" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:182</a>.0-182.0&gt; [0x29dac70] basic_prep
                AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29dad90] basic_prep
                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-183" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:183</a>.0-183.0&gt; [0x29daeb0] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-184" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:184</a>.0-184.0&gt; [0x29dafd0] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-184" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:184</a>.0-184.0&gt; [0x29db0f0 -&gt; 0x299bd40] str=&#39;\next_state_data_read&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-184" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:184</a>.0-184.0&gt; [0x29db410] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:189</a>.0-189.0&gt; [0x29db5d0] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x29db930] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x29dbab0 -&gt; 0x2994970] str=&#39;\clock&#39; basic_prep
        AST_NEGEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x29dbc90] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x29dbdb0 -&gt; 0x2994d70] str=&#39;\reset&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-189" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:189</a>.0-189.0&gt; [0x29db6f0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-190" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:190</a>.0-190.0&gt; [0x29dbf90] basic_prep
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-191" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:191</a>.0-191.0&gt; [0x29dc0b0] basic_prep
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29dc230] basic_prep
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-191" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:191</a>.0-191.0&gt; [0x29dc350] basic_prep
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29dc6b0] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-191" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:191</a>.0-191.0&gt; [0x29dc4d0 -&gt; 0x2994d70] str=&#39;\reset&#39; basic_prep
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29dc7d0] basic_prep
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29dc8f0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29dd970] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-192" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:192</a>.0-192.0&gt; [0x29dca10] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-193" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:193</a>.0-193.0&gt; [0x29dcb90] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-193" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:193</a>.0-193.0&gt; [0x29dcd70 -&gt; 0x299c400] str=&#39;\state_open_slot&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-193" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:193</a>.0-193.0&gt; [0x29dd0d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-194" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:194</a>.0-194.0&gt; [0x29dcf70] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-194" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:194</a>.0-194.0&gt; [0x29dd290 -&gt; 0x2995e60] str=&#39;\open_slot_fct&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-194" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:194</a>.0-194.0&gt; [0x29dd5d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-195" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:195</a>.0-195.0&gt; [0x29dd470] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-195" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:195</a>.0-195.0&gt; [0x29dd790 -&gt; 0x299d180] str=&#39;\counter_wait&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-195" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:195</a>.0-195.0&gt; [0x29ddab0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ddc70] basic_prep
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ddd90] basic_prep
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e6870] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-198" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:198</a>.0-198.0&gt; [0x29ddeb0] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-199" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:199</a>.0-199.0&gt; [0x29ddfd0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-199" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:199</a>.0-199.0&gt; [0x29de150 -&gt; 0x299c400] str=&#39;\state_open_slot&#39; basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-199" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:199</a>.0-199.0&gt; [0x29de330 -&gt; 0x299cac0] str=&#39;\next_state_open_slot&#39; basic_prep
                      AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-201" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:201</a>.0-201.0&gt; [0x29de4d0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-201" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:201</a>.0-201.0&gt; [0x29de5f0 -&gt; 0x299c400] str=&#39;\state_open_slot&#39; basic_prep
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-202" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:202</a>.0-202.0&gt; [0x29de7f0] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-202" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:202</a>.0-202.0&gt; [0x29deb40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-203" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:203</a>.0-203.0&gt; [0x29de9e0] basic_prep
                            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29ded20] basic_prep
                              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29deea0] basic_prep
                                AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29df000] basic_prep
                                  AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29df1e0] basic_prep
                                    AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29df3c0] basic_prep
                                      AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29df5a0] basic_prep
                                        AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29df780] basic_prep
                                          AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29df960] basic_prep
                                            AST_LOGIC_OR &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29dfb40] basic_prep
                                              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29dfd20] basic_prep
                                                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29dfea0] basic_prep
                                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e0040 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e0730] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
                                              AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e05d0] basic_prep
                                                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e08f0] basic_prep
                                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e0a10 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e0d70] bits=&#39;00000000000000000000000000001111&#39;(32) basic_prep range=[31:0] int=15
                                            AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e0c10] basic_prep
                                              AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e0f30] basic_prep
                                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e1050 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e1350] bits=&#39;00000000000000000000000000010111&#39;(32) basic_prep range=[31:0] int=23
                                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e1230] basic_prep
                                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e1510] basic_prep
                                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e1630 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e1930] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
                                        AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e1810] basic_prep
                                          AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e1af0] basic_prep
                                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e1c10 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e1f10] bits=&#39;00000000000000000000000000100111&#39;(32) basic_prep range=[31:0] int=39
                                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e1df0] basic_prep
                                        AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e20d0] basic_prep
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e21f0 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e24f0] bits=&#39;00000000000000000000000000101111&#39;(32) basic_prep range=[31:0] int=47
                                    AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e23d0] basic_prep
                                      AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e26b0] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e27d0 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e2ad0] bits=&#39;00000000000000000000000000110111&#39;(32) basic_prep range=[31:0] int=55
                                  AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e29b0] basic_prep
                                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e2c90] basic_prep
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e2db0 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-204" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:204</a>.0-204.0&gt; [0x29e30b0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e2f90] basic_prep
                                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e3270] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c2830] basic_prep
                                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-205" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:205</a>.0-205.0&gt; [0x29e3390] basic_prep
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-206" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:206</a>.0-206.0&gt; [0x29e34b0] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-206" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:206</a>.0-206.0&gt; [0x29e3650 -&gt; 0x2995e60] str=&#39;\open_slot_fct&#39; basic_prep
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-206" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:206</a>.0-206.0&gt; [0x29e39b0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x29e3850] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x29e3b70 -&gt; 0x299d180] str=&#39;\counter_wait&#39; basic_prep
                                        AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x29e3d50] basic_prep
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x29e3ed0 -&gt; 0x299d180] str=&#39;\counter_wait&#39; basic_prep
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-207" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:207</a>.0-207.0&gt; [0x29a1300] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a1610] basic_prep
                                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a2540] basic_prep
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29c2550] basic_prep
                                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-210" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:210</a>.0-210.0&gt; [0x29a0e30] basic_prep
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-211" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:211</a>.0-211.0&gt; [0x29a1990] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-211" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:211</a>.0-211.0&gt; [0x29a1ab0 -&gt; 0x2995e60] str=&#39;\open_slot_fct&#39; basic_prep
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-211" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:211</a>.0-211.0&gt; [0x29a2140] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-214" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:214</a>.0-214.0&gt; [0x29c3260] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-214" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:214</a>.0-214.0&gt; [0x29e0270] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-215" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:215</a>.0-215.0&gt; [0x29c3380] basic_prep
                            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-216" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:216</a>.0-216.0&gt; [0x29e0390] basic_prep
                              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29a0c10] basic_prep
                                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-216" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:216</a>.0-216.0&gt; [0x29a2280] basic_prep
                                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e3ff0] basic_prep
                                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e4110] basic_prep
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-216" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:216</a>.0-216.0&gt; [0x29e4230 -&gt; 0x299d180] str=&#39;\counter_wait&#39; basic_prep
                                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-216" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:216</a>.0-216.0&gt; [0x29e4470] bits=&#39;00000000000000000000000100101100&#39;(32) basic_prep range=[31:0] int=300
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e4350] basic_prep
                                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e4590] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e4b30] basic_prep
                                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x29e46b0] basic_prep
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x29e47d0 -&gt; 0x299d180] str=&#39;\counter_wait&#39; basic_prep
                                      AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x29e48f0] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x29e4a10 -&gt; 0x299d180] str=&#39;\counter_wait&#39; basic_prep
                                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-217" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:217</a>.0-217.0&gt; [0x29e4c50] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e4d70] basic_prep
                                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e4e90] basic_prep
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e5310] basic_prep
                                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-219" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:219</a>.0-219.0&gt; [0x29e4fb0] basic_prep
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-219" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:219</a>.0-219.0&gt; [0x29e50d0 -&gt; 0x299d180] str=&#39;\counter_wait&#39; basic_prep
                                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-219" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:219</a>.0-219.0&gt; [0x29e51f0 -&gt; 0x299d180] str=&#39;\counter_wait&#39; basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-221" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:221</a>.0-221.0&gt; [0x29e5430] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-221" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:221</a>.0-221.0&gt; [0x29e5550 -&gt; 0x2995e60] str=&#39;\open_slot_fct&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-221" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:221</a>.0-221.0&gt; [0x29e5790] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-223" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:223</a>.0-223.0&gt; [0x29e5670] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-223" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:223</a>.0-223.0&gt; [0x29e59d0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-224" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:224</a>.0-224.0&gt; [0x29e58b0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-225" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:225</a>.0-225.0&gt; [0x29e5af0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-225" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:225</a>.0-225.0&gt; [0x29e5c10 -&gt; 0x299d180] str=&#39;\counter_wait&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-225" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:225</a>.0-225.0&gt; [0x29e5e50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-226" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:226</a>.0-226.0&gt; [0x29e5d30] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-226" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:226</a>.0-226.0&gt; [0x29e5f70 -&gt; 0x2995e60] str=&#39;\open_slot_fct&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-226" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:226</a>.0-226.0&gt; [0x29e61b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-228" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:228</a>.0-228.0&gt; [0x29e6090] basic_prep
                          AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e62d0] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-229" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:229</a>.0-229.0&gt; [0x29e63f0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-230" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:230</a>.0-230.0&gt; [0x29e6510] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-230" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:230</a>.0-230.0&gt; [0x29e6630 -&gt; 0x2995e60] str=&#39;\open_slot_fct&#39; basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-230" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:230</a>.0-230.0&gt; [0x29e6750 -&gt; 0x2995e60] str=&#39;\open_slot_fct&#39; basic_prep
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:237</a>.0-237.0&gt; [0x29e6990] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x29e6cf0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x29e6e10 -&gt; 0x2994970] str=&#39;\clock&#39; basic_prep
        AST_NEGEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x29e6f30] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x29e7050 -&gt; 0x2994d70] str=&#39;\reset&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-237" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:237</a>.0-237.0&gt; [0x29e6ab0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-238" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:238</a>.0-238.0&gt; [0x29e7170] basic_prep
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-239" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:239</a>.0-239.0&gt; [0x29e7290] basic_prep
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e73b0] basic_prep
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-239" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:239</a>.0-239.0&gt; [0x29e74d0] basic_prep
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e7770] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-239" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:239</a>.0-239.0&gt; [0x29e75f0 -&gt; 0x2994d70] str=&#39;\reset&#39; basic_prep
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e7890] basic_prep
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e79b0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e8910] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-240" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:240</a>.0-240.0&gt; [0x29e7ad0] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-241" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:241</a>.0-241.0&gt; [0x29e7bf0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-241" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:241</a>.0-241.0&gt; [0x29e7d70 -&gt; 0x299ad10] str=&#39;\state_data_write&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-241" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:241</a>.0-241.0&gt; [0x29e8070] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-242" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:242</a>.0-242.0&gt; [0x29e7f50] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-242" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:242</a>.0-242.0&gt; [0x29e8210 -&gt; 0x2999650] str=&#39;\wr_ptr&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-242" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:242</a>.0-242.0&gt; [0x29e8410] bits=&#39;000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&#39;(192) basic_prep range=[191:0]
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e8c30] basic_prep
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29e8d50] basic_prep
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ec270] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-245" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:245</a>.0-245.0&gt; [0x29e8e70] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-247" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:247</a>.0-247.0&gt; [0x29e8f90] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-247" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:247</a>.0-247.0&gt; [0x29e9110 -&gt; 0x299ad10] str=&#39;\state_data_write&#39; basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-247" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:247</a>.0-247.0&gt; [0x29e92f0 -&gt; 0x299afc0] str=&#39;\next_state_data_write&#39; basic_prep
                      AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-249" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:249</a>.0-249.0&gt; [0x29e9470] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-249" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:249</a>.0-249.0&gt; [0x29e9590 -&gt; 0x299ad10] str=&#39;\state_data_write&#39; basic_prep
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-250" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:250</a>.0-250.0&gt; [0x29e9770] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-250" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:250</a>.0-250.0&gt; [0x29e9a80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-251" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:251</a>.0-251.0&gt; [0x29e9920] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-252" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:252</a>.0-252.0&gt; [0x29e9c60] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-252" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:252</a>.0-252.0&gt; [0x29e9e40 -&gt; 0x2999650] str=&#39;\wr_ptr&#39; basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-252" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:252</a>.0-252.0&gt; [0x29ea040 -&gt; 0x2999650] str=&#39;\wr_ptr&#39; basic_prep
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-254" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:254</a>.0-254.0&gt; [0x29ea250] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-254" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:254</a>.0-254.0&gt; [0x29ea490] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-255" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:255</a>.0-255.0&gt; [0x29ea370] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-256" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:256</a>.0-256.0&gt; [0x29ea610] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-256" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:256</a>.0-256.0&gt; [0x29ea7f0 -&gt; 0x2999650] str=&#39;\wr_ptr&#39; basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-256" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:256</a>.0-256.0&gt; [0x29ea9f0 -&gt; 0x2999650] str=&#39;\wr_ptr&#39; basic_prep
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-258" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:258</a>.0-258.0&gt; [0x29eac00] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-258" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:258</a>.0-258.0&gt; [0x29eae40] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-259" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:259</a>.0-259.0&gt; [0x29ead20] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x29eafc0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x29eb180 -&gt; 0x2999650] str=&#39;\wr_ptr&#39; basic_prep
                              AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x29eb380] basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x29eb500 -&gt; 0x2999650] str=&#39;\wr_ptr&#39; basic_prep
                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-260" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:260</a>.0-260.0&gt; [0x29eb860] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-262" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:262</a>.0-262.0&gt; [0x29eba20] basic_prep
                          AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ebb40] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-263" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:263</a>.0-263.0&gt; [0x29ebc60] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-264" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:264</a>.0-264.0&gt; [0x29ebd80] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-264" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:264</a>.0-264.0&gt; [0x29ebea0 -&gt; 0x2999650] str=&#39;\wr_ptr&#39; basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-264" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:264</a>.0-264.0&gt; [0x29ec080 -&gt; 0x2999650] str=&#39;\wr_ptr&#39; basic_prep
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:273</a>.0-273.0&gt; [0x29ec390] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x29ec750] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x29ec8d0 -&gt; 0x2994970] str=&#39;\clock&#39; basic_prep
        AST_NEGEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x29ecab0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x29ecbd0 -&gt; 0x2994d70] str=&#39;\reset&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-273" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:273</a>.0-273.0&gt; [0x29ec4b0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-274" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:274</a>.0-274.0&gt; [0x29ecdb0] basic_prep
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-276" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:276</a>.0-276.0&gt; [0x29eced0] basic_prep
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ed050] basic_prep
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-276" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:276</a>.0-276.0&gt; [0x29ed170] basic_prep
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ed4d0] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-276" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:276</a>.0-276.0&gt; [0x29ed2f0 -&gt; 0x2994d70] str=&#39;\reset&#39; basic_prep
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ed5f0] basic_prep
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ed710] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ef090] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-277" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:277</a>.0-277.0&gt; [0x29ed830] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-278" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:278</a>.0-278.0&gt; [0x29ed950] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-278" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:278</a>.0-278.0&gt; [0x29edaf0 -&gt; 0x29956b0] str=&#39;\f_full&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-278" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:278</a>.0-278.0&gt; [0x29ede50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-279" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:279</a>.0-279.0&gt; [0x29edcf0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-279" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:279</a>.0-279.0&gt; [0x29ee010 -&gt; 0x2995cd0] str=&#39;\f_empty&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-279" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:279</a>.0-279.0&gt; [0x29ee350] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-280" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:280</a>.0-280.0&gt; [0x29ee1f0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-280" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:280</a>.0-280.0&gt; [0x29ee510 -&gt; 0x2996010] str=&#39;\overflow_credit_error&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-280" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:280</a>.0-280.0&gt; [0x29ee830] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-281" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:281</a>.0-281.0&gt; [0x29ee6f0] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-281" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:281</a>.0-281.0&gt; [0x29ee9f0 -&gt; 0x29965e0] str=&#39;\counter&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-281" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:281</a>.0-281.0&gt; [0x29eebd0] bits=&#39;000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&#39;(192) basic_prep range=[191:0]
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ef3b0] basic_prep
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ef4d0] basic_prep
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f8db0] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-284" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:284</a>.0-284.0&gt; [0x29ef5f0] basic_prep
                      AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-285" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:285</a>.0-285.0&gt; [0x29ef710] basic_prep
                        AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ef890] basic_prep
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-285" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:285</a>.0-285.0&gt; [0x29ef9b0] basic_prep
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29efb30] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-285" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:285</a>.0-285.0&gt; [0x29efc50 -&gt; 0x299ad10] str=&#39;\state_data_write&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-285" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:285</a>.0-285.0&gt; [0x29eff70] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29efe30] basic_prep
                            AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f0130] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f0af0] basic_prep
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-286" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:286</a>.0-286.0&gt; [0x29f0250] basic_prep
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x29f0390] basic_prep
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x29f0570 -&gt; 0x29965e0] str=&#39;\counter&#39; basic_prep
                                  AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x29f0770] basic_prep
                                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x29f08f0 -&gt; 0x29965e0] str=&#39;\counter&#39; basic_prep
                                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-287" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:287</a>.0-287.0&gt; [0x29f0c50] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f0e10] basic_prep
                            AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f0f30] basic_prep
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f3690] basic_prep
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-290" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:290</a>.0-290.0&gt; [0x29f1050] basic_prep
                                AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x29f1170] basic_prep
                                  AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f12f0] basic_prep
                                    AST_LOGIC_AND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x29f1410] basic_prep
                                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x29f1590] basic_prep
                                        AST_GT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f1710] basic_prep
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x29f18b0 -&gt; 0x29965e0] str=&#39;\counter&#39; basic_prep
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x29f1c10] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                                      AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x29f1ab0] basic_prep
                                        AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f1dd0] basic_prep
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x29f1ef0 -&gt; 0x299b680] str=&#39;\state_data_read&#39; basic_prep
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-291" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:291</a>.0-291.0&gt; [0x29f2250] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f20f0] basic_prep
                                      AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f2410] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f2b90] basic_prep
                                        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x29f2530] basic_prep
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x29f2650 -&gt; 0x29965e0] str=&#39;\counter&#39; basic_prep
                                          AST_SUB &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x29f2830] basic_prep
                                            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x29f2990 -&gt; 0x29965e0] str=&#39;\counter&#39; basic_prep
                                            AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-292" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:292</a>.0-292.0&gt; [0x29f2cf0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                                    AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f2eb0] basic_prep
                                      AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f2fd0] basic_prep
                                      AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f3570] basic_prep
                                        AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-294" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:294</a>.0-294.0&gt; [0x29f30f0] basic_prep
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-294" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:294</a>.0-294.0&gt; [0x29f3210 -&gt; 0x29965e0] str=&#39;\counter&#39; basic_prep
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-294" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:294</a>.0-294.0&gt; [0x29f33f0 -&gt; 0x29965e0] str=&#39;\counter&#39; basic_prep
                      AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-297" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:297</a>.0-297.0&gt; [0x29f37b0] basic_prep
                        AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f38d0] basic_prep
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-297" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:297</a>.0-297.0&gt; [0x29f39f0] basic_prep
                            AST_GT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f3b70] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-297" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:297</a>.0-297.0&gt; [0x29f3c90 -&gt; 0x29965e0] str=&#39;\counter&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-297" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:297</a>.0-297.0&gt; [0x29f3fb0] bits=&#39;00000000000000000000000000111000&#39;(32) basic_prep range=[31:0] int=56
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f3e70] basic_prep
                            AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f4170] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f47b0] basic_prep
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-298" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:298</a>.0-298.0&gt; [0x29f4290] basic_prep
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-299" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:299</a>.0-299.0&gt; [0x29f43d0] basic_prep
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-299" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:299</a>.0-299.0&gt; [0x29f45b0 -&gt; 0x2996010] str=&#39;\overflow_credit_error&#39; basic_prep
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-299" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:299</a>.0-299.0&gt; [0x29f4910] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f4ad0] basic_prep
                            AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f4bf0] basic_prep
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f5010] basic_prep
                              AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-302" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:302</a>.0-302.0&gt; [0x29f4d10] basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-302" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:302</a>.0-302.0&gt; [0x29f4e30 -&gt; 0x2996010] str=&#39;\overflow_credit_error&#39; basic_prep
                                AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-302" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:302</a>.0-302.0&gt; [0x29f5150] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-304" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:304</a>.0-304.0&gt; [0x29f5310] basic_prep
                        AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f5430] basic_prep
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-304" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:304</a>.0-304.0&gt; [0x29f5550] basic_prep
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f56d0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-304" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:304</a>.0-304.0&gt; [0x29f57f0 -&gt; 0x29965e0] str=&#39;\counter&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-304" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:304</a>.0-304.0&gt; [0x29f5b50] bits=&#39;00000000000000000000000000111000&#39;(32) basic_prep range=[31:0] int=56
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f59f0] basic_prep
                            AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f5d10] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f6350] basic_prep
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-305" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:305</a>.0-305.0&gt; [0x29f5e30] basic_prep
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-306" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:306</a>.0-306.0&gt; [0x29f5f70] basic_prep
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-306" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:306</a>.0-306.0&gt; [0x29f6150 -&gt; 0x29956b0] str=&#39;\f_full&#39; basic_prep
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-306" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:306</a>.0-306.0&gt; [0x29f64b0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f6670] basic_prep
                            AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f6790] basic_prep
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f6d70] basic_prep
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-309" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:309</a>.0-309.0&gt; [0x29f68b0] basic_prep
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-310" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:310</a>.0-310.0&gt; [0x29f69d0] basic_prep
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-310" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:310</a>.0-310.0&gt; [0x29f6b70 -&gt; 0x29956b0] str=&#39;\f_full&#39; basic_prep
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-310" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:310</a>.0-310.0&gt; [0x29f6ed0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                      AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-313" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:313</a>.0-313.0&gt; [0x29f7090] basic_prep
                        AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f71b0] basic_prep
                          AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-313" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:313</a>.0-313.0&gt; [0x29f72d0] basic_prep
                            AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f7450] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-313" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:313</a>.0-313.0&gt; [0x29f7570 -&gt; 0x29965e0] str=&#39;\counter&#39; basic_prep
                              AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-313" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:313</a>.0-313.0&gt; [0x29f7870] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f7750] basic_prep
                            AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f7a30] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f8070] basic_prep
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-314" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:314</a>.0-314.0&gt; [0x29f7b50] basic_prep
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-315" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:315</a>.0-315.0&gt; [0x29f7c90] basic_prep
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-315" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:315</a>.0-315.0&gt; [0x29f7e70 -&gt; 0x2995cd0] str=&#39;\f_empty&#39; basic_prep
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-315" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:315</a>.0-315.0&gt; [0x29f81d0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                          AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f8390] basic_prep
                            AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f84b0] basic_prep
                            AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f8a90] basic_prep
                              AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-318" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:318</a>.0-318.0&gt; [0x29f85d0] basic_prep
                                AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-319" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:319</a>.0-319.0&gt; [0x29f86f0] basic_prep
                                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-319" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:319</a>.0-319.0&gt; [0x29f8890 -&gt; 0x2995cd0] str=&#39;\f_empty&#39; basic_prep
                                  AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-319" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:319</a>.0-319.0&gt; [0x29f8bf0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:326</a>.0-326.0&gt; [0x29f8f40] basic_prep
        AST_POSEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x29f9300] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x29f9480 -&gt; 0x2994970] str=&#39;\clock&#39; basic_prep
        AST_NEGEDGE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x29f9660] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x29f9780 -&gt; 0x2994d70] str=&#39;\reset&#39; basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-326" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:326</a>.0-326.0&gt; [0x29f9060] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-327" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:327</a>.0-327.0&gt; [0x29f9960] basic_prep
            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-328" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:328</a>.0-328.0&gt; [0x29f9a80] basic_prep
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29f9c00] basic_prep
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-328" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:328</a>.0-328.0&gt; [0x29f9d20] basic_prep
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fa080] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-328" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:328</a>.0-328.0&gt; [0x29f9ea0 -&gt; 0x2994d70] str=&#39;\reset&#39; basic_prep
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fa1a0] basic_prep
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fa2c0] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fb320] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-329" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:329</a>.0-329.0&gt; [0x29fa3e0] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-330" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:330</a>.0-330.0&gt; [0x29fa540] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-330" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:330</a>.0-330.0&gt; [0x29fa720 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-330" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:330</a>.0-330.0&gt; [0x29fa920] bits=&#39;000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000&#39;(192) basic_prep range=[191:0]
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-331" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:331</a>.0-331.0&gt; [0x29fae20] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-331" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:331</a>.0-331.0&gt; [0x29fb140 -&gt; 0x299b680] str=&#39;\state_data_read&#39; basic_prep
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-331" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:331</a>.0-331.0&gt; [0x29fb440] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fb5c0] basic_prep
                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fb6e0] basic_prep
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fffe0] basic_prep
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-334" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:334</a>.0-334.0&gt; [0x29fb800] basic_prep
                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-336" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:336</a>.0-336.0&gt; [0x29fb920] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-336" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:336</a>.0-336.0&gt; [0x29fbaa0 -&gt; 0x299b680] str=&#39;\state_data_read&#39; basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-336" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:336</a>.0-336.0&gt; [0x29fbc80 -&gt; 0x299bd40] str=&#39;\next_state_data_read&#39; basic_prep
                      AST_CASE &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-338" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:338</a>.0-338.0&gt; [0x29fbe20] basic_prep
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-338" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:338</a>.0-338.0&gt; [0x29fbf40 -&gt; 0x299b680] str=&#39;\state_data_read&#39; basic_prep
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-339" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:339</a>.0-339.0&gt; [0x29fc140] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-339" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:339</a>.0-339.0&gt; [0x29fc490] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-340" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:340</a>.0-340.0&gt; [0x29fc330] basic_prep
                            AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-341" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:341</a>.0-341.0&gt; [0x29fc670] basic_prep
                              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fc7f0] basic_prep
                                AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-341" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:341</a>.0-341.0&gt; [0x29fc950 -&gt; 0x2995130] str=&#39;\rd_en&#39; basic_prep
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fcb50] basic_prep
                                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fcc70] bits=&#39;1&#39;(1) basic_prep range=[0:0] int=1
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fd6b0] basic_prep
                                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-342" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:342</a>.0-342.0&gt; [0x29fcdd0] basic_prep
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x29fcf50] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x29fd130 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                        AST_ADD &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x29fd330] basic_prep
                                          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x29fd4b0 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-343" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:343</a>.0-343.0&gt; [0x29fd810] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fd9d0] basic_prep
                                  AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fdaf0] basic_prep
                                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29fe210] basic_prep
                                    AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-346" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:346</a>.0-346.0&gt; [0x29fdc10] basic_prep
                                      AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-347" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:347</a>.0-347.0&gt; [0x29fdd30] basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-347" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:347</a>.0-347.0&gt; [0x29fdeb0 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-347" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:347</a>.0-347.0&gt; [0x29fe090 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-350" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:350</a>.0-350.0&gt; [0x29fe3a0] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-350" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:350</a>.0-350.0&gt; [0x29fe5e0] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-351" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:351</a>.0-351.0&gt; [0x29fe4c0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-352" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:352</a>.0-352.0&gt; [0x29fe760] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-352" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:352</a>.0-352.0&gt; [0x29fe8e0 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-352" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:352</a>.0-352.0&gt; [0x29feae0 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-354" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:354</a>.0-354.0&gt; [0x29fecf0] basic_prep
                          AST_CONSTANT &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-354" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:354</a>.0-354.0&gt; [0x29fef30] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-355" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:355</a>.0-355.0&gt; [0x29fee10] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-356" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:356</a>.0-356.0&gt; [0x29ff0b0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-356" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:356</a>.0-356.0&gt; [0x29ff270 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-356" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:356</a>.0-356.0&gt; [0x29ff470 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                        AST_COND &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v.html#l-358" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/directive_verilogpp.v:358</a>.0-358.0&gt; [0x29ff680] basic_prep
                          AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x29ff7a0] basic_prep
                          AST_BLOCK &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-359" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:359</a>.0-359.0&gt; [0x29ff8c0] basic_prep
                            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-360" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:360</a>.0-360.0&gt; [0x29ff9e0] basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-360" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:360</a>.0-360.0&gt; [0x29ffb80 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
                              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v.html#l-360" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/fifo_rx.v:360</a>.0-360.0&gt; [0x29ffd80 -&gt; 0x2999820] str=&#39;\rd_ptr&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).
ERROR: Module `\work_None&#39; not found!

</pre>
</body>