TIOCM_RTS	,	V_22
irq_suspend	,	F_5
__iomem	,	T_2
syscon	,	V_29
integrator_uart_set_mctrl	,	F_12
"MODEM: unable to write PL010 UART CTRLS\n"	,	L_1
lm_device_register	,	F_28
of_find_matching_node	,	F_21
"could not find Integrator/AP system controller\n"	,	L_3
TIOCM_DTR	,	V_23
ap_map_io	,	F_1
dev	,	V_10
u32	,	T_3
dtr_mask	,	V_16
id	,	V_42
ARRAY_SIZE	,	F_3
ret	,	V_20
res	,	V_18
ap_init_of	,	F_19
ap_syscon_map	,	V_24
resource	,	V_37
pci_v3_early_init	,	F_4
INTEGRATOR_UART0_BASE	,	V_21
regmap_read	,	F_25
irq_syscore_init	,	F_10
ic_irq_enable	,	V_2
ap_auxdata_lookup	,	V_31
"MODEM: unable to write PL010 UART CRTLC\n"	,	L_2
cm_init	,	F_17
irqchip_init	,	F_18
VA_IC_BASE	,	V_3
"could not read from Integrator/AP syscon\n"	,	L_4
rts_mask	,	V_15
pr_err	,	F_14
irq_of_parse_and_map	,	F_27
syscon_node_to_regmap	,	F_22
GFP_KERNEL	,	V_36
ctrls	,	V_13
INTEGRATOR_SC_DEC_OFFSET	,	V_33
cm_clear_irqs	,	F_8
flags	,	V_39
device_node	,	V_28
ap_init_early	,	F_15
sc_dec	,	V_27
lm_device	,	V_34
lmdev	,	V_35
iotable_init	,	F_2
FIQ_ENABLE_CLEAR	,	V_6
ap_syscon_match	,	V_32
kzalloc	,	F_26
IRQ_ENABLE_CLEAR	,	V_5
regmap_write	,	F_13
end	,	V_38
phybase	,	V_17
ap_init_irq_of	,	F_16
pr_crit	,	F_24
IORESOURCE_MEM	,	V_40
irq_resume	,	F_7
readl	,	F_6
writel	,	F_9
amba_device	,	V_9
start	,	V_19
irq_syscore_ops	,	V_8
i	,	V_30
irq	,	V_41
of_platform_default_populate	,	F_20
ap_io_desc	,	V_1
INTEGRATOR_SC_CTRLC_OFFSET	,	V_26
IRQ_ENABLE	,	V_4
ctrlc	,	V_14
INTEGRATOR_SC_CTRLS_OFFSET	,	V_25
mctrl	,	V_12
__init	,	T_1
IRQ_ENABLE_SET	,	V_7
register_syscore_ops	,	F_11
base	,	V_11
IS_ERR	,	F_23
