;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-137
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 3, 20
	CMP 0, @70
	SPL 0, @402
	MOV -7, <-20
	DJN -1, @-20
	ADD 3, 20
	SUB 0, 7
	SPL 0, <402
	SUB @530, -0
	SUB @530, -0
	SUB 165, 9
	SPL 0, <402
	SUB 0, 9
	SUB 3, 20
	ADD 3, 20
	ADD @121, 106
	MOV -7, <-20
	DAT <270, #1
	DAT <270, #1
	ADD 30, 9
	JMP 165, 9
	SLT @0, @2
	ADD 3, 20
	SUB @121, 106
	SUB @121, 106
	ADD @3, 0
	SUB @3, 0
	SPL 0, <402
	SPL 0, <402
	SPL 0, 840
	SUB #0, 84
	SUB 800, 0
	SPL 0, 840
	SUB 0, 0
	ADD 3, 20
	ADD @3, 0
	SUB 0, 0
	CMP -600, 402
	SUB 0, 9
	SLT 20, @13
	MOV 30, 9
	SUB 0, 0
	CMP -207, <-137
	CMP -207, <-137
	CMP -207, <-137
	CMP -207, <-137
	MOV -1, <-20
