{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608089069772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608089069772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 22:24:29 2020 " "Processing started: Tue Dec 15 22:24:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608089069772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089069772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Main -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Main -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089069772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608089070224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608089070225 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_tx.v(92) " "Verilog HDL information at UART_tx.v(92): always construct contains both blocking and non-blocking assignments" {  } { { "UART_tx.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/UART_tx.v" 92 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608089077759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_tx " "Found entity 1: UART_rs232_tx" {  } { { "UART_tx.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/UART_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608089077761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089077761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rs232_rx " "Found entity 1: UART_rs232_rx" {  } { { "UART_rx.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/UART_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608089077763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089077763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_baudrate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_baudrate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_BaudRate_generator " "Found entity 1: UART_BaudRate_generator" {  } { { "UART_baudrate_generator.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/UART_baudrate_generator.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608089077765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089077765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608089077767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089077767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensores.v 1 1 " "Found 1 design units, including 1 entities, in source file sensores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sensores " "Found entity 1: Sensores" {  } { { "Sensores.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Sensores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608089077769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089077769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfid.v 1 1 " "Found 1 design units, including 1 entities, in source file rfid.v" { { "Info" "ISGN_ENTITY_NAME" "1 RFID " "Found entity 1: RFID" {  } { { "RFID.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/RFID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608089077770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089077770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Reset_Delay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608089077772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089077772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motores.v 1 1 " "Found 1 design units, including 1 entities, in source file motores.v" { { "Info" "ISGN_ENTITY_NAME" "1 motores " "Found entity 1: motores" {  } { { "motores.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/motores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608089077774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089077774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinadeestados.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinadeestados.v" { { "Info" "ISGN_ENTITY_NAME" "1 MaquinadeEstados " "Found entity 1: MaquinadeEstados" {  } { { "MaquinadeEstados.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/MaquinadeEstados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608089077776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089077776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Top " "Found entity 1: LCD_Top" {  } { { "LCD_Top.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/LCD_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608089077779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089077779 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "18 LCD_TEST.v(125) " "Verilog HDL Expression warning at LCD_TEST.v(125): truncated literal to match 18 bits" {  } { { "LCD_TEST.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/LCD_TEST.v" 125 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1608089077781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/LCD_TEST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608089077781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089077781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608089077783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089077783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608089077785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089077785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfrecq.v 1 1 " "Found 1 design units, including 1 entities, in source file divfrecq.v" { { "Info" "ISGN_ENTITY_NAME" "1 divfrec " "Found entity 1: divfrec" {  } { { "divfrecq.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/divfrecq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608089077787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089077787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/comparador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608089077789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089077789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdsevseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdsevseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDA7SEG " "Found entity 1: BCDA7SEG" {  } { { "BCDsevseg.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/BCDsevseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608089077791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089077791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrido.v 1 1 " "Found 1 design units, including 1 entities, in source file barrido.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrido " "Found entity 1: barrido" {  } { { "barrido.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/barrido.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608089077792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089077792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608089077794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089077794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608089077841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motores motores:mots " "Elaborating entity \"motores\" for hierarchy \"motores:mots\"" {  } { { "Main.v" "mots" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Main.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608089077843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 motores.v(16) " "Verilog HDL assignment warning at motores.v(16): truncated value with size 32 to match size of target (28)" {  } { { "motores.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/motores.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608089077844 "|Main|motores:mots"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 motores.v(21) " "Verilog HDL assignment warning at motores.v(21): truncated value with size 32 to match size of target (28)" {  } { { "motores.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/motores.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608089077844 "|Main|motores:mots"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfrec divfrec:div " "Elaborating entity \"divfrec\" for hierarchy \"divfrec:div\"" {  } { { "Main.v" "div" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Main.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608089077845 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 divfrecq.v(18) " "Verilog HDL assignment warning at divfrecq.v(18): truncated value with size 32 to match size of target (28)" {  } { { "divfrecq.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/divfrecq.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608089077846 "|Main|divfrec:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP TOP:toppp " "Elaborating entity \"TOP\" for hierarchy \"TOP:toppp\"" {  } { { "Main.v" "toppp" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Main.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608089077846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rs232_rx TOP:toppp\|UART_rs232_rx:I_RS232RX " "Elaborating entity \"UART_rs232_rx\" for hierarchy \"TOP:toppp\|UART_rs232_rx:I_RS232RX\"" {  } { { "TOP.v" "I_RS232RX" { Text "C:/Users/RamosL PC/Desktop/Proyecto/TOP.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608089077847 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rx.v(99) " "Verilog HDL assignment warning at UART_rx.v(99): truncated value with size 32 to match size of target (4)" {  } { { "UART_rx.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/UART_rx.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608089077848 "|Main|TOP:toppp|UART_rs232_rx:I_RS232RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_rx.v(110) " "Verilog HDL assignment warning at UART_rx.v(110): truncated value with size 32 to match size of target (5)" {  } { { "UART_rx.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/UART_rx.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608089077848 "|Main|TOP:toppp|UART_rs232_rx:I_RS232RX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rs232_tx TOP:toppp\|UART_rs232_tx:I_RS232TX " "Elaborating entity \"UART_rs232_tx\" for hierarchy \"TOP:toppp\|UART_rs232_tx:I_RS232TX\"" {  } { { "TOP.v" "I_RS232TX" { Text "C:/Users/RamosL PC/Desktop/Proyecto/TOP.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608089077849 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_tx.v(104) " "Verilog HDL assignment warning at UART_tx.v(104): truncated value with size 32 to match size of target (4)" {  } { { "UART_tx.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/UART_tx.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608089077850 "|Main|TOP:toppp|UART_rs232_tx:I_RS232TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 UART_tx.v(124) " "Verilog HDL assignment warning at UART_tx.v(124): truncated value with size 32 to match size of target (5)" {  } { { "UART_tx.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/UART_tx.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608089077850 "|Main|TOP:toppp|UART_rs232_tx:I_RS232TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_BaudRate_generator TOP:toppp\|UART_BaudRate_generator:I_BAUDGEN " "Elaborating entity \"UART_BaudRate_generator\" for hierarchy \"TOP:toppp\|UART_BaudRate_generator:I_BAUDGEN\"" {  } { { "TOP.v" "I_BAUDGEN" { Text "C:/Users/RamosL PC/Desktop/Proyecto/TOP.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608089077851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFID RFID:rfd " "Elaborating entity \"RFID\" for hierarchy \"RFID:rfd\"" {  } { { "Main.v" "rfd" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Main.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608089077852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:teclado " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:teclado\"" {  } { { "Main.v" "teclado" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Main.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608089077853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrido keyboard:teclado\|barrido:bar " "Elaborating entity \"barrido\" for hierarchy \"keyboard:teclado\|barrido:bar\"" {  } { { "keyboard.v" "bar" { Text "C:/Users/RamosL PC/Desktop/Proyecto/keyboard.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608089077854 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 barrido.v(12) " "Verilog HDL assignment warning at barrido.v(12): truncated value with size 32 to match size of target (2)" {  } { { "barrido.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/barrido.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608089077855 "|Main|keyboard:teclado|barrido:bar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador keyboard:teclado\|comparador:comp " "Elaborating entity \"comparador\" for hierarchy \"keyboard:teclado\|comparador:comp\"" {  } { { "keyboard.v" "comp" { Text "C:/Users/RamosL PC/Desktop/Proyecto/keyboard.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608089077856 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "comparador.v(17) " "Verilog HDL Case Statement information at comparador.v(17): all case item expressions in this case statement are onehot" {  } { { "comparador.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/comparador.v" 17 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608089077856 "|Main|keyboard:teclado|comparador:comp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "comparador.v(28) " "Verilog HDL Case Statement information at comparador.v(28): all case item expressions in this case statement are onehot" {  } { { "comparador.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/comparador.v" 28 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608089077856 "|Main|keyboard:teclado|comparador:comp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "comparador.v(39) " "Verilog HDL Case Statement information at comparador.v(39): all case item expressions in this case statement are onehot" {  } { { "comparador.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/comparador.v" 39 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608089077856 "|Main|keyboard:teclado|comparador:comp"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "comparador.v(50) " "Verilog HDL Case Statement information at comparador.v(50): all case item expressions in this case statement are onehot" {  } { { "comparador.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/comparador.v" 50 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608089077857 "|Main|keyboard:teclado|comparador:comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaquinadeEstados MaquinadeEstados:maq " "Elaborating entity \"MaquinadeEstados\" for hierarchy \"MaquinadeEstados:maq\"" {  } { { "Main.v" "maq" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Main.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608089077857 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "peso2 MaquinadeEstados.v(13) " "Verilog HDL or VHDL warning at MaquinadeEstados.v(13): object \"peso2\" assigned a value but never read" {  } { { "MaquinadeEstados.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/MaquinadeEstados.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1608089077858 "|Main|MaquinadeEstados:maq"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 MaquinadeEstados.v(32) " "Verilog HDL assignment warning at MaquinadeEstados.v(32): truncated value with size 5 to match size of target (4)" {  } { { "MaquinadeEstados.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/MaquinadeEstados.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608089077858 "|Main|MaquinadeEstados:maq"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 MaquinadeEstados.v(42) " "Verilog HDL assignment warning at MaquinadeEstados.v(42): truncated value with size 5 to match size of target (4)" {  } { { "MaquinadeEstados.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/MaquinadeEstados.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608089077858 "|Main|MaquinadeEstados:maq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Top LCD_Top:LCD " "Elaborating entity \"LCD_Top\" for hierarchy \"LCD_Top:LCD\"" {  } { { "Main.v" "LCD" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Main.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608089077859 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mensaje LCD_Top.v(62) " "Verilog HDL Always Construct warning at LCD_Top.v(62): variable \"mensaje\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Top.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/LCD_Top.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608089077860 "|Main|LCD_Top:LCD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "LCD_Top.v(134) " "Verilog HDL Case Statement warning at LCD_Top.v(134): case item expression never matches the case expression" {  } { { "LCD_Top.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/LCD_Top.v" 134 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1608089077860 "|Main|LCD_Top:LCD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "LCD_Top.v(169) " "Verilog HDL Case Statement warning at LCD_Top.v(169): case item expression never matches the case expression" {  } { { "LCD_Top.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/LCD_Top.v" 169 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1608089077860 "|Main|LCD_Top:LCD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "LCD_Top.v(204) " "Verilog HDL Case Statement warning at LCD_Top.v(204): case item expression never matches the case expression" {  } { { "LCD_Top.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/LCD_Top.v" 204 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1608089077860 "|Main|LCD_Top:LCD"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "LCD_Top.v(240) " "Verilog HDL Case Statement warning at LCD_Top.v(240): case item expression never matches the case expression" {  } { { "LCD_Top.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/LCD_Top.v" 240 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1608089077860 "|Main|LCD_Top:LCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay LCD_Top:LCD\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"LCD_Top:LCD\|Reset_Delay:r0\"" {  } { { "LCD_Top.v" "r0" { Text "C:/Users/RamosL PC/Desktop/Proyecto/LCD_Top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608089077860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(11) " "Verilog HDL assignment warning at Reset_Delay.v(11): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Reset_Delay.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608089077861 "|Main|LCD_Top:LCD|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_Top:LCD\|LCD_TEST:u5 " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_Top:LCD\|LCD_TEST:u5\"" {  } { { "LCD_Top.v" "u5" { Text "C:/Users/RamosL PC/Desktop/Proyecto/LCD_Top.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608089077862 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(126) " "Verilog HDL assignment warning at LCD_TEST.v(126): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/LCD_TEST.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608089077864 "|Main|LCD_Top:LCD|LCD_TEST:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(134) " "Verilog HDL assignment warning at LCD_TEST.v(134): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/LCD_TEST.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608089077864 "|Main|LCD_Top:LCD|LCD_TEST:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_Top:LCD\|LCD_TEST:u5\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_Top:LCD\|LCD_TEST:u5\|LCD_Controller:u0\"" {  } { { "LCD_TEST.v" "u0" { Text "C:/Users/RamosL PC/Desktop/Proyecto/LCD_TEST.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608089077864 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(70) " "Verilog HDL assignment warning at LCD_Controller.v(70): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/LCD_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608089077865 "|Main|LCD_Top:LCD|LCD_TEST:u5|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDA7SEG BCDA7SEG:bcd " "Elaborating entity \"BCDA7SEG\" for hierarchy \"BCDA7SEG:bcd\"" {  } { { "Main.v" "bcd" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Main.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608089077866 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1608089078544 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pant GND " "Pin \"pant\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Main.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608089078711 "|Main|pant"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608089078711 "|Main|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608089078711 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608089078791 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608089079351 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/RamosL PC/Desktop/Proyecto/output_files/Main.map.smsg " "Generated suppressed messages file C:/Users/RamosL PC/Desktop/Proyecto/output_files/Main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089079407 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608089079546 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608089079546 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[0\] " "No output dependent on input pin \"LCD_DATA\[0\]\"" {  } { { "Main.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608089079650 "|Main|LCD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[1\] " "No output dependent on input pin \"LCD_DATA\[1\]\"" {  } { { "Main.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608089079650 "|Main|LCD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[2\] " "No output dependent on input pin \"LCD_DATA\[2\]\"" {  } { { "Main.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608089079650 "|Main|LCD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[3\] " "No output dependent on input pin \"LCD_DATA\[3\]\"" {  } { { "Main.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608089079650 "|Main|LCD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[4\] " "No output dependent on input pin \"LCD_DATA\[4\]\"" {  } { { "Main.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608089079650 "|Main|LCD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[5\] " "No output dependent on input pin \"LCD_DATA\[5\]\"" {  } { { "Main.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608089079650 "|Main|LCD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[6\] " "No output dependent on input pin \"LCD_DATA\[6\]\"" {  } { { "Main.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608089079650 "|Main|LCD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[7\] " "No output dependent on input pin \"LCD_DATA\[7\]\"" {  } { { "Main.v" "" { Text "C:/Users/RamosL PC/Desktop/Proyecto/Main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608089079650 "|Main|LCD_DATA[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608089079650 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "442 " "Implemented 442 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608089079650 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608089079650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "398 " "Implemented 398 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608089079650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608089079650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608089079700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 22:24:39 2020 " "Processing ended: Tue Dec 15 22:24:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608089079700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608089079700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608089079700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608089079700 ""}
