$date
	Tue Feb 03 19:58:26 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sdram_controller $end
$var wire 1 ! data_valid $end
$var wire 3 " sdram_cmd [2:0] $end
$var reg 1 # clk $end
$var reg 1 $ read_req $end
$var reg 1 % reset $end
$var reg 1 & write_req $end
$scope module dut $end
$var wire 1 ' clk $end
$var wire 1 ( read_req $end
$var wire 1 ) reset $end
$var wire 1 * write_req $end
$var reg 4 + counter [3:0] $end
$var reg 1 , data_valid $end
$var reg 1 - read_latched $end
$var reg 3 . sdram_cmd [2:0] $end
$var reg 3 / state [2:0] $end
$var reg 1 0 write_latched $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
b0 /
b0 .
0-
0,
b0 +
0*
1)
0(
0'
0&
1%
0$
0#
b0 "
0!
$end
#5
1#
1'
#10
0#
0'
0%
0)
#15
1#
1'
#20
0#
0'
1&
1*
#25
10
1#
1'
#30
0#
0'
0&
0*
#35
b1 .
b1 "
b1 /
1#
1'
#40
0#
0'
#45
b0 .
b0 "
b10 /
1#
1'
#50
0#
0'
#55
b1 +
1#
1'
#60
0#
0'
#65
b10 +
1#
1'
#70
0#
0'
#75
b11 +
1#
1'
#80
0#
0'
#85
b100 /
b100 +
1#
1'
#90
0#
0'
#95
b101 /
00
b11 .
b11 "
1#
1'
#100
0#
0'
1$
1(
#105
b0 /
b0 .
b0 "
1-
1#
1'
#110
0#
0'
0$
0(
#115
b0 +
b1 .
b1 "
b1 /
1#
1'
#120
0#
0'
#125
b0 .
b0 "
b10 /
1#
1'
#130
0#
0'
#135
b1 +
1#
1'
#140
0#
0'
#145
b10 +
1#
1'
#150
0#
0'
#155
b11 +
1#
1'
#160
0#
0'
#165
b11 /
b100 +
1#
1'
#170
0#
0'
#175
b101 /
0-
1,
1!
b10 .
b10 "
1#
1'
#180
0#
0'
#185
b0 /
b0 .
b0 "
0,
0!
1#
1'
#190
0#
0'
#195
1#
1'
#200
0#
0'
#205
1#
1'
#210
0#
0'
