{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 02:44:45 2016 " "Info: Processing started: Wed May 04 02:44:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PowerComputing -c PowerComputing --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PowerComputing -c PowerComputing --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd " "Warning: Entity \"MUX\" obtained from \"C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "powercomputing.vhd 18 9 " "Info: Found 18 design units, including 9 entities, in source file powercomputing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PowerComputing-BEHAVIOR " "Info: Found design unit 1: PowerComputing-BEHAVIOR" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MUX-BEHAVIOR " "Info: Found design unit 2: MUX-BEHAVIOR" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 117 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 COUNTER16-BEHAVIOR " "Info: Found design unit 3: COUNTER16-BEHAVIOR" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 137 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ADD_SUB-BEHAVIOR " "Info: Found design unit 4: ADD_SUB-BEHAVIOR" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 174 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ADD_SUB_BIT-BEHAVIOR " "Info: Found design unit 5: ADD_SUB_BIT-BEHAVIOR" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 199 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 COMPAR-BEHAVIOR " "Info: Found design unit 6: COMPAR-BEHAVIOR" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 231 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 INVERT-BEHAVIOR " "Info: Found design unit 7: INVERT-BEHAVIOR" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 262 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 SHIFT-BEHAVIOR " "Info: Found design unit 8: SHIFT-BEHAVIOR" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 279 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 STOR_REG-BEHAVIOR " "Info: Found design unit 9: STOR_REG-BEHAVIOR" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 317 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PowerComputing " "Info: Found entity 1: PowerComputing" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 MUX " "Info: Found entity 2: MUX" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 111 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 COUNTER16 " "Info: Found entity 3: COUNTER16" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 130 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 ADD_SUB " "Info: Found entity 4: ADD_SUB" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 168 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 ADD_SUB_BIT " "Info: Found entity 5: ADD_SUB_BIT" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 192 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 COMPAR " "Info: Found entity 6: COMPAR" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 226 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 INVERT " "Info: Found entity 7: INVERT" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 257 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 SHIFT " "Info: Found entity 8: SHIFT" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 273 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 STOR_REG " "Info: Found entity 9: STOR_REG" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 311 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst25 " "Warning: Primitive \"GND\" of instance \"inst25\" not used" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 536 992 1024 568 "inst25" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst26 " "Warning: Primitive \"GND\" of instance \"inst26\" not used" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 248 1720 1752 280 "inst26" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst27 " "Warning: Primitive \"GND\" of instance \"inst27\" not used" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 256 1232 1264 288 "inst27" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPAR COMPAR:inst3 " "Info: Elaborating entity \"COMPAR\" for hierarchy \"COMPAR:inst3\"" {  } { { "Block1.bdf" "inst3" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 120 1592 1728 216 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EQn PowerComputing.vhd(233) " "Warning (10631): VHDL Process Statement warning at PowerComputing.vhd(233): inferring latch(es) for signal or variable \"EQn\", which holds its previous value in one or more paths through the process" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 233 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LTn PowerComputing.vhd(233) " "Warning (10631): VHDL Process Statement warning at PowerComputing.vhd(233): inferring latch(es) for signal or variable \"LTn\", which holds its previous value in one or more paths through the process" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 233 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "GTn PowerComputing.vhd(233) " "Warning (10631): VHDL Process Statement warning at PowerComputing.vhd(233): inferring latch(es) for signal or variable \"GTn\", which holds its previous value in one or more paths through the process" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 233 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "GTn PowerComputing.vhd(233) " "Info (10041): Inferred latch for \"GTn\" at PowerComputing.vhd(233)" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LTn PowerComputing.vhd(233) " "Info (10041): Inferred latch for \"LTn\" at PowerComputing.vhd(233)" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EQn PowerComputing.vhd(233) " "Info (10041): Inferred latch for \"EQn\" at PowerComputing.vhd(233)" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 233 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STOR_REG STOR_REG:inst10 " "Info: Elaborating entity \"STOR_REG\" for hierarchy \"STOR_REG:inst10\"" {  } { { "Block1.bdf" "inst10" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { -56 1576 1720 72 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PowerComputing PowerComputing:inst " "Info: Elaborating entity \"PowerComputing\" for hierarchy \"PowerComputing:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 320 24 192 544 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y PowerComputing.vhd(70) " "Warning (10492): VHDL Process Statement warning at PowerComputing.vhd(70): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "VB_LSB PowerComputing.vhd(84) " "Warning (10492): VHDL Process Statement warning at PowerComputing.vhd(84): signal \"VB_LSB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFT SHIFT:inst8 " "Info: Elaborating entity \"SHIFT\" for hierarchy \"SHIFT:inst8\"" {  } { { "Block1.bdf" "inst8" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 144 824 968 304 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEMPout PowerComputing.vhd(286) " "Warning (10492): VHDL Process Statement warning at PowerComputing.vhd(286): signal \"TEMPout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TEMPout PowerComputing.vhd(287) " "Warning (10492): VHDL Process Statement warning at PowerComputing.vhd(287): signal \"TEMPout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst7 " "Info: Elaborating entity \"MUX\" for hierarchy \"MUX:inst7\"" {  } { { "Block1.bdf" "inst7" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { -40 592 736 56 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_BIT ADD_SUB_BIT:inst11 " "Info: Elaborating entity \"ADD_SUB_BIT\" for hierarchy \"ADD_SUB_BIT:inst11\"" {  } { { "Block1.bdf" "inst11" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 24 384 552 248 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P0 PowerComputing.vhd(204) " "Warning (10492): VHDL Process Statement warning at PowerComputing.vhd(204): signal \"P0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 PowerComputing.vhd(205) " "Warning (10492): VHDL Process Statement warning at PowerComputing.vhd(205): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 PowerComputing.vhd(206) " "Warning (10492): VHDL Process Statement warning at PowerComputing.vhd(206): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 PowerComputing.vhd(207) " "Warning (10492): VHDL Process Statement warning at PowerComputing.vhd(207): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P4 PowerComputing.vhd(208) " "Warning (10492): VHDL Process Statement warning at PowerComputing.vhd(208): signal \"P4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P5 PowerComputing.vhd(209) " "Warning (10492): VHDL Process Statement warning at PowerComputing.vhd(209): signal \"P5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P6 PowerComputing.vhd(210) " "Warning (10492): VHDL Process Statement warning at PowerComputing.vhd(210): signal \"P6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P7 PowerComputing.vhd(211) " "Warning (10492): VHDL Process Statement warning at PowerComputing.vhd(211): signal \"P7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERT INVERT:inst5 " "Info: Elaborating entity \"INVERT\" for hierarchy \"INVERT:inst5\"" {  } { { "Block1.bdf" "inst5" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 24 192 336 120 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB ADD_SUB:inst1 " "Info: Elaborating entity \"ADD_SUB\" for hierarchy \"ADD_SUB:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { -56 1312 1512 40 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTER16 COUNTER16:inst20 " "Info: Elaborating entity \"COUNTER16\" for hierarchy \"COUNTER16:inst20\"" {  } { { "Block1.bdf" "inst20" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 440 832 992 568 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 19 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 02:44:46 2016 " "Info: Processing ended: Wed May 04 02:44:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
