module mux8X1_1210606(a,b,c,d,t,e,p,g,s0,s1,s2,f);
parameter n = 4;
input  a,b,c,d,t,e,p,g;
input  s0,s1,s2;
output reg f;
always @ (*)
begin
case (s0 & s1 &s2)
3'b000: f=a;
3'b001: f=b;
3'b010: f=c;
3'b011: f=d;
3'b100: f=t;
3'b101: f=e;
3'b110: f=p;
3'b111: f=g;
endcase
end
endmodule

