<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p816" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_816{left:505px;bottom:68px;letter-spacing:0.1px;}
#t2_816{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_816{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_816{left:103px;bottom:68px;letter-spacing:0.1px;}
#t5_816{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_816{left:359px;bottom:736px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_816{left:69px;bottom:550px;letter-spacing:0.13px;}
#t8_816{left:69px;bottom:527px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t9_816{left:69px;bottom:504px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ta_816{left:69px;bottom:481px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_816{left:69px;bottom:464px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tc_816{left:69px;bottom:448px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#td_816{left:69px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_816{left:69px;bottom:402px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tf_816{left:69px;bottom:385px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_816{left:69px;bottom:368px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#th_816{left:69px;bottom:351px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#ti_816{left:69px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tj_816{left:69px;bottom:305px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_816{left:69px;bottom:289px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_816{left:69px;bottom:266px;letter-spacing:-0.14px;word-spacing:-0.23px;}
#tm_816{left:69px;bottom:249px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_816{left:69px;bottom:226px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_816{left:69px;bottom:209px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tp_816{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#tq_816{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tr_816{left:288px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ts_816{left:353px;bottom:1065px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tt_816{left:353px;bottom:1050px;letter-spacing:-0.14px;}
#tu_816{left:353px;bottom:1034px;letter-spacing:-0.14px;}
#tv_816{left:428px;bottom:1065px;letter-spacing:-0.12px;}
#tw_816{left:428px;bottom:1050px;letter-spacing:-0.11px;}
#tx_816{left:428px;bottom:1034px;letter-spacing:-0.12px;}
#ty_816{left:510px;bottom:1065px;letter-spacing:-0.12px;}
#tz_816{left:74px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_816{left:74px;bottom:995px;letter-spacing:-0.15px;}
#t11_816{left:288px;bottom:1011px;}
#t12_816{left:353px;bottom:1011px;letter-spacing:-0.15px;}
#t13_816{left:428px;bottom:1011px;letter-spacing:-0.15px;}
#t14_816{left:510px;bottom:1011px;letter-spacing:-0.11px;}
#t15_816{left:510px;bottom:995px;letter-spacing:-0.12px;}
#t16_816{left:74px;bottom:972px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_816{left:74px;bottom:955px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t18_816{left:288px;bottom:972px;}
#t19_816{left:353px;bottom:972px;letter-spacing:-0.13px;}
#t1a_816{left:428px;bottom:972px;letter-spacing:-0.16px;}
#t1b_816{left:510px;bottom:972px;letter-spacing:-0.11px;}
#t1c_816{left:510px;bottom:955px;letter-spacing:-0.12px;}
#t1d_816{left:74px;bottom:932px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_816{left:74px;bottom:915px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1f_816{left:288px;bottom:932px;}
#t1g_816{left:353px;bottom:932px;letter-spacing:-0.13px;}
#t1h_816{left:428px;bottom:932px;letter-spacing:-0.16px;}
#t1i_816{left:510px;bottom:932px;letter-spacing:-0.11px;}
#t1j_816{left:510px;bottom:915px;letter-spacing:-0.12px;}
#t1k_816{left:74px;bottom:892px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1l_816{left:74px;bottom:875px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1m_816{left:288px;bottom:892px;}
#t1n_816{left:353px;bottom:892px;letter-spacing:-0.15px;}
#t1o_816{left:428px;bottom:892px;letter-spacing:-0.15px;}
#t1p_816{left:510px;bottom:892px;letter-spacing:-0.11px;}
#t1q_816{left:510px;bottom:875px;letter-spacing:-0.13px;}
#t1r_816{left:74px;bottom:852px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1s_816{left:74px;bottom:836px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1t_816{left:288px;bottom:852px;}
#t1u_816{left:353px;bottom:852px;letter-spacing:-0.15px;}
#t1v_816{left:428px;bottom:852px;letter-spacing:-0.18px;}
#t1w_816{left:510px;bottom:852px;letter-spacing:-0.11px;}
#t1x_816{left:510px;bottom:836px;letter-spacing:-0.13px;}
#t1y_816{left:74px;bottom:813px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_816{left:74px;bottom:796px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t20_816{left:288px;bottom:813px;}
#t21_816{left:353px;bottom:813px;letter-spacing:-0.15px;}
#t22_816{left:428px;bottom:813px;letter-spacing:-0.15px;}
#t23_816{left:510px;bottom:813px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t24_816{left:510px;bottom:796px;letter-spacing:-0.13px;}
#t25_816{left:90px;bottom:715px;letter-spacing:-0.15px;}
#t26_816{left:165px;bottom:715px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t27_816{left:286px;bottom:715px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t28_816{left:434px;bottom:715px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t29_816{left:589px;bottom:715px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2a_816{left:742px;bottom:715px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2b_816{left:105px;bottom:690px;}
#t2c_816{left:188px;bottom:690px;letter-spacing:-0.11px;}
#t2d_816{left:269px;bottom:690px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2e_816{left:425px;bottom:690px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2f_816{left:610px;bottom:690px;letter-spacing:-0.15px;}
#t2g_816{left:763px;bottom:690px;letter-spacing:-0.12px;}
#t2h_816{left:105px;bottom:666px;}
#t2i_816{left:188px;bottom:666px;letter-spacing:-0.12px;}
#t2j_816{left:275px;bottom:666px;letter-spacing:-0.13px;}
#t2k_816{left:431px;bottom:666px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2l_816{left:580px;bottom:666px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2m_816{left:763px;bottom:666px;letter-spacing:-0.12px;}
#t2n_816{left:106px;bottom:642px;}
#t2o_816{left:188px;bottom:642px;letter-spacing:-0.12px;}
#t2p_816{left:274px;bottom:642px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2q_816{left:426px;bottom:642px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2r_816{left:610px;bottom:642px;letter-spacing:-0.17px;}
#t2s_816{left:763px;bottom:642px;letter-spacing:-0.11px;}
#t2t_816{left:105px;bottom:617px;}
#t2u_816{left:179px;bottom:617px;letter-spacing:-0.13px;}
#t2v_816{left:275px;bottom:617px;letter-spacing:-0.13px;}
#t2w_816{left:427px;bottom:617px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2x_816{left:580px;bottom:617px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2y_816{left:763px;bottom:617px;letter-spacing:-0.12px;}
#t2z_816{left:106px;bottom:593px;}
#t30_816{left:179px;bottom:593px;letter-spacing:-0.14px;}
#t31_816{left:274px;bottom:593px;letter-spacing:-0.13px;}
#t32_816{left:426px;bottom:593px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t33_816{left:610px;bottom:593px;letter-spacing:-0.16px;}
#t34_816{left:763px;bottom:593px;letter-spacing:-0.11px;}

.s1_816{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_816{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_816{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_816{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_816{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_816{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_816{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts816" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg816Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg816" style="-webkit-user-select: none;"><object width="935" height="1210" data="816/816.svg" type="image/svg+xml" id="pdf816" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_816" class="t s1_816">MOVHPS—Move High Packed Single Precision Floating-Point Values </span>
<span id="t2_816" class="t s2_816">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_816" class="t s1_816">4-82 </span><span id="t4_816" class="t s1_816">Vol. 2B </span>
<span id="t5_816" class="t s3_816">MOVHPS—Move High Packed Single Precision Floating-Point Values </span>
<span id="t6_816" class="t s4_816">Instruction Operand Encoding </span>
<span id="t7_816" class="t s4_816">Description </span>
<span id="t8_816" class="t s5_816">This instruction cannot be used for register to register or memory to memory moves. </span>
<span id="t9_816" class="t s5_816">128-bit Legacy SSE load: </span>
<span id="ta_816" class="t s5_816">Moves two packed single precision floating-point values from the source 64-bit memory operand and stores them </span>
<span id="tb_816" class="t s5_816">in the high 64-bits of the destination XMM register. The lower 64bits of the XMM register are preserved. Bits </span>
<span id="tc_816" class="t s5_816">(MAXVL-1:128) of the corresponding destination register are preserved. </span>
<span id="td_816" class="t s5_816">VEX.128 &amp; EVEX encoded load: </span>
<span id="te_816" class="t s5_816">Loads two single precision floating-point values from the source 64-bit memory operand (the third operand) and </span>
<span id="tf_816" class="t s5_816">stores it in the upper 64-bits of the destination XMM register (first operand). The low 64-bits from the first source </span>
<span id="tg_816" class="t s5_816">operand (the second operand) are copied to the lower 64-bits of the destination. Bits (MAXVL-1:128) of the corre- </span>
<span id="th_816" class="t s5_816">sponding destination register are zeroed. </span>
<span id="ti_816" class="t s5_816">128-bit store: </span>
<span id="tj_816" class="t s5_816">Stores two packed single precision floating-point values from the high 64-bits of the XMM register source (second </span>
<span id="tk_816" class="t s5_816">operand) to the 64-bit memory location (first operand). </span>
<span id="tl_816" class="t s5_816">Note: VMOVHPS (store) (VEX.128.0F 17 /r) is legal and has the same behavior as the existing 0F 17 store. For </span>
<span id="tm_816" class="t s5_816">VMOVHPS (store) VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instruction will #UD. </span>
<span id="tn_816" class="t s5_816">If VMOVHPS is encoded with VEX.L or EVEX.L’L= 1, an attempt to execute the instruction encoded with VEX.L or </span>
<span id="to_816" class="t s5_816">EVEX.L’L= 1 will cause an #UD exception. </span>
<span id="tp_816" class="t s6_816">Opcode/ </span>
<span id="tq_816" class="t s6_816">Instruction </span>
<span id="tr_816" class="t s6_816">Op / En </span><span id="ts_816" class="t s6_816">64/32 bit </span>
<span id="tt_816" class="t s6_816">Mode </span>
<span id="tu_816" class="t s6_816">Support </span>
<span id="tv_816" class="t s6_816">CPUID </span>
<span id="tw_816" class="t s6_816">Feature </span>
<span id="tx_816" class="t s6_816">Flag </span>
<span id="ty_816" class="t s6_816">Description </span>
<span id="tz_816" class="t s7_816">NP 0F 16 /r </span>
<span id="t10_816" class="t s7_816">MOVHPS xmm1, m64 </span>
<span id="t11_816" class="t s7_816">A </span><span id="t12_816" class="t s7_816">V/V </span><span id="t13_816" class="t s7_816">SSE </span><span id="t14_816" class="t s7_816">Move two packed single precision floating-point values </span>
<span id="t15_816" class="t s7_816">from m64 to high quadword of xmm1. </span>
<span id="t16_816" class="t s7_816">VEX.128.0F.WIG 16 /r </span>
<span id="t17_816" class="t s7_816">VMOVHPS xmm2, xmm1, m64 </span>
<span id="t18_816" class="t s7_816">B </span><span id="t19_816" class="t s7_816">V/V </span><span id="t1a_816" class="t s7_816">AVX </span><span id="t1b_816" class="t s7_816">Merge two packed single precision floating-point values </span>
<span id="t1c_816" class="t s7_816">from m64 and the low quadword of xmm1. </span>
<span id="t1d_816" class="t s7_816">EVEX.128.0F.W0 16 /r </span>
<span id="t1e_816" class="t s7_816">VMOVHPS xmm2, xmm1, m64 </span>
<span id="t1f_816" class="t s7_816">D </span><span id="t1g_816" class="t s7_816">V/V </span><span id="t1h_816" class="t s7_816">AVX512F </span><span id="t1i_816" class="t s7_816">Merge two packed single precision floating-point values </span>
<span id="t1j_816" class="t s7_816">from m64 and the low quadword of xmm1. </span>
<span id="t1k_816" class="t s7_816">NP 0F 17 /r </span>
<span id="t1l_816" class="t s7_816">MOVHPS m64, xmm1 </span>
<span id="t1m_816" class="t s7_816">C </span><span id="t1n_816" class="t s7_816">V/V </span><span id="t1o_816" class="t s7_816">SSE </span><span id="t1p_816" class="t s7_816">Move two packed single precision floating-point values </span>
<span id="t1q_816" class="t s7_816">from high quadword of xmm1 to m64. </span>
<span id="t1r_816" class="t s7_816">VEX.128.0F.WIG 17 /r </span>
<span id="t1s_816" class="t s7_816">VMOVHPS m64, xmm1 </span>
<span id="t1t_816" class="t s7_816">C </span><span id="t1u_816" class="t s7_816">V/V </span><span id="t1v_816" class="t s7_816">AVX </span><span id="t1w_816" class="t s7_816">Move two packed single precision floating-point values </span>
<span id="t1x_816" class="t s7_816">from high quadword of xmm1 to m64. </span>
<span id="t1y_816" class="t s7_816">EVEX.128.0F.W0 17 /r </span>
<span id="t1z_816" class="t s7_816">VMOVHPS m64, xmm1 </span>
<span id="t20_816" class="t s7_816">E </span><span id="t21_816" class="t s7_816">V/V </span><span id="t22_816" class="t s7_816">AVX512F </span><span id="t23_816" class="t s7_816">Move two packed single precision floating-point values </span>
<span id="t24_816" class="t s7_816">from high quadword of xmm1 to m64. </span>
<span id="t25_816" class="t s6_816">Op/En </span><span id="t26_816" class="t s6_816">Tuple Type </span><span id="t27_816" class="t s6_816">Operand 1 </span><span id="t28_816" class="t s6_816">Operand 2 </span><span id="t29_816" class="t s6_816">Operand 3 </span><span id="t2a_816" class="t s6_816">Operand 4 </span>
<span id="t2b_816" class="t s7_816">A </span><span id="t2c_816" class="t s7_816">N/A </span><span id="t2d_816" class="t s7_816">ModRM:reg (r, w) </span><span id="t2e_816" class="t s7_816">ModRM:r/m (r) </span><span id="t2f_816" class="t s7_816">N/A </span><span id="t2g_816" class="t s7_816">N/A </span>
<span id="t2h_816" class="t s7_816">B </span><span id="t2i_816" class="t s7_816">N/A </span><span id="t2j_816" class="t s7_816">ModRM:reg (w) </span><span id="t2k_816" class="t s7_816">VEX.vvvv (r) </span><span id="t2l_816" class="t s7_816">ModRM:r/m (r) </span><span id="t2m_816" class="t s7_816">N/A </span>
<span id="t2n_816" class="t s7_816">C </span><span id="t2o_816" class="t s7_816">N/A </span><span id="t2p_816" class="t s7_816">ModRM:r/m (w) </span><span id="t2q_816" class="t s7_816">ModRM:reg (r) </span><span id="t2r_816" class="t s7_816">N/A </span><span id="t2s_816" class="t s7_816">N/A </span>
<span id="t2t_816" class="t s7_816">D </span><span id="t2u_816" class="t s7_816">Tuple2 </span><span id="t2v_816" class="t s7_816">ModRM:reg (w) </span><span id="t2w_816" class="t s7_816">EVEX.vvvv (r) </span><span id="t2x_816" class="t s7_816">ModRM:r/m (r) </span><span id="t2y_816" class="t s7_816">N/A </span>
<span id="t2z_816" class="t s7_816">E </span><span id="t30_816" class="t s7_816">Tuple2 </span><span id="t31_816" class="t s7_816">ModRM:r/m (w) </span><span id="t32_816" class="t s7_816">ModRM:reg (r) </span><span id="t33_816" class="t s7_816">N/A </span><span id="t34_816" class="t s7_816">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
