// Seed: 3048709203
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input wor id_2
    , id_4
);
  assign id_4 = 1;
  integer id_5;
  wire id_6;
  assign id_4 = -1 ? -1 & id_2 : $unsigned(4);
  ;
  assign id_5[1] = -1;
  bit  id_7;
  wire id_8;
  assign id_7 = -1;
  generate
    for (genvar id_9 = ~(1'b0); id_4; id_7 = id_9) begin : LABEL_0
      integer id_10;
      ;
    end
  endgenerate
endmodule
module module_1 (
    input  uwire id_0,
    input  tri1  id_1,
    output tri0  id_2,
    inout  tri1  id_3,
    input  tri0  id_4,
    output tri0  id_5
);
  initial $unsigned(80);
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.id_7 = 0;
endmodule
